#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jul 18 00:45:26 2025
# Process ID: 3903492
# Current directory: /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex
# Command line: vivado -notrace -source /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_test/pcie_test.gen/sources_1/ip/pcie_7x_0/pcie_7x_0_ex.tcl
# Log file: /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/vivado.log
# Journal file: /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/vivado.jou
# Running On: capc-ub22-is, OS: Linux, CPU Frequency: 2793.437 MHz, CPU Physical cores: 16, Host memory: 33607 MB
#-----------------------------------------------------------
start_gui
source /tools/C/research/pcie/KC705_pci_driver/KC705_pci_hardware/pcie_test/pcie_test.gen/sources_1/ip/pcie_7x_0/pcie_7x_0_ex.tcl -notrace
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
add_files {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/pack_data.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/synchronous_fifo.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/data_handler.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/ordered_set_handler.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/block_alignment.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_receive_1.0.0/phy_receive.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_verilog-pcie_1.0.0_0/rtl/pcie_tlp_fifo_raw.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_verilog-pcie_1.0.0_0/rtl/pcie_tlp_fifo_mux.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_verilog-pcie_1.0.0_0/rtl/pcie_tlp_fifo.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_ltssm_1.0.0/pcie_ltssm_downstream.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_clock.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/pipe_wrapper.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pipe_wrapper_1.0.0/src/xilinx_pcie_mmcm.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_decode.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg_pkg.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_handler.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_mux.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_cfg_wrapper.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_config_1.0.0/pcie_config_reg.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_crc8.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc16.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_dllp_crc8.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_datalink_crc.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/pcie_lcrc32.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_crc_1.0.0/Crc16Gen.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/async_fifo_1.1.0-r1/rtl/async_bidir_fifo.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/async_fifo_1.1.0-r1/rtl/fifomem.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/async_fifo_1.1.0-r1/rtl/sync_w2r.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/async_fifo_1.1.0-r1/rtl/rptr_empty.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/async_fifo_1.1.0-r1/rtl/async_bidir_ramif_fifo.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/async_fifo_1.1.0-r1/rtl/wptr_full.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/async_fifo_1.1.0-r1/rtl/sync_ptr.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/async_fifo_1.1.0-r1/rtl/async_fifo.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/async_fifo_1.1.0-r1/rtl/sync_r2w.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/async_fifo_1.1.0-r1/rtl/fifomem_dp.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/priority_encoder.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_async_fifo.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_fifo.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/arbiter.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_register.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_adapter.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_axis_1.0.0/rtl/axis_arb_mux.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_converters_1.0.0/pcie_to_axis_converter.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_converters_1.0.0/axis_to_pcie_converter.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_handler.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_receive.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp2tlp.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/dllp_fc_update.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_receive_1.0.0/axis_user_demux.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/axis_retry_fifo.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_management.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/tlp2dllp.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/retry_transmit.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_transmit_1.0.0/dllp_transmit.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_bram_1.0.0/bram_sp.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_bram_1.0.0/bram_dp.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_cfg_top.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/example/pcie_top_kc705.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/scrambler.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_byte_scramble.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/byte_scramble.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen3_scramble.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_layer.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_datalink_init.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_dllp_core_1.0.0/pcie_flow_ctrl_init.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_phy_pkg.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_datalink_pkg.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_packages_1.0.0/pcie_tlp_pkg.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/os_generator.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/phy_transmit.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lane_management.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/lfsr.v /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/synchronous_lifo.sv /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/frame_symbols.sv}
update_compile_order -fileset sources_1
launch_simulation
source board.tcl
add_files -norecurse /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_pcie_kc705_1.0.0/src/pcie_phy_core/pcie_phy_top.sv
update_compile_order -fileset sources_1
close_sim
launch_simulation
source board.tcl
run all
current_wave_config {Untitled 2}
add_wave {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/clk_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/pipe_rx_usr_clk_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/pipe_tx_usr_clk_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/rst_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/en_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/link_up_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/pipe_data_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/pipe_data_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/pipe_data_k_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/pipe_sync_header_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/pipe_txstart_block_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/pipe_width_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/num_active_lanes_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/send_ordered_set_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ordered_set_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/curr_data_rate_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ordered_set_tranmitted_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/gen_os_ctrl_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/s_dllp_axis_tdata}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/s_dllp_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/s_dllp_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/s_dllp_axis_tlast}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/s_dllp_axis_tuser}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/s_dllp_axis_tready}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/framed_axis_tdata}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/framed_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/framed_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/framed_axis_tlast}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/framed_axis_tuser}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/framed_axis_tready}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/fifo_framed_axis_tdata}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/fifo_framed_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/fifo_framed_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/fifo_framed_axis_tlast}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/fifo_framed_axis_tuser}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/fifo_framed_axis_tready}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/phy_axis_tdata}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/phy_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/phy_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/phy_axis_tlast}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/phy_axis_tuser}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/phy_axis_tready}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/fifo_phy_axis_tdata}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/fifo_phy_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/fifo_phy_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/fifo_phy_axis_tlast}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/fifo_phy_axis_tuser}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/fifo_phy_axis_tready}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lm_data_out}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lm_data_valid}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lm_d_k_out}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lm_start_block}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lm_sync_header}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lm_pipe_width}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/tx_fifo_empty}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/tx_fifo_full}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/tx_wr_en}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/tx_rd_en}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/rx_fifo_empty}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/rx_fifo_full}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/rx_wr_en}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/rx_rd_en}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/send_ordered_set}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ordered_set}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/curr_data_rate}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ordered_set_tranmitted}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/gen_os_ctrl}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/CLK_RATE}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/MAX_NUM_LANES}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/DATA_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/STRB_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/KEEP_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/USER_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/DEPTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ID_ENABLE}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ID_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/DEST_ENABLE}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/DEST_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/USER_ENABLE}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/LAST_ENABLE}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/KEEP_ENABLE}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/LtssmDataInSize}} 
current_wave_config {Untitled 2}
add_wave {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/clk_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/rst_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/en_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/link_up_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/is_timeout_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/recovery_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/error_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/success_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/error_loopback_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/error_disable_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ts1_valid_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ts2_valid_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/idle_valid_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/phy_rxstatus_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/phy_phystatus_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/phy_phystatus_rst_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/phy_txdetectrx_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/phy_txelecidle_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/phy_txdeemph_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/phy_powerdown_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/phy_txcompliance_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/phy_rxpolarity_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/phy_txmargin_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lanes_ts2_satisfied_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/config_copmlete_ts2_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/from_l0_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/receiver_detected_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/phy_rxelecidle_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/tx_enter_elec_idle_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ltssm_state_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/goto_cfg_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/goto_detect_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ordered_set_tranmitted_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/send_ordered_set_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/active_lanes_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/gen_os_ctrl_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ordered_set_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/preset_coeff_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ordered_set_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/extended_synch_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/directed_speed_change_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lane_status_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/curr_data_rate_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/data_rate_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/changed_speed_recovery_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/curr_state}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/next_state}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ordered_set_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ordered_set_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/timer_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/timer_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/error_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/error_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/success_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/success_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/goto_detect_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/goto_cfg_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lane_active_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lane_active_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/at_least_one_ts1_ts2}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/equal_req}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/axis_pkt_cnt_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/axis_pkt_cnt_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/try_cnt_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/try_cnt_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/curr_data_rate_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/curr_data_rate_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/last_data_rate_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/last_data_rate_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/successful_speed_negotiation_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/successful_speed_negotiation_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/changed_speed_recovery_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/changed_speed_recovery_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/equalization_done_8gb_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/equalization_done_8gb_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/start_equalization_w_preset_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/start_equalization_w_preset_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/link_width_satisfied}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/speed_change_bit_set}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/link_number_selected}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/link_number_selected_per_lane}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lane_link_number_selected}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/link_lanes_formed}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lane_num_formed}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lane_num_satisfied}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ordered_set_sent_cnt_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ordered_set_sent_cnt_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/link_lanes_nums_match}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/link_lane_reconfig}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ts1_lanenum_wait_satisfied}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/idle_to_rlock_transitioned_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/idle_to_rlock_transitioned_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lane_status_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lane_status_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lanes_detected_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lanes_detected_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/single_idle_received}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/link_idle_satisfied}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lanes_ts1_satisfied}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lanes_ts2_satisfied}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lanes_idle_satisfied}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ts1_cnt_satisfied}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ts2_cnt_satisfied}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/transmit_ordered_set}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ordered_set_tx_in_process_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ordered_set_tx_in_process_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ts2_symbol6}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/rate_id}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/max_rate}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/max_rate_per_lane}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lane_max_rate_asserted}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/max_supported_rate_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/max_supported_rate_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/equalization_requested}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/gen_os_ctrl_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/gen_os_ctrl_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/preset_coeff_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/preset_coeff_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/equal_status_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/equal_status_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/\gen_cnt_ts1[0].ts1_cnt }} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/\gen_cnt_ts1[0].ts2_cnt }} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/\gen_cnt_ts1[0].idle_cnt }} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/\gen_cnt_ts1[0].lane_in_save }} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/\gen_cnt_ts1[0].first_ts1 }} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/\gen_cnt_ts1[0].temp_ts6 }} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/\gen_cnt_ts1[0].temp_rate_id }} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/\gen_cnt_ts1[0].lane_speed_change_bit }} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/CLK_RATE}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/MAX_NUM_LANES}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/DATA_WIDTH}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/KEEP_WIDTH}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/USER_WIDTH}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/SIM_FAST_LINK}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/IS_ROOT_PORT}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/LINK_NUM}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/IS_UPSTREAM}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/CROSSLINK_EN}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/UPCONFIG_EN}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/MAX_SUPPORTED_RATE}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ClockPeriodNs}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/TwentyFourMsTimeOut}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/FourtyEightMsTimeOut}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/TwelveMsTimeOut}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/TwoMsTimeOut}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/OneMsTimeOut}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/SixUsTimeOut}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/EigthHundredNanoSecondTimeOut}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/TwentyNanoSeconds}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/MinTS1sPolling}} 
run all
run all
run all
run all
add_bp {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} 72
run all
add_bp {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} 74
run all
add_bp {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} 77
run all
run all
run all
run all
add_bp {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} 80
run all
current_wave_config {Untitled 2}
add_wave {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/clk_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/rst_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_in_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_valid_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_out_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_k_in_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/pipe_width_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_k_out_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/lfsr_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/lfsr_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/lfsr_out}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/scramble_reset}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/disable_scrambling}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/disable_scrambling_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_out_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_out_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/scrambled_data}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_k_swapped}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_in_swapped}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_k_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_k_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/byte_cnt_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/byte_cnt_r}} 
restart
run all
restart
remove_bps -file {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} -line 72
remove_bps -file {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} -line 74
remove_bps -file {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} -line 77
remove_bps -file {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} -line 80
run all
run all
run all
add_bp {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} 69
add_bp {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} 70
add_bp {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} 72
add_bp {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} 74
add_bp {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} 75
add_bp {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} 77
add_bp {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} 79
add_bp {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} 80
add_bp {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} 82
add_bp {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} 83
add_bp {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} 67
add_bp {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} 68
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
run all
relaunch_sim
remove_bps -file {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} -line 67
remove_bps -file {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} -line 68
remove_bps -file {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} -line 69
remove_bps -file {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} -line 70
remove_bps -file {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} -line 74
remove_bps -file {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} -line 79
remove_bps -file {/tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_scrambler_1.0.0/gen1_scramble.sv} -line 82
run all
relaunch_sim
run all
current_wave_config {Untitled 2}
add_wave {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/wclk}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/wrst_n}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/winc}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/wdata}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/wfull}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/awfull}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/rclk}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/rrst_n}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/rinc}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/rdata}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/rempty}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/arempty}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/waddr}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/raddr}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/wptr}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/rptr}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/wq2_rptr}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/rq2_wptr}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/DSIZE}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/ASIZE}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/FALLTHROUGH}} 
restart
run all
relaunch_sim
relaunch_sim
run all
current_wave_config {Untitled 2}
add_wave {{/board/RP/rport/pipe_tx_deemph_gt}} {{/board/RP/rport/pipe_tx_margin_gt}} {{/board/RP/rport/pipe_tx_rate_gt}} {{/board/RP/rport/pipe_tx_rcvr_det_gt}} {{/board/RP/rport/pipe_tx0_char_is_k_gt}} {{/board/RP/rport/pipe_tx0_compliance_gt}} {{/board/RP/rport/pipe_tx0_data_gt}} {{/board/RP/rport/pipe_tx0_elec_idle_gt}} {{/board/RP/rport/pipe_tx0_powerdown_gt}} 
current_wave_config {Untitled 2}
add_wave {{/board/RP/rport/pipe_rx0_chanisaligned_gt}} {{/board/RP/rport/pipe_rx0_char_is_k_gt}} {{/board/RP/rport/pipe_rx0_data_gt}} {{/board/RP/rport/pipe_rx0_elec_idle_gt}} {{/board/RP/rport/pipe_rx0_phy_status_gt}} {{/board/RP/rport/pipe_rx0_status_gt}} {{/board/RP/rport/pipe_rx0_valid_gt}} 
run all
relaunch_sim
add_files -norecurse /tools/C/research/pcie/pcie_datalink_layer/build/fusesoc_pcie_pcie_kc705_1.0.0/xsim_v-xsim/src/fusesoc_pcie_phy_transmit_1.0.0/synchronous_fifo.sv
relaunch_sim
update_compile_order -fileset sources_1
save_wave_config {/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/board_behav.wcfg}
add_files -fileset sim_1 -norecurse /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/board_behav.wcfg
set_property xsim.view /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/board_behav.wcfg [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/board_behav.wcfg
source board.tcl
run all
current_wave_config {board_behav.wcfg}
add_wave {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/reset}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/clk_in}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/we}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/din}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/busy}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/clk_out}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/re}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/dout}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/ready}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/data}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/rdy}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/bsy}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/rdy_q}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/bsy_q}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/read_event}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/write_event}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/DEPTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ltssm_to_os_gen_async_fifo_inst/DATA_WIDTH}} 
run all
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {board_behav.wcfg}
add_wave {{/board/EP/pcie_phy_top_inst/lane_status}} 
run all
restart
run all
run all
restart
relaunch_sim
run all
relaunch_sim
run all
run all
relaunch_sim
run all
current_wave_config {board_behav.wcfg}
add_wave {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/clk_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/pipe_rx_usr_clk_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/pipe_tx_usr_clk_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/rst_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/en_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/link_up_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/pipe_data_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/pipe_data_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/pipe_data_k_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/pipe_sync_header_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/pipe_txstart_block_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/pipe_width_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/num_active_lanes_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/send_ordered_set_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ordered_set_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/curr_data_rate_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ordered_set_tranmitted_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/gen_os_ctrl_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/s_dllp_axis_tdata}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/s_dllp_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/s_dllp_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/s_dllp_axis_tlast}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/s_dllp_axis_tuser}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/s_dllp_axis_tready}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/framed_axis_tdata}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/framed_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/framed_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/framed_axis_tlast}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/framed_axis_tuser}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/framed_axis_tready}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/fifo_framed_axis_tdata}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/fifo_framed_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/fifo_framed_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/fifo_framed_axis_tlast}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/fifo_framed_axis_tuser}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/fifo_framed_axis_tready}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/phy_axis_tdata}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/phy_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/phy_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/phy_axis_tlast}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/phy_axis_tuser}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/phy_axis_tready}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/fifo_phy_axis_tdata}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/fifo_phy_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/fifo_phy_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/fifo_phy_axis_tlast}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/fifo_phy_axis_tuser}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/fifo_phy_axis_tready}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lm_data_out}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lm_data_valid}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lm_d_k_out}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lm_start_block}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lm_sync_header}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lm_pipe_width}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/tx_fifo_empty}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/tx_fifo_full}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/tx_wr_en}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/tx_rd_en}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/rx_fifo_empty}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/rx_fifo_full}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/rx_wr_en}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/rx_rd_en}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/send_ordered_set}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ordered_set}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/curr_data_rate}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ordered_set_tranmitted}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/gen_os_ctrl}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/CLK_RATE}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/MAX_NUM_LANES}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/DATA_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/STRB_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/KEEP_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/USER_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/DEPTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ID_ENABLE}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/ID_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/DEST_ENABLE}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/DEST_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/USER_ENABLE}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/LAST_ENABLE}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/KEEP_ENABLE}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/LtssmDataInSize}} 
restart
run all
current_wave_config {board_behav.wcfg}
add_wave {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/clk_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/rst_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_in_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_valid_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_out_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_k_in_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/pipe_width_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_k_out_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/lfsr_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/lfsr_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/lfsr_out}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/scramble_reset}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/disable_scrambling}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/disable_scrambling_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_out_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_out_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/scrambled_data}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_k_swapped}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_in_swapped}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_k_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_k_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/byte_cnt_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/byte_cnt_r}} 
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {board_behav.wcfg}
add_wave {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_td}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_trem}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_tsof}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_teof}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_tsrc_rdy}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_tsrc_dsc}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_terrfwd}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_tecrc_gen}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_tstr}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_tcfg_gnt}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_rdst_rdy}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_rnp_req}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_rfcp_ret}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_rnp_ok}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_fc_sel}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_tdllp_data}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_tdllp_src_rdy}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/ll2_tlp_rcv}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/ll2_send_enter_l1}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/ll2_send_enter_l23}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/ll2_send_as_req_l1}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/ll2_send_pm_ack}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl2_directed_lstate}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/ll2_suspend_now}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/tl2_ppm_suspend_req}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/tl2_aspm_suspend_credit_check}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl_directed_link_change}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl_directed_link_width}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl_directed_link_speed}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl_directed_link_auton}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl_upstream_prefer_deemph}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl_downstream_deemph_source}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl_directed_ltssm_new_vld}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl_directed_ltssm_new}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl_directed_ltssm_stall}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx0_char_is_k}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx1_char_is_k}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx2_char_is_k}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx3_char_is_k}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx4_char_is_k}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx5_char_is_k}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx6_char_is_k}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx7_char_is_k}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx0_valid}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx1_valid}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx2_valid}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx3_valid}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx4_valid}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx5_valid}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx6_valid}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx7_valid}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx0_data}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx1_data}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx2_data}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx3_data}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx4_data}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx5_data}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx6_data}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx7_data}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx0_chanisaligned}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx1_chanisaligned}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx2_chanisaligned}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx3_chanisaligned}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx4_chanisaligned}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx5_chanisaligned}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx6_chanisaligned}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx7_chanisaligned}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx0_status}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx1_status}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx2_status}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx3_status}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx4_status}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx5_status}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx6_status}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx7_status}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx0_phy_status}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx1_phy_status}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx2_phy_status}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx3_phy_status}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx4_phy_status}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx5_phy_status}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx6_phy_status}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx7_phy_status}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx0_elec_idle}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx1_elec_idle}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx2_elec_idle}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx3_elec_idle}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx4_elec_idle}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx5_elec_idle}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx6_elec_idle}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx7_elec_idle}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_clk}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/user_clk}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/user_clk2}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/user_clk_prebuf}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/user_clk_prebuf_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/sys_rst_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cm_rst_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cm_sticky_rst_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/func_lvl_rst_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/tl_rst_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/dl_rst_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl_rst_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl_transmit_hot_rst}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_mgmt_di}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_mgmt_byte_en_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_mgmt_dwaddr}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_mgmt_wr_rw1c_as_rw_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_mgmt_wr_readonly_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_mgmt_wr_en_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_mgmt_rd_en_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_err_malformed_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_err_cor_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_err_ur_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_err_ecrc_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_err_cpl_timeout_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_err_cpl_abort_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_err_cpl_unexpect_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_err_poisoned_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_err_acs_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_err_atomic_egress_blocked_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_err_mc_blocked_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_err_internal_uncor_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_err_internal_cor_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_err_posted_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_err_locked_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_err_norecovery_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_err_aer_headerlog}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_err_tlp_cpl_header}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_interrupt_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_interrupt_di}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_interrupt_assert_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_interrupt_stat_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_ds_bus_number}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_ds_device_number}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_ds_function_number}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_port_number}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_pm_halt_aspm_l0s_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_pm_halt_aspm_l1_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_pm_force_state_en_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_pm_force_state}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_pm_wake_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_pm_turnoff_ok_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_pm_send_pme_to_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_pciecap_interrupt_msgnum}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_trn_pending_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_force_mps}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_force_common_clock_off}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_force_extended_sync_on}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_dsn}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_aer_interrupt_msgnum}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_dev_id}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_vend_id}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_rev_id}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_subsys_id}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_subsys_vend_id}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/drp_clk}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/drp_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/drp_we}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/drp_addr}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/drp_di}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/dbg_mode}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/dbg_sub_mode}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl_dbg_mode}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_clk}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_tdst_rdy}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_terr_drop}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_tbuf_av}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_tcfg_req}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_rd}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_rrem}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_rsof}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_reof}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_rsrc_rdy}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_rsrc_dsc}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_recrc_err}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_rerrfwd}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_rbar_hit}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_lnk_up}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_fc_ph}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_fc_pd}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_fc_nph}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_fc_npd}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_fc_cplh}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_fc_cpld}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_tdllp_dst_rdy}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_rdllp_data}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_rdllp_src_rdy}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/ll2_tfc_init1_seq}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/ll2_tfc_init2_seq}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl2_suspend_ok}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl2_recovery}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl2_rx_elec_idle}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl2_rx_pm_state}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl2_l0_req}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/ll2_suspend_ok}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/ll2_tx_idle}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/ll2_link_status}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/tl2_ppm_suspend_ok}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/tl2_aspm_suspend_req}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/tl2_aspm_suspend_credit_check_ok}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl2_link_up}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl2_receiver_err}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/ll2_receiver_err}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/ll2_protocol_err}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/ll2_bad_tlp_err}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/ll2_bad_dllp_err}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/ll2_replay_ro_err}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/ll2_replay_to_err}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/tl2_err_hdr}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/tl2_err_malformed}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/tl2_err_rxoverflow}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/tl2_err_fcpe}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl_sel_lnk_rate}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl_sel_lnk_width}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl_ltssm_state}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl_lane_reversal_mode}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl_phy_lnk_up_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl_tx_pm_state}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl_rx_pm_state}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl_link_upcfg_cap}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl_link_gen2_cap}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl_link_partner_gen2_supported}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl_initial_link_width}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl_directed_change_done}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx_rcvr_det}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx_reset}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx_rate}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx_deemph}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx_margin}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx0_polarity}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx1_polarity}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx2_polarity}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx3_polarity}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx4_polarity}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx5_polarity}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx6_polarity}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_rx7_polarity}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx0_compliance}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx1_compliance}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx2_compliance}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx3_compliance}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx4_compliance}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx5_compliance}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx6_compliance}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx7_compliance}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx0_char_is_k}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx1_char_is_k}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx2_char_is_k}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx3_char_is_k}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx4_char_is_k}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx5_char_is_k}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx6_char_is_k}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx7_char_is_k}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx0_data}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx1_data}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx2_data}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx3_data}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx4_data}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx5_data}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx6_data}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx7_data}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx0_elec_idle}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx1_elec_idle}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx2_elec_idle}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx3_elec_idle}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx4_elec_idle}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx5_elec_idle}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx6_elec_idle}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx7_elec_idle}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx0_powerdown}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx1_powerdown}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx2_powerdown}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx3_powerdown}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx4_powerdown}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx5_powerdown}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx6_powerdown}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pipe_tx7_powerdown}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/user_rst_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl_received_hot_rst}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/received_func_lvl_rst_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/lnk_clk_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_mgmt_do}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_mgmt_rd_wr_done_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_err_aer_headerlog_set_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_err_cpl_rdy_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_interrupt_rdy_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_interrupt_mmenable}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_interrupt_msienable}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_interrupt_do}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_interrupt_msixenable}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_interrupt_msixfm}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_msg_received}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_msg_data}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_msg_received_err_cor}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_msg_received_err_non_fatal}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_msg_received_err_fatal}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_msg_received_assert_int_a}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_msg_received_deassert_int_a}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_msg_received_assert_int_b}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_msg_received_deassert_int_b}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_msg_received_assert_int_c}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_msg_received_deassert_int_c}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_msg_received_assert_int_d}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_msg_received_deassert_int_d}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_msg_received_pm_pme}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_msg_received_pme_to_ack}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_msg_received_pme_to}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_msg_received_setslotpowerlimit}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_msg_received_unlock}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_msg_received_pm_as_nak}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_pcie_link_state}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_pm_rcv_as_req_l1_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_pm_rcv_enter_l1_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_pm_rcv_enter_l23_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_pm_rcv_req_ack_n}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_pmcsr_powerstate}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_pmcsr_pme_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_pmcsr_pme_status}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_transaction}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_transaction_type}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_transaction_addr}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_command_io_enable}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_command_mem_enable}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_command_bus_master_enable}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_command_interrupt_disable}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_command_serr_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_bridge_serr_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_dev_status_corr_err_detected}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_dev_status_non_fatal_err_detected}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_dev_status_fatal_err_detected}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_dev_status_ur_detected}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_dev_control_corr_err_reporting_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_dev_control_non_fatal_reporting_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_dev_control_fatal_err_reporting_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_dev_control_ur_err_reporting_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_dev_control_enable_ro}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_dev_control_max_payload}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_dev_control_ext_tag_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_dev_control_phantom_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_dev_control_aux_power_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_dev_control_no_snoop_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_dev_control_max_read_req}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_link_status_current_speed}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_link_status_negotiated_width}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_link_status_link_training}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_link_status_dll_active}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_link_status_bandwidth_status}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_link_status_auto_bandwidth_status}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_link_control_aspm_control}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_link_control_rcb}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_link_control_link_disable}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_link_control_retrain_link}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_link_control_common_clock}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_link_control_extended_sync}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_link_control_clock_pm_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_link_control_hw_auto_width_dis}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_link_control_bandwidth_int_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_link_control_auto_bandwidth_int_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_dev_control2_cpl_timeout_val}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_dev_control2_cpl_timeout_dis}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_dev_control2_ari_forward_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_dev_control2_atomic_requester_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_dev_control2_atomic_egress_block}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_dev_control2_ido_req_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_dev_control2_ido_cpl_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_dev_control2_ltr_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_dev_control2_tlp_prefix_block}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_slot_control_electromech_il_ctl_pulse}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_root_control_syserr_corr_err_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_root_control_syserr_non_fatal_err_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_root_control_syserr_fatal_err_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_root_control_pme_int_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_aer_ecrc_check_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_aer_ecrc_gen_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_aer_rooterr_corr_err_reporting_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_aer_rooterr_non_fatal_err_reporting_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_aer_rooterr_fatal_err_reporting_en}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_aer_rooterr_corr_err_received}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_aer_rooterr_non_fatal_err_received}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_aer_rooterr_fatal_err_received}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/cfg_vc_tcvc_map}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/drp_rdy}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/drp_do}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/dbg_vec_a}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/dbg_vec_b}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/dbg_vec_c}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/dbg_sclr_a}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/dbg_sclr_b}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/dbg_sclr_c}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/dbg_sclr_d}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/dbg_sclr_e}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/dbg_sclr_f}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/dbg_sclr_g}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/dbg_sclr_h}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/dbg_sclr_i}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/dbg_sclr_j}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/dbg_sclr_k}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/pl_dbg_vec}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/trn_tdst_rdy_bus}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/mim_tx_wen}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/mim_tx_waddr}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/mim_tx_wdata}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/mim_tx_ren}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/mim_tx_rce}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/mim_tx_raddr}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/mim_tx_rdata}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/unused_mim_tx_rdata}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/mim_rx_wen}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/mim_rx_waddr}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/mim_rx_wdata}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/mim_rx_ren}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/mim_rx_rce}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/mim_rx_raddr}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/mim_rx_rdata}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/unused_mim_rx_rdata}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/AER_BASE_PTR}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/AER_CAP_ECRC_CHECK_CAPABLE}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/AER_CAP_ECRC_GEN_CAPABLE}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/AER_CAP_ID}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/AER_CAP_MULTIHEADER}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/AER_CAP_NEXTPTR}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/AER_CAP_ON}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/AER_CAP_OPTIONAL_ERR_SUPPORT}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/AER_CAP_PERMIT_ROOTERR_UPDATE}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/AER_CAP_VERSION}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/ALLOW_X8_GEN2}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/BAR0}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/BAR1}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/BAR2}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/BAR3}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/BAR4}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/BAR5}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/CAPABILITIES_PTR}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/CARDBUS_CIS_POINTER}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/CFG_ECRC_ERR_CPLSTAT}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/CLASS_CODE}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/CMD_INTX_IMPLEMENTED}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/CPL_TIMEOUT_DISABLE_SUPPORTED}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/CPL_TIMEOUT_RANGES_SUPPORTED}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/CRM_MODULE_RSTS}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/C_DATA_WIDTH}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/REM_WIDTH}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/KEEP_WIDTH}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DEV_CAP2_ARI_FORWARDING_SUPPORTED}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DEV_CAP2_CAS128_COMPLETER_SUPPORTED}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DEV_CAP2_LTR_MECHANISM_SUPPORTED}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DEV_CAP2_MAX_ENDEND_TLP_PREFIXES}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DEV_CAP2_TPH_COMPLETER_SUPPORTED}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DEV_CAP_ENDPOINT_L0S_LATENCY}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DEV_CAP_ENDPOINT_L1_LATENCY}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DEV_CAP_EXT_TAG_SUPPORTED}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DEV_CAP_MAX_PAYLOAD_SUPPORTED}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DEV_CAP_ROLE_BASED_ERROR}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DEV_CAP_RSVD_14_12}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DEV_CAP_RSVD_17_16}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DEV_CAP_RSVD_31_29}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DEV_CONTROL_AUX_POWER_SUPPORTED}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DEV_CONTROL_EXT_TAG_DEFAULT}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DISABLE_ASPM_L1_TIMER}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DISABLE_BAR_FILTERING}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DISABLE_ERR_MSG}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DISABLE_ID_CHECK}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DISABLE_LANE_REVERSAL}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DISABLE_LOCKED_FILTER}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DISABLE_PPM_FILTER}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DISABLE_RX_POISONED_RESP}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DISABLE_RX_TC_FILTER}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DISABLE_SCRAMBLING}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DNSTREAM_LINK_NUM}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DSN_BASE_PTR}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DSN_CAP_ID}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DSN_CAP_NEXTPTR}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DSN_CAP_ON}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/DSN_CAP_VERSION}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/ENABLE_MSG_ROUTE}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/ENABLE_RX_TD_ECRC_TRIM}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/ENTER_RVRY_EI_L0}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/EXIT_LOOPBACK_ON_EI}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/EXPANSION_ROM}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/EXT_CFG_CAP_PTR}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/EXT_CFG_XP_CAP_PTR}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/HEADER_TYPE}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/INFER_EI}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/INTERRUPT_PIN}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/INTERRUPT_STAT_AUTO}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/IS_SWITCH}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LAST_CONFIG_DWORD}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LINK_CAP_ASPM_OPTIONALITY}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LINK_CAP_ASPM_SUPPORT}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LINK_CAP_CLOCK_POWER_MANAGEMENT}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LINK_CAP_L0S_EXIT_LATENCY_GEN1}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LINK_CAP_L0S_EXIT_LATENCY_GEN2}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LINK_CAP_L1_EXIT_LATENCY_GEN1}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LINK_CAP_L1_EXIT_LATENCY_GEN2}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LINK_CAP_MAX_LINK_SPEED}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LINK_CAP_MAX_LINK_WIDTH}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LINK_CAP_RSVD_23}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LINK_CONTROL_RCB}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LINK_CTRL2_DEEMPHASIS}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LINK_CTRL2_TARGET_LINK_SPEED}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LINK_STATUS_SLOT_CLOCK_CONFIG}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LL_ACK_TIMEOUT}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LL_ACK_TIMEOUT_EN}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LL_ACK_TIMEOUT_FUNC}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LL_REPLAY_TIMEOUT}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LL_REPLAY_TIMEOUT_EN}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LL_REPLAY_TIMEOUT_FUNC}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/LTSSM_MAX_LINK_WIDTH}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/MPS_FORCE}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/MSIX_BASE_PTR}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/MSIX_CAP_ID}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/MSIX_CAP_NEXTPTR}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/MSIX_CAP_ON}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/MSIX_CAP_PBA_BIR}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/MSIX_CAP_PBA_OFFSET}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/MSIX_CAP_TABLE_BIR}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/MSIX_CAP_TABLE_OFFSET}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/MSIX_CAP_TABLE_SIZE}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/MSI_BASE_PTR}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/MSI_CAP_64_BIT_ADDR_CAPABLE}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/MSI_CAP_ID}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/MSI_CAP_MULTIMSGCAP}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/MSI_CAP_MULTIMSG_EXTENSION}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/MSI_CAP_NEXTPTR}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/MSI_CAP_ON}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/MSI_CAP_PER_VECTOR_MASKING_CAPABLE}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/N_FTS_COMCLK_GEN1}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/N_FTS_COMCLK_GEN2}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/N_FTS_GEN1}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/N_FTS_GEN2}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PCIE_BASE_PTR}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PCIE_CAP_CAPABILITY_ID}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PCIE_CAP_CAPABILITY_VERSION}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PCIE_CAP_DEVICE_PORT_TYPE}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PCIE_CAP_NEXTPTR}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PCIE_CAP_ON}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PCIE_CAP_RSVD_15_14}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PCIE_CAP_SLOT_IMPLEMENTED}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PCIE_REVISION}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PL_AUTO_CONFIG}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PL_FAST_TRAIN}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_ASPML0S_TIMEOUT}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_ASPML0S_TIMEOUT_EN}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_ASPML0S_TIMEOUT_FUNC}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_ASPM_FASTEXIT}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_BASE_PTR}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_CAP_AUXCURRENT}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_CAP_D1SUPPORT}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_CAP_D2SUPPORT}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_CAP_DSI}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_CAP_ID}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_CAP_NEXTPTR}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_CAP_ON}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_CAP_PMESUPPORT}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_CAP_PME_CLOCK}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_CAP_RSVD_04}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_CAP_VERSION}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_CSR_B2B3}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_CSR_BPCCEN}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_CSR_NOSOFTRST}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_DATA0}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_DATA1}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_DATA2}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_DATA3}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_DATA4}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_DATA5}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_DATA6}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_DATA7}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_DATA_SCALE0}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_DATA_SCALE1}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_DATA_SCALE2}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_DATA_SCALE3}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_DATA_SCALE4}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_DATA_SCALE5}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_DATA_SCALE6}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_DATA_SCALE7}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/PM_MF}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RBAR_BASE_PTR}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RBAR_CAP_CONTROL_ENCODEDBAR0}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RBAR_CAP_CONTROL_ENCODEDBAR1}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RBAR_CAP_CONTROL_ENCODEDBAR2}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RBAR_CAP_CONTROL_ENCODEDBAR3}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RBAR_CAP_CONTROL_ENCODEDBAR4}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RBAR_CAP_CONTROL_ENCODEDBAR5}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RBAR_CAP_ID}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RBAR_CAP_INDEX0}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RBAR_CAP_INDEX1}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RBAR_CAP_INDEX2}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RBAR_CAP_INDEX3}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RBAR_CAP_INDEX4}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RBAR_CAP_INDEX5}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RBAR_CAP_NEXTPTR}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RBAR_CAP_ON}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RBAR_CAP_SUP0}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RBAR_CAP_SUP1}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RBAR_CAP_SUP2}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RBAR_CAP_SUP3}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RBAR_CAP_SUP4}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RBAR_CAP_SUP5}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RBAR_CAP_VERSION}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RBAR_NUM}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RECRC_CHK}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RECRC_CHK_TRIM}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/ROOT_CAP_CRS_SW_VISIBILITY}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RP_AUTO_SPD}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/RP_AUTO_SPD_LOOPCNT}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SELECT_DLL_IF}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SIM_VERSION}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SLOT_CAP_ATT_BUTTON_PRESENT}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SLOT_CAP_ATT_INDICATOR_PRESENT}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SLOT_CAP_ELEC_INTERLOCK_PRESENT}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SLOT_CAP_HOTPLUG_CAPABLE}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SLOT_CAP_HOTPLUG_SURPRISE}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SLOT_CAP_MRL_SENSOR_PRESENT}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SLOT_CAP_NO_CMD_COMPLETED_SUPPORT}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SLOT_CAP_PHYSICAL_SLOT_NUM}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SLOT_CAP_POWER_CONTROLLER_PRESENT}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SLOT_CAP_POWER_INDICATOR_PRESENT}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SLOT_CAP_SLOT_POWER_LIMIT_SCALE}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SLOT_CAP_SLOT_POWER_LIMIT_VALUE}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SPARE_BIT0}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SPARE_BIT1}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SPARE_BIT2}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SPARE_BIT3}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SPARE_BIT4}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SPARE_BIT5}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SPARE_BIT6}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SPARE_BIT7}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SPARE_BIT8}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SPARE_BYTE0}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SPARE_BYTE1}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SPARE_BYTE2}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SPARE_BYTE3}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SPARE_WORD0}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SPARE_WORD1}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SPARE_WORD2}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SPARE_WORD3}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/SSL_MESSAGE_AUTO}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/TECRC_EP_INV}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/TL_RBYPASS}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/TL_RX_RAM_RADDR_LATENCY}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/TL_RX_RAM_RDATA_LATENCY}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/TL_RX_RAM_WRITE_LATENCY}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/TL_TFC_DISABLE}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/TL_TX_CHECKS_DISABLE}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/TL_TX_RAM_RADDR_LATENCY}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/TL_TX_RAM_RDATA_LATENCY}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/TL_TX_RAM_WRITE_LATENCY}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/TRN_DW}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/TRN_NP_FC}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/UPCONFIG_CAPABLE}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/UPSTREAM_FACING}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/UR_ATOMIC}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/UR_CFG1}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/UR_INV_REQ}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/UR_PRS_RESPONSE}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/USER_CLK2_DIV2}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/USER_CLK_FREQ}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/USE_RID_PINS}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/VC0_CPL_INFINITE}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/VC0_RX_RAM_LIMIT}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/VC0_TOTAL_CREDITS_CD}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/VC0_TOTAL_CREDITS_CH}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/VC0_TOTAL_CREDITS_NPD}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/VC0_TOTAL_CREDITS_NPH}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/VC0_TOTAL_CREDITS_PD}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/VC0_TOTAL_CREDITS_PH}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/VC0_TX_LASTPACKET}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/VC_BASE_PTR}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/VC_CAP_ID}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/VC_CAP_NEXTPTR}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/VC_CAP_ON}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/VC_CAP_REJECT_SNOOP_TRANSACTIONS}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/VC_CAP_VERSION}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/VSEC_BASE_PTR}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/VSEC_CAP_HDR_ID}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/VSEC_CAP_HDR_LENGTH}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/VSEC_CAP_HDR_REVISION}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/VSEC_CAP_ID}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/VSEC_CAP_IS_LINK_VISIBLE}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/VSEC_CAP_NEXTPTR}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/VSEC_CAP_ON}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/VSEC_CAP_VERSION}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/ENABLE_JTAG_DBG}} {{/board/RP/rport/pcie_top_i/pcie_7x_i/TCQ}} 
run all
restart
run all
relaunch_sim
run all
run all
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {board_behav.wcfg}
add_wave {{/board/EP/PIPE_TXOUTCLK_OUT}} {{/board/EP/PIPE_DCLK_IN}} {{/board/EP/PIPE_MMCM_LOCK_IN}} {{/board/EP/PIPE_RXUSRCLK_IN}} {{/board/EP/PIPE_OOBCLK_IN}} 
run all
current_wave_config {board_behav.wcfg}
add_wave {{/board/EP/PIPE_PCLK_IN}} {{/board/EP/PIPE_USERCLK1_IN}} {{/board/EP/PIPE_USERCLK2_IN}} 
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {board_behav.wcfg}
add_wave {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/clk_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/rst_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/phy_link_up_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/s_dllp_axis_tdata}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/s_dllp_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/s_dllp_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/s_dllp_axis_tlast}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/s_dllp_axis_tuser}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/s_dllp_axis_tready}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/s_phy_axis_tdata}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/s_phy_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/s_phy_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/s_phy_axis_tlast}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/s_phy_axis_tuser}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/s_phy_axis_tready}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/lane_reverse_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/curr_data_rate_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/data_out_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/data_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/d_k_out_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/sync_header_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/pipe_width_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/start_block_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/num_active_lanes_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/curr_state}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/next_state}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/sync_width_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/sync_width_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/sync_count_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/sync_count_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/sync_width}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/sync_count}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/axis_sync_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/axis_sync_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/pipe_width_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/pipe_width_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/pkt_count_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/pkt_count_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/lanes_count_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/lanes_count_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/byte_count_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/byte_count_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/bytes_sent_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/bytes_sent_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/word_count_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/word_count_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/fifo_word_count_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/fifo_word_count_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/data_out_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/data_out_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/data_valid_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/data_valid_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/d_k_out_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/d_k_out_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/is_ordered_set}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/is_data}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/ready_out}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/sync_header_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/sync_header_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/block_start_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/block_start_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/data_in_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/data_in_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/data_k_in_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/data_k_in_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/byte_start_index_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/byte_start_index_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/lane_start_index_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/lane_start_index_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/input_byte_start_index_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/input_byte_start_index_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/is_phy_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/is_phy_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/is_dllp_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/is_dllp_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/replace_lane_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/replace_lane_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/complete_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/complete_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/lane_data}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/data_out}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/bytes_per_packet}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/data_k_out}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/lane_idx}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/lane_shift_idx}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/pipewidth_shift_idx}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/temp_d_k}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/current_byte}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/fifo_full}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/fifo_empty}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/d_k_out_temp}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/sync_header_temp}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/read_en_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/read_en_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/temp_data_out}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/fifo_phy_axis_tdata}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/fifo_phy_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/fifo_phy_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/fifo_phy_axis_tlast}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/fifo_phy_axis_tuser}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/fifo_phy_axis_tready}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/DATA_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/STRB_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/KEEP_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/USER_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/MAX_NUM_LANES}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/PipeWidthGen1}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/PipeWidthGen2}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/PipeWidthGen3}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/PipeWidthGen4}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/PipeWidthGen5}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/BytesPerTransfer}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/MaxWordsPerTransaction}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/PcieDataSize}} 
restart
run all
relaunch_sim
run all
current_wave_config {board_behav.wcfg}
add_wave {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst}} 
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
run all
run all
run all
run all
relaunch_sim
run all
current_wave_config {board_behav.wcfg}
add_wave {{/board/EP/pipe_wrapper_i/PIPE_CLK}} {{/board/EP/pipe_wrapper_i/PIPE_RESET_N}} {{/board/EP/pipe_wrapper_i/PIPE_PCLK}} {{/board/EP/pipe_wrapper_i/PIPE_TXDATA}} {{/board/EP/pipe_wrapper_i/PIPE_TXDATAK}} {{/board/EP/pipe_wrapper_i/PIPE_TXP}} {{/board/EP/pipe_wrapper_i/PIPE_TXN}} {{/board/EP/pipe_wrapper_i/PIPE_RXP}} {{/board/EP/pipe_wrapper_i/PIPE_RXN}} {{/board/EP/pipe_wrapper_i/PIPE_RXDATA}} {{/board/EP/pipe_wrapper_i/PIPE_RXDATAK}} {{/board/EP/pipe_wrapper_i/PIPE_TXDETECTRX}} {{/board/EP/pipe_wrapper_i/PIPE_TXELECIDLE}} {{/board/EP/pipe_wrapper_i/PIPE_TXCOMPLIANCE}} {{/board/EP/pipe_wrapper_i/PIPE_RXPOLARITY}} {{/board/EP/pipe_wrapper_i/PIPE_POWERDOWN}} {{/board/EP/pipe_wrapper_i/PIPE_RATE}} {{/board/EP/pipe_wrapper_i/PIPE_TXMARGIN}} {{/board/EP/pipe_wrapper_i/PIPE_TXSWING}} {{/board/EP/pipe_wrapper_i/PIPE_TXDEEMPH}} {{/board/EP/pipe_wrapper_i/PIPE_RXVALID}} {{/board/EP/pipe_wrapper_i/PIPE_PHYSTATUS}} {{/board/EP/pipe_wrapper_i/PIPE_PHYSTATUS_RST}} {{/board/EP/pipe_wrapper_i/PIPE_RXELECIDLE}} {{/board/EP/pipe_wrapper_i/PIPE_EYESCANDATAERROR}} {{/board/EP/pipe_wrapper_i/PIPE_RXSTATUS}} {{/board/EP/pipe_wrapper_i/PIPE_MMCM_RST_N}} {{/board/EP/pipe_wrapper_i/PIPE_PCLK_LOCK}} {{/board/EP/pipe_wrapper_i/PIPE_RXCHANISALIGNED}} {{/board/EP/pipe_wrapper_i/PIPE_PCLK_IN}} {{/board/EP/pipe_wrapper_i/PIPE_RXUSRCLK_IN}} {{/board/EP/pipe_wrapper_i/PIPE_DCLK_IN}} {{/board/EP/pipe_wrapper_i/PIPE_OOBCLK_IN}} {{/board/EP/pipe_wrapper_i/PIPE_MMCM_LOCK_IN}} {{/board/EP/pipe_wrapper_i/PIPE_TXOUTCLK_OUT}} {{/board/EP/pipe_wrapper_i/gt_reset_fsm}} {{/board/EP/pipe_wrapper_i/rst_cpllreset}} {{/board/EP/pipe_wrapper_i/rst_rxusrclk_reset}} {{/board/EP/pipe_wrapper_i/rst_dclk_reset}} {{/board/EP/pipe_wrapper_i/rst_gtreset}} {{/board/EP/pipe_wrapper_i/rst_drp_start}} {{/board/EP/pipe_wrapper_i/rst_drp_x16}} {{/board/EP/pipe_wrapper_i/rst_userrdy}} {{/board/EP/pipe_wrapper_i/rst_txsync_start}} {{/board/EP/pipe_wrapper_i/rst_idle}} {{/board/EP/pipe_wrapper_i/sync_txphalign}} {{/board/EP/pipe_wrapper_i/sync_txphinit}} {{/board/EP/pipe_wrapper_i/sync_txdlysreset}} {{/board/EP/pipe_wrapper_i/sync_txdlyen}} {{/board/EP/pipe_wrapper_i/sync_txsync_done}} {{/board/EP/pipe_wrapper_i/drp_en}} {{/board/EP/pipe_wrapper_i/drp_di}} {{/board/EP/pipe_wrapper_i/drp_we}} {{/board/EP/pipe_wrapper_i/drp_done}} {{/board/EP/pipe_wrapper_i/qpll_qplloutclk}} {{/board/EP/pipe_wrapper_i/qpll_qplloutrefclk}} {{/board/EP/pipe_wrapper_i/qpll_qplllock}} {{/board/EP/pipe_wrapper_i/qpll_do}} {{/board/EP/pipe_wrapper_i/qpll_rdy}} {{/board/EP/pipe_wrapper_i/gt_txresetdone}} {{/board/EP/pipe_wrapper_i/gt_rxresetdone}} {{/board/EP/pipe_wrapper_i/gt_rxvalid}} {{/board/EP/pipe_wrapper_i/gt_phystatus}} {{/board/EP/pipe_wrapper_i/gt_txratedone}} {{/board/EP/pipe_wrapper_i/gt_rxratedone}} {{/board/EP/pipe_wrapper_i/drp_do}} {{/board/EP/pipe_wrapper_i/drp_rdy}} {{/board/EP/pipe_wrapper_i/gt_txsyncout}} {{/board/EP/pipe_wrapper_i/gt_txsyncdone}} {{/board/EP/pipe_wrapper_i/gt_rxsyncout}} {{/board/EP/pipe_wrapper_i/gt_rxchariscomma}} {{/board/EP/pipe_wrapper_i/gt_rxbyteisaligned}} {{/board/EP/pipe_wrapper_i/gt_rxbyterealign}} {{/board/EP/pipe_wrapper_i/reset_n_reg1}} {{/board/EP/pipe_wrapper_i/reset_n_reg2}} {{/board/EP/pipe_wrapper_i/fsm}} {{/board/EP/pipe_wrapper_i/rxdet}} {{/board/EP/pipe_wrapper_i/drp_done_reg2}} {{/board/EP/pipe_wrapper_i/rxpmaresetdone_reg2}} {{/board/EP/pipe_wrapper_i/plllock_reg2}} {{/board/EP/pipe_wrapper_i/mmcm_lock_reg2}} {{/board/EP/pipe_wrapper_i/resetdone_reg2}} {{/board/EP/pipe_wrapper_i/phystatus_reg2}} {{/board/EP/pipe_wrapper_i/PIPE_TXDLYSRESETDONE}} {{/board/EP/pipe_wrapper_i/PIPE_TXPHINITDONE}} {{/board/EP/pipe_wrapper_i/PIPE_TXPHALIGNDONE}} {{/board/EP/pipe_wrapper_i/txdlysresetdone_reg2}} {{/board/EP/pipe_wrapper_i/txphinitdone_reg2}} {{/board/EP/pipe_wrapper_i/txphaligndone_reg2}} {{/board/EP/pipe_wrapper_i/txdlysresetdone_reg3}} {{/board/EP/pipe_wrapper_i/txphinitdone_reg3}} {{/board/EP/pipe_wrapper_i/txphaligndone_reg3}} {{/board/EP/pipe_wrapper_i/pipe_rate_reg2}} {{/board/EP/pipe_wrapper_i/pipe_rate_reg3}} {{/board/EP/pipe_wrapper_i/gt_txratedone_reg3}} {{/board/EP/pipe_wrapper_i/gt_rxratedone_reg3}} {{/board/EP/pipe_wrapper_i/gt_txsyncdone_reg3}} {{/board/EP/pipe_wrapper_i/txratedone_latch}} {{/board/EP/pipe_wrapper_i/rxratedone_latch}} {{/board/EP/pipe_wrapper_i/phystatus_latch}} {{/board/EP/pipe_wrapper_i/rate_txsync}} {{/board/EP/pipe_wrapper_i/rate_done}} {{/board/EP/pipe_wrapper_i/rate_idle}} {{/board/EP/pipe_wrapper_i/cfg_wait_cnt}} {{/board/EP/pipe_wrapper_i/txdlyen}} {{/board/EP/pipe_wrapper_i/rxusrclk_rst_reg}} {{/board/EP/pipe_wrapper_i/gt_txresetdone_reg}} {{/board/EP/pipe_wrapper_i/gt_rxresetdone_reg}} {{/board/EP/pipe_wrapper_i/rst_idle_reg}} {{/board/EP/pipe_wrapper_i/rxvalid_cnt}} {{/board/EP/pipe_wrapper_i/user_oobclk}} {{/board/EP/pipe_wrapper_i/PIPE_RXPMARESETDONE}} {{/board/EP/pipe_wrapper_i/qpll_qplloutclk1}} {{/board/EP/pipe_wrapper_i/qpll_qplloutrefclk1}} {{/board/EP/pipe_wrapper_i/refclkoutmon0}} {{/board/EP/pipe_wrapper_i/gt_rxphaligndone}} {{/board/EP/pipe_wrapper_i/PIPE_RXCOMMADET}} {{/board/EP/pipe_wrapper_i/PCIE_SIM_MODE}} {{/board/EP/pipe_wrapper_i/PCIE_SIM_SPEEDUP}} {{/board/EP/pipe_wrapper_i/PCIE_SIM_TX_EIDLE_DRIVE_LEVEL}} {{/board/EP/pipe_wrapper_i/PCIE_GT_DEVICE}} {{/board/EP/pipe_wrapper_i/PCIE_USE_MODE}} {{/board/EP/pipe_wrapper_i/PCIE_PLL_SEL}} {{/board/EP/pipe_wrapper_i/PCIE_AUX_CDR_GEN3_EN}} {{/board/EP/pipe_wrapper_i/PCIE_LPM_DFE}} {{/board/EP/pipe_wrapper_i/PCIE_LPM_DFE_GEN3}} {{/board/EP/pipe_wrapper_i/PCIE_EXT_CLK}} {{/board/EP/pipe_wrapper_i/PCIE_EXT_GT_COMMON}} {{/board/EP/pipe_wrapper_i/EXT_CH_GT_DRP}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_FULL_0}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_FULL_1}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_FULL_2}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_FULL_3}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_FULL_4}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_LOW_0}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_LOW_1}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_LOW_2}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_LOW_3}} {{/board/EP/pipe_wrapper_i/TX_MARGIN_LOW_4}} {{/board/EP/pipe_wrapper_i/PCIE_POWER_SAVING}} {{/board/EP/pipe_wrapper_i/PCIE_ASYNC_EN}} {{/board/EP/pipe_wrapper_i/PCIE_TXBUF_EN}} {{/board/EP/pipe_wrapper_i/PCIE_RXBUF_EN}} {{/board/EP/pipe_wrapper_i/PCIE_TXSYNC_MODE}} {{/board/EP/pipe_wrapper_i/PCIE_RXSYNC_MODE}} {{/board/EP/pipe_wrapper_i/PCIE_CHAN_BOND}} {{/board/EP/pipe_wrapper_i/PCIE_CHAN_BOND_EN}} {{/board/EP/pipe_wrapper_i/PCIE_LANE}} {{/board/EP/pipe_wrapper_i/PCIE_LINK_SPEED}} {{/board/EP/pipe_wrapper_i/PCIE_REFCLK_FREQ}} {{/board/EP/pipe_wrapper_i/PCIE_USERCLK1_FREQ}} {{/board/EP/pipe_wrapper_i/PCIE_USERCLK2_FREQ}} {{/board/EP/pipe_wrapper_i/PCIE_TX_EIDLE_ASSERT_DELAY}} {{/board/EP/pipe_wrapper_i/PCIE_RXEQ_MODE_GEN3}} {{/board/EP/pipe_wrapper_i/PCIE_OOBCLK_MODE}} {{/board/EP/pipe_wrapper_i/PCIE_JTAG_MODE}} {{/board/EP/pipe_wrapper_i/PCIE_DEBUG_MODE}} {{/board/EP/pipe_wrapper_i/i}} {{/board/EP/pipe_wrapper_i/FSM_IDLE}} {{/board/EP/pipe_wrapper_i/FSM_CFG_WAIT}} {{/board/EP/pipe_wrapper_i/FSM_PLLRESET}} {{/board/EP/pipe_wrapper_i/FSM_DRP_X16_START}} {{/board/EP/pipe_wrapper_i/FSM_DRP_X16_DONE}} {{/board/EP/pipe_wrapper_i/FSM_PLLLOCK}} {{/board/EP/pipe_wrapper_i/FSM_GTRESET}} {{/board/EP/pipe_wrapper_i/FSM_RXPMARESETDONE_1}} {{/board/EP/pipe_wrapper_i/FSM_RXPMARESETDONE_2}} {{/board/EP/pipe_wrapper_i/FSM_DRP_X20_START}} {{/board/EP/pipe_wrapper_i/FSM_DRP_X20_DONE}} {{/board/EP/pipe_wrapper_i/FSM_MMCM_LOCK}} {{/board/EP/pipe_wrapper_i/FSM_RESETDONE}} {{/board/EP/pipe_wrapper_i/FSM_TXSYNC_START}} {{/board/EP/pipe_wrapper_i/FSM_TXPHINITDONE}} {{/board/EP/pipe_wrapper_i/FSM_TXSYNC_DONE1}} {{/board/EP/pipe_wrapper_i/FSM_TXSYNC_DONE}} 
restart
run all
current_wave_config {board_behav.wcfg}
add_wave {{/board/RP/rport/pipe_rx0_chanisaligned_gt}} {{/board/RP/rport/pipe_rx0_char_is_k_gt}} {{/board/RP/rport/pipe_rx0_data_gt}} {{/board/RP/rport/pipe_rx0_elec_idle_gt}} {{/board/RP/rport/pipe_rx0_phy_status_gt}} {{/board/RP/rport/pipe_rx0_status_gt}} {{/board/RP/rport/pipe_rx0_valid_gt}} 
relaunch_sim
run all
current_wave_config {board_behav.wcfg}
add_wave {{/board/RP/rport/pipe_tx_rate_gt}} {{/board/RP/rport/pipe_tx_rcvr_det_gt}} {{/board/RP/rport/pipe_tx0_char_is_k_gt}} {{/board/RP/rport/pipe_tx0_compliance_gt}} {{/board/RP/rport/pipe_tx0_data_gt}} {{/board/RP/rport/pipe_tx0_elec_idle_gt}} {{/board/RP/rport/pipe_tx0_powerdown_gt}} 
run all
current_wave_config {board_behav.wcfg}
add_wave {{/board/EP/phy_txdata}} {{/board/EP/phy_txdata_valid}} {{/board/EP/phy_txdatak}} {{/board/EP/phy_txstart_block}} {{/board/EP/phy_txsync_header}} 
current_wave_config {board_behav.wcfg}
add_wave {{/board/EP/phy_powerdown}} 
current_wave_config {board_behav.wcfg}
add_wave {{/board/EP/phy_txelecidle}} 
current_wave_config {board_behav.wcfg}
add_wave {{/board/EP/phy_txdetectrx}} 
run all
run all
run all
current_wave_config {board_behav.wcfg}
add_wave {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/clk_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/rst_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/en_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/link_up_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/is_timeout_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/recovery_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/error_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/success_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/error_loopback_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/error_disable_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ts1_valid_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ts2_valid_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/idle_valid_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/phy_rxstatus_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/phy_phystatus_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/phy_phystatus_rst_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/phy_txdetectrx_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/phy_txelecidle_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/phy_txdeemph_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/phy_powerdown_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/phy_txcompliance_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/phy_rxpolarity_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/phy_txmargin_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lanes_ts2_satisfied_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/config_copmlete_ts2_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/from_l0_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/receiver_detected_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/phy_rxelecidle_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/tx_enter_elec_idle_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ltssm_state_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/goto_cfg_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/goto_detect_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ordered_set_tranmitted_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/send_ordered_set_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/active_lanes_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/gen_os_ctrl_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ordered_set_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/preset_coeff_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ordered_set_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/extended_synch_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/directed_speed_change_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lane_status_i}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/curr_data_rate_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/data_rate_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/changed_speed_recovery_o}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/curr_state}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/next_state}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ordered_set_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ordered_set_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/timer_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/timer_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/error_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/error_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/success_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/success_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/goto_detect_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/goto_cfg_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lane_active_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lane_active_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/at_least_one_ts1_ts2}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/equal_req}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/axis_pkt_cnt_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/axis_pkt_cnt_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/try_cnt_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/try_cnt_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/curr_data_rate_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/curr_data_rate_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/last_data_rate_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/last_data_rate_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/successful_speed_negotiation_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/successful_speed_negotiation_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/changed_speed_recovery_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/changed_speed_recovery_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/equalization_done_8gb_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/equalization_done_8gb_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/start_equalization_w_preset_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/start_equalization_w_preset_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/link_width_satisfied}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/speed_change_bit_set}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/link_number_selected}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/link_number_selected_per_lane}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lane_link_number_selected}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/link_lanes_formed}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lane_num_formed}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lane_num_satisfied}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ordered_set_sent_cnt_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ordered_set_sent_cnt_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/link_lanes_nums_match}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/link_lane_reconfig}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ts1_lanenum_wait_satisfied}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/idle_to_rlock_transitioned_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/idle_to_rlock_transitioned_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lane_status_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lane_status_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lanes_detected_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lanes_detected_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/single_idle_received}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/link_idle_satisfied}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lanes_ts1_satisfied}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lanes_ts2_satisfied}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lanes_idle_satisfied}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ts1_cnt_satisfied}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ts2_cnt_satisfied}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/transmit_ordered_set}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ordered_set_tx_in_process_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ordered_set_tx_in_process_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ts2_symbol6}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/rate_id}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/max_rate}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/max_rate_per_lane}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/lane_max_rate_asserted}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/max_supported_rate_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/max_supported_rate_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/equalization_requested}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/gen_os_ctrl_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/gen_os_ctrl_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/preset_coeff_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/preset_coeff_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/equal_status_c}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/equal_status_r}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/\gen_cnt_ts1[0].ts1_cnt }} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/\gen_cnt_ts1[0].ts2_cnt }} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/\gen_cnt_ts1[0].idle_cnt }} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/\gen_cnt_ts1[0].lane_in_save }} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/\gen_cnt_ts1[0].first_ts1 }} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/\gen_cnt_ts1[0].temp_ts6 }} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/\gen_cnt_ts1[0].temp_rate_id }} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/\gen_cnt_ts1[0].lane_speed_change_bit }} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/CLK_RATE}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/MAX_NUM_LANES}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/DATA_WIDTH}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/KEEP_WIDTH}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/USER_WIDTH}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/SIM_FAST_LINK}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/IS_ROOT_PORT}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/LINK_NUM}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/IS_UPSTREAM}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/CROSSLINK_EN}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/UPCONFIG_EN}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/MAX_SUPPORTED_RATE}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/ClockPeriodNs}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/TwentyFourMsTimeOut}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/FourtyEightMsTimeOut}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/TwelveMsTimeOut}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/TwoMsTimeOut}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/OneMsTimeOut}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/SixUsTimeOut}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/EigthHundredNanoSecondTimeOut}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/TwentyNanoSeconds}} {{/board/EP/pcie_phy_top_inst/pcie_ltssm_downstream_inst/MinTS1sPolling}} 
run all
current_wave_config {board_behav.wcfg}
add_wave {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/clk_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/rst_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_in_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_valid_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_out_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_k_in_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/pipe_width_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_k_out_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/lfsr_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/lfsr_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/lfsr_out}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/scramble_reset}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/disable_scrambling}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/disable_scrambling_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_out_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_out_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/scrambled_data}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_k_swapped}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_in_swapped}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_k_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/data_k_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/byte_cnt_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/byte_cnt_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/reset_disable_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/\gen_lane_scramble[0].scrambler_inst /gen1_scramble_inst/reset_disable_r}} 
run all
current_wave_config {board_behav.wcfg}
add_wave {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/clk_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/rst_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/phy_link_up_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/s_dllp_axis_tdata}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/s_dllp_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/s_dllp_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/s_dllp_axis_tlast}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/s_dllp_axis_tuser}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/s_dllp_axis_tready}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/s_phy_axis_tdata}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/s_phy_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/s_phy_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/s_phy_axis_tlast}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/s_phy_axis_tuser}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/s_phy_axis_tready}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/lane_reverse_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/curr_data_rate_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/data_out_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/data_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/d_k_out_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/sync_header_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/pipe_width_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/start_block_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/num_active_lanes_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/curr_state}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/next_state}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/sync_width_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/sync_width_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/sync_count_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/sync_count_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/sync_width}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/sync_count}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/axis_sync_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/axis_sync_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/pipe_width_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/pipe_width_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/pkt_count_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/pkt_count_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/lanes_count_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/lanes_count_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/byte_count_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/byte_count_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/bytes_sent_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/bytes_sent_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/word_count_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/word_count_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/fifo_word_count_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/fifo_word_count_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/data_out_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/data_out_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/data_valid_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/data_valid_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/d_k_out_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/d_k_out_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/is_ordered_set}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/is_data}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/ready_out}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/sync_header_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/sync_header_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/block_start_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/block_start_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/data_in_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/data_in_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/data_k_in_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/data_k_in_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/byte_start_index_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/byte_start_index_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/lane_start_index_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/lane_start_index_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/input_byte_start_index_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/input_byte_start_index_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/is_phy_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/is_phy_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/is_dllp_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/is_dllp_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/replace_lane_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/replace_lane_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/complete_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/complete_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/lane_data}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/data_out}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/bytes_per_packet}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/data_k_out}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/lane_idx}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/lane_shift_idx}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/pipewidth_shift_idx}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/temp_d_k}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/current_byte}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/fifo_full}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/fifo_empty}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/d_k_out_temp}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/sync_header_temp}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/read_en_r}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/read_en_c}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/temp_data_out}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/fifo_phy_axis_tdata}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/fifo_phy_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/fifo_phy_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/fifo_phy_axis_tlast}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/fifo_phy_axis_tuser}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/fifo_phy_axis_tready}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/DATA_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/STRB_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/KEEP_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/USER_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/MAX_NUM_LANES}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/PipeWidthGen1}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/PipeWidthGen2}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/PipeWidthGen3}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/PipeWidthGen4}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/PipeWidthGen5}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/BytesPerTransfer}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/MaxWordsPerTransaction}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/lane_management_inst/PcieDataSize}} 
run all
current_wave_config {board_behav.wcfg}
add_wave {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/clk_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/rst_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/gen_os_ctrl_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/curr_data_rate_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/send_ltssm_os_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/os_sent_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/ordered_set_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/preset_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/m_axis_tdata}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/m_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/m_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/m_axis_tlast}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/m_axis_tuser}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/m_axis_tready}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/ltssm_axis_tdata}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/ltssm_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/ltssm_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/ltssm_axis_tlast}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/ltssm_axis_tuser}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/ltssm_axis_tready}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/Q}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/D}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/CLK_RATE}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/MAX_NUM_LANES}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/DATA_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/KEEP_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/USER_WIDTH}} 
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
current_wave_config {board_behav.wcfg}
add_wave {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/clk_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/rst_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/gen_os_ctrl_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/curr_data_rate_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/send_ltssm_os_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/os_sent_o}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/ordered_set_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/preset_i}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/m_axis_tdata}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/m_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/m_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/m_axis_tlast}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/m_axis_tuser}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/m_axis_tready}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/ltssm_axis_tdata}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/ltssm_axis_tkeep}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/ltssm_axis_tvalid}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/ltssm_axis_tlast}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/ltssm_axis_tuser}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/ltssm_axis_tready}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/Q}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/D}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/CLK_RATE}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/MAX_NUM_LANES}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/DATA_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/KEEP_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_transmit_inst/os_generator_inst/USER_WIDTH}} 
relaunch_sim
run all
create_ip_run [get_files -of_objects [get_fileset sources_1] /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.xci]
launch_runs pcie_7x_0_synth_1
wait_on_run pcie_7x_0_synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top pcie_top_kc705 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
refresh_design
update_compile_order -fileset sources_1
refresh_design
refresh_design
write_schematic /tools/C/research/pcie/pcie_datalink_layer/example/schematic.sch
write_schematic -format pdf -orientation portrait /tools/C/research/pcie/pcie_datalink_layer/example/schematic.pdf
write_schematic -format pdf -orientation portrait -scope visible /tools/C/research/pcie/pcie_datalink_layer/example/schematic2.pdf
relaunch_sim
run all
current_wave_config {board_behav.wcfg}
add_wave {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /clk_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /rst_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /sync_header_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /curr_data_rate_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /data_in_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /data_valid_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /data_k_in_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /pipe_width_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /ordered_set_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /idle_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /ts1_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /ts2_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /eieos_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /curr_state}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /next_state}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /axis_pkt_cnt_c}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /axis_pkt_cnt_r}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /ordered_set_c}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /ordered_set_r}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /check_ordered_set_c}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /check_ordered_set_r}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /idle_valid_c}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /ts1_valid}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /ts2_valid}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /eieos_valid}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /skp0_c}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /skp0_r}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /skp1_c}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /skp1_r}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /skp2_c}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /skp2_r}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /skp3_c}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /skp3_r}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /training_set}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /packets_per_words}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /byte_shift}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /byte_index}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /data_swapped}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /pkt_full}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /word_index}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /data_store_c}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /data_store_r}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /CLK_RATE}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /DATA_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /KEEP_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /USER_WIDTH}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /MaxWordsPerOrderedSet}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /MaxBytesPerOrderedSet}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].ordered_set_handler_inst /MaxBytesPerPacket}} 
restart
run all
current_wave_config {board_behav.wcfg}
add_wave {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /clk_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /rst_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /lane_number}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /sync_header_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /curr_data_rate_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /data_in_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /block_start_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /data_valid_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /data_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /data_out_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /data_k_in_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /pipe_width_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /data_k_out_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /sync_header_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /block_start_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_data_k}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_data}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_valid}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen3_data_k}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen3_data}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen3_valid}} 
run all
current_wave_config {board_behav.wcfg}
add_wave {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/clk_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/rst_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_in_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_valid_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_valid_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_out_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_k_in_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/pipe_width_i}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_k_out_o}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/lfsr_c}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/lfsr_r}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/lfsr_out}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/scramble_reset}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/disable_scrambling}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/disable_scrambling_r}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_out_c}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_out_r}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/scrambled_data}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_k_swapped}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_in_swapped}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_k_c}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/data_k_r}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/byte_cnt_c}} {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/byte_cnt_r}} 
run all
current_wave_config {board_behav.wcfg}
add_wave {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/\gen_byte_scramble[0].byte_scramble_inst }} 
current_wave_config {board_behav.wcfg}
add_wave {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/\gen_byte_scramble[1].byte_scramble_inst }} 
run all
current_wave_config {board_behav.wcfg}
add_wave {{/board/EP/pcie_phy_top_inst/phy_receive_inst/\gen_lane_descramble[0].descrambler_inst /gen1_scramble_inst/\gen_byte_scramble[2].byte_scramble_inst }} 
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
run all
run all
relaunch_sim
run all
run all
run all
relaunch_sim
run all
relaunch_sim
run all
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
run all
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
run all
relaunch_sim
run all
run all
run all
run all
run all
restart
run all
relaunch_sim
run all
save_wave_config {/tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/board_behav.wcfg}
close_sim
launch_simulation
open_wave_config /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/board_behav.wcfg
source board.tcl
run all
relaunch_sim
run all
close_sim
refresh_design
close_project
open_project /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/board_behav.wcfg
source board.tcl
run all
relaunch_sim
run all
close_sim
launch_simulation
open_wave_config /tools/C/research/pcie/pcie_datalink_layer/tb/vivado_sim/pcie_7x_0_ex/board_behav.wcfg
source board.tcl
run all
