
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v
# synth_design -part xc7z020clg484-3 -top C_LSTM_stage_2_18_10_16_1 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top C_LSTM_stage_2_18_10_16_1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 144717 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1502.539 ; gain = 28.895 ; free physical = 241638 ; free virtual = 306228
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'C_LSTM_stage_2_18_10_16_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'lstm_gate_18_10_16_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:4749]
INFO: [Synth 8-6157] synthesizing module 'elementwise_mult_core_18_18_10_16_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2098]
INFO: [Synth 8-6157] synthesizing module 'dsp_signed_mult_18x18_unit_18_18_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5528]
INFO: [Synth 8-6155] done synthesizing module 'dsp_signed_mult_18x18_unit_18_18_1' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5528]
INFO: [Synth 8-6157] synthesizing module 'fp_rounding_unit_1_37_10' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5580]
INFO: [Synth 8-6155] done synthesizing module 'fp_rounding_unit_1_37_10' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5580]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_mult_core_18_18_10_16_1' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2098]
INFO: [Synth 8-6157] synthesizing module 'elementwise_add_core_18_18_16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:3603]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_add_core_18_18_16' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:3603]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_16_10' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5360]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2807]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_18' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2807]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_16_10' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5360]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_core_18_18_10_32_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:4403]
INFO: [Synth 8-6157] synthesizing module 'dsp_signed_mac_18_13_23_32' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:3332]
INFO: [Synth 8-6155] done synthesizing module 'dsp_signed_mac_18_13_23_32' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:3332]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_1_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:3306]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_1_3' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:3306]
INFO: [Synth 8-6157] synthesizing module 'abs_unit_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:3273]
INFO: [Synth 8-6155] done synthesizing module 'abs_unit_18' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:3273]
INFO: [Synth 8-6157] synthesizing module 'fp_rounding_unit_1_32_11' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'fp_rounding_unit_1_32_11' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:3224]
INFO: [Synth 8-4471] merging register 'k_list_26_reg[12:0]' into 'k_list_25_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:4506]
INFO: [Synth 8-4471] merging register 'k_list_28_reg[12:0]' into 'k_list_27_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:4508]
INFO: [Synth 8-4471] merging register 'k_list_30_reg[12:0]' into 'k_list_29_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:4510]
INFO: [Synth 8-4471] merging register 'k_list_31_reg[12:0]' into 'k_list_29_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:4511]
WARNING: [Synth 8-6014] Unused sequential element k_list_26_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:4506]
WARNING: [Synth 8-6014] Unused sequential element k_list_28_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:4508]
WARNING: [Synth 8-6014] Unused sequential element k_list_30_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:4510]
WARNING: [Synth 8-6014] Unused sequential element k_list_31_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:4511]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_core_18_18_10_32_1' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:4403]
INFO: [Synth 8-6155] done synthesizing module 'lstm_gate_18_10_16_1' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:4749]
INFO: [Synth 8-6157] synthesizing module 'output_activation_18_10_16_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:4041]
INFO: [Synth 8-6155] done synthesizing module 'output_activation_18_10_16_1' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:4041]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_16_6' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:3839]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_6' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:4006]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_6' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:4006]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_16_6' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:3839]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_16_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2640]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_16_18' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2640]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_16_14' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:3377]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_14' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:3544]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_14' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:3544]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_16_14' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:3377]
INFO: [Synth 8-6157] synthesizing module 'tanh_core_18_18_10_32_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2878]
INFO: [Synth 8-4471] merging register 'b_list_1_reg[12:0]' into 'k_list_27_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2988]
WARNING: [Synth 8-6014] Unused sequential element b_list_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2988]
INFO: [Synth 8-6155] done synthesizing module 'tanh_core_18_18_10_32_1' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2878]
INFO: [Synth 8-6155] done synthesizing module 'C_LSTM_stage_2_18_10_16_1' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1559.305 ; gain = 85.660 ; free physical = 241436 ; free virtual = 306046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1559.305 ; gain = 85.660 ; free physical = 241379 ; free virtual = 306001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.301 ; gain = 93.656 ; free physical = 241378 ; free virtual = 306000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1625.637 ; gain = 155.992 ; free physical = 241155 ; free virtual = 305790
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |lstm_gate_18_10_16_1__GBM0        |           1|     28531|
|2     |lstm_gate_18_10_16_1__GBM1        |           1|      8468|
|3     |lstm_gate_18_10_16_1__GBM2        |           1|     10586|
|4     |output_activation_18_10_16_1__GB0 |           1|     27119|
|5     |output_activation_18_10_16_1__GB1 |           1|      8469|
|6     |C_LSTM_stage_2_18_10_16_1__GCB0   |           1|     28328|
|7     |C_LSTM_stage_2_18_10_16_1__GCB1   |           1|      8856|
|8     |C_LSTM_stage_2_18_10_16_1__GCB2   |           1|     18419|
|9     |C_LSTM_stage_2_18_10_16_1__GCB3   |           1|     16129|
+------+----------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 80    
	   2 Input     28 Bit       Adders := 96    
	   2 Input     22 Bit       Adders := 80    
	   2 Input     18 Bit       Adders := 208   
+---Registers : 
	               37 Bit    Registers := 192   
	               32 Bit    Registers := 160   
	               28 Bit    Registers := 96    
	               22 Bit    Registers := 80    
	               18 Bit    Registers := 3088  
	               13 Bit    Registers := 4928  
	                1 Bit    Registers := 1496  
+---Muxes : 
	   2 Input     37 Bit        Muxes := 96    
	   2 Input     35 Bit        Muxes := 96    
	   2 Input     32 Bit        Muxes := 160   
	   2 Input     23 Bit        Muxes := 80    
	   2 Input     18 Bit        Muxes := 80    
	   2 Input     13 Bit        Muxes := 80    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module C_LSTM_stage_2_18_10_16_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 224   
	                1 Bit    Registers := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_18_10_16_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 32    
	                1 Bit    Registers := 1     
Module elementwise_add_core_18_18_16__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 48    
	                1 Bit    Registers := 2     
Module shift_register_unit_18_18__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module elementwise_add_core_18_18_16__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 48    
	                1 Bit    Registers := 2     
Module dsp_signed_mac_18_13_23_32__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__4 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__5 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__6 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__7 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__8 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__9 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__10 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__11 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__12 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__13 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__14 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__15 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__16 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module elementwise_add_core_18_18_16__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 48    
	                1 Bit    Registers := 2     
Module dsp_signed_mac_18_13_23_32__17 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__18 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__19 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__20 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__21 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__22 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__23 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__24 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__25 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__26 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__27 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__28 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__29 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__30 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__31 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__32 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module shift_register_unit_18_6__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module dsp_signed_mult_18x18_unit_18_18_1__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_18_10_16_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 32    
	                1 Bit    Registers := 1     
Module shift_register_unit_18_18__47 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__46 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__45 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__44 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__43 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__42 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__41 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__40 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__39 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__38 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__37 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__36 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__35 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__34 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__33 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__32 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module dsp_signed_mult_18x18_unit_18_18_1__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_18_10_16_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 32    
	                1 Bit    Registers := 1     
Module elementwise_add_core_18_18_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 48    
	                1 Bit    Registers := 2     
Module shift_register_unit_18_18__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module dsp_signed_mac_18_13_23_32__33 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__34 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__35 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__36 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__37 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__38 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mult_18x18_unit_18_18_1__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_18_10_16_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 32    
	                1 Bit    Registers := 1     
Module dsp_signed_mac_18_13_23_32__39 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__40 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__41 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__42 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module shift_register_unit_18_14__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module dsp_signed_mac_18_13_23_32__43 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__44 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__45 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__46 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__47 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_31_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_30_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_29_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_28_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_27_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_26_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_25_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_23_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_22_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_21_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_20_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_19_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_18_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_17_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_16_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_15_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_14_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_13_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_12_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_11_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_10_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_9_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_8_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_5_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_31_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_30_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_29_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_28_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_27_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_26_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_25_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_24_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_23_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_22_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_21_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_20_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_19_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_18_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_17_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_16_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_15_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_14_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_13_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_12_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_11_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_10_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_9_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_8_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_7_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_5_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_31_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_30_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_29_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_28_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_27_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_26_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_25_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_24_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_23_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_22_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_21_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_20_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_19_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_18_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_17_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_16_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_15_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_14_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_13_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_12_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_11_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_10_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_9_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_8_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_7_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_5_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_31_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_30_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_29_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_16_1__GBM1:/\sigmoid_core_18_18_10_32_1_inst_10/b_list_28_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_1/valid_x_reg' (FDRE) to 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_0/valid_x_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_2/valid_x_reg' (FDRE) to 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_0/valid_x_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_3/valid_x_reg' (FDRE) to 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_0/valid_x_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_3/abs_unit_18_inst/valid_reg_reg' (FDRE) to 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_0/abs_unit_18_inst/valid_reg_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_2/abs_unit_18_inst/valid_reg_reg' (FDRE) to 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_0/abs_unit_18_inst/valid_reg_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_1/abs_unit_18_inst/valid_reg_reg' (FDRE) to 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_0/abs_unit_18_inst/valid_reg_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_1/dsp_signed_mac_18_13_23_32_inst/input_valid_reg' (FDRE) to 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_0/dsp_signed_mac_18_13_23_32_inst/input_valid_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_2/dsp_signed_mac_18_13_23_32_inst/input_valid_reg' (FDRE) to 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_0/dsp_signed_mac_18_13_23_32_inst/input_valid_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_3/dsp_signed_mac_18_13_23_32_inst/input_valid_reg' (FDRE) to 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_0/dsp_signed_mac_18_13_23_32_inst/input_valid_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_3/dsp_signed_mac_18_13_23_32_inst/result_valid_reg' (FDRE) to 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_0/dsp_signed_mac_18_13_23_32_inst/result_valid_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_2/dsp_signed_mac_18_13_23_32_inst/result_valid_reg' (FDRE) to 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_0/dsp_signed_mac_18_13_23_32_inst/result_valid_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_1/dsp_signed_mac_18_13_23_32_inst/result_valid_reg' (FDRE) to 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_0/dsp_signed_mac_18_13_23_32_inst/result_valid_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_1/dsp_signed_mac_18_13_23_32_inst/output_valid_reg' (FDRE) to 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_0/dsp_signed_mac_18_13_23_32_inst/output_valid_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_2/dsp_signed_mac_18_13_23_32_inst/output_valid_reg' (FDRE) to 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_0/dsp_signed_mac_18_13_23_32_inst/output_valid_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_3/dsp_signed_mac_18_13_23_32_inst/output_valid_reg' (FDRE) to 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_0/dsp_signed_mac_18_13_23_32_inst/output_valid_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_3/fp_rounding_unit_1_32_11_inst/floor_ceil_valid_reg' (FDRE) to 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_0/fp_rounding_unit_1_32_11_inst/floor_ceil_valid_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_2/fp_rounding_unit_1_32_11_inst/floor_ceil_valid_reg' (FDRE) to 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_0/fp_rounding_unit_1_32_11_inst/floor_ceil_valid_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_1/fp_rounding_unit_1_32_11_inst/floor_ceil_valid_reg' (FDRE) to 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_0/fp_rounding_unit_1_32_11_inst/floor_ceil_valid_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_1/fp_rounding_unit_1_32_11_inst/valid_reg_reg' (FDRE) to 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_0/fp_rounding_unit_1_32_11_inst/valid_reg_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_2/fp_rounding_unit_1_32_11_inst/valid_reg_reg' (FDRE) to 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_0/fp_rounding_unit_1_32_11_inst/valid_reg_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_3/fp_rounding_unit_1_32_11_inst/valid_reg_reg' (FDRE) to 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_0/fp_rounding_unit_1_32_11_inst/valid_reg_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_3/valid_y_reg' (FDRE) to 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_0/valid_y_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_2/valid_y_reg' (FDRE) to 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_0/valid_y_reg'
INFO: [Synth 8-3886] merging instance 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_1/valid_y_reg' (FDRE) to 'output_activation_18_10_16_1_insti_14/sigmoid_core_18_18_10_32_1_inst_0/valid_y_reg'
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5547]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5549]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5568]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5569]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5567]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5547]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5549]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5568]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5569]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5567]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5547]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5549]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5568]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5569]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5567]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5547]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5549]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5568]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5569]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5567]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5547]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5549]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst10/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5568]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst10/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5569]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst10/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5567]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5547]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5549]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst12/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5568]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst12/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5569]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst12/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5567]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5547]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5549]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst14/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5568]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst14/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5569]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst14/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5567]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5547]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5549]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst1/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5609]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst2/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5609]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst3/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5609]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst4/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5609]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst5/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5609]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst6/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5609]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst7/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5609]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst8/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5609]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst9/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5609]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst10/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5609]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst11/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5609]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst12/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5609]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst13/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5609]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst14/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5609]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst15/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5609]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5546]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5548]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5546]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5548]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5546]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5548]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5546]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5548]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5546]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_bx_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5548]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ax_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5546]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_bx_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5548]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ax_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5546]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_bx_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5548]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ax_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ax_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5546]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_bx_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_bx_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5548]
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_9_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register reg_A_9_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register reg_A_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register reg_A_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register reg_A_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register reg_A_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register reg_A_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register reg_A_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_31_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_30_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_29_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_28_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_27_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_26_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_25_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_24_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_23_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_22_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_21_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_20_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_19_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_18_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_17_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_16_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_15_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_14_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_13_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_12_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_11_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_10_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_9_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_8_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_7_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_6_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_5_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_4_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_3_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_2_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_1_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_0_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_31_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_30_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_29_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_28_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_27_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_26_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_25_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_24_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_23_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_22_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_21_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_20_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_19_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_18_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_17_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_16_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_15_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_14_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_13_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_12_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_11_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_10_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_9_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_8_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_7_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_6_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_5_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_4_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_3_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_2_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_1_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_0_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_31_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_30_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_29_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_28_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_27_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_26_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_25_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_24_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_23_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_22_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_21_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_8/b_list_20_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_8/k_list_29_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5547]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5549]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5568]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5569]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5567]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5547]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5549]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5568]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5569]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5567]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5547]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5549]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5568]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5569]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5567]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5547]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5549]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5568]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5569]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5567]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5547]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5549]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst10/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5568]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst10/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5569]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst10/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5567]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5547]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:5549]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_9_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register reg_A_9_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register reg_A_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register reg_A_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register reg_A_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register reg_A_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register reg_A_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register reg_A_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_9_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register reg_A_9_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register reg_A_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register reg_A_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register reg_A_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register reg_A_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register reg_A_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register reg_A_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_9_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register reg_A_9_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register reg_A_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register reg_A_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register reg_A_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register reg_A_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register reg_A_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register reg_A_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:51 . Memory (MB): peak = 1890.609 ; gain = 416.965 ; free physical = 238108 ; free virtual = 302772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_16_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
+------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |lstm_gate_18_10_16_1__GBM0        |           3|     13483|
|2     |lstm_gate_18_10_16_1__GBM1        |           3|      1753|
|3     |lstm_gate_18_10_16_1__GBM2        |           3|      2205|
|4     |output_activation_18_10_16_1__GB0 |           1|      6503|
|5     |output_activation_18_10_16_1__GB1 |           1|      1753|
|6     |C_LSTM_stage_2_18_10_16_1__GCB0   |           1|     19741|
|7     |C_LSTM_stage_2_18_10_16_1__GCB1   |           1|      1977|
|8     |C_LSTM_stage_2_18_10_16_1__GCB2   |           1|      9204|
|9     |C_LSTM_stage_2_18_10_16_1__GCB3   |           1|      5815|
+------+----------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:53 . Memory (MB): peak = 1890.609 ; gain = 416.965 ; free physical = 238095 ; free virtual = 302760
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |lstm_gate_18_10_16_1__GBM0        |           2|     13473|
|2     |lstm_gate_18_10_16_1__GBM1        |           3|      1753|
|3     |lstm_gate_18_10_16_1__GBM2        |           2|      2195|
|4     |output_activation_18_10_16_1__GB0 |           1|      6500|
|5     |output_activation_18_10_16_1__GB1 |           1|      1753|
|6     |C_LSTM_stage_2_18_10_16_1__GCB0   |           1|     19741|
|7     |C_LSTM_stage_2_18_10_16_1__GCB1   |           1|      1977|
|8     |C_LSTM_stage_2_18_10_16_1__GCB2   |           1|      9204|
|9     |C_LSTM_stage_2_18_10_16_1__GCB3   |           1|      5815|
|10    |lstm_gate_18_10_16_1__GBM2__1     |           1|      2205|
|11    |lstm_gate_18_10_16_1__GBM0__1     |           1|     13483|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2280]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2282]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2294]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2296]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2308]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2310]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2322]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2324]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2336]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2338]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2350]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2352]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2364]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2366]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2378]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2380]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2280]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2282]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2294]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2296]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2308]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2310]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2322]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2324]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2336]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2338]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2350]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2352]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2364]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2366]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2378]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2380]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2280]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2282]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2294]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2296]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2308]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2310]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2322]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2324]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2336]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2338]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2350]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2352]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2364]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2366]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2378]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2380]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2280]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2282]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2294]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2296]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2308]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2310]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2322]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2324]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2336]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2338]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2350]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2352]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2364]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2366]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2378]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2380]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2280]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2282]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2294]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2296]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2308]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2310]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2322]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2324]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2336]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2338]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2350]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2352]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2364]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2366]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2378]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2380]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:01:00 . Memory (MB): peak = 1898.613 ; gain = 424.969 ; free physical = 237901 ; free virtual = 302603
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |lstm_gate_18_10_16_1__GBM0        |           2|     10970|
|2     |lstm_gate_18_10_16_1__GBM1        |           1|       981|
|3     |lstm_gate_18_10_16_1__GBM2        |           1|      1230|
|4     |output_activation_18_10_16_1__GB0 |           1|      4184|
|5     |output_activation_18_10_16_1__GB1 |           1|       981|
|6     |C_LSTM_stage_2_18_10_16_1__GCB0   |           1|     16772|
|7     |C_LSTM_stage_2_18_10_16_1__GCB1   |           1|      1209|
|8     |C_LSTM_stage_2_18_10_16_1__GCB2   |           1|      7211|
|9     |C_LSTM_stage_2_18_10_16_1__GCB3   |           1|      4663|
|10    |lstm_gate_18_10_16_1__GBM2__1     |           1|      1239|
|11    |lstm_gate_18_10_16_1__GBM0__1     |           1|     10979|
|12    |lstm_gate_18_10_16_1__GBM1__1     |           1|       981|
|13    |lstm_gate_18_10_16_1__GBM2__2     |           1|      1230|
|14    |lstm_gate_18_10_16_1__GBM1__2     |           1|       981|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2280]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2282]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2294]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2296]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2308]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2310]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2322]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2324]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2336]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2338]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2350]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2352]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2364]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2366]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2378]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2380]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2280]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2282]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2294]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1.v:2296]
INFO: [Common 17-14] Message 'Synth 8-5842' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:01:11 . Memory (MB): peak = 1938.227 ; gain = 464.582 ; free physical = 239396 ; free virtual = 303921
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:01:11 . Memory (MB): peak = 1938.227 ; gain = 464.582 ; free physical = 239391 ; free virtual = 303916
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:01:13 . Memory (MB): peak = 1938.227 ; gain = 464.582 ; free physical = 239284 ; free virtual = 303809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:01:13 . Memory (MB): peak = 1938.227 ; gain = 464.582 ; free physical = 239279 ; free virtual = 303804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:14 . Memory (MB): peak = 1938.227 ; gain = 464.582 ; free physical = 239163 ; free virtual = 303688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:14 . Memory (MB): peak = 1938.227 ; gain = 464.582 ; free physical = 239145 ; free virtual = 303670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+-----------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+-----------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_0_reg[17]                            | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_1_reg[17]                            | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_2_reg[17]                            | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_3_reg[17]                            | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_4_reg[17]                            | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_5_reg[17]                            | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_6_reg[17]                            | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_7_reg[17]                            | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_8_reg[17]                            | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_9_reg[17]                            | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_10_reg[17]                           | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_11_reg[17]                           | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_12_reg[17]                           | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_13_reg[17]                           | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_14_reg[17]                           | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_input/elementwise_add_core_18_18_16_add_2/reg_A_15_reg[17]                           | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_0_reg[17]                           | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_1_reg[17]                           | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_2_reg[17]                           | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_3_reg[17]                           | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_4_reg[17]                           | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_5_reg[17]                           | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_6_reg[17]                           | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_7_reg[17]                           | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_8_reg[17]                           | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_9_reg[17]                           | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_10_reg[17]                          | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_11_reg[17]                          | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_12_reg[17]                          | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_13_reg[17]                          | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_14_reg[17]                          | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/reg_A_15_reg[17]                          | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_forget/elementwise_add_core_18_18_16_add_2/valid_C_reg                               | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_forget/sigmoid_core_18_18_10_32_1_inst_0/valid_y_reg                                 | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_0_reg[17]                           | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_1_reg[17]                           | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_2_reg[17]                           | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_3_reg[17]                           | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_4_reg[17]                           | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_5_reg[17]                           | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_6_reg[17]                           | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_7_reg[17]                           | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_8_reg[17]                           | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_9_reg[17]                           | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_10_reg[17]                          | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_11_reg[17]                          | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_12_reg[17]                          | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_13_reg[17]                          | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_14_reg[17]                          | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | lstm_gate_18_10_16_1_output/elementwise_add_core_18_18_16_add_2/reg_A_15_reg[17]                          | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17]    | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17]    | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17]    | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17]    | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg[17]    | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg[17]    | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg[17]    | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg[17]    | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg[17]    | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg[17]    | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg[17]   | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg[17]   | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg[17]   | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg[17]   | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg[17]   | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg[17]   | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg[17]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg[17]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg[17]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg[17]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg[17]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg[17]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg[17] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg[17] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg[17] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg[17] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg[17] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg[17] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | tanh_core_18_18_10_32_1_inst_0/valid_y_reg                                                                | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_0/shift_registers_4_reg[16]        | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_1/shift_registers_4_reg[16]        | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_2/shift_registers_4_reg[16]        | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_3/shift_registers_4_reg[16]        | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_4/shift_registers_4_reg[16]        | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_5/shift_registers_4_reg[16]        | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_6/shift_registers_4_reg[16]        | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_7/shift_registers_4_reg[16]        | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_8/shift_registers_4_reg[16]        | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_9/shift_registers_4_reg[16]        | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_10/shift_registers_4_reg[16]       | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_11/shift_registers_4_reg[16]       | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_12/shift_registers_4_reg[16]       | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_13/shift_registers_4_reg[16]       | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_14/shift_registers_4_reg[16]       | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_6_eltwisemult/shift_register_unit_18_6_inst_15/shift_registers_4_reg[16]       | 7      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_0/shift_registers_16_reg[17]       | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_0/shift_registers_16_reg[16]       | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_1/shift_registers_16_reg[17]       | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_1/shift_registers_16_reg[16]       | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_2/shift_registers_16_reg[17]       | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_2/shift_registers_16_reg[16]       | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_3/shift_registers_16_reg[17]       | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_3/shift_registers_16_reg[16]       | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_4/shift_registers_16_reg[17]       | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_4/shift_registers_16_reg[16]       | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_5/shift_registers_16_reg[17]       | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_5/shift_registers_16_reg[16]       | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_6/shift_registers_16_reg[17]       | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_6/shift_registers_16_reg[16]       | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_7/shift_registers_16_reg[17]       | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_7/shift_registers_16_reg[16]       | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_8/shift_registers_16_reg[17]       | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_8/shift_registers_16_reg[16]       | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_9/shift_registers_16_reg[17]       | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_9/shift_registers_16_reg[16]       | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_10/shift_registers_16_reg[17]      | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_10/shift_registers_16_reg[16]      | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_11/shift_registers_16_reg[17]      | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_11/shift_registers_16_reg[16]      | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_12/shift_registers_16_reg[17]      | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_12/shift_registers_16_reg[16]      | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_13/shift_registers_16_reg[17]      | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_13/shift_registers_16_reg[16]      | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_14/shift_registers_16_reg[17]      | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_14/shift_registers_16_reg[16]      | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_15/shift_registers_16_reg[17]      | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_lstm_gate/shift_register_unit_18_18_inst_15/shift_registers_16_reg[16]      | 17     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_0/shift_registers_17_reg[16]              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_1/shift_registers_17_reg[16]              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_2/shift_registers_17_reg[16]              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_3/shift_registers_17_reg[16]              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_4/shift_registers_17_reg[16]              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_5/shift_registers_17_reg[16]              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_6/shift_registers_17_reg[16]              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_7/shift_registers_17_reg[16]              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_8/shift_registers_17_reg[16]              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_9/shift_registers_17_reg[16]              | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_10/shift_registers_17_reg[16]             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_11/shift_registers_17_reg[16]             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_12/shift_registers_17_reg[16]             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_13/shift_registers_17_reg[16]             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_14/shift_registers_17_reg[16]             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_16_1 | shift_register_group_18_16_18_Ct/shift_register_unit_18_18_inst_15/shift_registers_17_reg[16]             | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult/fp_rounding_unit_1_37_10_inst0/valid_reg_reg             | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_16_1 | reg_out_ct_13_reg[17]                                                                                     | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | reg_out_ct_12_reg[17]                                                                                     | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17]  | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17]  | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17]  | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17]  | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg[17]  | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg[17]  | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg[17]  | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg[17]  | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg[17]  | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg[17]  | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg[17] | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg[17] | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg[17] | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg[17] | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg[17] | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_16_1 | elementwise_mult_core_18_18_10_16_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg[17] | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_16_1 | reg_out_ct_0_reg[17]                                                                                      | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | reg_out_ct_1_reg[17]                                                                                      | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | reg_out_ct_2_reg[17]                                                                                      | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | reg_out_ct_3_reg[17]                                                                                      | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | reg_out_ct_4_reg[17]                                                                                      | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | reg_out_ct_5_reg[17]                                                                                      | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | reg_out_ct_6_reg[17]                                                                                      | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | reg_out_ct_7_reg[17]                                                                                      | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | reg_out_ct_8_reg[17]                                                                                      | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | reg_out_ct_9_reg[17]                                                                                      | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | reg_out_ct_10_reg[17]                                                                                     | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | reg_out_ct_11_reg[17]                                                                                     | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | reg_out_ct_14_reg[17]                                                                                     | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | reg_out_ct_15_reg[17]                                                                                     | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_16_1 | reg_o_valid_reg                                                                                           | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+--------------------------+-----------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  2480|
|2     |DSP48E1 |   176|
|3     |LUT1    |  2416|
|4     |LUT2    |  5630|
|5     |LUT3    |  6128|
|6     |LUT4    |    60|
|7     |LUT5    |   208|
|8     |LUT6    |  1504|
|9     |SRL16E  |   885|
|10    |SRLC32E |  1152|
|11    |FDRE    | 27049|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------------------------------+----------------------------------------+------+
|      |Instance                                           |Module                                  |Cells |
+------+---------------------------------------------------+----------------------------------------+------+
|1     |top                                                |                                        | 47688|
|2     |  elementwise_add_core_18_18_16_inst               |elementwise_add_core_18_18_16           |  1600|
|3     |  elementwise_mult_core_18_18_10_16_1_ft_Ct_1_mult |elementwise_mult_core_18_18_10_16_1     |  1621|
|4     |    dsp_signed_mult_18x18_unit_18_18_1_inst0       |dsp_signed_mult_18x18_unit_18_18_1_638  |     5|
|5     |    dsp_signed_mult_18x18_unit_18_18_1_inst10      |dsp_signed_mult_18x18_unit_18_18_1_639  |     4|
|6     |    dsp_signed_mult_18x18_unit_18_18_1_inst12      |dsp_signed_mult_18x18_unit_18_18_1_640  |     4|
|7     |    dsp_signed_mult_18x18_unit_18_18_1_inst14      |dsp_signed_mult_18x18_unit_18_18_1_641  |     4|
|8     |    dsp_signed_mult_18x18_unit_18_18_1_inst2       |dsp_signed_mult_18x18_unit_18_18_1_642  |     4|
|9     |    dsp_signed_mult_18x18_unit_18_18_1_inst4       |dsp_signed_mult_18x18_unit_18_18_1_643  |     4|
|10    |    dsp_signed_mult_18x18_unit_18_18_1_inst6       |dsp_signed_mult_18x18_unit_18_18_1_644  |     4|
|11    |    dsp_signed_mult_18x18_unit_18_18_1_inst8       |dsp_signed_mult_18x18_unit_18_18_1_645  |     4|
|12    |    fp_rounding_unit_1_37_10_inst0                 |fp_rounding_unit_1_37_10_646            |    83|
|13    |    fp_rounding_unit_1_37_10_inst1                 |fp_rounding_unit_1_37_10_647            |    79|
|14    |    fp_rounding_unit_1_37_10_inst10                |fp_rounding_unit_1_37_10_648            |    79|
|15    |    fp_rounding_unit_1_37_10_inst11                |fp_rounding_unit_1_37_10_649            |    79|
|16    |    fp_rounding_unit_1_37_10_inst12                |fp_rounding_unit_1_37_10_650            |    79|
|17    |    fp_rounding_unit_1_37_10_inst13                |fp_rounding_unit_1_37_10_651            |    79|
|18    |    fp_rounding_unit_1_37_10_inst14                |fp_rounding_unit_1_37_10_652            |    79|
|19    |    fp_rounding_unit_1_37_10_inst15                |fp_rounding_unit_1_37_10_653            |    79|
|20    |    fp_rounding_unit_1_37_10_inst2                 |fp_rounding_unit_1_37_10_654            |    79|
|21    |    fp_rounding_unit_1_37_10_inst3                 |fp_rounding_unit_1_37_10_655            |    79|
|22    |    fp_rounding_unit_1_37_10_inst4                 |fp_rounding_unit_1_37_10_656            |    79|
|23    |    fp_rounding_unit_1_37_10_inst5                 |fp_rounding_unit_1_37_10_657            |    79|
|24    |    fp_rounding_unit_1_37_10_inst6                 |fp_rounding_unit_1_37_10_658            |    79|
|25    |    fp_rounding_unit_1_37_10_inst7                 |fp_rounding_unit_1_37_10_659            |    79|
|26    |    fp_rounding_unit_1_37_10_inst8                 |fp_rounding_unit_1_37_10_660            |    79|
|27    |    fp_rounding_unit_1_37_10_inst9                 |fp_rounding_unit_1_37_10_661            |    79|
|28    |  elementwise_mult_core_18_18_10_16_1_it_gt_mult   |elementwise_mult_core_18_18_10_16_1_0   |  1616|
|29    |    dsp_signed_mult_18x18_unit_18_18_1_inst0       |dsp_signed_mult_18x18_unit_18_18_1_614  |     4|
|30    |    dsp_signed_mult_18x18_unit_18_18_1_inst10      |dsp_signed_mult_18x18_unit_18_18_1_615  |     4|
|31    |    dsp_signed_mult_18x18_unit_18_18_1_inst12      |dsp_signed_mult_18x18_unit_18_18_1_616  |     4|
|32    |    dsp_signed_mult_18x18_unit_18_18_1_inst14      |dsp_signed_mult_18x18_unit_18_18_1_617  |     4|
|33    |    dsp_signed_mult_18x18_unit_18_18_1_inst2       |dsp_signed_mult_18x18_unit_18_18_1_618  |     4|
|34    |    dsp_signed_mult_18x18_unit_18_18_1_inst4       |dsp_signed_mult_18x18_unit_18_18_1_619  |     4|
|35    |    dsp_signed_mult_18x18_unit_18_18_1_inst6       |dsp_signed_mult_18x18_unit_18_18_1_620  |     4|
|36    |    dsp_signed_mult_18x18_unit_18_18_1_inst8       |dsp_signed_mult_18x18_unit_18_18_1_621  |     4|
|37    |    fp_rounding_unit_1_37_10_inst0                 |fp_rounding_unit_1_37_10_622            |    79|
|38    |    fp_rounding_unit_1_37_10_inst1                 |fp_rounding_unit_1_37_10_623            |    79|
|39    |    fp_rounding_unit_1_37_10_inst10                |fp_rounding_unit_1_37_10_624            |    79|
|40    |    fp_rounding_unit_1_37_10_inst11                |fp_rounding_unit_1_37_10_625            |    79|
|41    |    fp_rounding_unit_1_37_10_inst12                |fp_rounding_unit_1_37_10_626            |    79|
|42    |    fp_rounding_unit_1_37_10_inst13                |fp_rounding_unit_1_37_10_627            |    79|
|43    |    fp_rounding_unit_1_37_10_inst14                |fp_rounding_unit_1_37_10_628            |    79|
|44    |    fp_rounding_unit_1_37_10_inst15                |fp_rounding_unit_1_37_10_629            |    79|
|45    |    fp_rounding_unit_1_37_10_inst2                 |fp_rounding_unit_1_37_10_630            |    79|
|46    |    fp_rounding_unit_1_37_10_inst3                 |fp_rounding_unit_1_37_10_631            |    79|
|47    |    fp_rounding_unit_1_37_10_inst4                 |fp_rounding_unit_1_37_10_632            |    79|
|48    |    fp_rounding_unit_1_37_10_inst5                 |fp_rounding_unit_1_37_10_633            |    79|
|49    |    fp_rounding_unit_1_37_10_inst6                 |fp_rounding_unit_1_37_10_634            |    79|
|50    |    fp_rounding_unit_1_37_10_inst7                 |fp_rounding_unit_1_37_10_635            |    79|
|51    |    fp_rounding_unit_1_37_10_inst8                 |fp_rounding_unit_1_37_10_636            |    79|
|52    |    fp_rounding_unit_1_37_10_inst9                 |fp_rounding_unit_1_37_10_637            |    79|
|53    |  elementwise_mult_core_18_18_10_16_1_ot_tanh_mult |elementwise_mult_core_18_18_10_16_1_1   |  1620|
|54    |    dsp_signed_mult_18x18_unit_18_18_1_inst0       |dsp_signed_mult_18x18_unit_18_18_1_590  |     4|
|55    |    dsp_signed_mult_18x18_unit_18_18_1_inst10      |dsp_signed_mult_18x18_unit_18_18_1_591  |     4|
|56    |    dsp_signed_mult_18x18_unit_18_18_1_inst12      |dsp_signed_mult_18x18_unit_18_18_1_592  |     4|
|57    |    dsp_signed_mult_18x18_unit_18_18_1_inst14      |dsp_signed_mult_18x18_unit_18_18_1_593  |     4|
|58    |    dsp_signed_mult_18x18_unit_18_18_1_inst2       |dsp_signed_mult_18x18_unit_18_18_1_594  |     4|
|59    |    dsp_signed_mult_18x18_unit_18_18_1_inst4       |dsp_signed_mult_18x18_unit_18_18_1_595  |     4|
|60    |    dsp_signed_mult_18x18_unit_18_18_1_inst6       |dsp_signed_mult_18x18_unit_18_18_1_596  |     4|
|61    |    dsp_signed_mult_18x18_unit_18_18_1_inst8       |dsp_signed_mult_18x18_unit_18_18_1_597  |     4|
|62    |    fp_rounding_unit_1_37_10_inst0                 |fp_rounding_unit_1_37_10_598            |    82|
|63    |    fp_rounding_unit_1_37_10_inst1                 |fp_rounding_unit_1_37_10_599            |    79|
|64    |    fp_rounding_unit_1_37_10_inst10                |fp_rounding_unit_1_37_10_600            |    79|
|65    |    fp_rounding_unit_1_37_10_inst11                |fp_rounding_unit_1_37_10_601            |    79|
|66    |    fp_rounding_unit_1_37_10_inst12                |fp_rounding_unit_1_37_10_602            |    79|
|67    |    fp_rounding_unit_1_37_10_inst13                |fp_rounding_unit_1_37_10_603            |    79|
|68    |    fp_rounding_unit_1_37_10_inst14                |fp_rounding_unit_1_37_10_604            |    79|
|69    |    fp_rounding_unit_1_37_10_inst15                |fp_rounding_unit_1_37_10_605            |    79|
|70    |    fp_rounding_unit_1_37_10_inst2                 |fp_rounding_unit_1_37_10_606            |    79|
|71    |    fp_rounding_unit_1_37_10_inst3                 |fp_rounding_unit_1_37_10_607            |    79|
|72    |    fp_rounding_unit_1_37_10_inst4                 |fp_rounding_unit_1_37_10_608            |    79|
|73    |    fp_rounding_unit_1_37_10_inst5                 |fp_rounding_unit_1_37_10_609            |    79|
|74    |    fp_rounding_unit_1_37_10_inst6                 |fp_rounding_unit_1_37_10_610            |    79|
|75    |    fp_rounding_unit_1_37_10_inst7                 |fp_rounding_unit_1_37_10_611            |    79|
|76    |    fp_rounding_unit_1_37_10_inst8                 |fp_rounding_unit_1_37_10_612            |    79|
|77    |    fp_rounding_unit_1_37_10_inst9                 |fp_rounding_unit_1_37_10_613            |    79|
|78    |  lstm_gate_18_10_16_1_forget                      |lstm_gate_18_10_16_1                    |  8247|
|79    |    elementwise_add_core_18_18_16_add_1            |elementwise_add_core_18_18_16_466       |   944|
|80    |    elementwise_add_core_18_18_16_add_2            |elementwise_add_core_18_18_16_467       |  1236|
|81    |    elementwise_mult_core_18_18_10_16_1_mult       |elementwise_mult_core_18_18_10_16_1_468 |  1569|
|82    |      dsp_signed_mult_18x18_unit_18_18_1_inst0     |dsp_signed_mult_18x18_unit_18_18_1_566  |     2|
|83    |      dsp_signed_mult_18x18_unit_18_18_1_inst10    |dsp_signed_mult_18x18_unit_18_18_1_567  |     2|
|84    |      dsp_signed_mult_18x18_unit_18_18_1_inst12    |dsp_signed_mult_18x18_unit_18_18_1_568  |     2|
|85    |      dsp_signed_mult_18x18_unit_18_18_1_inst14    |dsp_signed_mult_18x18_unit_18_18_1_569  |     2|
|86    |      dsp_signed_mult_18x18_unit_18_18_1_inst2     |dsp_signed_mult_18x18_unit_18_18_1_570  |     2|
|87    |      dsp_signed_mult_18x18_unit_18_18_1_inst4     |dsp_signed_mult_18x18_unit_18_18_1_571  |     2|
|88    |      dsp_signed_mult_18x18_unit_18_18_1_inst6     |dsp_signed_mult_18x18_unit_18_18_1_572  |     2|
|89    |      dsp_signed_mult_18x18_unit_18_18_1_inst8     |dsp_signed_mult_18x18_unit_18_18_1_573  |     2|
|90    |      fp_rounding_unit_1_37_10_inst0               |fp_rounding_unit_1_37_10_574            |    80|
|91    |      fp_rounding_unit_1_37_10_inst1               |fp_rounding_unit_1_37_10_575            |    79|
|92    |      fp_rounding_unit_1_37_10_inst10              |fp_rounding_unit_1_37_10_576            |    79|
|93    |      fp_rounding_unit_1_37_10_inst11              |fp_rounding_unit_1_37_10_577            |    79|
|94    |      fp_rounding_unit_1_37_10_inst12              |fp_rounding_unit_1_37_10_578            |    79|
|95    |      fp_rounding_unit_1_37_10_inst13              |fp_rounding_unit_1_37_10_579            |    79|
|96    |      fp_rounding_unit_1_37_10_inst14              |fp_rounding_unit_1_37_10_580            |    79|
|97    |      fp_rounding_unit_1_37_10_inst15              |fp_rounding_unit_1_37_10_581            |    79|
|98    |      fp_rounding_unit_1_37_10_inst2               |fp_rounding_unit_1_37_10_582            |    79|
|99    |      fp_rounding_unit_1_37_10_inst3               |fp_rounding_unit_1_37_10_583            |    79|
|100   |      fp_rounding_unit_1_37_10_inst4               |fp_rounding_unit_1_37_10_584            |    79|
|101   |      fp_rounding_unit_1_37_10_inst5               |fp_rounding_unit_1_37_10_585            |    79|
|102   |      fp_rounding_unit_1_37_10_inst6               |fp_rounding_unit_1_37_10_586            |    79|
|103   |      fp_rounding_unit_1_37_10_inst7               |fp_rounding_unit_1_37_10_587            |    79|
|104   |      fp_rounding_unit_1_37_10_inst8               |fp_rounding_unit_1_37_10_588            |    79|
|105   |      fp_rounding_unit_1_37_10_inst9               |fp_rounding_unit_1_37_10_589            |    79|
|106   |    shift_register_group_18_16_10_Ct               |shift_register_group_18_16_10_469       |   864|
|107   |      shift_register_unit_18_18_inst_0             |shift_register_unit_18_18_550           |    54|
|108   |      shift_register_unit_18_18_inst_1             |shift_register_unit_18_18_551           |    54|
|109   |      shift_register_unit_18_18_inst_10            |shift_register_unit_18_18_552           |    54|
|110   |      shift_register_unit_18_18_inst_11            |shift_register_unit_18_18_553           |    54|
|111   |      shift_register_unit_18_18_inst_12            |shift_register_unit_18_18_554           |    54|
|112   |      shift_register_unit_18_18_inst_13            |shift_register_unit_18_18_555           |    54|
|113   |      shift_register_unit_18_18_inst_14            |shift_register_unit_18_18_556           |    54|
|114   |      shift_register_unit_18_18_inst_15            |shift_register_unit_18_18_557           |    54|
|115   |      shift_register_unit_18_18_inst_2             |shift_register_unit_18_18_558           |    54|
|116   |      shift_register_unit_18_18_inst_3             |shift_register_unit_18_18_559           |    54|
|117   |      shift_register_unit_18_18_inst_4             |shift_register_unit_18_18_560           |    54|
|118   |      shift_register_unit_18_18_inst_5             |shift_register_unit_18_18_561           |    54|
|119   |      shift_register_unit_18_18_inst_6             |shift_register_unit_18_18_562           |    54|
|120   |      shift_register_unit_18_18_inst_7             |shift_register_unit_18_18_563           |    54|
|121   |      shift_register_unit_18_18_inst_8             |shift_register_unit_18_18_564           |    54|
|122   |      shift_register_unit_18_18_inst_9             |shift_register_unit_18_18_565           |    54|
|123   |    sigmoid_core_18_18_10_32_1_inst_0              |sigmoid_core_18_18_10_32_1_470          |   232|
|124   |      abs_unit_18_inst                             |abs_unit_18_546                         |    47|
|125   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_547          |    78|
|126   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_548            |    80|
|127   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_549             |     4|
|128   |    sigmoid_core_18_18_10_32_1_inst_1              |sigmoid_core_18_18_10_32_1_471          |   227|
|129   |      abs_unit_18_inst                             |abs_unit_18_542                         |    47|
|130   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_543          |    78|
|131   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_544            |    77|
|132   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_545             |     4|
|133   |    sigmoid_core_18_18_10_32_1_inst_10             |sigmoid_core_18_18_10_32_1_472          |   227|
|134   |      abs_unit_18_inst                             |abs_unit_18_538                         |    47|
|135   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_539          |    13|
|136   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_540            |    77|
|137   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_541             |     4|
|138   |    sigmoid_core_18_18_10_32_1_inst_11             |sigmoid_core_18_18_10_32_1_473          |   227|
|139   |      abs_unit_18_inst                             |abs_unit_18_534                         |    47|
|140   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_535          |    78|
|141   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_536            |    77|
|142   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_537             |     4|
|143   |    sigmoid_core_18_18_10_32_1_inst_12             |sigmoid_core_18_18_10_32_1_474          |   227|
|144   |      abs_unit_18_inst                             |abs_unit_18_530                         |    47|
|145   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_531          |    78|
|146   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_532            |    77|
|147   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_533             |     4|
|148   |    sigmoid_core_18_18_10_32_1_inst_13             |sigmoid_core_18_18_10_32_1_475          |   227|
|149   |      abs_unit_18_inst                             |abs_unit_18_526                         |    47|
|150   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_527          |    78|
|151   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_528            |    77|
|152   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_529             |     4|
|153   |    sigmoid_core_18_18_10_32_1_inst_14             |sigmoid_core_18_18_10_32_1_476          |   227|
|154   |      abs_unit_18_inst                             |abs_unit_18_522                         |    47|
|155   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_523          |    78|
|156   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_524            |    77|
|157   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_525             |     4|
|158   |    sigmoid_core_18_18_10_32_1_inst_15             |sigmoid_core_18_18_10_32_1_477          |   227|
|159   |      abs_unit_18_inst                             |abs_unit_18_518                         |    47|
|160   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_519          |    78|
|161   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_520            |    77|
|162   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_521             |     4|
|163   |    sigmoid_core_18_18_10_32_1_inst_2              |sigmoid_core_18_18_10_32_1_478          |   227|
|164   |      abs_unit_18_inst                             |abs_unit_18_514                         |    47|
|165   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_515          |    78|
|166   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_516            |    77|
|167   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_517             |     4|
|168   |    sigmoid_core_18_18_10_32_1_inst_3              |sigmoid_core_18_18_10_32_1_479          |   227|
|169   |      abs_unit_18_inst                             |abs_unit_18_510                         |    47|
|170   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_511          |    78|
|171   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_512            |    77|
|172   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_513             |     4|
|173   |    sigmoid_core_18_18_10_32_1_inst_4              |sigmoid_core_18_18_10_32_1_480          |   227|
|174   |      abs_unit_18_inst                             |abs_unit_18_506                         |    47|
|175   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_507          |    78|
|176   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_508            |    77|
|177   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_509             |     4|
|178   |    sigmoid_core_18_18_10_32_1_inst_5              |sigmoid_core_18_18_10_32_1_481          |   226|
|179   |      abs_unit_18_inst                             |abs_unit_18_502                         |    47|
|180   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_503          |    13|
|181   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_504            |    77|
|182   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_505             |     4|
|183   |    sigmoid_core_18_18_10_32_1_inst_6              |sigmoid_core_18_18_10_32_1_482          |   226|
|184   |      abs_unit_18_inst                             |abs_unit_18_498                         |    47|
|185   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_499          |    13|
|186   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_500            |    77|
|187   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_501             |     4|
|188   |    sigmoid_core_18_18_10_32_1_inst_7              |sigmoid_core_18_18_10_32_1_483          |   226|
|189   |      abs_unit_18_inst                             |abs_unit_18_494                         |    47|
|190   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_495          |    13|
|191   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_496            |    77|
|192   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_497             |     4|
|193   |    sigmoid_core_18_18_10_32_1_inst_8              |sigmoid_core_18_18_10_32_1_484          |   227|
|194   |      abs_unit_18_inst                             |abs_unit_18_490                         |    47|
|195   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_491          |    78|
|196   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_492            |    77|
|197   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_493             |     4|
|198   |    sigmoid_core_18_18_10_32_1_inst_9              |sigmoid_core_18_18_10_32_1_485          |   227|
|199   |      abs_unit_18_inst                             |abs_unit_18_486                         |    47|
|200   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_487          |    78|
|201   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_488            |    77|
|202   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_489             |     4|
|203   |  lstm_gate_18_10_16_1_input                       |lstm_gate_18_10_16_1_2                  |  8557|
|204   |    elementwise_add_core_18_18_16_add_1            |elementwise_add_core_18_18_16_342       |   944|
|205   |    elementwise_add_core_18_18_16_add_2            |elementwise_add_core_18_18_16_343       |  1232|
|206   |    elementwise_mult_core_18_18_10_16_1_mult       |elementwise_mult_core_18_18_10_16_1_344 |  1600|
|207   |      dsp_signed_mult_18x18_unit_18_18_1_inst0     |dsp_signed_mult_18x18_unit_18_18_1_442  |     4|
|208   |      dsp_signed_mult_18x18_unit_18_18_1_inst10    |dsp_signed_mult_18x18_unit_18_18_1_443  |     4|
|209   |      dsp_signed_mult_18x18_unit_18_18_1_inst12    |dsp_signed_mult_18x18_unit_18_18_1_444  |     4|
|210   |      dsp_signed_mult_18x18_unit_18_18_1_inst14    |dsp_signed_mult_18x18_unit_18_18_1_445  |     4|
|211   |      dsp_signed_mult_18x18_unit_18_18_1_inst2     |dsp_signed_mult_18x18_unit_18_18_1_446  |     4|
|212   |      dsp_signed_mult_18x18_unit_18_18_1_inst4     |dsp_signed_mult_18x18_unit_18_18_1_447  |     4|
|213   |      dsp_signed_mult_18x18_unit_18_18_1_inst6     |dsp_signed_mult_18x18_unit_18_18_1_448  |     4|
|214   |      dsp_signed_mult_18x18_unit_18_18_1_inst8     |dsp_signed_mult_18x18_unit_18_18_1_449  |     4|
|215   |      fp_rounding_unit_1_37_10_inst0               |fp_rounding_unit_1_37_10_450            |    79|
|216   |      fp_rounding_unit_1_37_10_inst1               |fp_rounding_unit_1_37_10_451            |    79|
|217   |      fp_rounding_unit_1_37_10_inst10              |fp_rounding_unit_1_37_10_452            |    79|
|218   |      fp_rounding_unit_1_37_10_inst11              |fp_rounding_unit_1_37_10_453            |    79|
|219   |      fp_rounding_unit_1_37_10_inst12              |fp_rounding_unit_1_37_10_454            |    79|
|220   |      fp_rounding_unit_1_37_10_inst13              |fp_rounding_unit_1_37_10_455            |    79|
|221   |      fp_rounding_unit_1_37_10_inst14              |fp_rounding_unit_1_37_10_456            |    79|
|222   |      fp_rounding_unit_1_37_10_inst15              |fp_rounding_unit_1_37_10_457            |    79|
|223   |      fp_rounding_unit_1_37_10_inst2               |fp_rounding_unit_1_37_10_458            |    79|
|224   |      fp_rounding_unit_1_37_10_inst3               |fp_rounding_unit_1_37_10_459            |    79|
|225   |      fp_rounding_unit_1_37_10_inst4               |fp_rounding_unit_1_37_10_460            |    79|
|226   |      fp_rounding_unit_1_37_10_inst5               |fp_rounding_unit_1_37_10_461            |    79|
|227   |      fp_rounding_unit_1_37_10_inst6               |fp_rounding_unit_1_37_10_462            |    79|
|228   |      fp_rounding_unit_1_37_10_inst7               |fp_rounding_unit_1_37_10_463            |    79|
|229   |      fp_rounding_unit_1_37_10_inst8               |fp_rounding_unit_1_37_10_464            |    79|
|230   |      fp_rounding_unit_1_37_10_inst9               |fp_rounding_unit_1_37_10_465            |    79|
|231   |    shift_register_group_18_16_10_Ct               |shift_register_group_18_16_10_345       |   864|
|232   |      shift_register_unit_18_18_inst_0             |shift_register_unit_18_18_426           |    54|
|233   |      shift_register_unit_18_18_inst_1             |shift_register_unit_18_18_427           |    54|
|234   |      shift_register_unit_18_18_inst_10            |shift_register_unit_18_18_428           |    54|
|235   |      shift_register_unit_18_18_inst_11            |shift_register_unit_18_18_429           |    54|
|236   |      shift_register_unit_18_18_inst_12            |shift_register_unit_18_18_430           |    54|
|237   |      shift_register_unit_18_18_inst_13            |shift_register_unit_18_18_431           |    54|
|238   |      shift_register_unit_18_18_inst_14            |shift_register_unit_18_18_432           |    54|
|239   |      shift_register_unit_18_18_inst_15            |shift_register_unit_18_18_433           |    54|
|240   |      shift_register_unit_18_18_inst_2             |shift_register_unit_18_18_434           |    54|
|241   |      shift_register_unit_18_18_inst_3             |shift_register_unit_18_18_435           |    54|
|242   |      shift_register_unit_18_18_inst_4             |shift_register_unit_18_18_436           |    54|
|243   |      shift_register_unit_18_18_inst_5             |shift_register_unit_18_18_437           |    54|
|244   |      shift_register_unit_18_18_inst_6             |shift_register_unit_18_18_438           |    54|
|245   |      shift_register_unit_18_18_inst_7             |shift_register_unit_18_18_439           |    54|
|246   |      shift_register_unit_18_18_inst_8             |shift_register_unit_18_18_440           |    54|
|247   |      shift_register_unit_18_18_inst_9             |shift_register_unit_18_18_441           |    54|
|248   |    sigmoid_core_18_18_10_32_1_inst_0              |sigmoid_core_18_18_10_32_1_346          |   245|
|249   |      abs_unit_18_inst                             |abs_unit_18_422                         |    47|
|250   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_423          |    78|
|251   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_424            |    78|
|252   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_425             |     4|
|253   |    sigmoid_core_18_18_10_32_1_inst_1              |sigmoid_core_18_18_10_32_1_347          |   245|
|254   |      abs_unit_18_inst                             |abs_unit_18_418                         |    47|
|255   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_419          |    78|
|256   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_420            |    78|
|257   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_421             |     4|
|258   |    sigmoid_core_18_18_10_32_1_inst_10             |sigmoid_core_18_18_10_32_1_348          |   245|
|259   |      abs_unit_18_inst                             |abs_unit_18_414                         |    47|
|260   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_415          |    13|
|261   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_416            |    78|
|262   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_417             |     4|
|263   |    sigmoid_core_18_18_10_32_1_inst_11             |sigmoid_core_18_18_10_32_1_349          |   245|
|264   |      abs_unit_18_inst                             |abs_unit_18_410                         |    47|
|265   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_411          |    78|
|266   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_412            |    78|
|267   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_413             |     4|
|268   |    sigmoid_core_18_18_10_32_1_inst_12             |sigmoid_core_18_18_10_32_1_350          |   245|
|269   |      abs_unit_18_inst                             |abs_unit_18_406                         |    47|
|270   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_407          |    78|
|271   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_408            |    78|
|272   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_409             |     4|
|273   |    sigmoid_core_18_18_10_32_1_inst_13             |sigmoid_core_18_18_10_32_1_351          |   245|
|274   |      abs_unit_18_inst                             |abs_unit_18_402                         |    47|
|275   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_403          |    78|
|276   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_404            |    78|
|277   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_405             |     4|
|278   |    sigmoid_core_18_18_10_32_1_inst_14             |sigmoid_core_18_18_10_32_1_352          |   245|
|279   |      abs_unit_18_inst                             |abs_unit_18_398                         |    47|
|280   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_399          |    78|
|281   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_400            |    78|
|282   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_401             |     4|
|283   |    sigmoid_core_18_18_10_32_1_inst_15             |sigmoid_core_18_18_10_32_1_353          |   245|
|284   |      abs_unit_18_inst                             |abs_unit_18_394                         |    47|
|285   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_395          |    78|
|286   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_396            |    78|
|287   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_397             |     4|
|288   |    sigmoid_core_18_18_10_32_1_inst_2              |sigmoid_core_18_18_10_32_1_354          |   245|
|289   |      abs_unit_18_inst                             |abs_unit_18_390                         |    47|
|290   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_391          |    78|
|291   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_392            |    78|
|292   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_393             |     4|
|293   |    sigmoid_core_18_18_10_32_1_inst_3              |sigmoid_core_18_18_10_32_1_355          |   245|
|294   |      abs_unit_18_inst                             |abs_unit_18_386                         |    47|
|295   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_387          |    78|
|296   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_388            |    78|
|297   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_389             |     4|
|298   |    sigmoid_core_18_18_10_32_1_inst_4              |sigmoid_core_18_18_10_32_1_356          |   245|
|299   |      abs_unit_18_inst                             |abs_unit_18_382                         |    47|
|300   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_383          |    78|
|301   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_384            |    78|
|302   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_385             |     4|
|303   |    sigmoid_core_18_18_10_32_1_inst_5              |sigmoid_core_18_18_10_32_1_357          |   244|
|304   |      abs_unit_18_inst                             |abs_unit_18_378                         |    47|
|305   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_379          |    13|
|306   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_380            |    78|
|307   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_381             |     4|
|308   |    sigmoid_core_18_18_10_32_1_inst_6              |sigmoid_core_18_18_10_32_1_358          |   244|
|309   |      abs_unit_18_inst                             |abs_unit_18_374                         |    47|
|310   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_375          |    13|
|311   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_376            |    78|
|312   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_377             |     4|
|313   |    sigmoid_core_18_18_10_32_1_inst_7              |sigmoid_core_18_18_10_32_1_359          |   244|
|314   |      abs_unit_18_inst                             |abs_unit_18_370                         |    47|
|315   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_371          |    13|
|316   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_372            |    78|
|317   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_373             |     4|
|318   |    sigmoid_core_18_18_10_32_1_inst_8              |sigmoid_core_18_18_10_32_1_360          |   245|
|319   |      abs_unit_18_inst                             |abs_unit_18_366                         |    47|
|320   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_367          |    78|
|321   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_368            |    78|
|322   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_369             |     4|
|323   |    sigmoid_core_18_18_10_32_1_inst_9              |sigmoid_core_18_18_10_32_1_361          |   245|
|324   |      abs_unit_18_inst                             |abs_unit_18_362                         |    47|
|325   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_363          |    78|
|326   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_364            |    78|
|327   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_365             |     4|
|328   |  lstm_gate_18_10_16_1_output                      |lstm_gate_18_10_16_1_3                  |  7951|
|329   |    elementwise_add_core_18_18_16_add_1            |elementwise_add_core_18_18_16_221       |   944|
|330   |    elementwise_add_core_18_18_16_add_2            |elementwise_add_core_18_18_16_222       |  1232|
|331   |    elementwise_mult_core_18_18_10_16_1_mult       |elementwise_mult_core_18_18_10_16_1_223 |  1568|
|332   |      dsp_signed_mult_18x18_unit_18_18_1_inst0     |dsp_signed_mult_18x18_unit_18_18_1      |     2|
|333   |      dsp_signed_mult_18x18_unit_18_18_1_inst10    |dsp_signed_mult_18x18_unit_18_18_1_320  |     2|
|334   |      dsp_signed_mult_18x18_unit_18_18_1_inst12    |dsp_signed_mult_18x18_unit_18_18_1_321  |     2|
|335   |      dsp_signed_mult_18x18_unit_18_18_1_inst14    |dsp_signed_mult_18x18_unit_18_18_1_322  |     2|
|336   |      dsp_signed_mult_18x18_unit_18_18_1_inst2     |dsp_signed_mult_18x18_unit_18_18_1_323  |     2|
|337   |      dsp_signed_mult_18x18_unit_18_18_1_inst4     |dsp_signed_mult_18x18_unit_18_18_1_324  |     2|
|338   |      dsp_signed_mult_18x18_unit_18_18_1_inst6     |dsp_signed_mult_18x18_unit_18_18_1_325  |     2|
|339   |      dsp_signed_mult_18x18_unit_18_18_1_inst8     |dsp_signed_mult_18x18_unit_18_18_1_326  |     2|
|340   |      fp_rounding_unit_1_37_10_inst0               |fp_rounding_unit_1_37_10                |    79|
|341   |      fp_rounding_unit_1_37_10_inst1               |fp_rounding_unit_1_37_10_327            |    79|
|342   |      fp_rounding_unit_1_37_10_inst10              |fp_rounding_unit_1_37_10_328            |    79|
|343   |      fp_rounding_unit_1_37_10_inst11              |fp_rounding_unit_1_37_10_329            |    79|
|344   |      fp_rounding_unit_1_37_10_inst12              |fp_rounding_unit_1_37_10_330            |    79|
|345   |      fp_rounding_unit_1_37_10_inst13              |fp_rounding_unit_1_37_10_331            |    79|
|346   |      fp_rounding_unit_1_37_10_inst14              |fp_rounding_unit_1_37_10_332            |    79|
|347   |      fp_rounding_unit_1_37_10_inst15              |fp_rounding_unit_1_37_10_333            |    79|
|348   |      fp_rounding_unit_1_37_10_inst2               |fp_rounding_unit_1_37_10_334            |    79|
|349   |      fp_rounding_unit_1_37_10_inst3               |fp_rounding_unit_1_37_10_335            |    79|
|350   |      fp_rounding_unit_1_37_10_inst4               |fp_rounding_unit_1_37_10_336            |    79|
|351   |      fp_rounding_unit_1_37_10_inst5               |fp_rounding_unit_1_37_10_337            |    79|
|352   |      fp_rounding_unit_1_37_10_inst6               |fp_rounding_unit_1_37_10_338            |    79|
|353   |      fp_rounding_unit_1_37_10_inst7               |fp_rounding_unit_1_37_10_339            |    79|
|354   |      fp_rounding_unit_1_37_10_inst8               |fp_rounding_unit_1_37_10_340            |    79|
|355   |      fp_rounding_unit_1_37_10_inst9               |fp_rounding_unit_1_37_10_341            |    79|
|356   |    shift_register_group_18_16_10_Ct               |shift_register_group_18_16_10           |   864|
|357   |      shift_register_unit_18_18_inst_0             |shift_register_unit_18_18_304           |    54|
|358   |      shift_register_unit_18_18_inst_1             |shift_register_unit_18_18_305           |    54|
|359   |      shift_register_unit_18_18_inst_10            |shift_register_unit_18_18_306           |    54|
|360   |      shift_register_unit_18_18_inst_11            |shift_register_unit_18_18_307           |    54|
|361   |      shift_register_unit_18_18_inst_12            |shift_register_unit_18_18_308           |    54|
|362   |      shift_register_unit_18_18_inst_13            |shift_register_unit_18_18_309           |    54|
|363   |      shift_register_unit_18_18_inst_14            |shift_register_unit_18_18_310           |    54|
|364   |      shift_register_unit_18_18_inst_15            |shift_register_unit_18_18_311           |    54|
|365   |      shift_register_unit_18_18_inst_2             |shift_register_unit_18_18_312           |    54|
|366   |      shift_register_unit_18_18_inst_3             |shift_register_unit_18_18_313           |    54|
|367   |      shift_register_unit_18_18_inst_4             |shift_register_unit_18_18_314           |    54|
|368   |      shift_register_unit_18_18_inst_5             |shift_register_unit_18_18_315           |    54|
|369   |      shift_register_unit_18_18_inst_6             |shift_register_unit_18_18_316           |    54|
|370   |      shift_register_unit_18_18_inst_7             |shift_register_unit_18_18_317           |    54|
|371   |      shift_register_unit_18_18_inst_8             |shift_register_unit_18_18_318           |    54|
|372   |      shift_register_unit_18_18_inst_9             |shift_register_unit_18_18_319           |    54|
|373   |    sigmoid_core_18_18_10_32_1_inst_0              |sigmoid_core_18_18_10_32_1_224          |   211|
|374   |      abs_unit_18_inst                             |abs_unit_18_300                         |    47|
|375   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_301          |    78|
|376   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_302            |    61|
|377   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_303             |     4|
|378   |    sigmoid_core_18_18_10_32_1_inst_1              |sigmoid_core_18_18_10_32_1_225          |   209|
|379   |      abs_unit_18_inst                             |abs_unit_18_296                         |    47|
|380   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_297          |    78|
|381   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_298            |    60|
|382   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_299             |     4|
|383   |    sigmoid_core_18_18_10_32_1_inst_10             |sigmoid_core_18_18_10_32_1_226          |   209|
|384   |      abs_unit_18_inst                             |abs_unit_18_292                         |    47|
|385   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_293          |    13|
|386   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_294            |    60|
|387   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_295             |     4|
|388   |    sigmoid_core_18_18_10_32_1_inst_11             |sigmoid_core_18_18_10_32_1_227          |   209|
|389   |      abs_unit_18_inst                             |abs_unit_18_288                         |    47|
|390   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_289          |    78|
|391   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_290            |    60|
|392   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_291             |     4|
|393   |    sigmoid_core_18_18_10_32_1_inst_12             |sigmoid_core_18_18_10_32_1_228          |   209|
|394   |      abs_unit_18_inst                             |abs_unit_18_284                         |    47|
|395   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_285          |    78|
|396   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_286            |    60|
|397   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_287             |     4|
|398   |    sigmoid_core_18_18_10_32_1_inst_13             |sigmoid_core_18_18_10_32_1_229          |   209|
|399   |      abs_unit_18_inst                             |abs_unit_18_280                         |    47|
|400   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_281          |    78|
|401   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_282            |    60|
|402   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_283             |     4|
|403   |    sigmoid_core_18_18_10_32_1_inst_14             |sigmoid_core_18_18_10_32_1_230          |   209|
|404   |      abs_unit_18_inst                             |abs_unit_18_276                         |    47|
|405   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_277          |    78|
|406   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_278            |    60|
|407   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_279             |     4|
|408   |    sigmoid_core_18_18_10_32_1_inst_15             |sigmoid_core_18_18_10_32_1_231          |   209|
|409   |      abs_unit_18_inst                             |abs_unit_18_272                         |    47|
|410   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_273          |    78|
|411   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_274            |    60|
|412   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_275             |     4|
|413   |    sigmoid_core_18_18_10_32_1_inst_2              |sigmoid_core_18_18_10_32_1_232          |   209|
|414   |      abs_unit_18_inst                             |abs_unit_18_268                         |    47|
|415   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_269          |    78|
|416   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_270            |    60|
|417   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_271             |     4|
|418   |    sigmoid_core_18_18_10_32_1_inst_3              |sigmoid_core_18_18_10_32_1_233          |   209|
|419   |      abs_unit_18_inst                             |abs_unit_18_264                         |    47|
|420   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_265          |    78|
|421   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_266            |    60|
|422   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_267             |     4|
|423   |    sigmoid_core_18_18_10_32_1_inst_4              |sigmoid_core_18_18_10_32_1_234          |   209|
|424   |      abs_unit_18_inst                             |abs_unit_18_260                         |    47|
|425   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_261          |    78|
|426   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_262            |    60|
|427   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_263             |     4|
|428   |    sigmoid_core_18_18_10_32_1_inst_5              |sigmoid_core_18_18_10_32_1_235          |   208|
|429   |      abs_unit_18_inst                             |abs_unit_18_256                         |    47|
|430   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_257          |    13|
|431   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_258            |    60|
|432   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_259             |     4|
|433   |    sigmoid_core_18_18_10_32_1_inst_6              |sigmoid_core_18_18_10_32_1_236          |   208|
|434   |      abs_unit_18_inst                             |abs_unit_18_252                         |    47|
|435   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_253          |    13|
|436   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_254            |    60|
|437   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_255             |     4|
|438   |    sigmoid_core_18_18_10_32_1_inst_7              |sigmoid_core_18_18_10_32_1_237          |   208|
|439   |      abs_unit_18_inst                             |abs_unit_18_248                         |    47|
|440   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_249          |    13|
|441   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_250            |    60|
|442   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_251             |     4|
|443   |    sigmoid_core_18_18_10_32_1_inst_8              |sigmoid_core_18_18_10_32_1_238          |   209|
|444   |      abs_unit_18_inst                             |abs_unit_18_244                         |    47|
|445   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_245          |    78|
|446   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_246            |    60|
|447   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_247             |     4|
|448   |    sigmoid_core_18_18_10_32_1_inst_9              |sigmoid_core_18_18_10_32_1_239          |   209|
|449   |      abs_unit_18_inst                             |abs_unit_18_240                         |    47|
|450   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_241          |    78|
|451   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_242            |    60|
|452   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_243             |     4|
|453   |  output_activation_18_10_16_1_inst                |output_activation_18_10_16_1            |  4205|
|454   |    elementwise_add_core_18_18_16_inst             |elementwise_add_core_18_18_16_141       |   864|
|455   |    sigmoid_core_18_18_10_32_1_inst_0              |sigmoid_core_18_18_10_32_1              |   209|
|456   |      abs_unit_18_inst                             |abs_unit_18_217                         |    47|
|457   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_218          |    13|
|458   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_219            |    60|
|459   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_220             |     4|
|460   |    sigmoid_core_18_18_10_32_1_inst_1              |sigmoid_core_18_18_10_32_1_142          |   208|
|461   |      abs_unit_18_inst                             |abs_unit_18_213                         |    47|
|462   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_214          |    13|
|463   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_215            |    60|
|464   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_216             |     4|
|465   |    sigmoid_core_18_18_10_32_1_inst_10             |sigmoid_core_18_18_10_32_1_143          |   209|
|466   |      abs_unit_18_inst                             |abs_unit_18_209                         |    47|
|467   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_210          |    78|
|468   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_211            |    60|
|469   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_212             |     4|
|470   |    sigmoid_core_18_18_10_32_1_inst_11             |sigmoid_core_18_18_10_32_1_144          |   209|
|471   |      abs_unit_18_inst                             |abs_unit_18_205                         |    47|
|472   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_206          |    78|
|473   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_207            |    60|
|474   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_208             |     4|
|475   |    sigmoid_core_18_18_10_32_1_inst_12             |sigmoid_core_18_18_10_32_1_145          |   209|
|476   |      abs_unit_18_inst                             |abs_unit_18_201                         |    47|
|477   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_202          |    78|
|478   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_203            |    60|
|479   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_204             |     4|
|480   |    sigmoid_core_18_18_10_32_1_inst_13             |sigmoid_core_18_18_10_32_1_146          |   209|
|481   |      abs_unit_18_inst                             |abs_unit_18_197                         |    47|
|482   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_198          |    78|
|483   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_199            |    60|
|484   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_200             |     4|
|485   |    sigmoid_core_18_18_10_32_1_inst_14             |sigmoid_core_18_18_10_32_1_147          |   209|
|486   |      abs_unit_18_inst                             |abs_unit_18_193                         |    47|
|487   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_194          |    78|
|488   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_195            |    60|
|489   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_196             |     4|
|490   |    sigmoid_core_18_18_10_32_1_inst_15             |sigmoid_core_18_18_10_32_1_148          |   209|
|491   |      abs_unit_18_inst                             |abs_unit_18_189                         |    47|
|492   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_190          |    78|
|493   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_191            |    60|
|494   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_192             |     4|
|495   |    sigmoid_core_18_18_10_32_1_inst_2              |sigmoid_core_18_18_10_32_1_149          |   208|
|496   |      abs_unit_18_inst                             |abs_unit_18_185                         |    47|
|497   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_186          |    13|
|498   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_187            |    60|
|499   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_188             |     4|
|500   |    sigmoid_core_18_18_10_32_1_inst_3              |sigmoid_core_18_18_10_32_1_150          |   208|
|501   |      abs_unit_18_inst                             |abs_unit_18_181                         |    47|
|502   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_182          |    13|
|503   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_183            |    60|
|504   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_184             |     4|
|505   |    sigmoid_core_18_18_10_32_1_inst_4              |sigmoid_core_18_18_10_32_1_151          |   209|
|506   |      abs_unit_18_inst                             |abs_unit_18_177                         |    47|
|507   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_178          |    78|
|508   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_179            |    60|
|509   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_180             |     4|
|510   |    sigmoid_core_18_18_10_32_1_inst_5              |sigmoid_core_18_18_10_32_1_152          |   209|
|511   |      abs_unit_18_inst                             |abs_unit_18_173                         |    47|
|512   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_174          |    78|
|513   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_175            |    60|
|514   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_176             |     4|
|515   |    sigmoid_core_18_18_10_32_1_inst_6              |sigmoid_core_18_18_10_32_1_153          |   209|
|516   |      abs_unit_18_inst                             |abs_unit_18_169                         |    47|
|517   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_170          |    78|
|518   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_171            |    60|
|519   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_172             |     4|
|520   |    sigmoid_core_18_18_10_32_1_inst_7              |sigmoid_core_18_18_10_32_1_154          |   209|
|521   |      abs_unit_18_inst                             |abs_unit_18_165                         |    47|
|522   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_166          |    78|
|523   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_167            |    60|
|524   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_168             |     4|
|525   |    sigmoid_core_18_18_10_32_1_inst_8              |sigmoid_core_18_18_10_32_1_155          |   209|
|526   |      abs_unit_18_inst                             |abs_unit_18_161                         |    47|
|527   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_162          |    78|
|528   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_163            |    60|
|529   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_164             |     4|
|530   |    sigmoid_core_18_18_10_32_1_inst_9              |sigmoid_core_18_18_10_32_1_156          |   209|
|531   |      abs_unit_18_inst                             |abs_unit_18_157                         |    47|
|532   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_158          |    78|
|533   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_159            |    60|
|534   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_160             |     4|
|535   |  shift_register_group_18_16_14_Ct                 |shift_register_group_18_16_14           |   864|
|536   |    shift_register_unit_18_14_inst_0               |shift_register_unit_18_14               |    54|
|537   |    shift_register_unit_18_14_inst_1               |shift_register_unit_18_14_126           |    54|
|538   |    shift_register_unit_18_14_inst_10              |shift_register_unit_18_14_127           |    54|
|539   |    shift_register_unit_18_14_inst_11              |shift_register_unit_18_14_128           |    54|
|540   |    shift_register_unit_18_14_inst_12              |shift_register_unit_18_14_129           |    54|
|541   |    shift_register_unit_18_14_inst_13              |shift_register_unit_18_14_130           |    54|
|542   |    shift_register_unit_18_14_inst_14              |shift_register_unit_18_14_131           |    54|
|543   |    shift_register_unit_18_14_inst_15              |shift_register_unit_18_14_132           |    54|
|544   |    shift_register_unit_18_14_inst_2               |shift_register_unit_18_14_133           |    54|
|545   |    shift_register_unit_18_14_inst_3               |shift_register_unit_18_14_134           |    54|
|546   |    shift_register_unit_18_14_inst_4               |shift_register_unit_18_14_135           |    54|
|547   |    shift_register_unit_18_14_inst_5               |shift_register_unit_18_14_136           |    54|
|548   |    shift_register_unit_18_14_inst_6               |shift_register_unit_18_14_137           |    54|
|549   |    shift_register_unit_18_14_inst_7               |shift_register_unit_18_14_138           |    54|
|550   |    shift_register_unit_18_14_inst_8               |shift_register_unit_18_14_139           |    54|
|551   |    shift_register_unit_18_14_inst_9               |shift_register_unit_18_14_140           |    54|
|552   |  shift_register_group_18_16_18_Ct                 |shift_register_group_18_16_18           |   860|
|553   |    shift_register_unit_18_18_inst_0               |shift_register_unit_18_18_110           |    80|
|554   |    shift_register_unit_18_18_inst_1               |shift_register_unit_18_18_111           |    52|
|555   |    shift_register_unit_18_18_inst_10              |shift_register_unit_18_18_112           |    52|
|556   |    shift_register_unit_18_18_inst_11              |shift_register_unit_18_18_113           |    52|
|557   |    shift_register_unit_18_18_inst_12              |shift_register_unit_18_18_114           |    52|
|558   |    shift_register_unit_18_18_inst_13              |shift_register_unit_18_18_115           |    52|
|559   |    shift_register_unit_18_18_inst_14              |shift_register_unit_18_18_116           |    52|
|560   |    shift_register_unit_18_18_inst_15              |shift_register_unit_18_18_117           |    52|
|561   |    shift_register_unit_18_18_inst_2               |shift_register_unit_18_18_118           |    52|
|562   |    shift_register_unit_18_18_inst_3               |shift_register_unit_18_18_119           |    52|
|563   |    shift_register_unit_18_18_inst_4               |shift_register_unit_18_18_120           |    52|
|564   |    shift_register_unit_18_18_inst_5               |shift_register_unit_18_18_121           |    52|
|565   |    shift_register_unit_18_18_inst_6               |shift_register_unit_18_18_122           |    52|
|566   |    shift_register_unit_18_18_inst_7               |shift_register_unit_18_18_123           |    52|
|567   |    shift_register_unit_18_18_inst_8               |shift_register_unit_18_18_124           |    52|
|568   |    shift_register_unit_18_18_inst_9               |shift_register_unit_18_18_125           |    52|
|569   |  shift_register_group_18_16_18_lstm_gate          |shift_register_group_18_16_18_4         |  1440|
|570   |    shift_register_unit_18_18_inst_0               |shift_register_unit_18_18               |    90|
|571   |    shift_register_unit_18_18_inst_1               |shift_register_unit_18_18_95            |    90|
|572   |    shift_register_unit_18_18_inst_10              |shift_register_unit_18_18_96            |    90|
|573   |    shift_register_unit_18_18_inst_11              |shift_register_unit_18_18_97            |    90|
|574   |    shift_register_unit_18_18_inst_12              |shift_register_unit_18_18_98            |    90|
|575   |    shift_register_unit_18_18_inst_13              |shift_register_unit_18_18_99            |    90|
|576   |    shift_register_unit_18_18_inst_14              |shift_register_unit_18_18_100           |    90|
|577   |    shift_register_unit_18_18_inst_15              |shift_register_unit_18_18_101           |    90|
|578   |    shift_register_unit_18_18_inst_2               |shift_register_unit_18_18_102           |    90|
|579   |    shift_register_unit_18_18_inst_3               |shift_register_unit_18_18_103           |    90|
|580   |    shift_register_unit_18_18_inst_4               |shift_register_unit_18_18_104           |    90|
|581   |    shift_register_unit_18_18_inst_5               |shift_register_unit_18_18_105           |    90|
|582   |    shift_register_unit_18_18_inst_6               |shift_register_unit_18_18_106           |    90|
|583   |    shift_register_unit_18_18_inst_7               |shift_register_unit_18_18_107           |    90|
|584   |    shift_register_unit_18_18_inst_8               |shift_register_unit_18_18_108           |    90|
|585   |    shift_register_unit_18_18_inst_9               |shift_register_unit_18_18_109           |    90|
|586   |  shift_register_group_18_16_6_eltwisemult         |shift_register_group_18_16_6            |  1104|
|587   |    shift_register_unit_18_6_inst_0                |shift_register_unit_18_6                |    69|
|588   |    shift_register_unit_18_6_inst_1                |shift_register_unit_18_6_80             |    69|
|589   |    shift_register_unit_18_6_inst_10               |shift_register_unit_18_6_81             |    69|
|590   |    shift_register_unit_18_6_inst_11               |shift_register_unit_18_6_82             |    69|
|591   |    shift_register_unit_18_6_inst_12               |shift_register_unit_18_6_83             |    69|
|592   |    shift_register_unit_18_6_inst_13               |shift_register_unit_18_6_84             |    69|
|593   |    shift_register_unit_18_6_inst_14               |shift_register_unit_18_6_85             |    69|
|594   |    shift_register_unit_18_6_inst_15               |shift_register_unit_18_6_86             |    69|
|595   |    shift_register_unit_18_6_inst_2                |shift_register_unit_18_6_87             |    69|
|596   |    shift_register_unit_18_6_inst_3                |shift_register_unit_18_6_88             |    69|
|597   |    shift_register_unit_18_6_inst_4                |shift_register_unit_18_6_89             |    69|
|598   |    shift_register_unit_18_6_inst_5                |shift_register_unit_18_6_90             |    69|
|599   |    shift_register_unit_18_6_inst_6                |shift_register_unit_18_6_91             |    69|
|600   |    shift_register_unit_18_6_inst_7                |shift_register_unit_18_6_92             |    69|
|601   |    shift_register_unit_18_6_inst_8                |shift_register_unit_18_6_93             |    69|
|602   |    shift_register_unit_18_6_inst_9                |shift_register_unit_18_6_94             |    69|
|603   |  tanh_core_18_18_10_32_1_inst_0                   |tanh_core_18_18_10_32_1                 |   253|
|604   |    abs_unit_18_inst                               |abs_unit_18_76                          |    50|
|605   |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_77           |    78|
|606   |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_78             |    81|
|607   |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_79              |     4|
|608   |  tanh_core_18_18_10_32_1_inst_1                   |tanh_core_18_18_10_32_1_5               |   248|
|609   |    abs_unit_18_inst                               |abs_unit_18_72                          |    50|
|610   |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_73           |    78|
|611   |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_74             |    78|
|612   |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_75              |     4|
|613   |  tanh_core_18_18_10_32_1_inst_10                  |tanh_core_18_18_10_32_1_6               |   247|
|614   |    abs_unit_18_inst                               |abs_unit_18_68                          |    50|
|615   |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_69           |    13|
|616   |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_70             |    78|
|617   |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_71              |     4|
|618   |  tanh_core_18_18_10_32_1_inst_11                  |tanh_core_18_18_10_32_1_7               |   247|
|619   |    abs_unit_18_inst                               |abs_unit_18_64                          |    50|
|620   |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_65           |    13|
|621   |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_66             |    78|
|622   |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_67              |     4|
|623   |  tanh_core_18_18_10_32_1_inst_12                  |tanh_core_18_18_10_32_1_8               |   247|
|624   |    abs_unit_18_inst                               |abs_unit_18_60                          |    50|
|625   |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_61           |    13|
|626   |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_62             |    78|
|627   |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_63              |     4|
|628   |  tanh_core_18_18_10_32_1_inst_13                  |tanh_core_18_18_10_32_1_9               |   248|
|629   |    abs_unit_18_inst                               |abs_unit_18_56                          |    50|
|630   |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_57           |    13|
|631   |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_58             |    78|
|632   |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_59              |     4|
|633   |  tanh_core_18_18_10_32_1_inst_14                  |tanh_core_18_18_10_32_1_10              |   248|
|634   |    abs_unit_18_inst                               |abs_unit_18_52                          |    50|
|635   |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_53           |    78|
|636   |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_54             |    78|
|637   |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_55              |     4|
|638   |  tanh_core_18_18_10_32_1_inst_15                  |tanh_core_18_18_10_32_1_11              |   248|
|639   |    abs_unit_18_inst                               |abs_unit_18_48                          |    50|
|640   |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_49           |    78|
|641   |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_50             |    78|
|642   |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_51              |     4|
|643   |  tanh_core_18_18_10_32_1_inst_2                   |tanh_core_18_18_10_32_1_12              |   248|
|644   |    abs_unit_18_inst                               |abs_unit_18_44                          |    50|
|645   |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_45           |    78|
|646   |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_46             |    78|
|647   |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_47              |     4|
|648   |  tanh_core_18_18_10_32_1_inst_3                   |tanh_core_18_18_10_32_1_13              |   248|
|649   |    abs_unit_18_inst                               |abs_unit_18_40                          |    50|
|650   |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_41           |    78|
|651   |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_42             |    78|
|652   |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_43              |     4|
|653   |  tanh_core_18_18_10_32_1_inst_4                   |tanh_core_18_18_10_32_1_14              |   248|
|654   |    abs_unit_18_inst                               |abs_unit_18_36                          |    50|
|655   |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_37           |    78|
|656   |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_38             |    78|
|657   |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_39              |     4|
|658   |  tanh_core_18_18_10_32_1_inst_5                   |tanh_core_18_18_10_32_1_15              |   248|
|659   |    abs_unit_18_inst                               |abs_unit_18_32                          |    50|
|660   |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_33           |    78|
|661   |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_34             |    78|
|662   |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_35              |     4|
|663   |  tanh_core_18_18_10_32_1_inst_6                   |tanh_core_18_18_10_32_1_16              |   248|
|664   |    abs_unit_18_inst                               |abs_unit_18_28                          |    50|
|665   |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_29           |    78|
|666   |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_30             |    78|
|667   |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_31              |     4|
|668   |  tanh_core_18_18_10_32_1_inst_7                   |tanh_core_18_18_10_32_1_17              |   248|
|669   |    abs_unit_18_inst                               |abs_unit_18_24                          |    50|
|670   |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_25           |    78|
|671   |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_26             |    78|
|672   |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_27              |     4|
|673   |  tanh_core_18_18_10_32_1_inst_8                   |tanh_core_18_18_10_32_1_18              |   248|
|674   |    abs_unit_18_inst                               |abs_unit_18_20                          |    50|
|675   |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_21           |    78|
|676   |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_22             |    78|
|677   |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_23              |     4|
|678   |  tanh_core_18_18_10_32_1_inst_9                   |tanh_core_18_18_10_32_1_19              |   248|
|679   |    abs_unit_18_inst                               |abs_unit_18                             |    50|
|680   |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32              |    78|
|681   |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11                |    78|
|682   |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3                 |     4|
+------+---------------------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:14 . Memory (MB): peak = 1938.227 ; gain = 464.582 ; free physical = 239138 ; free virtual = 303663
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:01:16 . Memory (MB): peak = 1942.133 ; gain = 468.488 ; free physical = 241284 ; free virtual = 305810
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:01:16 . Memory (MB): peak = 1942.133 ; gain = 468.488 ; free physical = 241290 ; free virtual = 305806
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2656 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2029.391 ; gain = 0.000 ; free physical = 241500 ; free virtual = 306133
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
459 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:25 . Memory (MB): peak = 2029.391 ; gain = 555.844 ; free physical = 241605 ; free virtual = 306239
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2592.047 ; gain = 562.656 ; free physical = 240568 ; free virtual = 305208
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2592.047 ; gain = 0.000 ; free physical = 240573 ; free virtual = 305213
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2616.059 ; gain = 0.000 ; free physical = 240471 ; free virtual = 305144
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2616.066 ; gain = 24.020 ; free physical = 239876 ; free virtual = 304421
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2789.820 ; gain = 0.004 ; free physical = 241879 ; free virtual = 306408

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1da8677e8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2789.820 ; gain = 0.000 ; free physical = 241869 ; free virtual = 306398

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ebd30b40

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2789.820 ; gain = 0.000 ; free physical = 241739 ; free virtual = 306270
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ebd30b40

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2789.820 ; gain = 0.000 ; free physical = 241725 ; free virtual = 306257
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ad9eda3e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2789.820 ; gain = 0.000 ; free physical = 241818 ; free virtual = 306348
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ad9eda3e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2789.820 ; gain = 0.000 ; free physical = 241806 ; free virtual = 306336
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 101c32a25

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2789.820 ; gain = 0.000 ; free physical = 241753 ; free virtual = 306283
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 101c32a25

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2789.820 ; gain = 0.000 ; free physical = 241752 ; free virtual = 306283
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2789.820 ; gain = 0.000 ; free physical = 241761 ; free virtual = 306292
Ending Logic Optimization Task | Checksum: 101c32a25

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2789.820 ; gain = 0.000 ; free physical = 241762 ; free virtual = 306292

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 101c32a25

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2789.820 ; gain = 0.000 ; free physical = 241737 ; free virtual = 306268

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 101c32a25

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.820 ; gain = 0.000 ; free physical = 241720 ; free virtual = 306251

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2789.820 ; gain = 0.000 ; free physical = 241719 ; free virtual = 306250
Ending Netlist Obfuscation Task | Checksum: 101c32a25

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2789.820 ; gain = 0.000 ; free physical = 241706 ; free virtual = 306236
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2789.820 ; gain = 0.004 ; free physical = 241696 ; free virtual = 306227
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 101c32a25
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module C_LSTM_stage_2_18_10_16_1 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Pre-processing: Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3080.844 ; gain = 125.516 ; free physical = 240648 ; free virtual = 305179
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.411 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3083.844 ; gain = 128.516 ; free physical = 240638 ; free virtual = 305171
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3364.297 ; gain = 280.457 ; free physical = 240429 ; free virtual = 304961
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240670 ; free virtual = 305202
Power optimization passes: Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 3364.297 ; gain = 408.969 ; free physical = 240670 ; free virtual = 305202

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241004 ; free virtual = 305536


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design C_LSTM_stage_2_18_10_16_1 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 27049
Number of SRLs augmented: 0  newly gated: 0 Total: 2037
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 101c32a25

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241003 ; free virtual = 305535
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 101c32a25
Power optimization: Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 3364.297 ; gain = 574.477 ; free physical = 241020 ; free virtual = 305552
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 19126352 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 101c32a25

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241055 ; free virtual = 305589
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 101c32a25

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241026 ; free virtual = 305559
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 101c32a25

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241192 ; free virtual = 305726
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 101c32a25

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241263 ; free virtual = 305796
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 101c32a25

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241266 ; free virtual = 305800

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241266 ; free virtual = 305799
Ending Netlist Obfuscation Task | Checksum: 101c32a25

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241265 ; free virtual = 305798
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 3364.297 ; gain = 574.477 ; free physical = 241265 ; free virtual = 305798
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240754 ; free virtual = 305288
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e29741bc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240753 ; free virtual = 305287
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240761 ; free virtual = 305294

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9ba26cd3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241734 ; free virtual = 306410

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e4f81703

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241298 ; free virtual = 306124

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e4f81703

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241293 ; free virtual = 306119
Phase 1 Placer Initialization | Checksum: e4f81703

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241299 ; free virtual = 306125

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f1f8473c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241221 ; free virtual = 306048

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241227 ; free virtual = 306064

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 20d7bd2fe

Time (s): cpu = 00:01:13 ; elapsed = 00:00:40 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241102 ; free virtual = 305939
Phase 2 Global Placement | Checksum: 11c8d70d1

Time (s): cpu = 00:01:15 ; elapsed = 00:00:41 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240981 ; free virtual = 305824

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11c8d70d1

Time (s): cpu = 00:01:16 ; elapsed = 00:00:42 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240979 ; free virtual = 305821

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c49cd96f

Time (s): cpu = 00:01:22 ; elapsed = 00:00:45 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240874 ; free virtual = 305713

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 115230267

Time (s): cpu = 00:01:23 ; elapsed = 00:00:45 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240865 ; free virtual = 305704

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d856b543

Time (s): cpu = 00:01:23 ; elapsed = 00:00:46 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240851 ; free virtual = 305690

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19f93685b

Time (s): cpu = 00:01:29 ; elapsed = 00:00:51 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240374 ; free virtual = 305215

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18c115769

Time (s): cpu = 00:01:30 ; elapsed = 00:00:52 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240518 ; free virtual = 305363

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f64e1e02

Time (s): cpu = 00:01:30 ; elapsed = 00:00:52 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240476 ; free virtual = 305318
Phase 3 Detail Placement | Checksum: 1f64e1e02

Time (s): cpu = 00:01:31 ; elapsed = 00:00:53 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240527 ; free virtual = 305369

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12c3a1cdc

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 12c3a1cdc

Time (s): cpu = 00:01:43 ; elapsed = 00:00:58 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240540 ; free virtual = 305383
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.515. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 9e696e5e

Time (s): cpu = 00:01:43 ; elapsed = 00:00:58 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240531 ; free virtual = 305374
Phase 4.1 Post Commit Optimization | Checksum: 9e696e5e

Time (s): cpu = 00:01:44 ; elapsed = 00:00:58 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240491 ; free virtual = 305335

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 9e696e5e

Time (s): cpu = 00:01:44 ; elapsed = 00:00:59 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240467 ; free virtual = 305310

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 9e696e5e

Time (s): cpu = 00:01:45 ; elapsed = 00:00:59 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240511 ; free virtual = 305354

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240525 ; free virtual = 305368
Phase 4.4 Final Placement Cleanup | Checksum: 13e4e7d59

Time (s): cpu = 00:01:45 ; elapsed = 00:01:00 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240488 ; free virtual = 305331
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13e4e7d59

Time (s): cpu = 00:01:45 ; elapsed = 00:01:00 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240429 ; free virtual = 305272
Ending Placer Task | Checksum: 12cfa40f1

Time (s): cpu = 00:01:45 ; elapsed = 00:01:00 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240465 ; free virtual = 305309
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:53 ; elapsed = 00:01:07 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240417 ; free virtual = 305261
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240650 ; free virtual = 305360
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240567 ; free virtual = 305348
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240629 ; free virtual = 305265
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240421 ; free virtual = 305012
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 78dd96b4 ConstDB: 0 ShapeSum: b41caa3d RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_4[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_4[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_4[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_4[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_4[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_4[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_4[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_4[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_4[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_4[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_4[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_4[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_4[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_4[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_4[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_4[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_4[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_4[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_4[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_4[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_4[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_4[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_4[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_4[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_4[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_4[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_4[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_4[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_4[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_4[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_4[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_4[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_4[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_4[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_4[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_4[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_4[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_4[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_4[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_4[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_4[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_4[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_4[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_4[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_4[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_4[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_4[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_4[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_4[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_4[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_4[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_4[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_4[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_4[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_4[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_4[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_4[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_4[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_4[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_4[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_4[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_4[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_4[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_4[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_4[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_4[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_4[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_4[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_4[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_4[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Woc_4[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Woc_4[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Woc_4[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Woc_4[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Woc_4[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Woc_4[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Woc_4[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Woc_4[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Woc_4[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Woc_4[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Woc_4[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Woc_4[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Woc_4[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Woc_4[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Woc_4[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Woc_4[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Woc_4[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Woc_4[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Woc_4[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Woc_4[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Woc_4[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Woc_4[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Woc_4[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Woc_4[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Woc_4[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Woc_4[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Woc_4[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Woc_4[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Woc_4[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Woc_4[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Woc_4[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Woc_4[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Woc_4[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Woc_4[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Woc_4[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Woc_4[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wic_1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wic_1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Ct_1_1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Ct_1_1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wfc_4[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wfc_4[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wfc_4[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wfc_4[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wfc_4[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wfc_4[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wfc_4[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wfc_4[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wfc_4[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wfc_4[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wfc_4[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wfc_4[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wfc_4[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wfc_4[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wfc_4[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wfc_4[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wfc_4[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wfc_4[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Wfc_4[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Wfc_4[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1636e3fa6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241418 ; free virtual = 306108
Post Restoration Checksum: NetGraph: daa540d6 NumContArr: 88c8fed0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1636e3fa6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241497 ; free virtual = 306105

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1636e3fa6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241462 ; free virtual = 306070

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1636e3fa6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241462 ; free virtual = 306070
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d2c0a6f0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 242560 ; free virtual = 307164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.537  | TNS=0.000  | WHS=-0.019 | THS=-0.074 |

Phase 2 Router Initialization | Checksum: 1e01a495a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 242402 ; free virtual = 307006

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 202a9c0d2

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 242416 ; free virtual = 307020

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1068
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.789  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18fb94a35

Time (s): cpu = 00:00:59 ; elapsed = 00:00:31 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 242175 ; free virtual = 306778
Phase 4 Rip-up And Reroute | Checksum: 18fb94a35

Time (s): cpu = 00:01:00 ; elapsed = 00:00:31 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 242208 ; free virtual = 306811

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18fb94a35

Time (s): cpu = 00:01:00 ; elapsed = 00:00:31 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 242148 ; free virtual = 306752

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18fb94a35

Time (s): cpu = 00:01:00 ; elapsed = 00:00:31 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 242134 ; free virtual = 306737
Phase 5 Delay and Skew Optimization | Checksum: 18fb94a35

Time (s): cpu = 00:01:00 ; elapsed = 00:00:31 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 242130 ; free virtual = 306734

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20eade2eb

Time (s): cpu = 00:01:02 ; elapsed = 00:00:32 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 242161 ; free virtual = 306764
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.789  | TNS=0.000  | WHS=0.068  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20eade2eb

Time (s): cpu = 00:01:02 ; elapsed = 00:00:32 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 242143 ; free virtual = 306747
Phase 6 Post Hold Fix | Checksum: 20eade2eb

Time (s): cpu = 00:01:02 ; elapsed = 00:00:32 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 242137 ; free virtual = 306740

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.48483 %
  Global Horizontal Routing Utilization  = 5.53347 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a4294546

Time (s): cpu = 00:01:03 ; elapsed = 00:00:32 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 242085 ; free virtual = 306689

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a4294546

Time (s): cpu = 00:01:03 ; elapsed = 00:00:32 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 242081 ; free virtual = 306685

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18872911b

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241945 ; free virtual = 306553

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.789  | TNS=0.000  | WHS=0.068  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18872911b

Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241911 ; free virtual = 306519
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241956 ; free virtual = 306563

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:40 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241954 ; free virtual = 306561
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241951 ; free virtual = 306558
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241880 ; free virtual = 306507
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 241684 ; free virtual = 306358
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240765 ; free virtual = 305392
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/C_LSTM_stage_2_18_10_16_1/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3364.297 ; gain = 0.000 ; free physical = 240323 ; free virtual = 304966
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 00:32:45 2022...
