TimeQuest Timing Analyzer report for Project2
Fri Nov 06 12:50:14 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'PLL_inst|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'Clock10'
 14. Slow Model Hold: 'PLL_inst|altpll_component|pll|clk[0]'
 15. Slow Model Hold: 'Clock10'
 16. Slow Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'Clock10'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'PLL_inst|altpll_component|pll|clk[0]'
 28. Fast Model Setup: 'Clock10'
 29. Fast Model Hold: 'PLL_inst|altpll_component|pll|clk[0]'
 30. Fast Model Hold: 'Clock10'
 31. Fast Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[0]'
 32. Fast Model Minimum Pulse Width: 'Clock10'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Multicorner Timing Analysis Summary
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Setup Transfers
 43. Hold Transfers
 44. Report TCCS
 45. Report RSKM
 46. Unconstrained Paths
 47. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Project2                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; Timing.sdc    ; OK     ; Fri Nov 06 12:50:05 2015 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                            ;
+--------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------+------------------------------------------+
; Clock Name                           ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                 ; Targets                                  ;
+--------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------+------------------------------------------+
; Clock10                              ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                        ; { CLOCK_50 }                             ;
; PLL_inst|altpll_component|pll|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 65.000 ; 65.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; Clock10 ; PLL_inst|altpll_component|pll|inclk[0] ; { PLL_inst|altpll_component|pll|clk[0] } ;
+--------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------+------------------------------------------+


+---------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                   ;
+-----------+-----------------+--------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                           ; Note ;
+-----------+-----------------+--------------------------------------+------+
; 50.03 MHz ; 50.03 MHz       ; PLL_inst|altpll_component|pll|clk[0] ;      ;
+-----------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow Model Setup Summary                                       ;
+--------------------------------------+---------+---------------+
; Clock                                ; Slack   ; End Point TNS ;
+--------------------------------------+---------+---------------+
; PLL_inst|altpll_component|pll|clk[0] ; 28.004  ; 0.000         ;
; Clock10                              ; 191.712 ; 0.000         ;
+--------------------------------------+---------+---------------+


+--------------------------------------------------------------+
; Slow Model Hold Summary                                      ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; PLL_inst|altpll_component|pll|clk[0] ; 0.615 ; 0.000         ;
; Clock10                              ; 4.020 ; 0.000         ;
+--------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; PLL_inst|altpll_component|pll|clk[0] ; 32.436 ; 0.000         ;
; Clock10                              ; 50.000 ; 0.000         ;
+--------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 28.004 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_we_reg        ; RegisterFile:dprf|regs~13               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.065     ; 6.969      ;
; 28.004 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg0  ; RegisterFile:dprf|regs~13               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.065     ; 6.969      ;
; 28.004 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg1  ; RegisterFile:dprf|regs~13               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.065     ; 6.969      ;
; 28.004 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg2  ; RegisterFile:dprf|regs~13               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.065     ; 6.969      ;
; 28.004 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg3  ; RegisterFile:dprf|regs~13               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.065     ; 6.969      ;
; 28.004 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg4  ; RegisterFile:dprf|regs~13               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.065     ; 6.969      ;
; 28.004 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg5  ; RegisterFile:dprf|regs~13               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.065     ; 6.969      ;
; 28.004 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg6  ; RegisterFile:dprf|regs~13               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.065     ; 6.969      ;
; 28.004 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg7  ; RegisterFile:dprf|regs~13               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.065     ; 6.969      ;
; 28.004 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg8  ; RegisterFile:dprf|regs~13               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.065     ; 6.969      ;
; 28.004 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg9  ; RegisterFile:dprf|regs~13               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.065     ; 6.969      ;
; 28.004 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg10 ; RegisterFile:dprf|regs~13               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.065     ; 6.969      ;
; 28.186 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_we_reg        ; RegisterFile:dprf|regs~17               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.084     ; 6.768      ;
; 28.186 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg0  ; RegisterFile:dprf|regs~17               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.084     ; 6.768      ;
; 28.186 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg1  ; RegisterFile:dprf|regs~17               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.084     ; 6.768      ;
; 28.186 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg2  ; RegisterFile:dprf|regs~17               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.084     ; 6.768      ;
; 28.186 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg3  ; RegisterFile:dprf|regs~17               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.084     ; 6.768      ;
; 28.186 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg4  ; RegisterFile:dprf|regs~17               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.084     ; 6.768      ;
; 28.186 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg5  ; RegisterFile:dprf|regs~17               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.084     ; 6.768      ;
; 28.186 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg6  ; RegisterFile:dprf|regs~17               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.084     ; 6.768      ;
; 28.186 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg7  ; RegisterFile:dprf|regs~17               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.084     ; 6.768      ;
; 28.186 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg8  ; RegisterFile:dprf|regs~17               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.084     ; 6.768      ;
; 28.186 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg9  ; RegisterFile:dprf|regs~17               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.084     ; 6.768      ;
; 28.186 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg10 ; RegisterFile:dprf|regs~17               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.084     ; 6.768      ;
; 28.292 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_we_reg        ; RegisterFile:dprf|regs~28               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.073     ; 6.673      ;
; 28.292 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg0  ; RegisterFile:dprf|regs~28               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.073     ; 6.673      ;
; 28.292 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg1  ; RegisterFile:dprf|regs~28               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.073     ; 6.673      ;
; 28.292 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg2  ; RegisterFile:dprf|regs~28               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.073     ; 6.673      ;
; 28.292 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg3  ; RegisterFile:dprf|regs~28               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.073     ; 6.673      ;
; 28.292 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg4  ; RegisterFile:dprf|regs~28               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.073     ; 6.673      ;
; 28.292 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg5  ; RegisterFile:dprf|regs~28               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.073     ; 6.673      ;
; 28.292 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg6  ; RegisterFile:dprf|regs~28               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.073     ; 6.673      ;
; 28.292 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg7  ; RegisterFile:dprf|regs~28               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.073     ; 6.673      ;
; 28.292 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg8  ; RegisterFile:dprf|regs~28               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.073     ; 6.673      ;
; 28.292 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg9  ; RegisterFile:dprf|regs~28               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.073     ; 6.673      ;
; 28.292 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg10 ; RegisterFile:dprf|regs~28               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.073     ; 6.673      ;
; 28.532 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_we_reg        ; RegisterFile:dprf|regs~16               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.076     ; 6.430      ;
; 28.532 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg0  ; RegisterFile:dprf|regs~16               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.076     ; 6.430      ;
; 28.532 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg1  ; RegisterFile:dprf|regs~16               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.076     ; 6.430      ;
; 28.532 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg2  ; RegisterFile:dprf|regs~16               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.076     ; 6.430      ;
; 28.532 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg3  ; RegisterFile:dprf|regs~16               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.076     ; 6.430      ;
; 28.532 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg4  ; RegisterFile:dprf|regs~16               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.076     ; 6.430      ;
; 28.532 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg5  ; RegisterFile:dprf|regs~16               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.076     ; 6.430      ;
; 28.532 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg6  ; RegisterFile:dprf|regs~16               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.076     ; 6.430      ;
; 28.532 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg7  ; RegisterFile:dprf|regs~16               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.076     ; 6.430      ;
; 28.532 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg8  ; RegisterFile:dprf|regs~16               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.076     ; 6.430      ;
; 28.532 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg9  ; RegisterFile:dprf|regs~16               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.076     ; 6.430      ;
; 28.532 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg10 ; RegisterFile:dprf|regs~16               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.076     ; 6.430      ;
; 28.693 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a24~porta_we_reg        ; RegisterFile:dprf|regs~25               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.084     ; 6.261      ;
; 28.693 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a24~porta_address_reg0  ; RegisterFile:dprf|regs~25               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.084     ; 6.261      ;
; 28.693 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a24~porta_address_reg1  ; RegisterFile:dprf|regs~25               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.084     ; 6.261      ;
; 28.693 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a24~porta_address_reg2  ; RegisterFile:dprf|regs~25               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.084     ; 6.261      ;
; 28.693 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a24~porta_address_reg3  ; RegisterFile:dprf|regs~25               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.084     ; 6.261      ;
; 28.693 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a24~porta_address_reg4  ; RegisterFile:dprf|regs~25               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.084     ; 6.261      ;
; 28.693 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a24~porta_address_reg5  ; RegisterFile:dprf|regs~25               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.084     ; 6.261      ;
; 28.693 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a24~porta_address_reg6  ; RegisterFile:dprf|regs~25               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.084     ; 6.261      ;
; 28.693 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a24~porta_address_reg7  ; RegisterFile:dprf|regs~25               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.084     ; 6.261      ;
; 28.693 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a24~porta_address_reg8  ; RegisterFile:dprf|regs~25               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.084     ; 6.261      ;
; 28.693 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a24~porta_address_reg9  ; RegisterFile:dprf|regs~25               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.084     ; 6.261      ;
; 28.693 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a24~porta_address_reg10 ; RegisterFile:dprf|regs~25               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.084     ; 6.261      ;
; 28.695 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_we_reg         ; RegisterFile:dprf|regs~3_OTERM9_OTERM73 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.073     ; 6.270      ;
; 28.695 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg0   ; RegisterFile:dprf|regs~3_OTERM9_OTERM73 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.073     ; 6.270      ;
; 28.695 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg1   ; RegisterFile:dprf|regs~3_OTERM9_OTERM73 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.073     ; 6.270      ;
; 28.695 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg2   ; RegisterFile:dprf|regs~3_OTERM9_OTERM73 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.073     ; 6.270      ;
; 28.695 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg3   ; RegisterFile:dprf|regs~3_OTERM9_OTERM73 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.073     ; 6.270      ;
; 28.695 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg4   ; RegisterFile:dprf|regs~3_OTERM9_OTERM73 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.073     ; 6.270      ;
; 28.695 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg5   ; RegisterFile:dprf|regs~3_OTERM9_OTERM73 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.073     ; 6.270      ;
; 28.695 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg6   ; RegisterFile:dprf|regs~3_OTERM9_OTERM73 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.073     ; 6.270      ;
; 28.695 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg7   ; RegisterFile:dprf|regs~3_OTERM9_OTERM73 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.073     ; 6.270      ;
; 28.695 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg8   ; RegisterFile:dprf|regs~3_OTERM9_OTERM73 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.073     ; 6.270      ;
; 28.695 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg9   ; RegisterFile:dprf|regs~3_OTERM9_OTERM73 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.073     ; 6.270      ;
; 28.695 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg10  ; RegisterFile:dprf|regs~3_OTERM9_OTERM73 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.073     ; 6.270      ;
; 29.049 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_we_reg        ; RegisterFile:dprf|regs~12               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.093     ; 5.896      ;
; 29.049 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg0  ; RegisterFile:dprf|regs~12               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.093     ; 5.896      ;
; 29.049 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg1  ; RegisterFile:dprf|regs~12               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.093     ; 5.896      ;
; 29.049 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg2  ; RegisterFile:dprf|regs~12               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.093     ; 5.896      ;
; 29.049 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg3  ; RegisterFile:dprf|regs~12               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.093     ; 5.896      ;
; 29.049 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg4  ; RegisterFile:dprf|regs~12               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.093     ; 5.896      ;
; 29.049 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg5  ; RegisterFile:dprf|regs~12               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.093     ; 5.896      ;
; 29.049 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg6  ; RegisterFile:dprf|regs~12               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.093     ; 5.896      ;
; 29.049 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg7  ; RegisterFile:dprf|regs~12               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.093     ; 5.896      ;
; 29.049 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg8  ; RegisterFile:dprf|regs~12               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.093     ; 5.896      ;
; 29.049 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg9  ; RegisterFile:dprf|regs~12               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.093     ; 5.896      ;
; 29.049 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg10 ; RegisterFile:dprf|regs~12               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.093     ; 5.896      ;
; 29.064 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a9~porta_we_reg         ; RegisterFile:dprf|regs~10               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.081     ; 5.893      ;
; 29.064 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a9~porta_address_reg0   ; RegisterFile:dprf|regs~10               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.081     ; 5.893      ;
; 29.064 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a9~porta_address_reg1   ; RegisterFile:dprf|regs~10               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.081     ; 5.893      ;
; 29.064 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a9~porta_address_reg2   ; RegisterFile:dprf|regs~10               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.081     ; 5.893      ;
; 29.064 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a9~porta_address_reg3   ; RegisterFile:dprf|regs~10               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.081     ; 5.893      ;
; 29.064 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a9~porta_address_reg4   ; RegisterFile:dprf|regs~10               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.081     ; 5.893      ;
; 29.064 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a9~porta_address_reg5   ; RegisterFile:dprf|regs~10               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.081     ; 5.893      ;
; 29.064 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a9~porta_address_reg6   ; RegisterFile:dprf|regs~10               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.081     ; 5.893      ;
; 29.064 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a9~porta_address_reg7   ; RegisterFile:dprf|regs~10               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.081     ; 5.893      ;
; 29.064 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a9~porta_address_reg8   ; RegisterFile:dprf|regs~10               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.081     ; 5.893      ;
; 29.064 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a9~porta_address_reg9   ; RegisterFile:dprf|regs~10               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.081     ; 5.893      ;
; 29.064 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a9~porta_address_reg10  ; RegisterFile:dprf|regs~10               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.081     ; 5.893      ;
; 29.066 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a26~porta_we_reg        ; RegisterFile:dprf|regs~26               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.078     ; 5.894      ;
; 29.066 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a26~porta_address_reg0  ; RegisterFile:dprf|regs~26               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.078     ; 5.894      ;
; 29.066 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a26~porta_address_reg1  ; RegisterFile:dprf|regs~26               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.078     ; 5.894      ;
; 29.066 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a26~porta_address_reg2  ; RegisterFile:dprf|regs~26               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.078     ; 5.894      ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock10'                                                                                                                     ;
+---------+-------------------------------+---------+--------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+---------+--------------------------------------+-------------+--------------+------------+------------+
; 191.712 ; DataMemory:dataMemory|hex[11] ; HEX2[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 8.179      ;
; 191.736 ; DataMemory:dataMemory|hex[11] ; HEX2[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 8.155      ;
; 191.751 ; DataMemory:dataMemory|hex[11] ; HEX2[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 8.140      ;
; 191.779 ; DataMemory:dataMemory|hex[11] ; HEX2[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 8.112      ;
; 191.794 ; DataMemory:dataMemory|hex[11] ; HEX2[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 8.097      ;
; 191.818 ; DataMemory:dataMemory|hex[15] ; HEX3[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 8.073      ;
; 191.830 ; DataMemory:dataMemory|hex[15] ; HEX3[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 8.061      ;
; 191.868 ; DataMemory:dataMemory|hex[14] ; HEX3[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 8.023      ;
; 191.873 ; DataMemory:dataMemory|hex[14] ; HEX3[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 8.018      ;
; 191.935 ; DataMemory:dataMemory|hex[12] ; HEX3[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.956      ;
; 191.945 ; DataMemory:dataMemory|hex[12] ; HEX3[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.946      ;
; 191.987 ; DataMemory:dataMemory|hex[15] ; HEX3[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.904      ;
; 191.991 ; DataMemory:dataMemory|hex[14] ; HEX3[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.900      ;
; 192.056 ; DataMemory:dataMemory|hex[13] ; HEX3[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.835      ;
; 192.066 ; DataMemory:dataMemory|hex[11] ; HEX2[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.825      ;
; 192.067 ; DataMemory:dataMemory|hex[13] ; HEX3[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.824      ;
; 192.071 ; DataMemory:dataMemory|hex[12] ; HEX3[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.820      ;
; 192.091 ; DataMemory:dataMemory|hex[15] ; HEX3[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.800      ;
; 192.109 ; DataMemory:dataMemory|hex[11] ; HEX2[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.782      ;
; 192.128 ; DataMemory:dataMemory|hex[14] ; HEX3[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.763      ;
; 192.177 ; DataMemory:dataMemory|hex[13] ; HEX3[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.714      ;
; 192.212 ; DataMemory:dataMemory|hex[12] ; HEX3[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.679      ;
; 192.319 ; DataMemory:dataMemory|hex[13] ; HEX3[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.572      ;
; 192.397 ; DataMemory:dataMemory|hex[15] ; HEX3[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.494      ;
; 192.439 ; DataMemory:dataMemory|hex[14] ; HEX3[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.452      ;
; 192.465 ; DataMemory:dataMemory|hex[10] ; HEX2[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.426      ;
; 192.489 ; DataMemory:dataMemory|hex[10] ; HEX2[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.402      ;
; 192.503 ; DataMemory:dataMemory|hex[10] ; HEX2[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.388      ;
; 192.509 ; DataMemory:dataMemory|hex[10] ; HEX2[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.382      ;
; 192.516 ; DataMemory:dataMemory|hex[12] ; HEX3[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.375      ;
; 192.531 ; DataMemory:dataMemory|hex[10] ; HEX2[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.360      ;
; 192.625 ; DataMemory:dataMemory|hex[13] ; HEX3[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.266      ;
; 192.687 ; DataMemory:dataMemory|hex[1]  ; HEX0[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.204      ;
; 192.695 ; DataMemory:dataMemory|hex[1]  ; HEX0[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.196      ;
; 192.696 ; DataMemory:dataMemory|hex[1]  ; HEX0[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.195      ;
; 192.710 ; DataMemory:dataMemory|hex[1]  ; HEX0[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.181      ;
; 192.819 ; DataMemory:dataMemory|hex[10] ; HEX2[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.072      ;
; 192.833 ; DataMemory:dataMemory|hex[1]  ; HEX0[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.058      ;
; 192.861 ; DataMemory:dataMemory|hex[10] ; HEX2[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.030      ;
; 192.886 ; DataMemory:dataMemory|hex[15] ; HEX3[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 7.005      ;
; 192.904 ; DataMemory:dataMemory|hex[14] ; HEX3[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 6.987      ;
; 192.971 ; DataMemory:dataMemory|hex[12] ; HEX3[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 6.920      ;
; 193.049 ; DataMemory:dataMemory|hex[1]  ; HEX0[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 6.842      ;
; 193.080 ; DataMemory:dataMemory|hex[1]  ; HEX0[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 6.811      ;
; 193.092 ; DataMemory:dataMemory|hex[13] ; HEX3[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 6.799      ;
; 193.155 ; DataMemory:dataMemory|hex[15] ; HEX3[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 6.736      ;
; 193.191 ; DataMemory:dataMemory|hex[14] ; HEX3[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 6.700      ;
; 193.233 ; DataMemory:dataMemory|hex[12] ; HEX3[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 6.658      ;
; 193.346 ; DataMemory:dataMemory|hex[13] ; HEX3[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.109     ; 6.545      ;
; 194.073 ; DataMemory:dataMemory|hex[5]  ; HEX1[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.828      ;
; 194.105 ; DataMemory:dataMemory|hex[4]  ; HEX1[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.796      ;
; 194.115 ; DataMemory:dataMemory|hex[4]  ; HEX1[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.786      ;
; 194.116 ; DataMemory:dataMemory|hex[5]  ; HEX1[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.785      ;
; 194.191 ; DataMemory:dataMemory|hex[5]  ; HEX1[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.710      ;
; 194.223 ; DataMemory:dataMemory|hex[4]  ; HEX1[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.678      ;
; 194.321 ; DataMemory:dataMemory|hex[6]  ; HEX1[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.580      ;
; 194.327 ; DataMemory:dataMemory|hex[6]  ; HEX1[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.574      ;
; 194.329 ; DataMemory:dataMemory|hex[8]  ; HEX2[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.572      ;
; 194.354 ; DataMemory:dataMemory|hex[8]  ; HEX2[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.547      ;
; 194.364 ; DataMemory:dataMemory|hex[8]  ; HEX2[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.537      ;
; 194.376 ; DataMemory:dataMemory|hex[8]  ; HEX2[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.525      ;
; 194.397 ; DataMemory:dataMemory|hex[8]  ; HEX2[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.504      ;
; 194.417 ; DataMemory:dataMemory|ledr[6] ; LEDR[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.105     ; 5.478      ;
; 194.419 ; DataMemory:dataMemory|ledr[3] ; LEDR[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.105     ; 5.476      ;
; 194.437 ; DataMemory:dataMemory|hex[5]  ; HEX1[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.464      ;
; 194.438 ; DataMemory:dataMemory|hex[6]  ; HEX1[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.463      ;
; 194.446 ; DataMemory:dataMemory|hex[5]  ; HEX1[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.455      ;
; 194.453 ; DataMemory:dataMemory|hex[5]  ; HEX1[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.448      ;
; 194.459 ; DataMemory:dataMemory|hex[5]  ; HEX1[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.442      ;
; 194.467 ; DataMemory:dataMemory|hex[7]  ; HEX1[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.434      ;
; 194.467 ; DataMemory:dataMemory|hex[4]  ; HEX1[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.434      ;
; 194.469 ; DataMemory:dataMemory|hex[0]  ; HEX0[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.432      ;
; 194.472 ; DataMemory:dataMemory|hex[7]  ; HEX1[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.429      ;
; 194.473 ; DataMemory:dataMemory|hex[0]  ; HEX0[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.428      ;
; 194.476 ; DataMemory:dataMemory|hex[4]  ; HEX1[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.425      ;
; 194.477 ; DataMemory:dataMemory|hex[0]  ; HEX0[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.424      ;
; 194.488 ; DataMemory:dataMemory|hex[4]  ; HEX1[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.413      ;
; 194.490 ; DataMemory:dataMemory|hex[4]  ; HEX1[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.411      ;
; 194.493 ; DataMemory:dataMemory|hex[0]  ; HEX0[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.408      ;
; 194.525 ; DataMemory:dataMemory|hex[9]  ; HEX2[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.376      ;
; 194.552 ; DataMemory:dataMemory|hex[9]  ; HEX2[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.349      ;
; 194.557 ; DataMemory:dataMemory|hex[9]  ; HEX2[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.344      ;
; 194.564 ; DataMemory:dataMemory|hex[9]  ; HEX2[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.337      ;
; 194.585 ; DataMemory:dataMemory|hex[7]  ; HEX1[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.316      ;
; 194.595 ; DataMemory:dataMemory|hex[9]  ; HEX2[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.306      ;
; 194.610 ; DataMemory:dataMemory|hex[0]  ; HEX0[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.291      ;
; 194.684 ; DataMemory:dataMemory|hex[6]  ; HEX1[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.217      ;
; 194.689 ; DataMemory:dataMemory|hex[8]  ; HEX2[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.212      ;
; 194.691 ; DataMemory:dataMemory|hex[6]  ; HEX1[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.210      ;
; 194.703 ; DataMemory:dataMemory|hex[6]  ; HEX1[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.198      ;
; 194.703 ; DataMemory:dataMemory|hex[6]  ; HEX1[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.198      ;
; 194.725 ; DataMemory:dataMemory|hex[8]  ; HEX2[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.176      ;
; 194.751 ; DataMemory:dataMemory|ledg[3] ; LEDG[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.105     ; 5.144      ;
; 194.766 ; DataMemory:dataMemory|ledg[6] ; LEDG[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.105     ; 5.129      ;
; 194.829 ; DataMemory:dataMemory|hex[7]  ; HEX1[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.072      ;
; 194.835 ; DataMemory:dataMemory|hex[0]  ; HEX0[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.066      ;
; 194.839 ; DataMemory:dataMemory|hex[7]  ; HEX1[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.062      ;
; 194.847 ; DataMemory:dataMemory|hex[7]  ; HEX1[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.054      ;
; 194.851 ; DataMemory:dataMemory|hex[7]  ; HEX1[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.050      ;
; 194.863 ; DataMemory:dataMemory|hex[0]  ; HEX0[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; -0.099     ; 5.038      ;
+---------+-------------------------------+---------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                            ;
+-------+-----------------------------------------+-------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                   ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.615 ; Register:pc|dataOut[0]                  ; Register:Mux3to1_SRC3_reg|dataOut[0]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.901      ;
; 0.620 ; RegisterFile:dprf|regs~31               ; Register:DMEM_DATA_reg|dataOut[31]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.906      ;
; 0.637 ; RegisterFile:dprf|regs~11               ; Register:DMEM_DATA_reg|dataOut[11]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.923      ;
; 0.687 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[15]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.538      ; 3.511      ;
; 0.687 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[25]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.538      ; 3.511      ;
; 0.687 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[24]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.538      ; 3.511      ;
; 0.687 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[27]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.538      ; 3.511      ;
; 0.687 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[26]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.538      ; 3.511      ;
; 0.687 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[29]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.538      ; 3.511      ;
; 0.760 ; DataMemory:dataMemory|sw_reg[0]         ; RegisterFile:dprf|regs~0_OTERM3_OTERM65   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.046      ;
; 0.765 ; Register:Mux3to1_SRC3_reg|dataOut[7]    ; RegisterFile:dprf|regs~7_OTERM39_OTERM91  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.051      ;
; 0.766 ; Register:Mux3to1_SRC3_reg|dataOut[6]    ; RegisterFile:dprf|regs~6_OTERM45_OTERM95  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.052      ;
; 0.767 ; Register:Mux3to1_SRC3_reg|dataOut[5]    ; RegisterFile:dprf|regs~5_OTERM51_OTERM105 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.053      ;
; 0.768 ; Register:DMEM_DATA_reg|dataOut[15]      ; DataMemory:dataMemory|hex[15]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.769 ; Register:Mux3to1_SRC3_reg|dataOut[9]    ; RegisterFile:dprf|regs~9_OTERM23_OTERM69  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.055      ;
; 0.779 ; RegisterFile:dprf|regs~16               ; Register:DMEM_DATA_reg|dataOut[16]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.792 ; RegisterFile:dprf|regs~28               ; Register:DMEM_DATA_reg|dataOut[28]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.078      ;
; 0.796 ; Register:DMEM_DATA_reg|dataOut[13]      ; DataMemory:dataMemory|hex[13]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.082      ;
; 0.821 ; DataMemory:dataMemory|key_reg[0]        ; RegisterFile:dprf|regs~0_OTERM3_OTERM59   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.106      ;
; 0.851 ; DataMemory:dataMemory|sw_reg[3]         ; RegisterFile:dprf|regs~3_OTERM9_OTERM77   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.138      ;
; 0.921 ; DataMemory:dataMemory|key_reg[2]        ; RegisterFile:dprf|regs~2_OTERM13_OTERM83  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.207      ;
; 0.970 ; Register:Mux3to1_SRC3_reg|dataOut[28]   ; RegisterFile:dprf|regs~28                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.256      ;
; 0.970 ; Register:Mux3to1_SRC3_reg|dataOut[30]   ; RegisterFile:dprf|regs~30                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.256      ;
; 0.981 ; RegisterFile:dprf|regs~25               ; Register:DMEM_DATA_reg|dataOut[25]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.267      ;
; 0.987 ; RegisterFile:dprf|regs~29               ; Register:DMEM_DATA_reg|dataOut[29]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.273      ;
; 0.989 ; RegisterFile:dprf|regs~24               ; Register:DMEM_DATA_reg|dataOut[24]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.275      ;
; 0.992 ; RegisterFile:dprf|regs~27               ; Register:DMEM_DATA_reg|dataOut[27]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.278      ;
; 0.993 ; DataMemory:dataMemory|sw_reg[4]         ; RegisterFile:dprf|regs~4_OTERM55          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.280      ;
; 0.997 ; DataMemory:dataMemory|sw_reg[9]         ; RegisterFile:dprf|regs~9_OTERM21          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.284      ;
; 0.999 ; DataMemory:dataMemory|sw_reg[6]         ; RegisterFile:dprf|regs~6_OTERM43          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.286      ;
; 1.004 ; Register:Mux3to1_SRC3_reg|dataOut[16]   ; RegisterFile:dprf|regs~16                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.290      ;
; 1.005 ; DataMemory:dataMemory|sw_reg[1]         ; RegisterFile:dprf|regs~1_OTERM25_OTERM101 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.292      ;
; 1.014 ; RegisterFile:dprf|regs~30               ; Register:DMEM_DATA_reg|dataOut[30]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.300      ;
; 1.077 ; RegisterFile:dprf|regs~4_OTERM55        ; Register:DMEM_DATA_reg|dataOut[4]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.363      ;
; 1.127 ; Register:DMEM_DATA_reg|dataOut[12]      ; DataMemory:dataMemory|hex[12]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.412      ;
; 1.148 ; Register:DMEM_DATA_reg|dataOut[14]      ; DataMemory:dataMemory|hex[14]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.433      ;
; 1.194 ; Register:Mux3to1_SRC3_reg|dataOut[31]   ; RegisterFile:dprf|regs~31                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.480      ;
; 1.198 ; Register:Mux3to1_SRC3_reg|dataOut[4]    ; RegisterFile:dprf|regs~4_OTERM57          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.498      ;
; 1.200 ; Register:pc|dataOut[1]                  ; Register:Mux3to1_SRC3_reg|dataOut[1]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.488      ;
; 1.206 ; Register:Mux3to1_SRC3_reg|dataOut[25]   ; RegisterFile:dprf|regs~25                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.019     ; 1.473      ;
; 1.221 ; RegisterFile:dprf|regs~22               ; Register:DMEM_DATA_reg|dataOut[22]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.507      ;
; 1.221 ; RegisterFile:dprf|regs~12               ; Register:DMEM_DATA_reg|dataOut[12]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.522      ;
; 1.222 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[17]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.518      ; 4.026      ;
; 1.222 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[23]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.518      ; 4.026      ;
; 1.232 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:DMEM_DATA_reg|dataOut[25]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.519      ; 4.037      ;
; 1.232 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[12]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.519      ; 4.037      ;
; 1.238 ; Register:Mux3to1_CONTROL_reg|dataOut[0] ; RegisterFile:dprf|regs~0_OTERM1           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.532      ;
; 1.239 ; Register:Mux3to1_CONTROL_reg|dataOut[0] ; RegisterFile:dprf|regs~9_OTERM23_OTERM71  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.533      ;
; 1.241 ; DataMemory:dataMemory|key_reg[1]        ; RegisterFile:dprf|regs~1_OTERM25_OTERM99  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.528      ;
; 1.246 ; Register:Mux3to1_SRC3_reg|dataOut[18]   ; RegisterFile:dprf|regs~18                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.250 ; RegisterFile:dprf|regs~4_OTERM57        ; Register:DMEM_DATA_reg|dataOut[4]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.536      ;
; 1.252 ; Register:Mux3to1_SRC3_reg|dataOut[20]   ; RegisterFile:dprf|regs~20                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.538      ;
; 1.262 ; Register:Mux3to1_SRC3_reg|dataOut[1]    ; RegisterFile:dprf|regs~1_OTERM27          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.546      ;
; 1.264 ; DataMemory:dataMemory|sw_reg[7]         ; RegisterFile:dprf|regs~7_OTERM37          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.549      ;
; 1.275 ; DataMemory:dataMemory|sw_reg[2]         ; RegisterFile:dprf|regs~2_OTERM13_OTERM87  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.562      ;
; 1.282 ; Register:DMEM_DATA_reg|dataOut[3]       ; DataMemory:dataMemory|ledg[3]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.570      ;
; 1.286 ; Register:DMEM_DATA_reg|dataOut[3]       ; DataMemory:dataMemory|ledr[3]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.574      ;
; 1.293 ; RegisterFile:dprf|regs~7_OTERM37        ; Register:DMEM_DATA_reg|dataOut[7]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.579      ;
; 1.302 ; DataMemory:dataMemory|sw_reg[5]         ; RegisterFile:dprf|regs~5_OTERM49          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.589      ;
; 1.331 ; RegisterFile:dprf|regs~26               ; Register:DMEM_DATA_reg|dataOut[26]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.617      ;
; 1.339 ; Register:Mux3to1_SRC3_reg|dataOut[0]    ; RegisterFile:dprf|regs~0_OTERM5           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.623      ;
; 1.348 ; Register:Mux3to1_SRC3_reg|dataOut[3]    ; RegisterFile:dprf|regs~3_OTERM11          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.010      ; 1.644      ;
; 1.354 ; Register:Mux3to1_CONTROL_reg|dataOut[1] ; RegisterFile:dprf|regs~0_OTERM7           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.645      ;
; 1.379 ; DataMemory:dataMemory|sw_reg[8]         ; RegisterFile:dprf|regs~8_OTERM31          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.659      ;
; 1.437 ; RegisterFile:dprf|regs~2_OTERM15        ; Register:DMEM_DATA_reg|dataOut[2]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.725      ;
; 1.450 ; Register:Mux3to1_SRC3_reg|dataOut[22]   ; RegisterFile:dprf|regs~22                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.738      ;
; 1.463 ; Register:Mux3to1_SRC3_reg|dataOut[21]   ; RegisterFile:dprf|regs~21                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.751      ;
; 1.476 ; Register:Mux3to1_SRC3_reg|dataOut[23]   ; RegisterFile:dprf|regs~23                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.764      ;
; 1.478 ; Register:DMEM_DATA_reg|dataOut[10]      ; DataMemory:dataMemory|hex[10]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.763      ;
; 1.488 ; Register:DMEM_DATA_reg|dataOut[1]       ; DataMemory:dataMemory|hex[1]              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.776      ;
; 1.512 ; RegisterFile:dprf|regs~10               ; Register:DMEM_DATA_reg|dataOut[10]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.799      ;
; 1.515 ; DataMemory:dataMemory|key_reg[3]        ; RegisterFile:dprf|regs~3_OTERM9_OTERM75   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.800      ;
; 1.522 ; RegisterFile:dprf|regs~21               ; Register:DMEM_DATA_reg|dataOut[21]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.808      ;
; 1.544 ; Register:DMEM_DATA_reg|dataOut[8]       ; DataMemory:dataMemory|ledr[8]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 1.843      ;
; 1.547 ; Register:Mux3to1_SRC3_reg|dataOut[12]   ; RegisterFile:dprf|regs~12                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.828      ;
; 1.571 ; Register:Mux3to1_SRC3_reg|dataOut[17]   ; RegisterFile:dprf|regs~17                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.843      ;
; 1.587 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[19]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.512      ; 4.385      ;
; 1.587 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[18]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.512      ; 4.385      ;
; 1.587 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[20]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.512      ; 4.385      ;
; 1.587 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[22]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 2.512      ; 4.385      ;
; 1.591 ; Register:Mux3to1_SRC3_reg|dataOut[2]    ; RegisterFile:dprf|regs~2_OTERM15          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.894      ;
; 1.597 ; Register:dprf_CONTROL_reg|dataOut[0]    ; RegisterFile:dprf|regs~0_OTERM3_OTERM65   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.881      ;
; 1.597 ; Register:dprf_CONTROL_reg|dataOut[0]    ; RegisterFile:dprf|regs~0_OTERM3_OTERM63   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.881      ;
; 1.597 ; Register:dprf_CONTROL_reg|dataOut[0]    ; RegisterFile:dprf|regs~2_OTERM13_OTERM85  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.881      ;
; 1.597 ; Register:dprf_CONTROL_reg|dataOut[0]    ; RegisterFile:dprf|regs~5_OTERM47          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.881      ;
; 1.599 ; Register:dprf_CONTROL_reg|dataOut[0]    ; RegisterFile:dprf|regs~9_OTERM21          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.884      ;
; 1.599 ; Register:dprf_CONTROL_reg|dataOut[0]    ; RegisterFile:dprf|regs~5_OTERM49          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.884      ;
; 1.599 ; Register:dprf_CONTROL_reg|dataOut[0]    ; RegisterFile:dprf|regs~1_OTERM27          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.884      ;
; 1.599 ; Register:dprf_CONTROL_reg|dataOut[0]    ; RegisterFile:dprf|regs~1_OTERM25_OTERM101 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.884      ;
; 1.599 ; Register:dprf_CONTROL_reg|dataOut[0]    ; RegisterFile:dprf|regs~0_OTERM7           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.884      ;
; 1.599 ; Register:dprf_CONTROL_reg|dataOut[0]    ; RegisterFile:dprf|regs~2_OTERM15          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.884      ;
; 1.599 ; Register:dprf_CONTROL_reg|dataOut[0]    ; RegisterFile:dprf|regs~2_OTERM13_OTERM87  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.884      ;
; 1.599 ; Register:dprf_CONTROL_reg|dataOut[0]    ; RegisterFile:dprf|regs~0_OTERM3_OTERM61   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.884      ;
; 1.599 ; Register:dprf_CONTROL_reg|dataOut[0]    ; RegisterFile:dprf|regs~0_OTERM5           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.884      ;
; 1.599 ; Register:dprf_CONTROL_reg|dataOut[0]    ; RegisterFile:dprf|regs~0_OTERM3_OTERM59   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.884      ;
; 1.599 ; Register:dprf_CONTROL_reg|dataOut[0]    ; RegisterFile:dprf|regs~3_OTERM11          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.884      ;
; 1.599 ; Register:dprf_CONTROL_reg|dataOut[0]    ; RegisterFile:dprf|regs~3_OTERM9_OTERM73   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.884      ;
; 1.599 ; Register:dprf_CONTROL_reg|dataOut[0]    ; RegisterFile:dprf|regs~3_OTERM9_OTERM77   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.884      ;
; 1.599 ; Register:dprf_CONTROL_reg|dataOut[0]    ; RegisterFile:dprf|regs~3_OTERM9_OTERM75   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.884      ;
; 1.599 ; Register:dprf_CONTROL_reg|dataOut[0]    ; RegisterFile:dprf|regs~9_OTERM19          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.884      ;
+-------+-----------------------------------------+-------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock10'                                                                                                                    ;
+-------+-------------------------------+---------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------+--------------------------------------+-------------+--------------+------------+------------+
; 4.020 ; DataMemory:dataMemory|ledr[0] ; LEDR[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.109     ; 3.911      ;
; 4.367 ; DataMemory:dataMemory|ledr[1] ; LEDR[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.108     ; 4.259      ;
; 4.395 ; DataMemory:dataMemory|ledg[0] ; LEDG[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.109     ; 4.286      ;
; 4.396 ; DataMemory:dataMemory|ledg[2] ; LEDG[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.108     ; 4.288      ;
; 4.423 ; DataMemory:dataMemory|ledg[4] ; LEDG[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.108     ; 4.315      ;
; 4.432 ; DataMemory:dataMemory|hex[3]  ; HEX0[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.095     ; 4.337      ;
; 4.445 ; DataMemory:dataMemory|ledg[1] ; LEDG[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.108     ; 4.337      ;
; 4.462 ; DataMemory:dataMemory|hex[3]  ; HEX0[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.095     ; 4.367      ;
; 4.471 ; DataMemory:dataMemory|ledg[7] ; LEDG[7] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.108     ; 4.363      ;
; 4.620 ; DataMemory:dataMemory|hex[2]  ; HEX0[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.095     ; 4.525      ;
; 4.650 ; DataMemory:dataMemory|hex[2]  ; HEX0[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.095     ; 4.555      ;
; 4.678 ; DataMemory:dataMemory|hex[3]  ; HEX0[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.095     ; 4.583      ;
; 4.751 ; DataMemory:dataMemory|ledg[5] ; LEDG[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.108     ; 4.643      ;
; 4.779 ; DataMemory:dataMemory|ledr[2] ; LEDR[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.108     ; 4.671      ;
; 4.800 ; DataMemory:dataMemory|hex[3]  ; HEX0[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.095     ; 4.705      ;
; 4.812 ; DataMemory:dataMemory|hex[3]  ; HEX0[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.095     ; 4.717      ;
; 4.817 ; DataMemory:dataMemory|hex[3]  ; HEX0[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.095     ; 4.722      ;
; 4.824 ; DataMemory:dataMemory|hex[3]  ; HEX0[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.095     ; 4.729      ;
; 4.831 ; DataMemory:dataMemory|ledr[5] ; LEDR[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.108     ; 4.723      ;
; 4.881 ; DataMemory:dataMemory|hex[2]  ; HEX0[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.095     ; 4.786      ;
; 4.893 ; DataMemory:dataMemory|ledr[4] ; LEDR[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.108     ; 4.785      ;
; 4.897 ; DataMemory:dataMemory|ledr[9] ; LEDR[9] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.106     ; 4.791      ;
; 4.929 ; DataMemory:dataMemory|ledr[7] ; LEDR[7] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.108     ; 4.821      ;
; 4.996 ; DataMemory:dataMemory|hex[2]  ; HEX0[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.095     ; 4.901      ;
; 5.004 ; DataMemory:dataMemory|ledr[8] ; LEDR[8] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.108     ; 4.896      ;
; 5.015 ; DataMemory:dataMemory|hex[2]  ; HEX0[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.095     ; 4.920      ;
; 5.015 ; DataMemory:dataMemory|hex[2]  ; HEX0[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.095     ; 4.920      ;
; 5.018 ; DataMemory:dataMemory|hex[2]  ; HEX0[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.095     ; 4.923      ;
; 5.077 ; DataMemory:dataMemory|hex[9]  ; HEX2[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 4.978      ;
; 5.117 ; DataMemory:dataMemory|hex[9]  ; HEX2[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.018      ;
; 5.137 ; DataMemory:dataMemory|hex[0]  ; HEX0[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.038      ;
; 5.149 ; DataMemory:dataMemory|hex[7]  ; HEX1[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.050      ;
; 5.153 ; DataMemory:dataMemory|hex[7]  ; HEX1[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.054      ;
; 5.161 ; DataMemory:dataMemory|hex[7]  ; HEX1[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.062      ;
; 5.165 ; DataMemory:dataMemory|hex[0]  ; HEX0[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.066      ;
; 5.171 ; DataMemory:dataMemory|hex[7]  ; HEX1[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.072      ;
; 5.234 ; DataMemory:dataMemory|ledg[6] ; LEDG[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.105     ; 5.129      ;
; 5.249 ; DataMemory:dataMemory|ledg[3] ; LEDG[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.105     ; 5.144      ;
; 5.275 ; DataMemory:dataMemory|hex[8]  ; HEX2[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.176      ;
; 5.297 ; DataMemory:dataMemory|hex[6]  ; HEX1[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.198      ;
; 5.297 ; DataMemory:dataMemory|hex[6]  ; HEX1[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.198      ;
; 5.309 ; DataMemory:dataMemory|hex[6]  ; HEX1[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.210      ;
; 5.311 ; DataMemory:dataMemory|hex[8]  ; HEX2[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.212      ;
; 5.316 ; DataMemory:dataMemory|hex[6]  ; HEX1[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.217      ;
; 5.390 ; DataMemory:dataMemory|hex[0]  ; HEX0[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.291      ;
; 5.405 ; DataMemory:dataMemory|hex[9]  ; HEX2[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.306      ;
; 5.415 ; DataMemory:dataMemory|hex[7]  ; HEX1[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.316      ;
; 5.436 ; DataMemory:dataMemory|hex[9]  ; HEX2[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.337      ;
; 5.443 ; DataMemory:dataMemory|hex[9]  ; HEX2[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.344      ;
; 5.448 ; DataMemory:dataMemory|hex[9]  ; HEX2[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.349      ;
; 5.475 ; DataMemory:dataMemory|hex[9]  ; HEX2[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.376      ;
; 5.507 ; DataMemory:dataMemory|hex[0]  ; HEX0[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.408      ;
; 5.510 ; DataMemory:dataMemory|hex[4]  ; HEX1[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.411      ;
; 5.512 ; DataMemory:dataMemory|hex[4]  ; HEX1[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.413      ;
; 5.523 ; DataMemory:dataMemory|hex[0]  ; HEX0[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.424      ;
; 5.524 ; DataMemory:dataMemory|hex[4]  ; HEX1[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.425      ;
; 5.527 ; DataMemory:dataMemory|hex[0]  ; HEX0[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.428      ;
; 5.528 ; DataMemory:dataMemory|hex[7]  ; HEX1[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.429      ;
; 5.531 ; DataMemory:dataMemory|hex[0]  ; HEX0[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.432      ;
; 5.533 ; DataMemory:dataMemory|hex[7]  ; HEX1[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.434      ;
; 5.533 ; DataMemory:dataMemory|hex[4]  ; HEX1[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.434      ;
; 5.541 ; DataMemory:dataMemory|hex[5]  ; HEX1[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.442      ;
; 5.547 ; DataMemory:dataMemory|hex[5]  ; HEX1[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.448      ;
; 5.554 ; DataMemory:dataMemory|hex[5]  ; HEX1[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.455      ;
; 5.562 ; DataMemory:dataMemory|hex[6]  ; HEX1[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.463      ;
; 5.563 ; DataMemory:dataMemory|hex[5]  ; HEX1[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.464      ;
; 5.581 ; DataMemory:dataMemory|ledr[3] ; LEDR[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.105     ; 5.476      ;
; 5.583 ; DataMemory:dataMemory|ledr[6] ; LEDR[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.105     ; 5.478      ;
; 5.603 ; DataMemory:dataMemory|hex[8]  ; HEX2[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.504      ;
; 5.624 ; DataMemory:dataMemory|hex[8]  ; HEX2[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.525      ;
; 5.636 ; DataMemory:dataMemory|hex[8]  ; HEX2[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.537      ;
; 5.646 ; DataMemory:dataMemory|hex[8]  ; HEX2[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.547      ;
; 5.671 ; DataMemory:dataMemory|hex[8]  ; HEX2[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.572      ;
; 5.673 ; DataMemory:dataMemory|hex[6]  ; HEX1[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.574      ;
; 5.679 ; DataMemory:dataMemory|hex[6]  ; HEX1[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.580      ;
; 5.777 ; DataMemory:dataMemory|hex[4]  ; HEX1[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.678      ;
; 5.809 ; DataMemory:dataMemory|hex[5]  ; HEX1[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.710      ;
; 5.884 ; DataMemory:dataMemory|hex[5]  ; HEX1[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.785      ;
; 5.885 ; DataMemory:dataMemory|hex[4]  ; HEX1[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.786      ;
; 5.895 ; DataMemory:dataMemory|hex[4]  ; HEX1[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.796      ;
; 5.927 ; DataMemory:dataMemory|hex[5]  ; HEX1[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.099     ; 5.828      ;
; 6.654 ; DataMemory:dataMemory|hex[13] ; HEX3[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.109     ; 6.545      ;
; 6.767 ; DataMemory:dataMemory|hex[12] ; HEX3[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.109     ; 6.658      ;
; 6.809 ; DataMemory:dataMemory|hex[14] ; HEX3[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.109     ; 6.700      ;
; 6.845 ; DataMemory:dataMemory|hex[15] ; HEX3[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.109     ; 6.736      ;
; 6.908 ; DataMemory:dataMemory|hex[13] ; HEX3[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.109     ; 6.799      ;
; 6.920 ; DataMemory:dataMemory|hex[1]  ; HEX0[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.109     ; 6.811      ;
; 6.951 ; DataMemory:dataMemory|hex[1]  ; HEX0[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.109     ; 6.842      ;
; 7.029 ; DataMemory:dataMemory|hex[12] ; HEX3[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.109     ; 6.920      ;
; 7.096 ; DataMemory:dataMemory|hex[14] ; HEX3[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.109     ; 6.987      ;
; 7.114 ; DataMemory:dataMemory|hex[15] ; HEX3[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.109     ; 7.005      ;
; 7.139 ; DataMemory:dataMemory|hex[10] ; HEX2[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.109     ; 7.030      ;
; 7.167 ; DataMemory:dataMemory|hex[1]  ; HEX0[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.109     ; 7.058      ;
; 7.181 ; DataMemory:dataMemory|hex[10] ; HEX2[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.109     ; 7.072      ;
; 7.290 ; DataMemory:dataMemory|hex[1]  ; HEX0[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.109     ; 7.181      ;
; 7.304 ; DataMemory:dataMemory|hex[1]  ; HEX0[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.109     ; 7.195      ;
; 7.305 ; DataMemory:dataMemory|hex[1]  ; HEX0[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.109     ; 7.196      ;
; 7.313 ; DataMemory:dataMemory|hex[1]  ; HEX0[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.109     ; 7.204      ;
; 7.375 ; DataMemory:dataMemory|hex[13] ; HEX3[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.109     ; 7.266      ;
; 7.469 ; DataMemory:dataMemory|hex[10] ; HEX2[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; -0.109     ; 7.360      ;
+-------+-------------------------------+---------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg0   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg1   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg10  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg2   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg3   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg4   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg5   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg6   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg7   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg8   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg9   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_we_reg         ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg0  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg1  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg10 ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg2  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg3  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg4  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg5  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg6  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg7  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg8  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg9  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_datain_reg0   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_datain_reg1   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_we_reg        ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg0  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg1  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg10 ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg2  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg3  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg4  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg5  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg6  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg7  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg8  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg9  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_datain_reg0   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_datain_reg1   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_we_reg        ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_address_reg0  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_address_reg1  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_address_reg10 ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_address_reg2  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_address_reg3  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_address_reg4  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_address_reg5  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_address_reg6  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_address_reg7  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_address_reg8  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_address_reg9  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_datain_reg0   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_datain_reg1   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_memory_reg0   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_we_reg        ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_memory_reg0   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg0  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg1  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg10 ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg2  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg3  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg4  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg5  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg6  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg7  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg8  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg9  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_datain_reg0   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_datain_reg1   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_memory_reg0   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_we_reg        ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_memory_reg0   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_address_reg0  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_address_reg1  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_address_reg10 ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_address_reg2  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_address_reg3  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_address_reg4  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_address_reg5  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_address_reg6  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_address_reg7  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_address_reg8  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_address_reg9  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_datain_reg0   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_datain_reg1   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_memory_reg0   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_we_reg        ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a19~porta_memory_reg0   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg0   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg1   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg10  ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg2   ;
; 32.436 ; 35.000       ; 2.564          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg3   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock10'                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; Clock10 ; Rise       ; CLOCK_50|combout                       ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; Clock10 ; Rise       ; CLOCK_50|combout                       ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; Clock10 ; Rise       ; PLL_inst|altpll_component|pll|clk[0]   ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; Clock10 ; Rise       ; PLL_inst|altpll_component|pll|clk[0]   ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; Clock10 ; Rise       ; PLL_inst|altpll_component|pll|inclk[0] ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; Clock10 ; Rise       ; PLL_inst|altpll_component|pll|inclk[0] ;
; 97.369 ; 100.000      ; 2.631          ; Port Rate        ; Clock10 ; Rise       ; CLOCK_50                               ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------+
; Setup Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; KEY[*]    ; Clock10    ; 6.990 ; 6.990 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[0]   ; Clock10    ; 6.821 ; 6.821 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[1]   ; Clock10    ; 6.782 ; 6.782 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[2]   ; Clock10    ; 6.990 ; 6.990 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[3]   ; Clock10    ; 6.681 ; 6.681 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; SW[*]     ; Clock10    ; 2.990 ; 2.990 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; Clock10    ; 2.550 ; 2.550 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; Clock10    ; 2.438 ; 2.438 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; Clock10    ; 2.436 ; 2.436 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; Clock10    ; 2.929 ; 2.929 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; Clock10    ; 2.868 ; 2.868 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; Clock10    ; 2.648 ; 2.648 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; Clock10    ; 2.926 ; 2.926 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; Clock10    ; 2.990 ; 2.990 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]    ; Clock10    ; 2.800 ; 2.800 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]    ; Clock10    ; 2.983 ; 2.983 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; KEY[*]    ; Clock10    ; -6.433 ; -6.433 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[0]   ; Clock10    ; -6.573 ; -6.573 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[1]   ; Clock10    ; -6.534 ; -6.534 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[2]   ; Clock10    ; -6.742 ; -6.742 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[3]   ; Clock10    ; -6.433 ; -6.433 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; SW[*]     ; Clock10    ; -2.188 ; -2.188 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; Clock10    ; -2.302 ; -2.302 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; Clock10    ; -2.190 ; -2.190 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; Clock10    ; -2.188 ; -2.188 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; Clock10    ; -2.681 ; -2.681 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; Clock10    ; -2.620 ; -2.620 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; Clock10    ; -2.400 ; -2.400 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; Clock10    ; -2.678 ; -2.678 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; Clock10    ; -2.742 ; -2.742 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]    ; Clock10    ; -2.552 ; -2.552 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]    ; Clock10    ; -2.735 ; -2.735 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; HEX0[*]   ; Clock10    ; 7.313 ; 7.313 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; Clock10    ; 6.920 ; 6.920 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; Clock10    ; 6.951 ; 6.951 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; Clock10    ; 7.167 ; 7.167 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; Clock10    ; 7.290 ; 7.290 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; Clock10    ; 7.313 ; 7.313 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; Clock10    ; 7.305 ; 7.305 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; Clock10    ; 7.304 ; 7.304 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX1[*]   ; Clock10    ; 5.927 ; 5.927 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; Clock10    ; 5.885 ; 5.885 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; Clock10    ; 5.547 ; 5.547 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; Clock10    ; 5.541 ; 5.541 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; Clock10    ; 5.554 ; 5.554 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; Clock10    ; 5.563 ; 5.563 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; Clock10    ; 5.809 ; 5.809 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; Clock10    ; 5.927 ; 5.927 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX2[*]   ; Clock10    ; 8.288 ; 8.288 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; Clock10    ; 7.891 ; 7.891 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; Clock10    ; 8.221 ; 8.221 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; Clock10    ; 8.264 ; 8.264 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; Clock10    ; 7.934 ; 7.934 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; Clock10    ; 8.249 ; 8.249 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; Clock10    ; 8.206 ; 8.206 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; Clock10    ; 8.288 ; 8.288 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX3[*]   ; Clock10    ; 8.182 ; 8.182 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; Clock10    ; 7.114 ; 7.114 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; Clock10    ; 8.170 ; 8.170 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; Clock10    ; 8.182 ; 8.182 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; Clock10    ; 7.603 ; 7.603 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; Clock10    ; 8.013 ; 8.013 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; Clock10    ; 6.845 ; 6.845 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; Clock10    ; 7.909 ; 7.909 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDG[*]   ; Clock10    ; 5.249 ; 5.249 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; Clock10    ; 4.395 ; 4.395 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; Clock10    ; 4.445 ; 4.445 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; Clock10    ; 4.396 ; 4.396 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; Clock10    ; 5.249 ; 5.249 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; Clock10    ; 4.423 ; 4.423 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; Clock10    ; 4.751 ; 4.751 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; Clock10    ; 5.234 ; 5.234 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; Clock10    ; 4.471 ; 4.471 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]   ; Clock10    ; 5.583 ; 5.583 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; Clock10    ; 4.020 ; 4.020 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; Clock10    ; 4.367 ; 4.367 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; Clock10    ; 4.779 ; 4.779 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; Clock10    ; 5.581 ; 5.581 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; Clock10    ; 4.893 ; 4.893 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; Clock10    ; 4.831 ; 4.831 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; Clock10    ; 5.583 ; 5.583 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; Clock10    ; 4.929 ; 4.929 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; Clock10    ; 5.004 ; 5.004 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; Clock10    ; 4.897 ; 4.897 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; HEX0[*]   ; Clock10    ; 4.432 ; 4.432 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; Clock10    ; 4.432 ; 4.432 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; Clock10    ; 4.462 ; 4.462 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; Clock10    ; 4.678 ; 4.678 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; Clock10    ; 4.800 ; 4.800 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; Clock10    ; 4.824 ; 4.824 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; Clock10    ; 4.817 ; 4.817 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; Clock10    ; 4.812 ; 4.812 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX1[*]   ; Clock10    ; 5.149 ; 5.149 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; Clock10    ; 5.528 ; 5.528 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; Clock10    ; 5.153 ; 5.153 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; Clock10    ; 5.149 ; 5.149 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; Clock10    ; 5.161 ; 5.161 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; Clock10    ; 5.171 ; 5.171 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; Clock10    ; 5.415 ; 5.415 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; Clock10    ; 5.533 ; 5.533 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX2[*]   ; Clock10    ; 5.077 ; 5.077 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; Clock10    ; 5.077 ; 5.077 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; Clock10    ; 5.405 ; 5.405 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; Clock10    ; 5.448 ; 5.448 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; Clock10    ; 5.117 ; 5.117 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; Clock10    ; 5.443 ; 5.443 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; Clock10    ; 5.436 ; 5.436 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; Clock10    ; 5.475 ; 5.475 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX3[*]   ; Clock10    ; 6.654 ; 6.654 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; Clock10    ; 6.908 ; 6.908 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; Clock10    ; 7.933 ; 7.933 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; Clock10    ; 7.944 ; 7.944 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; Clock10    ; 7.375 ; 7.375 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; Clock10    ; 7.823 ; 7.823 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; Clock10    ; 6.654 ; 6.654 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; Clock10    ; 7.681 ; 7.681 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDG[*]   ; Clock10    ; 4.395 ; 4.395 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; Clock10    ; 4.395 ; 4.395 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; Clock10    ; 4.445 ; 4.445 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; Clock10    ; 4.396 ; 4.396 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; Clock10    ; 5.249 ; 5.249 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; Clock10    ; 4.423 ; 4.423 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; Clock10    ; 4.751 ; 4.751 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; Clock10    ; 5.234 ; 5.234 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; Clock10    ; 4.471 ; 4.471 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]   ; Clock10    ; 4.020 ; 4.020 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; Clock10    ; 4.020 ; 4.020 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; Clock10    ; 4.367 ; 4.367 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; Clock10    ; 4.779 ; 4.779 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; Clock10    ; 5.581 ; 5.581 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; Clock10    ; 4.893 ; 4.893 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; Clock10    ; 4.831 ; 4.831 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; Clock10    ; 5.583 ; 5.583 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; Clock10    ; 4.929 ; 4.929 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; Clock10    ; 5.004 ; 5.004 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; Clock10    ; 4.897 ; 4.897 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+--------------------------------------+---------+---------------+
; Clock                                ; Slack   ; End Point TNS ;
+--------------------------------------+---------+---------------+
; PLL_inst|altpll_component|pll|clk[0] ; 31.624  ; 0.000         ;
; Clock10                              ; 196.666 ; 0.000         ;
+--------------------------------------+---------+---------------+


+--------------------------------------------------------------+
; Fast Model Hold Summary                                      ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; PLL_inst|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; Clock10                              ; 1.612 ; 0.000         ;
+--------------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; PLL_inst|altpll_component|pll|clk[0] ; 32.873 ; 0.000         ;
; Clock10                              ; 50.000 ; 0.000         ;
+--------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                 ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 31.624 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_we_reg        ; RegisterFile:dprf|regs~13               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.056     ; 3.352      ;
; 31.624 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg0  ; RegisterFile:dprf|regs~13               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.056     ; 3.352      ;
; 31.624 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg1  ; RegisterFile:dprf|regs~13               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.056     ; 3.352      ;
; 31.624 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg2  ; RegisterFile:dprf|regs~13               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.056     ; 3.352      ;
; 31.624 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg3  ; RegisterFile:dprf|regs~13               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.056     ; 3.352      ;
; 31.624 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg4  ; RegisterFile:dprf|regs~13               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.056     ; 3.352      ;
; 31.624 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg5  ; RegisterFile:dprf|regs~13               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.056     ; 3.352      ;
; 31.624 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg6  ; RegisterFile:dprf|regs~13               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.056     ; 3.352      ;
; 31.624 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg7  ; RegisterFile:dprf|regs~13               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.056     ; 3.352      ;
; 31.624 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg8  ; RegisterFile:dprf|regs~13               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.056     ; 3.352      ;
; 31.624 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg9  ; RegisterFile:dprf|regs~13               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.056     ; 3.352      ;
; 31.624 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg10 ; RegisterFile:dprf|regs~13               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.056     ; 3.352      ;
; 31.712 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_we_reg        ; RegisterFile:dprf|regs~17               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.070     ; 3.250      ;
; 31.712 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg0  ; RegisterFile:dprf|regs~17               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.070     ; 3.250      ;
; 31.712 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg1  ; RegisterFile:dprf|regs~17               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.070     ; 3.250      ;
; 31.712 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg2  ; RegisterFile:dprf|regs~17               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.070     ; 3.250      ;
; 31.712 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg3  ; RegisterFile:dprf|regs~17               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.070     ; 3.250      ;
; 31.712 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg4  ; RegisterFile:dprf|regs~17               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.070     ; 3.250      ;
; 31.712 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg5  ; RegisterFile:dprf|regs~17               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.070     ; 3.250      ;
; 31.712 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg6  ; RegisterFile:dprf|regs~17               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.070     ; 3.250      ;
; 31.712 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg7  ; RegisterFile:dprf|regs~17               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.070     ; 3.250      ;
; 31.712 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg8  ; RegisterFile:dprf|regs~17               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.070     ; 3.250      ;
; 31.712 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg9  ; RegisterFile:dprf|regs~17               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.070     ; 3.250      ;
; 31.712 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg10 ; RegisterFile:dprf|regs~17               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.070     ; 3.250      ;
; 31.720 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_we_reg        ; RegisterFile:dprf|regs~28               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.062     ; 3.250      ;
; 31.720 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg0  ; RegisterFile:dprf|regs~28               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.062     ; 3.250      ;
; 31.720 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg1  ; RegisterFile:dprf|regs~28               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.062     ; 3.250      ;
; 31.720 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg2  ; RegisterFile:dprf|regs~28               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.062     ; 3.250      ;
; 31.720 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg3  ; RegisterFile:dprf|regs~28               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.062     ; 3.250      ;
; 31.720 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg4  ; RegisterFile:dprf|regs~28               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.062     ; 3.250      ;
; 31.720 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg5  ; RegisterFile:dprf|regs~28               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.062     ; 3.250      ;
; 31.720 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg6  ; RegisterFile:dprf|regs~28               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.062     ; 3.250      ;
; 31.720 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg7  ; RegisterFile:dprf|regs~28               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.062     ; 3.250      ;
; 31.720 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg8  ; RegisterFile:dprf|regs~28               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.062     ; 3.250      ;
; 31.720 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg9  ; RegisterFile:dprf|regs~28               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.062     ; 3.250      ;
; 31.720 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg10 ; RegisterFile:dprf|regs~28               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.062     ; 3.250      ;
; 31.847 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_we_reg        ; RegisterFile:dprf|regs~16               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.064     ; 3.121      ;
; 31.847 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg0  ; RegisterFile:dprf|regs~16               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.064     ; 3.121      ;
; 31.847 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg1  ; RegisterFile:dprf|regs~16               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.064     ; 3.121      ;
; 31.847 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg2  ; RegisterFile:dprf|regs~16               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.064     ; 3.121      ;
; 31.847 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg3  ; RegisterFile:dprf|regs~16               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.064     ; 3.121      ;
; 31.847 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg4  ; RegisterFile:dprf|regs~16               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.064     ; 3.121      ;
; 31.847 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg5  ; RegisterFile:dprf|regs~16               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.064     ; 3.121      ;
; 31.847 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg6  ; RegisterFile:dprf|regs~16               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.064     ; 3.121      ;
; 31.847 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg7  ; RegisterFile:dprf|regs~16               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.064     ; 3.121      ;
; 31.847 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg8  ; RegisterFile:dprf|regs~16               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.064     ; 3.121      ;
; 31.847 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg9  ; RegisterFile:dprf|regs~16               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.064     ; 3.121      ;
; 31.847 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg10 ; RegisterFile:dprf|regs~16               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.064     ; 3.121      ;
; 31.895 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a24~porta_we_reg        ; RegisterFile:dprf|regs~25               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.071     ; 3.066      ;
; 31.895 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a24~porta_address_reg0  ; RegisterFile:dprf|regs~25               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.071     ; 3.066      ;
; 31.895 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a24~porta_address_reg1  ; RegisterFile:dprf|regs~25               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.071     ; 3.066      ;
; 31.895 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a24~porta_address_reg2  ; RegisterFile:dprf|regs~25               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.071     ; 3.066      ;
; 31.895 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a24~porta_address_reg3  ; RegisterFile:dprf|regs~25               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.071     ; 3.066      ;
; 31.895 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a24~porta_address_reg4  ; RegisterFile:dprf|regs~25               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.071     ; 3.066      ;
; 31.895 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a24~porta_address_reg5  ; RegisterFile:dprf|regs~25               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.071     ; 3.066      ;
; 31.895 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a24~porta_address_reg6  ; RegisterFile:dprf|regs~25               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.071     ; 3.066      ;
; 31.895 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a24~porta_address_reg7  ; RegisterFile:dprf|regs~25               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.071     ; 3.066      ;
; 31.895 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a24~porta_address_reg8  ; RegisterFile:dprf|regs~25               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.071     ; 3.066      ;
; 31.895 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a24~porta_address_reg9  ; RegisterFile:dprf|regs~25               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.071     ; 3.066      ;
; 31.895 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a24~porta_address_reg10 ; RegisterFile:dprf|regs~25               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.071     ; 3.066      ;
; 31.900 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_we_reg         ; RegisterFile:dprf|regs~3_OTERM9_OTERM73 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.063     ; 3.069      ;
; 31.900 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg0   ; RegisterFile:dprf|regs~3_OTERM9_OTERM73 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.063     ; 3.069      ;
; 31.900 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg1   ; RegisterFile:dprf|regs~3_OTERM9_OTERM73 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.063     ; 3.069      ;
; 31.900 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg2   ; RegisterFile:dprf|regs~3_OTERM9_OTERM73 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.063     ; 3.069      ;
; 31.900 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg3   ; RegisterFile:dprf|regs~3_OTERM9_OTERM73 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.063     ; 3.069      ;
; 31.900 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg4   ; RegisterFile:dprf|regs~3_OTERM9_OTERM73 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.063     ; 3.069      ;
; 31.900 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg5   ; RegisterFile:dprf|regs~3_OTERM9_OTERM73 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.063     ; 3.069      ;
; 31.900 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg6   ; RegisterFile:dprf|regs~3_OTERM9_OTERM73 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.063     ; 3.069      ;
; 31.900 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg7   ; RegisterFile:dprf|regs~3_OTERM9_OTERM73 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.063     ; 3.069      ;
; 31.900 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg8   ; RegisterFile:dprf|regs~3_OTERM9_OTERM73 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.063     ; 3.069      ;
; 31.900 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg9   ; RegisterFile:dprf|regs~3_OTERM9_OTERM73 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.063     ; 3.069      ;
; 31.900 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a3~porta_address_reg10  ; RegisterFile:dprf|regs~3_OTERM9_OTERM73 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.063     ; 3.069      ;
; 32.021 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_we_reg        ; RegisterFile:dprf|regs~12               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.080     ; 2.931      ;
; 32.021 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg0  ; RegisterFile:dprf|regs~12               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.080     ; 2.931      ;
; 32.021 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg1  ; RegisterFile:dprf|regs~12               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.080     ; 2.931      ;
; 32.021 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg2  ; RegisterFile:dprf|regs~12               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.080     ; 2.931      ;
; 32.021 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg3  ; RegisterFile:dprf|regs~12               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.080     ; 2.931      ;
; 32.021 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg4  ; RegisterFile:dprf|regs~12               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.080     ; 2.931      ;
; 32.021 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg5  ; RegisterFile:dprf|regs~12               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.080     ; 2.931      ;
; 32.021 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg6  ; RegisterFile:dprf|regs~12               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.080     ; 2.931      ;
; 32.021 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg7  ; RegisterFile:dprf|regs~12               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.080     ; 2.931      ;
; 32.021 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg8  ; RegisterFile:dprf|regs~12               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.080     ; 2.931      ;
; 32.021 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg9  ; RegisterFile:dprf|regs~12               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.080     ; 2.931      ;
; 32.021 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg10 ; RegisterFile:dprf|regs~12               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.080     ; 2.931      ;
; 32.044 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a26~porta_we_reg        ; RegisterFile:dprf|regs~26               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.065     ; 2.923      ;
; 32.044 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a26~porta_address_reg0  ; RegisterFile:dprf|regs~26               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.065     ; 2.923      ;
; 32.044 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a26~porta_address_reg1  ; RegisterFile:dprf|regs~26               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.065     ; 2.923      ;
; 32.044 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a26~porta_address_reg2  ; RegisterFile:dprf|regs~26               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.065     ; 2.923      ;
; 32.044 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a26~porta_address_reg3  ; RegisterFile:dprf|regs~26               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.065     ; 2.923      ;
; 32.044 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a26~porta_address_reg4  ; RegisterFile:dprf|regs~26               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.065     ; 2.923      ;
; 32.044 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a26~porta_address_reg5  ; RegisterFile:dprf|regs~26               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.065     ; 2.923      ;
; 32.044 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a26~porta_address_reg6  ; RegisterFile:dprf|regs~26               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.065     ; 2.923      ;
; 32.044 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a26~porta_address_reg7  ; RegisterFile:dprf|regs~26               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.065     ; 2.923      ;
; 32.044 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a26~porta_address_reg8  ; RegisterFile:dprf|regs~26               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.065     ; 2.923      ;
; 32.044 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a26~porta_address_reg9  ; RegisterFile:dprf|regs~26               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.065     ; 2.923      ;
; 32.044 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a26~porta_address_reg10 ; RegisterFile:dprf|regs~26               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.065     ; 2.923      ;
; 32.051 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a9~porta_we_reg         ; RegisterFile:dprf|regs~10               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.069     ; 2.912      ;
; 32.051 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a9~porta_address_reg0   ; RegisterFile:dprf|regs~10               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.069     ; 2.912      ;
; 32.051 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a9~porta_address_reg1   ; RegisterFile:dprf|regs~10               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.069     ; 2.912      ;
; 32.051 ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a9~porta_address_reg2   ; RegisterFile:dprf|regs~10               ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 35.000       ; -0.069     ; 2.912      ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock10'                                                                                                                     ;
+---------+-------------------------------+---------+--------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                     ; To Node ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------+---------+--------------------------------------+-------------+--------------+------------+------------+
; 196.666 ; DataMemory:dataMemory|hex[15] ; HEX3[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.594      ;
; 196.673 ; DataMemory:dataMemory|hex[14] ; HEX3[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.587      ;
; 196.695 ; DataMemory:dataMemory|hex[12] ; HEX3[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.565      ;
; 196.711 ; DataMemory:dataMemory|hex[11] ; HEX2[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.549      ;
; 196.717 ; DataMemory:dataMemory|hex[11] ; HEX2[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.543      ;
; 196.726 ; DataMemory:dataMemory|hex[15] ; HEX3[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.534      ;
; 196.729 ; DataMemory:dataMemory|hex[11] ; HEX2[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.531      ;
; 196.730 ; DataMemory:dataMemory|hex[15] ; HEX3[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.530      ;
; 196.732 ; DataMemory:dataMemory|hex[13] ; HEX3[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.528      ;
; 196.741 ; DataMemory:dataMemory|hex[11] ; HEX2[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.519      ;
; 196.742 ; DataMemory:dataMemory|hex[14] ; HEX3[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.518      ;
; 196.743 ; DataMemory:dataMemory|hex[14] ; HEX3[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.517      ;
; 196.749 ; DataMemory:dataMemory|hex[12] ; HEX3[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.511      ;
; 196.753 ; DataMemory:dataMemory|hex[12] ; HEX3[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.507      ;
; 196.763 ; DataMemory:dataMemory|hex[11] ; HEX2[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.497      ;
; 196.777 ; DataMemory:dataMemory|hex[15] ; HEX3[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.483      ;
; 196.784 ; DataMemory:dataMemory|hex[14] ; HEX3[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.476      ;
; 196.805 ; DataMemory:dataMemory|hex[13] ; HEX3[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.455      ;
; 196.805 ; DataMemory:dataMemory|hex[12] ; HEX3[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.455      ;
; 196.809 ; DataMemory:dataMemory|hex[13] ; HEX3[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.451      ;
; 196.843 ; DataMemory:dataMemory|hex[11] ; HEX2[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.417      ;
; 196.843 ; DataMemory:dataMemory|hex[13] ; HEX3[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.417      ;
; 196.887 ; DataMemory:dataMemory|hex[11] ; HEX2[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.373      ;
; 196.937 ; DataMemory:dataMemory|hex[10] ; HEX2[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.323      ;
; 196.943 ; DataMemory:dataMemory|hex[10] ; HEX2[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.317      ;
; 196.959 ; DataMemory:dataMemory|hex[10] ; HEX2[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.301      ;
; 196.968 ; DataMemory:dataMemory|hex[10] ; HEX2[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.292      ;
; 196.988 ; DataMemory:dataMemory|hex[10] ; HEX2[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.272      ;
; 197.042 ; DataMemory:dataMemory|hex[15] ; HEX3[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.218      ;
; 197.049 ; DataMemory:dataMemory|hex[14] ; HEX3[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.211      ;
; 197.057 ; DataMemory:dataMemory|hex[1]  ; HEX0[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.203      ;
; 197.062 ; DataMemory:dataMemory|hex[1]  ; HEX0[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.198      ;
; 197.064 ; DataMemory:dataMemory|hex[1]  ; HEX0[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.196      ;
; 197.067 ; DataMemory:dataMemory|hex[12] ; HEX3[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.193      ;
; 197.068 ; DataMemory:dataMemory|hex[10] ; HEX2[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.192      ;
; 197.079 ; DataMemory:dataMemory|hex[1]  ; HEX0[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.181      ;
; 197.108 ; DataMemory:dataMemory|hex[13] ; HEX3[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.152      ;
; 197.112 ; DataMemory:dataMemory|hex[10] ; HEX2[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.148      ;
; 197.134 ; DataMemory:dataMemory|hex[1]  ; HEX0[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.126      ;
; 197.138 ; DataMemory:dataMemory|hex[15] ; HEX3[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.122      ;
; 197.154 ; DataMemory:dataMemory|hex[14] ; HEX3[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.106      ;
; 197.161 ; DataMemory:dataMemory|hex[12] ; HEX3[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.099      ;
; 197.204 ; DataMemory:dataMemory|hex[1]  ; HEX0[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.056      ;
; 197.217 ; DataMemory:dataMemory|hex[13] ; HEX3[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.043      ;
; 197.229 ; DataMemory:dataMemory|hex[15] ; HEX3[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.031      ;
; 197.235 ; DataMemory:dataMemory|hex[1]  ; HEX0[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.025      ;
; 197.239 ; DataMemory:dataMemory|hex[14] ; HEX3[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.021      ;
; 197.252 ; DataMemory:dataMemory|hex[12] ; HEX3[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 3.008      ;
; 197.298 ; DataMemory:dataMemory|hex[13] ; HEX3[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.260      ; 2.962      ;
; 197.661 ; DataMemory:dataMemory|hex[5]  ; HEX1[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.610      ;
; 197.662 ; DataMemory:dataMemory|hex[5]  ; HEX1[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.609      ;
; 197.669 ; DataMemory:dataMemory|hex[4]  ; HEX1[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.602      ;
; 197.672 ; DataMemory:dataMemory|hex[4]  ; HEX1[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.599      ;
; 197.711 ; DataMemory:dataMemory|hex[5]  ; HEX1[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.560      ;
; 197.719 ; DataMemory:dataMemory|hex[4]  ; HEX1[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.552      ;
; 197.744 ; DataMemory:dataMemory|hex[6]  ; HEX1[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.527      ;
; 197.745 ; DataMemory:dataMemory|hex[6]  ; HEX1[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.526      ;
; 197.752 ; DataMemory:dataMemory|hex[8]  ; HEX2[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.519      ;
; 197.758 ; DataMemory:dataMemory|hex[8]  ; HEX2[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.513      ;
; 197.767 ; DataMemory:dataMemory|ledr[3] ; LEDR[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.263      ; 2.496      ;
; 197.770 ; DataMemory:dataMemory|hex[8]  ; HEX2[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.501      ;
; 197.771 ; DataMemory:dataMemory|ledr[6] ; LEDR[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.263      ; 2.492      ;
; 197.776 ; DataMemory:dataMemory|hex[8]  ; HEX2[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.495      ;
; 197.793 ; DataMemory:dataMemory|hex[6]  ; HEX1[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.478      ;
; 197.798 ; DataMemory:dataMemory|hex[7]  ; HEX1[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.473      ;
; 197.799 ; DataMemory:dataMemory|hex[7]  ; HEX1[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.472      ;
; 197.803 ; DataMemory:dataMemory|hex[0]  ; HEX0[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.468      ;
; 197.804 ; DataMemory:dataMemory|hex[8]  ; HEX2[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.467      ;
; 197.810 ; DataMemory:dataMemory|hex[5]  ; HEX1[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.461      ;
; 197.814 ; DataMemory:dataMemory|hex[0]  ; HEX0[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.457      ;
; 197.815 ; DataMemory:dataMemory|hex[5]  ; HEX1[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.456      ;
; 197.815 ; DataMemory:dataMemory|hex[9]  ; HEX2[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.456      ;
; 197.815 ; DataMemory:dataMemory|hex[4]  ; HEX1[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.456      ;
; 197.817 ; DataMemory:dataMemory|hex[0]  ; HEX0[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.454      ;
; 197.825 ; DataMemory:dataMemory|hex[9]  ; HEX2[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.446      ;
; 197.827 ; DataMemory:dataMemory|hex[5]  ; HEX1[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.444      ;
; 197.830 ; DataMemory:dataMemory|hex[9]  ; HEX2[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.441      ;
; 197.830 ; DataMemory:dataMemory|hex[4]  ; HEX1[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.441      ;
; 197.832 ; DataMemory:dataMemory|hex[0]  ; HEX0[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.439      ;
; 197.834 ; DataMemory:dataMemory|hex[5]  ; HEX1[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.437      ;
; 197.840 ; DataMemory:dataMemory|hex[4]  ; HEX1[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.431      ;
; 197.842 ; DataMemory:dataMemory|hex[9]  ; HEX2[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.429      ;
; 197.843 ; DataMemory:dataMemory|hex[4]  ; HEX1[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.428      ;
; 197.850 ; DataMemory:dataMemory|hex[7]  ; HEX1[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.421      ;
; 197.871 ; DataMemory:dataMemory|ledg[6] ; LEDG[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.263      ; 2.392      ;
; 197.871 ; DataMemory:dataMemory|hex[9]  ; HEX2[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.400      ;
; 197.884 ; DataMemory:dataMemory|hex[8]  ; HEX2[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.387      ;
; 197.885 ; DataMemory:dataMemory|hex[0]  ; HEX0[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.386      ;
; 197.892 ; DataMemory:dataMemory|hex[6]  ; HEX1[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.379      ;
; 197.902 ; DataMemory:dataMemory|ledg[3] ; LEDG[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.263      ; 2.361      ;
; 197.904 ; DataMemory:dataMemory|hex[6]  ; HEX1[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.367      ;
; 197.912 ; DataMemory:dataMemory|hex[6]  ; HEX1[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.359      ;
; 197.914 ; DataMemory:dataMemory|hex[6]  ; HEX1[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.357      ;
; 197.927 ; DataMemory:dataMemory|hex[8]  ; HEX2[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.344      ;
; 197.946 ; DataMemory:dataMemory|hex[7]  ; HEX1[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.325      ;
; 197.950 ; DataMemory:dataMemory|hex[9]  ; HEX2[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.321      ;
; 197.957 ; DataMemory:dataMemory|hex[0]  ; HEX0[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.314      ;
; 197.959 ; DataMemory:dataMemory|hex[7]  ; HEX1[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.312      ;
; 197.961 ; DataMemory:dataMemory|ledr[7] ; LEDR[7] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.261      ; 2.300      ;
; 197.965 ; DataMemory:dataMemory|hex[7]  ; HEX1[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 100.000      ; 0.271      ; 2.306      ;
+---------+-------------------------------+---------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                            ;
+-------+-----------------------------------------+-------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                   ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.215 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[15]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.686      ; 2.053      ;
; 0.215 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[25]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.686      ; 2.053      ;
; 0.215 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[24]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.686      ; 2.053      ;
; 0.215 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[27]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.686      ; 2.053      ;
; 0.215 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[26]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.686      ; 2.053      ;
; 0.215 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[29]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.686      ; 2.053      ;
; 0.239 ; Register:pc|dataOut[0]                  ; Register:Mux3to1_SRC3_reg|dataOut[0]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; RegisterFile:dprf|regs~31               ; Register:DMEM_DATA_reg|dataOut[31]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.247 ; RegisterFile:dprf|regs~11               ; Register:DMEM_DATA_reg|dataOut[11]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.319 ; RegisterFile:dprf|regs~16               ; Register:DMEM_DATA_reg|dataOut[16]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.471      ;
; 0.323 ; DataMemory:dataMemory|sw_reg[0]         ; RegisterFile:dprf|regs~0_OTERM3_OTERM65   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; DataMemory:dataMemory|sw_reg[3]         ; RegisterFile:dprf|regs~3_OTERM9_OTERM77   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; Register:DMEM_DATA_reg|dataOut[15]      ; DataMemory:dataMemory|hex[15]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.476      ;
; 0.326 ; Register:Mux3to1_SRC3_reg|dataOut[7]    ; RegisterFile:dprf|regs~7_OTERM39_OTERM91  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; Register:Mux3to1_SRC3_reg|dataOut[5]    ; RegisterFile:dprf|regs~5_OTERM51_OTERM105 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; DataMemory:dataMemory|key_reg[0]        ; RegisterFile:dprf|regs~0_OTERM3_OTERM59   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.478      ;
; 0.327 ; Register:Mux3to1_SRC3_reg|dataOut[6]    ; RegisterFile:dprf|regs~6_OTERM45_OTERM95  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; Register:Mux3to1_SRC3_reg|dataOut[9]    ; RegisterFile:dprf|regs~9_OTERM23_OTERM69  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; RegisterFile:dprf|regs~28               ; Register:DMEM_DATA_reg|dataOut[28]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.480      ;
; 0.341 ; Register:DMEM_DATA_reg|dataOut[13]      ; DataMemory:dataMemory|hex[13]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.493      ;
; 0.359 ; Register:Mux3to1_SRC3_reg|dataOut[28]   ; RegisterFile:dprf|regs~28                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; Register:Mux3to1_SRC3_reg|dataOut[30]   ; RegisterFile:dprf|regs~30                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.367 ; Register:Mux3to1_SRC3_reg|dataOut[16]   ; RegisterFile:dprf|regs~16                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; RegisterFile:dprf|regs~25               ; Register:DMEM_DATA_reg|dataOut[25]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; RegisterFile:dprf|regs~24               ; Register:DMEM_DATA_reg|dataOut[24]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.376 ; RegisterFile:dprf|regs~30               ; Register:DMEM_DATA_reg|dataOut[30]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.379 ; RegisterFile:dprf|regs~29               ; Register:DMEM_DATA_reg|dataOut[29]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.381 ; RegisterFile:dprf|regs~27               ; Register:DMEM_DATA_reg|dataOut[27]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.533      ;
; 0.400 ; DataMemory:dataMemory|key_reg[2]        ; RegisterFile:dprf|regs~2_OTERM13_OTERM83  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.552      ;
; 0.408 ; DataMemory:dataMemory|sw_reg[4]         ; RegisterFile:dprf|regs~4_OTERM55          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.560      ;
; 0.410 ; DataMemory:dataMemory|sw_reg[9]         ; RegisterFile:dprf|regs~9_OTERM21          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.562      ;
; 0.412 ; DataMemory:dataMemory|sw_reg[6]         ; RegisterFile:dprf|regs~6_OTERM43          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.564      ;
; 0.414 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[17]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.675      ; 2.241      ;
; 0.414 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[23]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.675      ; 2.241      ;
; 0.415 ; DataMemory:dataMemory|sw_reg[1]         ; RegisterFile:dprf|regs~1_OTERM25_OTERM101 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.567      ;
; 0.418 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:DMEM_DATA_reg|dataOut[25]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.676      ; 2.246      ;
; 0.418 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[12]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.676      ; 2.246      ;
; 0.422 ; Register:DMEM_DATA_reg|dataOut[12]      ; DataMemory:dataMemory|hex[12]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.574      ;
; 0.439 ; Register:Mux3to1_SRC3_reg|dataOut[31]   ; RegisterFile:dprf|regs~31                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.591      ;
; 0.453 ; DataMemory:dataMemory|key_reg[1]        ; RegisterFile:dprf|regs~1_OTERM25_OTERM99  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.605      ;
; 0.454 ; Register:pc|dataOut[1]                  ; Register:Mux3to1_SRC3_reg|dataOut[1]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.607      ;
; 0.454 ; Register:Mux3to1_SRC3_reg|dataOut[25]   ; RegisterFile:dprf|regs~25                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 0.596      ;
; 0.455 ; Register:Mux3to1_SRC3_reg|dataOut[18]   ; RegisterFile:dprf|regs~18                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.607      ;
; 0.456 ; RegisterFile:dprf|regs~22               ; Register:DMEM_DATA_reg|dataOut[22]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.608      ;
; 0.458 ; Register:Mux3to1_SRC3_reg|dataOut[4]    ; RegisterFile:dprf|regs~4_OTERM57          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 0.622      ;
; 0.458 ; Register:Mux3to1_SRC3_reg|dataOut[20]   ; RegisterFile:dprf|regs~20                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.610      ;
; 0.460 ; RegisterFile:dprf|regs~4_OTERM55        ; Register:DMEM_DATA_reg|dataOut[4]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.612      ;
; 0.460 ; Register:DMEM_DATA_reg|dataOut[14]      ; DataMemory:dataMemory|hex[14]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.611      ;
; 0.469 ; RegisterFile:dprf|regs~12               ; Register:DMEM_DATA_reg|dataOut[12]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 0.634      ;
; 0.478 ; Register:Mux3to1_CONTROL_reg|dataOut[0] ; RegisterFile:dprf|regs~0_OTERM1           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.637      ;
; 0.481 ; Register:Mux3to1_CONTROL_reg|dataOut[0] ; RegisterFile:dprf|regs~9_OTERM23_OTERM71  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.640      ;
; 0.485 ; RegisterFile:dprf|regs~4_OTERM57        ; Register:DMEM_DATA_reg|dataOut[4]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.637      ;
; 0.506 ; Register:Mux3to1_SRC3_reg|dataOut[1]    ; RegisterFile:dprf|regs~1_OTERM27          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.657      ;
; 0.509 ; DataMemory:dataMemory|sw_reg[7]         ; RegisterFile:dprf|regs~7_OTERM37          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.659      ;
; 0.513 ; DataMemory:dataMemory|sw_reg[2]         ; RegisterFile:dprf|regs~2_OTERM13_OTERM87  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.665      ;
; 0.517 ; Register:DMEM_DATA_reg|dataOut[3]       ; DataMemory:dataMemory|ledg[3]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.671      ;
; 0.521 ; Register:DMEM_DATA_reg|dataOut[3]       ; DataMemory:dataMemory|ledr[3]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.675      ;
; 0.527 ; DataMemory:dataMemory|sw_reg[5]         ; RegisterFile:dprf|regs~5_OTERM49          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.679      ;
; 0.530 ; RegisterFile:dprf|regs~26               ; Register:DMEM_DATA_reg|dataOut[26]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.682      ;
; 0.535 ; RegisterFile:dprf|regs~7_OTERM37        ; Register:DMEM_DATA_reg|dataOut[7]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.687      ;
; 0.537 ; Register:Mux3to1_SRC3_reg|dataOut[21]   ; RegisterFile:dprf|regs~21                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.691      ;
; 0.540 ; Register:Mux3to1_SRC3_reg|dataOut[0]    ; RegisterFile:dprf|regs~0_OTERM5           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.690      ;
; 0.545 ; Register:Mux3to1_SRC3_reg|dataOut[23]   ; RegisterFile:dprf|regs~23                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.699      ;
; 0.549 ; Register:Mux3to1_SRC3_reg|dataOut[22]   ; RegisterFile:dprf|regs~22                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.703      ;
; 0.550 ; Register:Mux3to1_SRC3_reg|dataOut[3]    ; RegisterFile:dprf|regs~3_OTERM11          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 0.711      ;
; 0.550 ; DataMemory:dataMemory|key_reg[3]        ; RegisterFile:dprf|regs~3_OTERM9_OTERM75   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.701      ;
; 0.553 ; Register:Mux3to1_CONTROL_reg|dataOut[1] ; RegisterFile:dprf|regs~0_OTERM7           ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.709      ;
; 0.556 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[19]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.670      ; 2.378      ;
; 0.556 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[18]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.670      ; 2.378      ;
; 0.556 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[20]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.670      ; 2.378      ;
; 0.556 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[22]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.670      ; 2.378      ;
; 0.558 ; Register:DMEM_DATA_reg|dataOut[10]      ; DataMemory:dataMemory|hex[10]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.710      ;
; 0.562 ; RegisterFile:dprf|regs~10               ; Register:DMEM_DATA_reg|dataOut[10]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.714      ;
; 0.568 ; RegisterFile:dprf|regs~2_OTERM15        ; Register:DMEM_DATA_reg|dataOut[2]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.721      ;
; 0.570 ; Register:DMEM_DATA_reg|dataOut[1]       ; DataMemory:dataMemory|hex[1]              ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.724      ;
; 0.573 ; DataMemory:dataMemory|sw_reg[8]         ; RegisterFile:dprf|regs~8_OTERM31          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.720      ;
; 0.580 ; RegisterFile:dprf|regs~21               ; Register:DMEM_DATA_reg|dataOut[21]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.732      ;
; 0.581 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[11]     ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.663      ; 2.396      ;
; 0.584 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:DMEM_ADDR_reg|dataOut[4]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.669      ; 2.405      ;
; 0.584 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[4]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.669      ; 2.405      ;
; 0.584 ; Register:Mux3to1_SRC3_reg|dataOut[12]   ; RegisterFile:dprf|regs~12                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.731      ;
; 0.589 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_CONTROL_reg|dataOut[0]   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.674      ; 2.415      ;
; 0.589 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[3]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.674      ; 2.415      ;
; 0.594 ; Register:Mux3to1_SRC3_reg|dataOut[17]   ; RegisterFile:dprf|regs~17                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.011     ; 0.735      ;
; 0.595 ; Register:DMEM_DATA_reg|dataOut[8]       ; DataMemory:dataMemory|ledr[8]             ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 0.759      ;
; 0.595 ; Register:Mux3to1_CONTROL_reg|dataOut[1] ; RegisterFile:dprf|regs~9_OTERM23_OTERM71  ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.749      ;
; 0.610 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_CONTROL_reg|dataOut[1]   ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.679      ; 2.441      ;
; 0.610 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:DMEM_ADDR_reg|dataOut[11]        ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.679      ; 2.441      ;
; 0.610 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:DMEM_ADDR_reg|dataOut[8]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.679      ; 2.441      ;
; 0.610 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:DMEM_DATA_reg|dataOut[3]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.679      ; 2.441      ;
; 0.610 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:DMEM_ADDR_reg|dataOut[3]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.679      ; 2.441      ;
; 0.610 ; Register:Mux3to1_CONTROL_reg|dataOut[0] ; RegisterFile:dprf|regs~4_OTERM57          ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.769      ;
; 0.610 ; RegisterFile:dprf|regs~0_OTERM7         ; Register:DMEM_DATA_reg|dataOut[2]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.763      ;
; 0.616 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[9]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.681      ; 2.449      ;
; 0.616 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[7]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.681      ; 2.449      ;
; 0.616 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[5]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.681      ; 2.449      ;
; 0.616 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:DMEM_DATA_reg|dataOut[4]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.681      ; 2.449      ;
; 0.616 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:DMEM_DATA_reg|dataOut[7]         ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.681      ; 2.449      ;
; 0.616 ; PLL_inst|altpll_component|pll|clk[0]    ; Register:Mux3to1_SRC3_reg|dataOut[6]      ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 1.681      ; 2.449      ;
; 0.625 ; Register:Mux3to1_SRC3_reg|dataOut[10]   ; RegisterFile:dprf|regs~10                 ; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 0.791      ;
+-------+-----------------------------------------+-------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock10'                                                                                                                    ;
+-------+-------------------------------+---------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------+--------------------------------------+-------------+--------------+------------+------------+
; 1.612 ; DataMemory:dataMemory|ledr[0] ; LEDR[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.260      ; 1.872      ;
; 1.743 ; DataMemory:dataMemory|ledr[1] ; LEDR[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.261      ; 2.004      ;
; 1.754 ; DataMemory:dataMemory|hex[3]  ; HEX0[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.274      ; 2.028      ;
; 1.774 ; DataMemory:dataMemory|ledg[0] ; LEDG[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.260      ; 2.034      ;
; 1.774 ; DataMemory:dataMemory|ledg[2] ; LEDG[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.261      ; 2.035      ;
; 1.782 ; DataMemory:dataMemory|hex[3]  ; HEX0[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.274      ; 2.056      ;
; 1.793 ; DataMemory:dataMemory|ledg[4] ; LEDG[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.261      ; 2.054      ;
; 1.802 ; DataMemory:dataMemory|ledg[1] ; LEDG[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.261      ; 2.063      ;
; 1.809 ; DataMemory:dataMemory|hex[2]  ; HEX0[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.274      ; 2.083      ;
; 1.827 ; DataMemory:dataMemory|ledg[7] ; LEDG[7] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.261      ; 2.088      ;
; 1.839 ; DataMemory:dataMemory|hex[2]  ; HEX0[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.274      ; 2.113      ;
; 1.848 ; DataMemory:dataMemory|hex[3]  ; HEX0[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.274      ; 2.122      ;
; 1.904 ; DataMemory:dataMemory|hex[3]  ; HEX0[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.274      ; 2.178      ;
; 1.918 ; DataMemory:dataMemory|hex[3]  ; HEX0[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.274      ; 2.192      ;
; 1.920 ; DataMemory:dataMemory|hex[2]  ; HEX0[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.274      ; 2.194      ;
; 1.921 ; DataMemory:dataMemory|hex[3]  ; HEX0[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.274      ; 2.195      ;
; 1.921 ; DataMemory:dataMemory|ledg[5] ; LEDG[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.261      ; 2.182      ;
; 1.929 ; DataMemory:dataMemory|hex[3]  ; HEX0[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.274      ; 2.203      ;
; 1.929 ; DataMemory:dataMemory|ledr[2] ; LEDR[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.261      ; 2.190      ;
; 1.936 ; DataMemory:dataMemory|ledr[9] ; LEDR[9] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.263      ; 2.199      ;
; 1.970 ; DataMemory:dataMemory|ledr[5] ; LEDR[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.261      ; 2.231      ;
; 1.973 ; DataMemory:dataMemory|hex[2]  ; HEX0[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.274      ; 2.247      ;
; 1.988 ; DataMemory:dataMemory|hex[2]  ; HEX0[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.274      ; 2.262      ;
; 1.989 ; DataMemory:dataMemory|hex[2]  ; HEX0[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.274      ; 2.263      ;
; 1.991 ; DataMemory:dataMemory|hex[2]  ; HEX0[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.274      ; 2.265      ;
; 2.001 ; DataMemory:dataMemory|ledr[8] ; LEDR[8] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.260      ; 2.261      ;
; 2.006 ; DataMemory:dataMemory|hex[9]  ; HEX2[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.277      ;
; 2.018 ; DataMemory:dataMemory|ledr[4] ; LEDR[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.261      ; 2.279      ;
; 2.020 ; DataMemory:dataMemory|hex[0]  ; HEX0[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.291      ;
; 2.031 ; DataMemory:dataMemory|hex[7]  ; HEX1[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.302      ;
; 2.035 ; DataMemory:dataMemory|hex[7]  ; HEX1[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.306      ;
; 2.039 ; DataMemory:dataMemory|ledr[7] ; LEDR[7] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.261      ; 2.300      ;
; 2.041 ; DataMemory:dataMemory|hex[7]  ; HEX1[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.312      ;
; 2.043 ; DataMemory:dataMemory|hex[0]  ; HEX0[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.314      ;
; 2.050 ; DataMemory:dataMemory|hex[9]  ; HEX2[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.321      ;
; 2.054 ; DataMemory:dataMemory|hex[7]  ; HEX1[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.325      ;
; 2.073 ; DataMemory:dataMemory|hex[8]  ; HEX2[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.344      ;
; 2.086 ; DataMemory:dataMemory|hex[6]  ; HEX1[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.357      ;
; 2.088 ; DataMemory:dataMemory|hex[6]  ; HEX1[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.359      ;
; 2.096 ; DataMemory:dataMemory|hex[6]  ; HEX1[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.367      ;
; 2.098 ; DataMemory:dataMemory|ledg[3] ; LEDG[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.263      ; 2.361      ;
; 2.108 ; DataMemory:dataMemory|hex[6]  ; HEX1[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.379      ;
; 2.115 ; DataMemory:dataMemory|hex[0]  ; HEX0[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.386      ;
; 2.116 ; DataMemory:dataMemory|hex[8]  ; HEX2[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.387      ;
; 2.129 ; DataMemory:dataMemory|hex[9]  ; HEX2[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.400      ;
; 2.129 ; DataMemory:dataMemory|ledg[6] ; LEDG[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.263      ; 2.392      ;
; 2.150 ; DataMemory:dataMemory|hex[7]  ; HEX1[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.421      ;
; 2.157 ; DataMemory:dataMemory|hex[4]  ; HEX1[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.428      ;
; 2.158 ; DataMemory:dataMemory|hex[9]  ; HEX2[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.429      ;
; 2.160 ; DataMemory:dataMemory|hex[4]  ; HEX1[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.431      ;
; 2.166 ; DataMemory:dataMemory|hex[5]  ; HEX1[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.437      ;
; 2.168 ; DataMemory:dataMemory|hex[0]  ; HEX0[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.439      ;
; 2.170 ; DataMemory:dataMemory|hex[9]  ; HEX2[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.441      ;
; 2.170 ; DataMemory:dataMemory|hex[4]  ; HEX1[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.441      ;
; 2.173 ; DataMemory:dataMemory|hex[5]  ; HEX1[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.444      ;
; 2.175 ; DataMemory:dataMemory|hex[9]  ; HEX2[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.446      ;
; 2.183 ; DataMemory:dataMemory|hex[0]  ; HEX0[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.454      ;
; 2.185 ; DataMemory:dataMemory|hex[9]  ; HEX2[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.456      ;
; 2.185 ; DataMemory:dataMemory|hex[5]  ; HEX1[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.456      ;
; 2.185 ; DataMemory:dataMemory|hex[4]  ; HEX1[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.456      ;
; 2.186 ; DataMemory:dataMemory|hex[0]  ; HEX0[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.457      ;
; 2.190 ; DataMemory:dataMemory|hex[5]  ; HEX1[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.461      ;
; 2.196 ; DataMemory:dataMemory|hex[8]  ; HEX2[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.467      ;
; 2.197 ; DataMemory:dataMemory|hex[0]  ; HEX0[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.468      ;
; 2.201 ; DataMemory:dataMemory|hex[7]  ; HEX1[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.472      ;
; 2.202 ; DataMemory:dataMemory|hex[7]  ; HEX1[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.473      ;
; 2.207 ; DataMemory:dataMemory|hex[6]  ; HEX1[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.478      ;
; 2.224 ; DataMemory:dataMemory|hex[8]  ; HEX2[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.495      ;
; 2.229 ; DataMemory:dataMemory|ledr[6] ; LEDR[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.263      ; 2.492      ;
; 2.230 ; DataMemory:dataMemory|hex[8]  ; HEX2[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.501      ;
; 2.233 ; DataMemory:dataMemory|ledr[3] ; LEDR[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.263      ; 2.496      ;
; 2.242 ; DataMemory:dataMemory|hex[8]  ; HEX2[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.513      ;
; 2.248 ; DataMemory:dataMemory|hex[8]  ; HEX2[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.519      ;
; 2.255 ; DataMemory:dataMemory|hex[6]  ; HEX1[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.526      ;
; 2.256 ; DataMemory:dataMemory|hex[6]  ; HEX1[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.527      ;
; 2.281 ; DataMemory:dataMemory|hex[4]  ; HEX1[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.552      ;
; 2.289 ; DataMemory:dataMemory|hex[5]  ; HEX1[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.560      ;
; 2.328 ; DataMemory:dataMemory|hex[4]  ; HEX1[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.599      ;
; 2.331 ; DataMemory:dataMemory|hex[4]  ; HEX1[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.602      ;
; 2.338 ; DataMemory:dataMemory|hex[5]  ; HEX1[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.609      ;
; 2.339 ; DataMemory:dataMemory|hex[5]  ; HEX1[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.271      ; 2.610      ;
; 2.702 ; DataMemory:dataMemory|hex[13] ; HEX3[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.260      ; 2.962      ;
; 2.748 ; DataMemory:dataMemory|hex[12] ; HEX3[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.260      ; 3.008      ;
; 2.761 ; DataMemory:dataMemory|hex[14] ; HEX3[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.260      ; 3.021      ;
; 2.765 ; DataMemory:dataMemory|hex[1]  ; HEX0[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.260      ; 3.025      ;
; 2.771 ; DataMemory:dataMemory|hex[15] ; HEX3[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.260      ; 3.031      ;
; 2.783 ; DataMemory:dataMemory|hex[13] ; HEX3[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.260      ; 3.043      ;
; 2.796 ; DataMemory:dataMemory|hex[1]  ; HEX0[1] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.260      ; 3.056      ;
; 2.839 ; DataMemory:dataMemory|hex[12] ; HEX3[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.260      ; 3.099      ;
; 2.846 ; DataMemory:dataMemory|hex[14] ; HEX3[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.260      ; 3.106      ;
; 2.862 ; DataMemory:dataMemory|hex[15] ; HEX3[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.260      ; 3.122      ;
; 2.866 ; DataMemory:dataMemory|hex[1]  ; HEX0[2] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.260      ; 3.126      ;
; 2.888 ; DataMemory:dataMemory|hex[10] ; HEX2[0] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.260      ; 3.148      ;
; 2.892 ; DataMemory:dataMemory|hex[13] ; HEX3[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.260      ; 3.152      ;
; 2.921 ; DataMemory:dataMemory|hex[1]  ; HEX0[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.260      ; 3.181      ;
; 2.932 ; DataMemory:dataMemory|hex[10] ; HEX2[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.260      ; 3.192      ;
; 2.933 ; DataMemory:dataMemory|hex[12] ; HEX3[3] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.260      ; 3.193      ;
; 2.936 ; DataMemory:dataMemory|hex[1]  ; HEX0[6] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.260      ; 3.196      ;
; 2.938 ; DataMemory:dataMemory|hex[1]  ; HEX0[5] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.260      ; 3.198      ;
; 2.943 ; DataMemory:dataMemory|hex[1]  ; HEX0[4] ; PLL_inst|altpll_component|pll|clk[0] ; Clock10     ; 0.000        ; 0.260      ; 3.203      ;
+-------+-------------------------------+---------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg0   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg1   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg10  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg2   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg3   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg4   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg5   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg6   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg7   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg8   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg9   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_we_reg         ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg0  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg1  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg10 ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg2  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg3  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg4  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg5  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg6  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg7  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg8  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_address_reg9  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_datain_reg0   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_datain_reg1   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a11~porta_we_reg        ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg0  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg1  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg10 ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg2  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg3  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg4  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg5  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg6  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg7  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg8  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_address_reg9  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_datain_reg0   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_datain_reg1   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_we_reg        ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_address_reg0  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_address_reg1  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_address_reg10 ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_address_reg2  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_address_reg3  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_address_reg4  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_address_reg5  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_address_reg6  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_address_reg7  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_address_reg8  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_address_reg9  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_datain_reg0   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_datain_reg1   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_memory_reg0   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a14~porta_we_reg        ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a15~porta_memory_reg0   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg0  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg1  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg10 ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg2  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg3  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg4  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg5  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg6  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg7  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg8  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_address_reg9  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_datain_reg0   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_datain_reg1   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_memory_reg0   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a16~porta_we_reg        ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a17~porta_memory_reg0   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_address_reg0  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_address_reg1  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_address_reg10 ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_address_reg2  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_address_reg3  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_address_reg4  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_address_reg5  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_address_reg6  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_address_reg7  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_address_reg8  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_address_reg9  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_datain_reg0   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_datain_reg1   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_memory_reg0   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a18~porta_we_reg        ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a19~porta_memory_reg0   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg0   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg1   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg10  ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg2   ;
; 32.873 ; 35.000       ; 2.127          ; High Pulse Width ; PLL_inst|altpll_component|pll|clk[0] ; Fall       ; DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a1~porta_address_reg3   ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock10'                                                                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; Clock10 ; Rise       ; CLOCK_50|combout                       ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; Clock10 ; Rise       ; CLOCK_50|combout                       ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; Clock10 ; Rise       ; PLL_inst|altpll_component|pll|clk[0]   ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; Clock10 ; Rise       ; PLL_inst|altpll_component|pll|clk[0]   ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; Clock10 ; Rise       ; PLL_inst|altpll_component|pll|inclk[0] ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; Clock10 ; Rise       ; PLL_inst|altpll_component|pll|inclk[0] ;
; 97.620 ; 100.000      ; 2.380          ; Port Rate        ; Clock10 ; Rise       ; CLOCK_50                               ;
+--------+--------------+----------------+------------------+---------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------+
; Setup Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; KEY[*]    ; Clock10    ; 4.019 ; 4.019 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[0]   ; Clock10    ; 3.913 ; 3.913 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[1]   ; Clock10    ; 3.909 ; 3.909 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[2]   ; Clock10    ; 4.019 ; 4.019 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[3]   ; Clock10    ; 3.895 ; 3.895 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; SW[*]     ; Clock10    ; 1.676 ; 1.676 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; Clock10    ; 1.490 ; 1.490 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; Clock10    ; 1.423 ; 1.423 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; Clock10    ; 1.424 ; 1.424 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; Clock10    ; 1.587 ; 1.587 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; Clock10    ; 1.623 ; 1.623 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; Clock10    ; 1.490 ; 1.490 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; Clock10    ; 1.576 ; 1.576 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; Clock10    ; 1.676 ; 1.676 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]    ; Clock10    ; 1.568 ; 1.568 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]    ; Clock10    ; 1.670 ; 1.670 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; KEY[*]    ; Clock10    ; -3.775 ; -3.775 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[0]   ; Clock10    ; -3.793 ; -3.793 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[1]   ; Clock10    ; -3.789 ; -3.789 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[2]   ; Clock10    ; -3.899 ; -3.899 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[3]   ; Clock10    ; -3.775 ; -3.775 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; SW[*]     ; Clock10    ; -1.303 ; -1.303 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; Clock10    ; -1.370 ; -1.370 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; Clock10    ; -1.303 ; -1.303 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; Clock10    ; -1.304 ; -1.304 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; Clock10    ; -1.467 ; -1.467 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; Clock10    ; -1.503 ; -1.503 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; Clock10    ; -1.370 ; -1.370 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; Clock10    ; -1.456 ; -1.456 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; Clock10    ; -1.556 ; -1.556 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]    ; Clock10    ; -1.448 ; -1.448 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]    ; Clock10    ; -1.550 ; -1.550 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; HEX0[*]   ; Clock10    ; 2.943 ; 2.943 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; Clock10    ; 2.765 ; 2.765 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; Clock10    ; 2.796 ; 2.796 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; Clock10    ; 2.866 ; 2.866 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; Clock10    ; 2.921 ; 2.921 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; Clock10    ; 2.943 ; 2.943 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; Clock10    ; 2.938 ; 2.938 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; Clock10    ; 2.936 ; 2.936 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX1[*]   ; Clock10    ; 2.339 ; 2.339 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; Clock10    ; 2.338 ; 2.338 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; Clock10    ; 2.173 ; 2.173 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; Clock10    ; 2.166 ; 2.166 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; Clock10    ; 2.185 ; 2.185 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; Clock10    ; 2.190 ; 2.190 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; Clock10    ; 2.289 ; 2.289 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; Clock10    ; 2.339 ; 2.339 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX2[*]   ; Clock10    ; 3.289 ; 3.289 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; Clock10    ; 3.113 ; 3.113 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; Clock10    ; 3.237 ; 3.237 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; Clock10    ; 3.283 ; 3.283 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; Clock10    ; 3.157 ; 3.157 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; Clock10    ; 3.271 ; 3.271 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; Clock10    ; 3.259 ; 3.259 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; Clock10    ; 3.289 ; 3.289 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX3[*]   ; Clock10    ; 3.334 ; 3.334 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; Clock10    ; 2.862 ; 2.862 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; Clock10    ; 3.270 ; 3.270 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; Clock10    ; 3.274 ; 3.274 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; Clock10    ; 2.958 ; 2.958 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; Clock10    ; 3.334 ; 3.334 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; Clock10    ; 2.771 ; 2.771 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; Clock10    ; 3.223 ; 3.223 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDG[*]   ; Clock10    ; 2.129 ; 2.129 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; Clock10    ; 1.774 ; 1.774 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; Clock10    ; 1.802 ; 1.802 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; Clock10    ; 1.774 ; 1.774 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; Clock10    ; 2.098 ; 2.098 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; Clock10    ; 1.793 ; 1.793 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; Clock10    ; 1.921 ; 1.921 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; Clock10    ; 2.129 ; 2.129 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; Clock10    ; 1.827 ; 1.827 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]   ; Clock10    ; 2.233 ; 2.233 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; Clock10    ; 1.612 ; 1.612 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; Clock10    ; 1.743 ; 1.743 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; Clock10    ; 1.929 ; 1.929 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; Clock10    ; 2.233 ; 2.233 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; Clock10    ; 2.018 ; 2.018 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; Clock10    ; 1.970 ; 1.970 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; Clock10    ; 2.229 ; 2.229 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; Clock10    ; 2.039 ; 2.039 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; Clock10    ; 2.001 ; 2.001 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; Clock10    ; 1.936 ; 1.936 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; HEX0[*]   ; Clock10    ; 1.754 ; 1.754 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; Clock10    ; 1.754 ; 1.754 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; Clock10    ; 1.782 ; 1.782 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; Clock10    ; 1.848 ; 1.848 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; Clock10    ; 1.904 ; 1.904 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; Clock10    ; 1.929 ; 1.929 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; Clock10    ; 1.921 ; 1.921 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; Clock10    ; 1.918 ; 1.918 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX1[*]   ; Clock10    ; 2.031 ; 2.031 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; Clock10    ; 2.201 ; 2.201 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; Clock10    ; 2.035 ; 2.035 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; Clock10    ; 2.031 ; 2.031 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; Clock10    ; 2.041 ; 2.041 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; Clock10    ; 2.054 ; 2.054 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; Clock10    ; 2.150 ; 2.150 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; Clock10    ; 2.202 ; 2.202 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX2[*]   ; Clock10    ; 2.006 ; 2.006 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; Clock10    ; 2.006 ; 2.006 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; Clock10    ; 2.129 ; 2.129 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; Clock10    ; 2.175 ; 2.175 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; Clock10    ; 2.050 ; 2.050 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; Clock10    ; 2.170 ; 2.170 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; Clock10    ; 2.158 ; 2.158 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; Clock10    ; 2.185 ; 2.185 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX3[*]   ; Clock10    ; 2.702 ; 2.702 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; Clock10    ; 2.783 ; 2.783 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; Clock10    ; 3.191 ; 3.191 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; Clock10    ; 3.195 ; 3.195 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; Clock10    ; 2.892 ; 2.892 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; Clock10    ; 3.268 ; 3.268 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; Clock10    ; 2.702 ; 2.702 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; Clock10    ; 3.157 ; 3.157 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDG[*]   ; Clock10    ; 1.774 ; 1.774 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; Clock10    ; 1.774 ; 1.774 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; Clock10    ; 1.802 ; 1.802 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; Clock10    ; 1.774 ; 1.774 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; Clock10    ; 2.098 ; 2.098 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; Clock10    ; 1.793 ; 1.793 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; Clock10    ; 1.921 ; 1.921 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; Clock10    ; 2.129 ; 2.129 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; Clock10    ; 1.827 ; 1.827 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]   ; Clock10    ; 1.612 ; 1.612 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; Clock10    ; 1.612 ; 1.612 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; Clock10    ; 1.743 ; 1.743 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; Clock10    ; 1.929 ; 1.929 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; Clock10    ; 2.233 ; 2.233 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; Clock10    ; 2.018 ; 2.018 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; Clock10    ; 1.970 ; 1.970 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; Clock10    ; 2.229 ; 2.229 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; Clock10    ; 2.039 ; 2.039 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; Clock10    ; 2.001 ; 2.001 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; Clock10    ; 1.936 ; 1.936 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                ;
+---------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                 ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                      ; 28.004  ; 0.215 ; N/A      ; N/A     ; 32.436              ;
;  Clock10                              ; 191.712 ; 1.612 ; N/A      ; N/A     ; 50.000              ;
;  PLL_inst|altpll_component|pll|clk[0] ; 28.004  ; 0.215 ; N/A      ; N/A     ; 32.436              ;
; Design-wide TNS                       ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Clock10                              ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|pll|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------+
; Setup Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; KEY[*]    ; Clock10    ; 6.990 ; 6.990 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[0]   ; Clock10    ; 6.821 ; 6.821 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[1]   ; Clock10    ; 6.782 ; 6.782 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[2]   ; Clock10    ; 6.990 ; 6.990 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[3]   ; Clock10    ; 6.681 ; 6.681 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; SW[*]     ; Clock10    ; 2.990 ; 2.990 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; Clock10    ; 2.550 ; 2.550 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; Clock10    ; 2.438 ; 2.438 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; Clock10    ; 2.436 ; 2.436 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; Clock10    ; 2.929 ; 2.929 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; Clock10    ; 2.868 ; 2.868 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; Clock10    ; 2.648 ; 2.648 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; Clock10    ; 2.926 ; 2.926 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; Clock10    ; 2.990 ; 2.990 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]    ; Clock10    ; 2.800 ; 2.800 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]    ; Clock10    ; 2.983 ; 2.983 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+-----------+------------+--------+--------+------------+--------------------------------------+
; KEY[*]    ; Clock10    ; -3.775 ; -3.775 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[0]   ; Clock10    ; -3.793 ; -3.793 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[1]   ; Clock10    ; -3.789 ; -3.789 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[2]   ; Clock10    ; -3.899 ; -3.899 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  KEY[3]   ; Clock10    ; -3.775 ; -3.775 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; SW[*]     ; Clock10    ; -1.303 ; -1.303 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[0]    ; Clock10    ; -1.370 ; -1.370 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[1]    ; Clock10    ; -1.303 ; -1.303 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[2]    ; Clock10    ; -1.304 ; -1.304 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[3]    ; Clock10    ; -1.467 ; -1.467 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[4]    ; Clock10    ; -1.503 ; -1.503 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[5]    ; Clock10    ; -1.370 ; -1.370 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[6]    ; Clock10    ; -1.456 ; -1.456 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[7]    ; Clock10    ; -1.556 ; -1.556 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[8]    ; Clock10    ; -1.448 ; -1.448 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  SW[9]    ; Clock10    ; -1.550 ; -1.550 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; HEX0[*]   ; Clock10    ; 7.313 ; 7.313 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; Clock10    ; 6.920 ; 6.920 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; Clock10    ; 6.951 ; 6.951 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; Clock10    ; 7.167 ; 7.167 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; Clock10    ; 7.290 ; 7.290 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; Clock10    ; 7.313 ; 7.313 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; Clock10    ; 7.305 ; 7.305 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; Clock10    ; 7.304 ; 7.304 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX1[*]   ; Clock10    ; 5.927 ; 5.927 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; Clock10    ; 5.885 ; 5.885 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; Clock10    ; 5.547 ; 5.547 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; Clock10    ; 5.541 ; 5.541 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; Clock10    ; 5.554 ; 5.554 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; Clock10    ; 5.563 ; 5.563 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; Clock10    ; 5.809 ; 5.809 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; Clock10    ; 5.927 ; 5.927 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX2[*]   ; Clock10    ; 8.288 ; 8.288 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; Clock10    ; 7.891 ; 7.891 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; Clock10    ; 8.221 ; 8.221 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; Clock10    ; 8.264 ; 8.264 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; Clock10    ; 7.934 ; 7.934 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; Clock10    ; 8.249 ; 8.249 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; Clock10    ; 8.206 ; 8.206 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; Clock10    ; 8.288 ; 8.288 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX3[*]   ; Clock10    ; 8.182 ; 8.182 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; Clock10    ; 7.114 ; 7.114 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; Clock10    ; 8.170 ; 8.170 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; Clock10    ; 8.182 ; 8.182 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; Clock10    ; 7.603 ; 7.603 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; Clock10    ; 8.013 ; 8.013 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; Clock10    ; 6.845 ; 6.845 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; Clock10    ; 7.909 ; 7.909 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDG[*]   ; Clock10    ; 5.249 ; 5.249 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; Clock10    ; 4.395 ; 4.395 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; Clock10    ; 4.445 ; 4.445 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; Clock10    ; 4.396 ; 4.396 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; Clock10    ; 5.249 ; 5.249 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; Clock10    ; 4.423 ; 4.423 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; Clock10    ; 4.751 ; 4.751 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; Clock10    ; 5.234 ; 5.234 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; Clock10    ; 4.471 ; 4.471 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]   ; Clock10    ; 5.583 ; 5.583 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; Clock10    ; 4.020 ; 4.020 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; Clock10    ; 4.367 ; 4.367 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; Clock10    ; 4.779 ; 4.779 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; Clock10    ; 5.581 ; 5.581 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; Clock10    ; 4.893 ; 4.893 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; Clock10    ; 4.831 ; 4.831 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; Clock10    ; 5.583 ; 5.583 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; Clock10    ; 4.929 ; 4.929 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; Clock10    ; 5.004 ; 5.004 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; Clock10    ; 4.897 ; 4.897 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+-----------+------------+-------+-------+------------+--------------------------------------+
; HEX0[*]   ; Clock10    ; 1.754 ; 1.754 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; Clock10    ; 1.754 ; 1.754 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; Clock10    ; 1.782 ; 1.782 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; Clock10    ; 1.848 ; 1.848 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; Clock10    ; 1.904 ; 1.904 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; Clock10    ; 1.929 ; 1.929 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; Clock10    ; 1.921 ; 1.921 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; Clock10    ; 1.918 ; 1.918 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX1[*]   ; Clock10    ; 2.031 ; 2.031 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; Clock10    ; 2.201 ; 2.201 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; Clock10    ; 2.035 ; 2.035 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; Clock10    ; 2.031 ; 2.031 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; Clock10    ; 2.041 ; 2.041 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; Clock10    ; 2.054 ; 2.054 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; Clock10    ; 2.150 ; 2.150 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; Clock10    ; 2.202 ; 2.202 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX2[*]   ; Clock10    ; 2.006 ; 2.006 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; Clock10    ; 2.006 ; 2.006 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; Clock10    ; 2.129 ; 2.129 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; Clock10    ; 2.175 ; 2.175 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; Clock10    ; 2.050 ; 2.050 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; Clock10    ; 2.170 ; 2.170 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; Clock10    ; 2.158 ; 2.158 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; Clock10    ; 2.185 ; 2.185 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; HEX3[*]   ; Clock10    ; 2.702 ; 2.702 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; Clock10    ; 2.783 ; 2.783 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; Clock10    ; 3.191 ; 3.191 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; Clock10    ; 3.195 ; 3.195 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; Clock10    ; 2.892 ; 2.892 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; Clock10    ; 3.268 ; 3.268 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; Clock10    ; 2.702 ; 2.702 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; Clock10    ; 3.157 ; 3.157 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDG[*]   ; Clock10    ; 1.774 ; 1.774 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; Clock10    ; 1.774 ; 1.774 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; Clock10    ; 1.802 ; 1.802 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; Clock10    ; 1.774 ; 1.774 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; Clock10    ; 2.098 ; 2.098 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; Clock10    ; 1.793 ; 1.793 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; Clock10    ; 1.921 ; 1.921 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; Clock10    ; 2.129 ; 2.129 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; Clock10    ; 1.827 ; 1.827 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
; LEDR[*]   ; Clock10    ; 1.612 ; 1.612 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; Clock10    ; 1.612 ; 1.612 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; Clock10    ; 1.743 ; 1.743 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; Clock10    ; 1.929 ; 1.929 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; Clock10    ; 2.233 ; 2.233 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; Clock10    ; 2.018 ; 2.018 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; Clock10    ; 1.970 ; 1.970 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; Clock10    ; 2.229 ; 2.229 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; Clock10    ; 2.039 ; 2.039 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; Clock10    ; 2.001 ; 2.001 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; Clock10    ; 1.936 ; 1.936 ; Rise       ; PLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                         ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|pll|clk[0] ; Clock10                              ; 130      ; 0        ; 0        ; 0        ;
; Clock10                              ; PLL_inst|altpll_component|pll|clk[0] ; 14       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 8841733  ; 464      ; 240      ; 32       ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                          ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|pll|clk[0] ; Clock10                              ; 130      ; 0        ; 0        ; 0        ;
; Clock10                              ; PLL_inst|altpll_component|pll|clk[0] ; 14       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|pll|clk[0] ; PLL_inst|altpll_component|pll|clk[0] ; 8841733  ; 464      ; 240      ; 32       ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Nov 06 12:50:03 2015
Info: Command: quartus_sta Project2 -c Project2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Timing.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|pll|inclk[0]} -duty_cycle 65.00 -name {PLL_inst|altpll_component|pll|clk[0]} {PLL_inst|altpll_component|pll|clk[0]}
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: PLL_inst|altpll_component|pll|clk[0] with master clock period: 100.000 found on PLL node: PLL_inst|altpll_component|pll|clk[0] does not match the master clock period requirement: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 28.004
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    28.004         0.000 PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):   191.712         0.000 Clock10 
Info (332146): Worst-case hold slack is 0.615
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.615         0.000 PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     4.020         0.000 Clock10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 32.436
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    32.436         0.000 PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    50.000         0.000 Clock10 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 28.004
    Info (332115): -to_clock [get_clocks {PLL_inst|altpll_component|pll|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 28.004 
    Info (332115): ===================================================================
    Info (332115): From Node    : DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_we_reg
    Info (332115): To Node      : RegisterFile:dprf|regs~13
    Info (332115): Launch Clock : PLL_inst|altpll_component|pll|clk[0] (INVERTED)
    Info (332115): Latch Clock  : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     65.000     65.000           launch edge time
    Info (332115):     65.160      0.160  F        clock network delay
    Info (332115):     65.394      0.234     uTco  DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_we_reg
    Info (332115):     68.771      3.377 RR  CELL  dataMemory|data_rtl_0|auto_generated|ram_block1a13|portadataout[0]
    Info (332115):     71.243      2.472 RR    IC  dataMux|dOut[13]~12|datad
    Info (332115):     71.421      0.178 RR  CELL  dataMux|dOut[13]~12|combout
    Info (332115):     71.716      0.295 RR    IC  dprf|regs~13|sdata
    Info (332115):     72.129      0.413 RR  CELL  RegisterFile:dprf|regs~13
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.095      0.095  R        clock network delay
    Info (332115):    100.133      0.038     uTsu  RegisterFile:dprf|regs~13
    Info (332115): 
    Info (332115): Data Arrival Time  :    72.129
    Info (332115): Data Required Time :   100.133
    Info (332115): Slack              :    28.004 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 191.712
    Info (332115): -to_clock [get_clocks {Clock10}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 191.712 
    Info (332115): ===================================================================
    Info (332115): From Node    : DataMemory:dataMemory|hex[11]
    Info (332115): To Node      : HEX2[6]
    Info (332115): Launch Clock : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): Latch Clock  : Clock10
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.109      0.109  R        clock network delay
    Info (332115):      0.386      0.277     uTco  DataMemory:dataMemory|hex[11]
    Info (332115):      0.386      0.000 RR  CELL  dataMemory|hex[11]|regout
    Info (332115):      3.369      2.983 RR    IC  sevenSeg2|dOut[6]~6|dataa
    Info (332115):      3.914      0.545 RR  CELL  sevenSeg2|dOut[6]~6|combout
    Info (332115):      5.448      1.534 RR    IC  HEX2[6]|datain
    Info (332115):      8.288      2.840 RF  CELL  HEX2[6]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.000      0.000  R        clock network delay
    Info (332115):    200.000    100.000  F  oExt  HEX2[6]
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.288
    Info (332115): Data Required Time :   200.000
    Info (332115): Slack              :   191.712 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.615
    Info (332115): -to_clock [get_clocks {PLL_inst|altpll_component|pll|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.615 
    Info (332115): ===================================================================
    Info (332115): From Node    : Register:pc|dataOut[0]
    Info (332115): To Node      : Register:Mux3to1_SRC3_reg|dataOut[0]
    Info (332115): Launch Clock : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): Latch Clock  : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.110      0.110  R        clock network delay
    Info (332115):      0.387      0.277     uTco  Register:pc|dataOut[0]
    Info (332115):      0.387      0.000 RR  CELL  pc|dataOut[0]|regout
    Info (332115):      0.737      0.350 RR    IC  Mux3to1_SRC3_reg|dataOut~32|datad
    Info (332115):      0.915      0.178 RR  CELL  Mux3to1_SRC3_reg|dataOut~32|combout
    Info (332115):      0.915      0.000 RR    IC  Mux3to1_SRC3_reg|dataOut[0]|datain
    Info (332115):      1.011      0.096 RR  CELL  Register:Mux3to1_SRC3_reg|dataOut[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.110      0.110  R        clock network delay
    Info (332115):      0.396      0.286      uTh  Register:Mux3to1_SRC3_reg|dataOut[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.011
    Info (332115): Data Required Time :     0.396
    Info (332115): Slack              :     0.615 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 4.020
    Info (332115): -to_clock [get_clocks {Clock10}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 4.020 
    Info (332115): ===================================================================
    Info (332115): From Node    : DataMemory:dataMemory|ledr[0]
    Info (332115): To Node      : LEDR[0]
    Info (332115): Launch Clock : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): Latch Clock  : Clock10
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.109      0.109  R        clock network delay
    Info (332115):      0.386      0.277     uTco  DataMemory:dataMemory|ledr[0]
    Info (332115):      0.386      0.000 RR  CELL  dataMemory|ledr[0]|regout
    Info (332115):      1.180      0.794 RR    IC  LEDR[0]|datain
    Info (332115):      4.020      2.840 RR  CELL  LEDR[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  R  oExt  LEDR[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.020
    Info (332115): Data Required Time :     0.000
    Info (332115): Slack              :     4.020 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 32.436
    Info (332113): Targets: [get_clocks {PLL_inst|altpll_component|pll|clk[0]}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 32.436 
    Info (332113): ===================================================================
    Info (332113): Node             : DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : PLL_inst|altpll_component|pll|clk[0] (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     65.000     65.000           launch edge time
    Info (332113):     65.000      0.000           source latency
    Info (332113):     65.000      0.000           CLOCK_50
    Info (332113):     66.026      1.026 RR  CELL  CLOCK_50|combout
    Info (332113):     68.518      2.492 RR    IC  PLL_inst|altpll_component|pll|inclk[0]
    Info (332113):     62.581     -5.937 RR  CELL  PLL_inst|altpll_component|pll|clk[0]
    Info (332113):     63.510      0.929 FF    IC  PLL_inst|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     63.510      0.000 FF  CELL  PLL_inst|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     64.436      0.926 FF    IC  dataMemory|data_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):     65.183      0.747 FR  CELL  DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    100.000    100.000           launch edge time
    Info (332113):    100.000      0.000           source latency
    Info (332113):    100.000      0.000           CLOCK_50
    Info (332113):    101.026      1.026 RR  CELL  CLOCK_50|combout
    Info (332113):    103.518      2.492 RR    IC  PLL_inst|altpll_component|pll|inclk[0]
    Info (332113):     97.581     -5.937 RR  CELL  PLL_inst|altpll_component|pll|clk[0]
    Info (332113):     98.510      0.929 RR    IC  PLL_inst|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     98.510      0.000 RR  CELL  PLL_inst|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     99.436      0.926 RR    IC  dataMemory|data_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):    100.183      0.747 RF  CELL  DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.564
    Info (332113): Actual Width     :    35.000
    Info (332113): Slack            :    32.436
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 50.000
    Info (332113): Targets: [get_clocks {Clock10}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 50.000 
    Info (332113): ===================================================================
    Info (332113): Node             : CLOCK_50|combout
    Info (332113): Clock            : Clock10
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      1.026      1.026 RR  CELL  CLOCK_50|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     50.000     50.000           launch edge time
    Info (332113):     50.000      0.000           source latency
    Info (332113):     50.000      0.000           CLOCK_50
    Info (332113):     51.026      1.026 FF  CELL  CLOCK_50|combout
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :    50.000
    Info (332113): Slack            :    50.000
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: PLL_inst|altpll_component|pll|clk[0] with master clock period: 100.000 found on PLL node: PLL_inst|altpll_component|pll|clk[0] does not match the master clock period requirement: 20.000
Info (332146): Worst-case setup slack is 31.624
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    31.624         0.000 PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):   196.666         0.000 Clock10 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     1.612         0.000 Clock10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 32.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    32.873         0.000 PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    50.000         0.000 Clock10 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 31.624
    Info (332115): -to_clock [get_clocks {PLL_inst|altpll_component|pll|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 31.624 
    Info (332115): ===================================================================
    Info (332115): From Node    : DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_we_reg
    Info (332115): To Node      : RegisterFile:dprf|regs~13
    Info (332115): Launch Clock : PLL_inst|altpll_component|pll|clk[0] (INVERTED)
    Info (332115): Latch Clock  : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     65.000     65.000           launch edge time
    Info (332115):     64.784     -0.216  F        clock network delay
    Info (332115):     64.906      0.122     uTco  DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a13~porta_we_reg
    Info (332115):     66.821      1.915 RR  CELL  dataMemory|data_rtl_0|auto_generated|ram_block1a13|portadataout[0]
    Info (332115):     67.788      0.967 RR    IC  dataMux|dOut[13]~12|datad
    Info (332115):     67.847      0.059 RR  CELL  dataMux|dOut[13]~12|combout
    Info (332115):     67.951      0.104 RR    IC  dprf|regs~13|sdata
    Info (332115):     68.136      0.185 RR  CELL  RegisterFile:dprf|regs~13
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):     99.728     -0.272  R        clock network delay
    Info (332115):     99.760      0.032     uTsu  RegisterFile:dprf|regs~13
    Info (332115): 
    Info (332115): Data Arrival Time  :    68.136
    Info (332115): Data Required Time :    99.760
    Info (332115): Slack              :    31.624 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 196.666
    Info (332115): -to_clock [get_clocks {Clock10}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 196.666 
    Info (332115): ===================================================================
    Info (332115): From Node    : DataMemory:dataMemory|hex[15]
    Info (332115): To Node      : HEX3[4]
    Info (332115): Launch Clock : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): Latch Clock  : Clock10
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.260     -0.260  R        clock network delay
    Info (332115):     -0.119      0.141     uTco  DataMemory:dataMemory|hex[15]
    Info (332115):     -0.119      0.000 FF  CELL  dataMemory|hex[15]|regout
    Info (332115):      0.060      0.179 FF    IC  sevenSeg3|dOut[4]~4|dataa
    Info (332115):      0.240      0.180 FR  CELL  sevenSeg3|dOut[4]~4|combout
    Info (332115):      1.946      1.706 RR    IC  HEX3[4]|datain
    Info (332115):      3.334      1.388 RR  CELL  HEX3[4]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.000      0.000  R        clock network delay
    Info (332115):    200.000    100.000  R  oExt  HEX3[4]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.334
    Info (332115): Data Required Time :   200.000
    Info (332115): Slack              :   196.666 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215
    Info (332115): -to_clock [get_clocks {PLL_inst|altpll_component|pll|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.215 
    Info (332115): ===================================================================
    Info (332115): From Node    : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): To Node      : Register:Mux3to1_SRC3_reg|dataOut[15]
    Info (332115): Launch Clock : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): Latch Clock  : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -1.944     -1.944  R        clock network delay
    Info (332115):     -1.302      0.642 RR    IC  PLL_inst|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332115):     -1.302      0.000 RR  CELL  PLL_inst|altpll_component|_clk0~clkctrl|outclk
    Info (332115):     -0.426      0.876 RR    IC  DMEM_DATA_reg|dataOut[5]~33|datad
    Info (332115):     -0.367      0.059 RR  CELL  DMEM_DATA_reg|dataOut[5]~33|combout
    Info (332115):     -0.264      0.103 RR    IC  Mux3to1_SRC3_reg|dataOut[15]|ena
    Info (332115):      0.109      0.373 RR  CELL  Register:Mux3to1_SRC3_reg|dataOut[15]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):     -0.258     -0.258  R        clock network delay
    Info (332115):     -0.106      0.152      uTh  Register:Mux3to1_SRC3_reg|dataOut[15]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.109
    Info (332115): Data Required Time :    -0.106
    Info (332115): Slack              :     0.215 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.612
    Info (332115): -to_clock [get_clocks {Clock10}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.612 
    Info (332115): ===================================================================
    Info (332115): From Node    : DataMemory:dataMemory|ledr[0]
    Info (332115): To Node      : LEDR[0]
    Info (332115): Launch Clock : PLL_inst|altpll_component|pll|clk[0]
    Info (332115): Latch Clock  : Clock10
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     -0.260     -0.260  R        clock network delay
    Info (332115):     -0.119      0.141     uTco  DataMemory:dataMemory|ledr[0]
    Info (332115):     -0.119      0.000 RR  CELL  dataMemory|ledr[0]|regout
    Info (332115):      0.204      0.323 RR    IC  LEDR[0]|datain
    Info (332115):      1.612      1.408 RR  CELL  LEDR[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  R  oExt  LEDR[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.612
    Info (332115): Data Required Time :     0.000
    Info (332115): Slack              :     1.612 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 32.873
    Info (332113): Targets: [get_clocks {PLL_inst|altpll_component|pll|clk[0]}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 32.873 
    Info (332113): ===================================================================
    Info (332113): Node             : DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : PLL_inst|altpll_component|pll|clk[0] (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     65.000     65.000           launch edge time
    Info (332113):     65.000      0.000           source latency
    Info (332113):     65.000      0.000           CLOCK_50
    Info (332113):     65.571      0.571 RR  CELL  CLOCK_50|combout
    Info (332113):     67.241      1.670 RR    IC  PLL_inst|altpll_component|pll|inclk[0]
    Info (332113):     63.056     -4.185 RR  CELL  PLL_inst|altpll_component|pll|clk[0]
    Info (332113):     63.698      0.642 FF    IC  PLL_inst|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     63.698      0.000 FF  CELL  PLL_inst|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     64.376      0.678 FF    IC  dataMemory|data_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):     64.803      0.427 FR  CELL  DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    100.000    100.000           launch edge time
    Info (332113):    100.000      0.000           source latency
    Info (332113):    100.000      0.000           CLOCK_50
    Info (332113):    100.571      0.571 RR  CELL  CLOCK_50|combout
    Info (332113):    102.241      1.670 RR    IC  PLL_inst|altpll_component|pll|inclk[0]
    Info (332113):     98.056     -4.185 RR  CELL  PLL_inst|altpll_component|pll|clk[0]
    Info (332113):     98.698      0.642 RR    IC  PLL_inst|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     98.698      0.000 RR  CELL  PLL_inst|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     99.376      0.678 RR    IC  dataMemory|data_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):     99.803      0.427 RF  CELL  DataMemory:dataMemory|altsyncram:data_rtl_0|altsyncram_5b61:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.127
    Info (332113): Actual Width     :    35.000
    Info (332113): Slack            :    32.873
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 50.000
    Info (332113): Targets: [get_clocks {Clock10}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 50.000 
    Info (332113): ===================================================================
    Info (332113): Node             : CLOCK_50|combout
    Info (332113): Clock            : Clock10
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.571      0.571 RR  CELL  CLOCK_50|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     50.000     50.000           launch edge time
    Info (332113):     50.000      0.000           source latency
    Info (332113):     50.000      0.000           CLOCK_50
    Info (332113):     50.571      0.571 FF  CELL  CLOCK_50|combout
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :    50.000
    Info (332113): Slack            :    50.000
    Info (332113): ===================================================================
    Info (332113): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 420 megabytes
    Info: Processing ended: Fri Nov 06 12:50:14 2015
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:04


