<module name="HWSEQ" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="SIMCOP_HWSEQ_CTRL" acronym="SIMCOP_HWSEQ_CTRL" offset="0x68" width="32" description="SIMCOP HW sequencer control register">
    <bitfield id="HW_SEQ_STEP_COUNTER" width="16" begin="31" end="16" resetval="0x0" description="Number of steps executed by the HW sequencer. HW_SEQ_STEP_COUNTER=0 corresponds to manual sequencing." range="" rwaccess="RW"/>
    <bitfield id="BBM_LDC" width="1" begin="15" end="15" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Choses if the automatic BBM interface is connected to VLCDJ or LDC (for SCS data). This register shall only be modified when there's no active traffic between VLCDJ/LDC and the BITSTREAM buffer" range="" rwaccess="RW">
      <bitenum value="0" id="VLCDJ" token="BBM_LDC_0" description="VLCDJ"/>
      <bitenum value="1" id="LCD" token="BBM_LDC_1" description="LCD"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="STEP" width="2" begin="12" end="11" resetval="0x0" description="This register is automatically updated by the HW sequencer when it is active. Otherwise, SW could use it to activate the content of a given set of step registers (SIMCOP_HWSEQ_STEP_*) or to chose the 1st step number of a sequence." range="" rwaccess="RW"/>
    <bitfield id="CPU_PROC_DONE" width="1" begin="10" end="10" resetval="0x0" description="Used by the CPU to tell that it has completed data processing. This feature should be used together with the CPU_PROC_START_IRQ event Read's always return 0." range="" rwaccess="W">
      <bitenum value="0" id="ZERO" token="CPU_PROC_DONE_0" description="No effect."/>
      <bitenum value="1" id="ONE" token="CPU_PROC_DONE_1" description="CPU processing completed."/>
    </bitfield>
    <bitfield id="BBM_SYNC_CHAN" width="2" begin="9" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Defines the SIMCOP DMA HW synchronization channel to be used for BBM. This register is only used when BITSTREAM=ENCODE or DECODE. SW must ensure that the same DMA HW synchronization channel isn't used by the HW sequencer." range="" rwaccess="RW"/>
    <bitfield id="BBM_STATUS" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Status of the Bitstream Buffer Management HW. Used only during automatic mode [BITSTREAM=5 or 6] Equals 0 (IDLE) in manual mode [BITSTREAM=0..4]. Set when automatic mode is entered. Automatic encode mode: used to detect when all banks have been flushed after the processing has completed (i.e. but request bank signals have been de-asserted by BBM). Automatic decode mode (BITSTREAM=DECODE): returns to 0 (IDLE) when automatic mode is left (BITSTREAM=COPR)." range="" rwaccess="R">
      <bitenum value="0" id="IDLE" token="BBM_STATUS_0" description="BBM is idle"/>
      <bitenum value="1" id="BUSY" token="BBM_STATUS_1" description="BBM is busy."/>
    </bitfield>
    <bitfield id="BITSTREAM" width="3" begin="6" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. BITSTREAM buffer access control" range="" rwaccess="RW">
      <bitenum value="6" id="PINGPONG_DECODE" token="BITSTREAM_6" description="The BITSTREAM buffer is managed by HW as a PING/PONG buffer to support JPEG decode use case. It could be accessed by the SIMCOP DMA or the the VLCDJ module. The BITSTREAM HW sequence is reset when the mode is changed to COPR, VLCDJ or DMA."/>
      <bitenum value="1" id="DMA_DMA" token="BITSTREAM_1" description="Bank 0: DMA (0x1000-0x17FF) Bank 1: DMA (0x1800-0x1FFF)"/>
      <bitenum value="0" id="COPR" token="BITSTREAM_0" description="Bank 0: coprocessor bus (0x1000-0x17FF) Bank 1: coprocessor bus (0x1800-0x1FFF)"/>
      <bitenum value="2" id="VLCDJ_VLCDJ" token="BITSTREAM_2" description="Bank 0: VLCDJ.B / LDC (0x000-0x7FF) Bank 1: VLCDJ.B / LDC (0x800-0xFFF)"/>
      <bitenum value="4" id="VLCDJ_DMA" token="BITSTREAM_4" description="Bank 0: VLCDJ.B / LDC (0x000-0x7FF) Bank 1: DMA (0x1800-0x1FFF)"/>
      <bitenum value="5" id="PINGPONG_ENCODE" token="BITSTREAM_5" description="The BITSTREAM buffer is managed by HW as a PING/PONG buffer to support JPEG encode / SCS use case. It could be accessed by the SIMCOP DMA or the the VLCDJ / LDC module. The BITSTREAM HW sequence is reset when the mode is changed to COPR, VLCDJ or DMA. This mode shall not be used when BBM / LDC =1"/>
      <bitenum value="3" id="DMA_VLCDJ" token="BITSTREAM_3" description="Bank 0: DMA (0x1000-0x17FF) Bank 1: VLCDJ.B / LDC (0x800-0xFFF)"/>
    </bitfield>
    <bitfield id="BITSTR_XFER_SIZE" width="2" begin="3" end="2" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Defines the amount of data to be transferred per HW request to the SIMCOP DMA. Bigger sizes lead to better SDRAM efficiency but prevents fine grained DMA transfer arbitration. This register is only used by HW when BITSTREAM=ENCODE or BITSTREAM=DECODE." range="" rwaccess="RW">
      <bitenum value="0" id="B2046" token="BITSTR_XFER_SIZE_0" description="2048 bytes"/>
      <bitenum value="1" id="B1024" token="BITSTR_XFER_SIZE_1" description="1024 bytes"/>
      <bitenum value="3" id="B256" token="BITSTR_XFER_SIZE_3" description="256 bytes"/>
      <bitenum value="2" id="B512" token="BITSTR_XFER_SIZE_2" description="512 bytes"/>
    </bitfield>
    <bitfield id="HW_SEQ_STOP" width="1" begin="1" end="1" resetval="0x0" description="Stop the HW sequencer. This feature is typically used to recover from an error condition. Read's always return 0." range="" rwaccess="W">
      <bitenum value="0" id="NOEFFECT" token="HW_SEQ_STOP_0" description="No effect."/>
      <bitenum value="1" id="STOP" token="HW_SEQ_STOP_1" description="Stop the HW sequence immediately (dont wait for expected DONE events). Setting this bit while the sequencer is idle has no effect."/>
    </bitfield>
    <bitfield id="HW_SEQ_START" width="1" begin="0" end="0" resetval="0x0" description="Start the HW sequencer. Read's always return 0." range="" rwaccess="W">
      <bitenum value="0" id="NOCHANGE" token="HW_SEQ_START_0" description="No effect."/>
      <bitenum value="1" id="START" token="HW_SEQ_START_1" description="Starts step number.STEP of the HW sequence. Setting this bit while the sequencer is running has no effect."/>
    </bitfield>
  </register>
  <register id="SIMCOP_HWSEQ_STATUS" acronym="SIMCOP_HWSEQ_STATUS" offset="0x6C" width="32" description="HW sequencer status register">
    <bitfield id="HW_SEQ_STEP_COUNTER" width="16" begin="31" end="16" resetval="0x0" description="Current step number" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="STATE" width="1" begin="0" end="0" resetval="0x0" description="Current state" range="" rwaccess="R">
      <bitenum value="0" id="IDLE" token="STATE_0" description="Idle"/>
      <bitenum value="1" id="RUNNING" token="STATE_1" description="Running"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HWSEQ_OVERRIDE" acronym="SIMCOP_HWSEQ_OVERRIDE" offset="0x70" width="32" description="HW sequencer override control register. Bits in this register select what configuration register control a resource. 0: Resource controlled by HW sequencer. HW uses the value from SIMCOP_HWSEQ_STEP_xx registers for the chosen resource 1: Resource controlled by SW HW uses the value from SIMCOP_HWSEQ_STEP_xx_OVERRIDE registers for the chosen resource The bit field name matches the one of the resource. For example, IMX_A_D_OFST_OVR selects if SIMCOP_HWSEQ_STEP_CTRL__x.IMX_A_D_OFST or.IMX_A_D_OFST controls how image buffers are arranged in the IMX #A address map.">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="VTNF_IO_OFST_OVR" width="1" begin="19" end="19" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="COEFF_B" width="1" begin="18" end="18" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="RW"/>
    <bitfield id="COEFF_A" width="1" begin="17" end="17" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="RW"/>
    <bitfield id="IMBUFF_H" width="1" begin="16" end="16" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="IMBUFF_G" width="1" begin="15" end="15" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="IMBUFF_F" width="1" begin="14" end="14" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="IMBUFF_E" width="1" begin="13" end="13" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="IMBUFF_D" width="1" begin="12" end="12" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="RW"/>
    <bitfield id="IMBUFF_C" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="RW"/>
    <bitfield id="IMBUFF_B" width="1" begin="10" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="RW"/>
    <bitfield id="IMBUFF_A" width="1" begin="9" end="9" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="RW"/>
    <bitfield id="LDC_O_OFST_OVR" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ROT_O_OFST_OVR" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="RW"/>
    <bitfield id="ROT_I_OFST_OVR" width="1" begin="6" end="6" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="RW"/>
    <bitfield id="NSF_IO_OFST_OVR" width="1" begin="5" end="5" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="RW"/>
    <bitfield id="DCT_F_OFST_OVR" width="1" begin="4" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="RW"/>
    <bitfield id="DCT_S_OFST_OVR" width="1" begin="3" end="3" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="RW"/>
    <bitfield id="VLCDJ_IO_OFST_OVR" width="1" begin="2" end="2" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="RW"/>
    <bitfield id="IMX_B_D_OFST_OVR" width="1" begin="1" end="1" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="RW"/>
    <bitfield id="IMX_A_D_OFST_OVR" width="1" begin="0" end="0" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="RW"/>
  </register>
  <register id="SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE" acronym="SIMCOP_HWSEQ_STEP_CTRL_OVERRIDE" offset="0x74" width="32" description="HW sequencer override register. Used to execute SW sequences in parallel to HW sequencing steps">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="ROT_O_OFST" width="2" begin="27" end="26" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls ROT.O bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="ROT_O_OFST_0" description="EFGH"/>
      <bitenum value="1" id="ONE" token="ROT_O_OFST_1" description="FGHE"/>
      <bitenum value="3" id="THREE" token="ROT_O_OFST_3" description="HEFG"/>
      <bitenum value="2" id="TWO" token="ROT_O_OFST_2" description="GHEF"/>
    </bitfield>
    <bitfield id="ROT_I_OFST" width="2" begin="25" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls ROT_I bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="ROT_I_OFST_0" description="ABCD"/>
      <bitenum value="1" id="ONE" token="ROT_I_OFST_1" description="BCDA"/>
      <bitenum value="3" id="THREE" token="ROT_I_OFST_3" description="DABC"/>
      <bitenum value="2" id="TWO" token="ROT_I_OFST_2" description="CDAB"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="DCT_F_OFST" width="3" begin="22" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls DCT.F bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="1" id="ONE" token="DCT_F_OFST_1" description="BCDG"/>
      <bitenum value="0" id="ZERO" token="DCT_F_OFST_0" description="ABCD"/>
      <bitenum value="2" id="TWO" token="DCT_F_OFST_2" description="CDGH"/>
      <bitenum value="4" id="FOUR" token="DCT_F_OFST_4" description="GHAB"/>
      <bitenum value="5" id="FIVE" token="DCT_F_OFST_5" description="HABC"/>
      <bitenum value="3" id="THREE" token="DCT_F_OFST_3" description="DGHA"/>
    </bitfield>
    <bitfield id="DCT_S_OFST" width="2" begin="19" end="18" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls DCT.S bus mapping to image buffers: 0x0000 0x1000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="DCT_S_OFST_0" description="EF"/>
      <bitenum value="1" id="ONE" token="DCT_S_OFST_1" description="FG"/>
      <bitenum value="3" id="THREE" token="DCT_S_OFST_3" description="HE"/>
      <bitenum value="2" id="TWO" token="DCT_S_OFST_2" description="GH"/>
    </bitfield>
    <bitfield id="VLCDJ_IO_OFST" width="3" begin="17" end="15" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls VLCDJ IO data bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="1" id="ONE" token="VLCDJ_IO_OFST_1" description="BCDG"/>
      <bitenum value="0" id="ZERO" token="VLCDJ_IO_OFST_0" description="ABCD"/>
      <bitenum value="2" id="TWO" token="VLCDJ_IO_OFST_2" description="CDGH"/>
      <bitenum value="4" id="FOUR" token="VLCDJ_IO_OFST_4" description="GHAB"/>
      <bitenum value="5" id="FIVE" token="VLCDJ_IO_OFST_5" description="HABC"/>
      <bitenum value="3" id="THREE" token="VLCDJ_IO_OFST_3" description="DGHA"/>
    </bitfield>
    <bitfield id="IMX_B_D_OFST" width="2" begin="14" end="13" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls IMX #B data bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="IMX_B_D_OFST_0" description="ABCD"/>
      <bitenum value="1" id="ONE" token="IMX_B_D_OFST_1" description="CDEF"/>
      <bitenum value="3" id="THREE" token="IMX_B_D_OFST_3" description="GHAB"/>
      <bitenum value="2" id="TWO" token="IMX_B_D_OFST_2" description="EFGH"/>
    </bitfield>
    <bitfield id="IMX_A_D_OFST" width="2" begin="12" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls IMX #A data bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="IMX_A_D_OFST_0" description="ABCD"/>
      <bitenum value="1" id="ONE" token="IMX_A_D_OFST_1" description="CDEF"/>
      <bitenum value="3" id="THREE" token="IMX_A_D_OFST_3" description="GHAB"/>
      <bitenum value="2" id="TWO" token="IMX_A_D_OFST_2" description="EFGH"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="10" end="9" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="VTNF_TRIGGER" width="1" begin="8" end="8" resetval="0x0" description="SW controlled START/DONE synchronization" range="" rwaccess="RW">
      <bitenum value="0" id="WZERO" token="VTNF_TRIGGER_0" description="No Effect"/>
      <bitenum value="1" id="WONE" token="VTNF_TRIGGER_1" description="Send a start pulse and clears the memorized done pulse"/>
    </bitfield>
    <bitfield id="DMA_TRIGGER" width="3" begin="7" end="5" resetval="0x0" description="SW controlled START/DONE synchronization" range="" rwaccess="RW">
      <bitenum value="6" id="CHAN2" token="DMA_TRIGGER_6" description="Trigger channel 2. Clears all memorized done pulses for DMA."/>
      <bitenum value="1" id="CHAN0_1" token="DMA_TRIGGER_1" description="Trigger channel 0 and 1. Clears all memorized done pulses for DMA."/>
      <bitenum value="7" id="CHAN3" token="DMA_TRIGGER_7" description="Trigger channel 3. Clears all memorized done pulses for DMA."/>
      <bitenum value="0" id="NE" token="DMA_TRIGGER_0" description="No effect"/>
      <bitenum value="2" id="CHAN0_2" token="DMA_TRIGGER_2" description="Trigger channel 0, 1, 2. Clears all memorized done pulses for DMA."/>
      <bitenum value="4" id="CHAN0" token="DMA_TRIGGER_4" description="Trigger channel 0. Clears all memorized done pulses for DMA."/>
      <bitenum value="5" id="CHAN1" token="DMA_TRIGGER_5" description="Trigger channel 1. Clears all memorized done pulses for DMA."/>
      <bitenum value="3" id="CHAN0_3" token="DMA_TRIGGER_3" description="Trigger channel 0, 1, 2 and 3. Clears all memorized done pulses for DMA."/>
    </bitfield>
    <bitfield id="ROT_A_TRIGGER" width="1" begin="4" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. SW controlled START/DONE synchronization" range="" rwaccess="RW">
      <bitenum value="0" id="WZERO" token="ROT_A_TRIGGER_0" description="No Effect"/>
      <bitenum value="1" id="WONE" token="ROT_A_TRIGGER_1" description="Send a start pulse and clears the memorized done pulse"/>
    </bitfield>
    <bitfield id="NSF_TRIGGER" width="1" begin="3" end="3" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. SW controlled START/DONE synchronization" range="" rwaccess="RW">
      <bitenum value="0" id="WZERO" token="NSF_TRIGGER_0" description="No Effect"/>
      <bitenum value="1" id="WONE" token="NSF_TRIGGER_1" description="Send a start pulse and clears the memorized done pulse"/>
    </bitfield>
    <bitfield id="VLCDJ_TRIGGER" width="1" begin="2" end="2" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. SW controlled START/DONE synchronization" range="" rwaccess="RW">
      <bitenum value="0" id="WZERO" token="VLCDJ_TRIGGER_0" description="No Effect"/>
      <bitenum value="1" id="WONE" token="VLCDJ_TRIGGER_1" description="Send a start pulse and clears the memorized done pulse"/>
    </bitfield>
    <bitfield id="DCT_TRIGGER" width="1" begin="1" end="1" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. SW controlled START/DONE synchronization" range="" rwaccess="RW">
      <bitenum value="0" id="WZERO" token="DCT_TRIGGER_0" description="No Effect"/>
      <bitenum value="1" id="WONE" token="DCT_TRIGGER_1" description="Send a start pulse and clears the memorized done pulse"/>
    </bitfield>
    <bitfield id="LDC_TRIGGER" width="1" begin="0" end="0" resetval="0x0" description="SW controlled START/DONE synchronization" range="" rwaccess="RW">
      <bitenum value="0" id="WZERO" token="LDC_TRIGGER_0" description="No Effect"/>
      <bitenum value="1" id="WONE" token="LDC_TRIGGER_1" description="Send a start pulse and clears the memorized done pulse"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE" acronym="SIMCOP_HWSEQ_STEP_SWITCH_OVERRIDE" offset="0x78" width="32" description="HW sequencer override register. Used to execute SW sequences in parallel to HW sequencing steps">
    <bitfield id="IMBUFF_H" width="4" begin="31" end="28" resetval="0x0" description="Switch for image buffer #h" range="" rwaccess="RW">
      <bitenum value="0" id="COPR" token="IMBUFF_H_0" description="Coprocessor bus"/>
      <bitenum value="1" id="DMA" token="IMBUFF_H_1" description="SIMCOP DMA"/>
      <bitenum value="10" id="VTNF_IO" token="IMBUFF_H_10" description="VTNF IO"/>
      <bitenum value="9" id="LDC_O" token="IMBUFF_H_9" description="LDC_O"/>
    </bitfield>
    <bitfield id="IMBUFF_G" width="4" begin="27" end="24" resetval="0x0" description="Switch for image buffer #g" range="" rwaccess="RW">
      <bitenum value="0" id="COPR" token="IMBUFF_G_0" description="Coprocessor bus"/>
      <bitenum value="1" id="DMA" token="IMBUFF_G_1" description="SIMCOP DMA"/>
      <bitenum value="10" id="VTNF_IO" token="IMBUFF_G_10" description="VTNF IO"/>
      <bitenum value="9" id="LDC_O" token="IMBUFF_G_9" description="LDC_O"/>
    </bitfield>
    <bitfield id="IMBUFF_F" width="4" begin="23" end="20" resetval="0x0" description="Switch for image buffer #f" range="" rwaccess="RW">
      <bitenum value="0" id="COPR" token="IMBUFF_F_0" description="Coprocessor bus"/>
      <bitenum value="1" id="DMA" token="IMBUFF_F_1" description="SIMCOP DMA"/>
      <bitenum value="8" id="VTNF_IO" token="IMBUFF_F_8" description="VTNF IO"/>
      <bitenum value="6" id="LDC_O" token="IMBUFF_F_6" description="LDC_O"/>
    </bitfield>
    <bitfield id="IMBUFF_E" width="4" begin="19" end="16" resetval="0x0" description="Switch for image buffer #e" range="" rwaccess="RW">
      <bitenum value="0" id="COPR" token="IMBUFF_E_0" description="Coprocessor bus"/>
      <bitenum value="1" id="DMA" token="IMBUFF_E_1" description="SIMCOP DMA"/>
      <bitenum value="8" id="VTNF_IO" token="IMBUFF_E_8" description="VTNF IO"/>
      <bitenum value="6" id="LDC_O" token="IMBUFF_E_6" description="LDC_O"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMBUFF_D" width="3" begin="14" end="12" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Switch for image buffer #d" range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_I" token="IMBUFF_D_6" description="ROT_A_I"/>
      <bitenum value="1" id="DMA" token="IMBUFF_D_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="IMBUFF_D_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="IMBUFF_D_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_D_2" description="IMX #A"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_D_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="IMBUFF_D_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_D_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMBUFF_C" width="3" begin="10" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Switch for image buffer #c." range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_I" token="IMBUFF_C_6" description="ROT_A_I"/>
      <bitenum value="1" id="DMA" token="IMBUFF_C_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="IMBUFF_C_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="IMBUFF_C_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_C_2" description="IMX #A"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_C_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="IMBUFF_C_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_C_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMBUFF_B" width="3" begin="6" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Switch for image buffer #b." range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_I" token="IMBUFF_B_6" description="ROT_A_I"/>
      <bitenum value="1" id="DMA" token="IMBUFF_B_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="IMBUFF_B_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="IMBUFF_B_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_B_2" description="IMX #A IMBUFF"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_B_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="IMBUFF_B_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_B_3" description="IMX #B IMBUFF"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMBUFF_A" width="3" begin="2" end="0" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Switch for image buffer #a" range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_I" token="IMBUFF_A_6" description="ROT_A_I"/>
      <bitenum value="1" id="DMA" token="IMBUFF_A_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="IMBUFF_A_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="IMBUFF_A_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_A_2" description="IMX #a IMBUFF"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_A_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="IMBUFF_A_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_A_3" description="IMX #B IMBUFF"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE" acronym="SIMCOP_HWSEQ_STEP_CTRL2_OVERRIDE" offset="0x7C" width="32" description="HW sequencer override register. Used to execute SW sequences in parallel to HW sequencing steps">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="VTNF_IO_OFST" width="2" begin="13" end="12" resetval="0x0" description="Controls VTNF_IO bus mapping to image buffers: 0x0000 0x1000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="VTNF_IO_OFST_0" description="EF"/>
      <bitenum value="1" id="ONE" token="VTNF_IO_OFST_1" description="FG"/>
      <bitenum value="3" id="E3" token="VTNF_IO_OFST_3" description="HE"/>
      <bitenum value="2" id="E2" token="VTNF_IO_OFST_2" description="GH"/>
    </bitfield>
    <bitfield id="NSF2_IO_OFST" width="2" begin="11" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls NSF_IO bus mapping to image buffers: 0x0000 0x1000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="NSF2_IO_OFST_0" description="EF"/>
      <bitenum value="1" id="ONE" token="NSF2_IO_OFST_1" description="FG"/>
      <bitenum value="3" id="E3" token="NSF2_IO_OFST_3" description="HE"/>
      <bitenum value="2" id="E2" token="NSF2_IO_OFST_2" description="GH"/>
    </bitfield>
    <bitfield id="LDC_O_OFST" width="2" begin="9" end="8" resetval="0x0" description="Controls LDC.O bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="0" id="E0" token="LDC_O_OFST_0" description="EFGH"/>
      <bitenum value="1" id="E1" token="LDC_O_OFST_1" description="FGHE"/>
      <bitenum value="3" id="E3" token="LDC_O_OFST_3" description="HEFG"/>
      <bitenum value="2" id="E2" token="LDC_O_OFST_2" description="GHEF"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="COEFF_B" width="3" begin="6" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Coefficient buffer #B switch" range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_O" token="COEFF_B_6" description="ROT #A O"/>
      <bitenum value="1" id="DMA" token="COEFF_B_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="COEFF_B_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="COEFF_B_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="COEFF_B_2" description="IMX #A"/>
      <bitenum value="4" id="VLCDJ_IO" token="COEFF_B_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="COEFF_B_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="COEFF_B_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="COEFF_A" width="3" begin="2" end="0" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Coefficient buffer #a switch" range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_I" token="COEFF_A_6" description="ROT #A I"/>
      <bitenum value="1" id="DMA" token="COEFF_A_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="COEFF_A_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="COEFF_A_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="COEFF_A_2" description="IMX #A"/>
      <bitenum value="4" id="VLCDJ_IO" token="COEFF_A_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="COEFF_A_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="COEFF_A_3" description="IMX #B"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HWSEQ_STEP_CTRL_i_0" acronym="SIMCOP_HWSEQ_STEP_CTRL_i_0" offset="0x80" width="32" description="HW sequencer step control register">
    <bitfield id="CPU_SYNC" width="1" begin="31" end="31" resetval="0x0" description="Enable HW synchronization with the CPU so that it could be used for some processing on in the macro-block pipeline." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="CPU_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="CPU_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="DMA_OFST" width="3" begin="30" end="28" resetval="0x0" description="Controls DMA bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000" range="" rwaccess="RW">
      <bitenum value="6" id="SIX" token="DMA_OFST_6" description="GHABCDEF"/>
      <bitenum value="1" id="ONE" token="DMA_OFST_1" description="BCDEFGHA"/>
      <bitenum value="7" id="SEVEN" token="DMA_OFST_7" description="HABCDEFG"/>
      <bitenum value="0" id="ZERO" token="DMA_OFST_0" description="ABCDEFGH"/>
      <bitenum value="2" id="TWO" token="DMA_OFST_2" description="CDEFGHAB"/>
      <bitenum value="4" id="FOUR" token="DMA_OFST_4" description="EFGHABCD"/>
      <bitenum value="5" id="FIVE" token="DMA_OFST_5" description="FGHABCDE"/>
      <bitenum value="3" id="THREE" token="DMA_OFST_3" description="DEFGHABC"/>
    </bitfield>
    <bitfield id="ROT_O_OFST" width="2" begin="27" end="26" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls ROT.O bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="ROT_O_OFST_0" description="EFGH"/>
      <bitenum value="1" id="ONE" token="ROT_O_OFST_1" description="FGHE"/>
      <bitenum value="3" id="THREE" token="ROT_O_OFST_3" description="HEFG"/>
      <bitenum value="2" id="TWO" token="ROT_O_OFST_2" description="GHEF"/>
    </bitfield>
    <bitfield id="ROT_I_OFST" width="2" begin="25" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls ROT_I bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="ROT_I_OFST_0" description="ABCD"/>
      <bitenum value="1" id="ONE" token="ROT_I_OFST_1" description="BCDA"/>
      <bitenum value="3" id="THREE" token="ROT_I_OFST_3" description="DABC"/>
      <bitenum value="2" id="TWO" token="ROT_I_OFST_2" description="CDAB"/>
    </bitfield>
    <bitfield id="EXT_SYNC" width="1" begin="23" end="23" resetval="0x0" description="The HW sequencer waits for an external start pulse i(START_STEP signal) n addition to internally selected synchronization events. DONE_STEP is always asserted when the step finishes regardless of this bit." range="" rwaccess="RW"/>
    <bitfield id="DCT_F_OFST" width="3" begin="22" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls DCT.F bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="1" id="ONE" token="DCT_F_OFST_1" description="BCDG"/>
      <bitenum value="0" id="ZERO" token="DCT_F_OFST_0" description="ABCD"/>
      <bitenum value="2" id="TWO" token="DCT_F_OFST_2" description="CDGH"/>
      <bitenum value="4" id="FOUR" token="DCT_F_OFST_4" description="GHAB"/>
      <bitenum value="5" id="FIVE" token="DCT_F_OFST_5" description="HABC"/>
      <bitenum value="3" id="THREE" token="DCT_F_OFST_3" description="DGHA"/>
    </bitfield>
    <bitfield id="DCT_S_OFST" width="2" begin="19" end="18" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls DCT.S bus mapping to image buffers: 0x0000 0x1000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="DCT_S_OFST_0" description="EF"/>
      <bitenum value="1" id="ONE" token="DCT_S_OFST_1" description="FG"/>
      <bitenum value="3" id="THREE" token="DCT_S_OFST_3" description="HE"/>
      <bitenum value="2" id="TWO" token="DCT_S_OFST_2" description="GH"/>
    </bitfield>
    <bitfield id="VLCDJ_IO_OFST" width="3" begin="17" end="15" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls VLCDJ IO data bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="1" id="ONE" token="VLCDJ_IO_OFST_1" description="BCDG"/>
      <bitenum value="0" id="ZERO" token="VLCDJ_IO_OFST_0" description="ABCD"/>
      <bitenum value="2" id="TWO" token="VLCDJ_IO_OFST_2" description="CDGH"/>
      <bitenum value="4" id="FOUR" token="VLCDJ_IO_OFST_4" description="GHAB"/>
      <bitenum value="5" id="FIVE" token="VLCDJ_IO_OFST_5" description="HABC"/>
      <bitenum value="3" id="THREE" token="VLCDJ_IO_OFST_3" description="DGHA"/>
    </bitfield>
    <bitfield id="IMX_B_D_OFST" width="2" begin="14" end="13" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls IMX #B data bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="IMX_B_D_OFST_0" description="ABCD"/>
      <bitenum value="1" id="ONE" token="IMX_B_D_OFST_1" description="CDEF"/>
      <bitenum value="3" id="THREE" token="IMX_B_D_OFST_3" description="GHAB"/>
      <bitenum value="2" id="TWO" token="IMX_B_D_OFST_2" description="EFGH"/>
    </bitfield>
    <bitfield id="IMX_A_D_OFST" width="2" begin="12" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls IMX #A data bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="IMX_A_D_OFST_0" description="ABCD"/>
      <bitenum value="1" id="ONE" token="IMX_A_D_OFST_1" description="CDEF"/>
      <bitenum value="3" id="THREE" token="IMX_A_D_OFST_3" description="GHAB"/>
      <bitenum value="2" id="TWO" token="IMX_A_D_OFST_2" description="EFGH"/>
    </bitfield>
    <bitfield id="NEXT" width="2" begin="10" end="9" resetval="0x0" description="Next channel in the sync chain" range="" rwaccess="RW">
      <bitenum value="0" id="STEP0" token="NEXT_0" description="Step 0"/>
      <bitenum value="1" id="STEP1" token="NEXT_1" description="Step 1"/>
      <bitenum value="3" id="STEP3" token="NEXT_3" description="Step 3"/>
      <bitenum value="2" id="STEP2" token="NEXT_2" description="Step 2"/>
    </bitfield>
    <bitfield id="VTNF_SYNC" width="1" begin="8" end="8" resetval="0x0" description="Enable HW synchronization with the VTNF module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="VTNF_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="VTNF_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="DMA_SYNC" width="3" begin="7" end="5" resetval="0x0" description="Enable HW synchronization with the SIMCOP DMA" range="" rwaccess="RW">
      <bitenum value="6" id="CHAN2" token="DMA_SYNC_6" description="Channel 2"/>
      <bitenum value="1" id="CHAN0_1" token="DMA_SYNC_1" description="Channel 0 and 1"/>
      <bitenum value="7" id="CHAN3" token="DMA_SYNC_7" description="Channel 3"/>
      <bitenum value="0" id="DISABLED" token="DMA_SYNC_0" description="Disabled"/>
      <bitenum value="2" id="CHAN0_2" token="DMA_SYNC_2" description="Channel 0, 1, 2"/>
      <bitenum value="4" id="CHAN0" token="DMA_SYNC_4" description="Channel 0"/>
      <bitenum value="5" id="CHAN1" token="DMA_SYNC_5" description="Channel 1"/>
      <bitenum value="3" id="CHAN0_3" token="DMA_SYNC_3" description="Channel 0, 1, 2 and 3"/>
    </bitfield>
    <bitfield id="ROT_A_SYNC" width="1" begin="4" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Enable HW synchronization with the ROT #a module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="ROT_A_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="ROT_A_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="NSF_SYNC" width="1" begin="3" end="3" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Enable HW synchronization with the NSF module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="NSF_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="NSF_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="VLCDJ_SYNC" width="1" begin="2" end="2" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Enable HW synchronization with the VLCDJ module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="VLCDJ_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="VLCDJ_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="DCT_SYNC" width="1" begin="1" end="1" resetval="0x0" description="Enable HW synchronization with the DCT module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="DCT_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="DCT_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="LDC_SYNC" width="1" begin="0" end="0" resetval="0x0" description="Enable HW synchronization with the LDC module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="LDC_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="LDC_SYNC_1" description="Enabled."/>
    </bitfield>
  </register>
  <register id="SIMCOP_HWSEQ_STEP_CTRL_i_1" acronym="SIMCOP_HWSEQ_STEP_CTRL_i_1" offset="0x90" width="32" description="HW sequencer step control register">
    <bitfield id="CPU_SYNC" width="1" begin="31" end="31" resetval="0x0" description="Enable HW synchronization with the CPU so that it could be used for some processing on in the macro-block pipeline." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="CPU_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="CPU_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="DMA_OFST" width="3" begin="30" end="28" resetval="0x0" description="Controls DMA bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000" range="" rwaccess="RW">
      <bitenum value="6" id="SIX" token="DMA_OFST_6" description="GHABCDEF"/>
      <bitenum value="1" id="ONE" token="DMA_OFST_1" description="BCDEFGHA"/>
      <bitenum value="7" id="SEVEN" token="DMA_OFST_7" description="HABCDEFG"/>
      <bitenum value="0" id="ZERO" token="DMA_OFST_0" description="ABCDEFGH"/>
      <bitenum value="2" id="TWO" token="DMA_OFST_2" description="CDEFGHAB"/>
      <bitenum value="4" id="FOUR" token="DMA_OFST_4" description="EFGHABCD"/>
      <bitenum value="5" id="FIVE" token="DMA_OFST_5" description="FGHABCDE"/>
      <bitenum value="3" id="THREE" token="DMA_OFST_3" description="DEFGHABC"/>
    </bitfield>
    <bitfield id="ROT_O_OFST" width="2" begin="27" end="26" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls ROT.O bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="ROT_O_OFST_0" description="EFGH"/>
      <bitenum value="1" id="ONE" token="ROT_O_OFST_1" description="FGHE"/>
      <bitenum value="3" id="THREE" token="ROT_O_OFST_3" description="HEFG"/>
      <bitenum value="2" id="TWO" token="ROT_O_OFST_2" description="GHEF"/>
    </bitfield>
    <bitfield id="ROT_I_OFST" width="2" begin="25" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls ROT_I bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="ROT_I_OFST_0" description="ABCD"/>
      <bitenum value="1" id="ONE" token="ROT_I_OFST_1" description="BCDA"/>
      <bitenum value="3" id="THREE" token="ROT_I_OFST_3" description="DABC"/>
      <bitenum value="2" id="TWO" token="ROT_I_OFST_2" description="CDAB"/>
    </bitfield>
    <bitfield id="EXT_SYNC" width="1" begin="23" end="23" resetval="0x0" description="The HW sequencer waits for an external start pulse i(START_STEP signal) n addition to internally selected synchronization events. DONE_STEP is always asserted when the step finishes regardless of this bit." range="" rwaccess="RW"/>
    <bitfield id="DCT_F_OFST" width="3" begin="22" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls DCT.F bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="1" id="ONE" token="DCT_F_OFST_1" description="BCDG"/>
      <bitenum value="0" id="ZERO" token="DCT_F_OFST_0" description="ABCD"/>
      <bitenum value="2" id="TWO" token="DCT_F_OFST_2" description="CDGH"/>
      <bitenum value="4" id="FOUR" token="DCT_F_OFST_4" description="GHAB"/>
      <bitenum value="5" id="FIVE" token="DCT_F_OFST_5" description="HABC"/>
      <bitenum value="3" id="THREE" token="DCT_F_OFST_3" description="DGHA"/>
    </bitfield>
    <bitfield id="DCT_S_OFST" width="2" begin="19" end="18" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls DCT.S bus mapping to image buffers: 0x0000 0x1000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="DCT_S_OFST_0" description="EF"/>
      <bitenum value="1" id="ONE" token="DCT_S_OFST_1" description="FG"/>
      <bitenum value="3" id="THREE" token="DCT_S_OFST_3" description="HE"/>
      <bitenum value="2" id="TWO" token="DCT_S_OFST_2" description="GH"/>
    </bitfield>
    <bitfield id="VLCDJ_IO_OFST" width="3" begin="17" end="15" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls VLCDJ IO data bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="1" id="ONE" token="VLCDJ_IO_OFST_1" description="BCDG"/>
      <bitenum value="0" id="ZERO" token="VLCDJ_IO_OFST_0" description="ABCD"/>
      <bitenum value="2" id="TWO" token="VLCDJ_IO_OFST_2" description="CDGH"/>
      <bitenum value="4" id="FOUR" token="VLCDJ_IO_OFST_4" description="GHAB"/>
      <bitenum value="5" id="FIVE" token="VLCDJ_IO_OFST_5" description="HABC"/>
      <bitenum value="3" id="THREE" token="VLCDJ_IO_OFST_3" description="DGHA"/>
    </bitfield>
    <bitfield id="IMX_B_D_OFST" width="2" begin="14" end="13" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls IMX #B data bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="IMX_B_D_OFST_0" description="ABCD"/>
      <bitenum value="1" id="ONE" token="IMX_B_D_OFST_1" description="CDEF"/>
      <bitenum value="3" id="THREE" token="IMX_B_D_OFST_3" description="GHAB"/>
      <bitenum value="2" id="TWO" token="IMX_B_D_OFST_2" description="EFGH"/>
    </bitfield>
    <bitfield id="IMX_A_D_OFST" width="2" begin="12" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls IMX #A data bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="IMX_A_D_OFST_0" description="ABCD"/>
      <bitenum value="1" id="ONE" token="IMX_A_D_OFST_1" description="CDEF"/>
      <bitenum value="3" id="THREE" token="IMX_A_D_OFST_3" description="GHAB"/>
      <bitenum value="2" id="TWO" token="IMX_A_D_OFST_2" description="EFGH"/>
    </bitfield>
    <bitfield id="NEXT" width="2" begin="10" end="9" resetval="0x0" description="Next channel in the sync chain" range="" rwaccess="RW">
      <bitenum value="0" id="STEP0" token="NEXT_0" description="Step 0"/>
      <bitenum value="1" id="STEP1" token="NEXT_1" description="Step 1"/>
      <bitenum value="3" id="STEP3" token="NEXT_3" description="Step 3"/>
      <bitenum value="2" id="STEP2" token="NEXT_2" description="Step 2"/>
    </bitfield>
    <bitfield id="VTNF_SYNC" width="1" begin="8" end="8" resetval="0x0" description="Enable HW synchronization with the VTNF module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="VTNF_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="VTNF_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="DMA_SYNC" width="3" begin="7" end="5" resetval="0x0" description="Enable HW synchronization with the SIMCOP DMA" range="" rwaccess="RW">
      <bitenum value="6" id="CHAN2" token="DMA_SYNC_6" description="Channel 2"/>
      <bitenum value="1" id="CHAN0_1" token="DMA_SYNC_1" description="Channel 0 and 1"/>
      <bitenum value="7" id="CHAN3" token="DMA_SYNC_7" description="Channel 3"/>
      <bitenum value="0" id="DISABLED" token="DMA_SYNC_0" description="Disabled"/>
      <bitenum value="2" id="CHAN0_2" token="DMA_SYNC_2" description="Channel 0, 1, 2"/>
      <bitenum value="4" id="CHAN0" token="DMA_SYNC_4" description="Channel 0"/>
      <bitenum value="5" id="CHAN1" token="DMA_SYNC_5" description="Channel 1"/>
      <bitenum value="3" id="CHAN0_3" token="DMA_SYNC_3" description="Channel 0, 1, 2 and 3"/>
    </bitfield>
    <bitfield id="ROT_A_SYNC" width="1" begin="4" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Enable HW synchronization with the ROT #a module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="ROT_A_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="ROT_A_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="NSF_SYNC" width="1" begin="3" end="3" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Enable HW synchronization with the NSF module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="NSF_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="NSF_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="VLCDJ_SYNC" width="1" begin="2" end="2" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Enable HW synchronization with the VLCDJ module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="VLCDJ_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="VLCDJ_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="DCT_SYNC" width="1" begin="1" end="1" resetval="0x0" description="Enable HW synchronization with the DCT module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="DCT_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="DCT_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="LDC_SYNC" width="1" begin="0" end="0" resetval="0x0" description="Enable HW synchronization with the LDC module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="LDC_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="LDC_SYNC_1" description="Enabled."/>
    </bitfield>
  </register>
  <register id="SIMCOP_HWSEQ_STEP_CTRL_i_2" acronym="SIMCOP_HWSEQ_STEP_CTRL_i_2" offset="0xA0" width="32" description="HW sequencer step control register">
    <bitfield id="CPU_SYNC" width="1" begin="31" end="31" resetval="0x0" description="Enable HW synchronization with the CPU so that it could be used for some processing on in the macro-block pipeline." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="CPU_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="CPU_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="DMA_OFST" width="3" begin="30" end="28" resetval="0x0" description="Controls DMA bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000" range="" rwaccess="RW">
      <bitenum value="6" id="SIX" token="DMA_OFST_6" description="GHABCDEF"/>
      <bitenum value="1" id="ONE" token="DMA_OFST_1" description="BCDEFGHA"/>
      <bitenum value="7" id="SEVEN" token="DMA_OFST_7" description="HABCDEFG"/>
      <bitenum value="0" id="ZERO" token="DMA_OFST_0" description="ABCDEFGH"/>
      <bitenum value="2" id="TWO" token="DMA_OFST_2" description="CDEFGHAB"/>
      <bitenum value="4" id="FOUR" token="DMA_OFST_4" description="EFGHABCD"/>
      <bitenum value="5" id="FIVE" token="DMA_OFST_5" description="FGHABCDE"/>
      <bitenum value="3" id="THREE" token="DMA_OFST_3" description="DEFGHABC"/>
    </bitfield>
    <bitfield id="ROT_O_OFST" width="2" begin="27" end="26" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls ROT.O bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="ROT_O_OFST_0" description="EFGH"/>
      <bitenum value="1" id="ONE" token="ROT_O_OFST_1" description="FGHE"/>
      <bitenum value="3" id="THREE" token="ROT_O_OFST_3" description="HEFG"/>
      <bitenum value="2" id="TWO" token="ROT_O_OFST_2" description="GHEF"/>
    </bitfield>
    <bitfield id="ROT_I_OFST" width="2" begin="25" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls ROT_I bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="ROT_I_OFST_0" description="ABCD"/>
      <bitenum value="1" id="ONE" token="ROT_I_OFST_1" description="BCDA"/>
      <bitenum value="3" id="THREE" token="ROT_I_OFST_3" description="DABC"/>
      <bitenum value="2" id="TWO" token="ROT_I_OFST_2" description="CDAB"/>
    </bitfield>
    <bitfield id="EXT_SYNC" width="1" begin="23" end="23" resetval="0x0" description="The HW sequencer waits for an external start pulse i(START_STEP signal) n addition to internally selected synchronization events. DONE_STEP is always asserted when the step finishes regardless of this bit." range="" rwaccess="RW"/>
    <bitfield id="DCT_F_OFST" width="3" begin="22" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls DCT.F bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="1" id="ONE" token="DCT_F_OFST_1" description="BCDG"/>
      <bitenum value="0" id="ZERO" token="DCT_F_OFST_0" description="ABCD"/>
      <bitenum value="2" id="TWO" token="DCT_F_OFST_2" description="CDGH"/>
      <bitenum value="4" id="FOUR" token="DCT_F_OFST_4" description="GHAB"/>
      <bitenum value="5" id="FIVE" token="DCT_F_OFST_5" description="HABC"/>
      <bitenum value="3" id="THREE" token="DCT_F_OFST_3" description="DGHA"/>
    </bitfield>
    <bitfield id="DCT_S_OFST" width="2" begin="19" end="18" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls DCT.S bus mapping to image buffers: 0x0000 0x1000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="DCT_S_OFST_0" description="EF"/>
      <bitenum value="1" id="ONE" token="DCT_S_OFST_1" description="FG"/>
      <bitenum value="3" id="THREE" token="DCT_S_OFST_3" description="HE"/>
      <bitenum value="2" id="TWO" token="DCT_S_OFST_2" description="GH"/>
    </bitfield>
    <bitfield id="VLCDJ_IO_OFST" width="3" begin="17" end="15" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls VLCDJ IO data bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="1" id="ONE" token="VLCDJ_IO_OFST_1" description="BCDG"/>
      <bitenum value="0" id="ZERO" token="VLCDJ_IO_OFST_0" description="ABCD"/>
      <bitenum value="2" id="TWO" token="VLCDJ_IO_OFST_2" description="CDGH"/>
      <bitenum value="4" id="FOUR" token="VLCDJ_IO_OFST_4" description="GHAB"/>
      <bitenum value="5" id="FIVE" token="VLCDJ_IO_OFST_5" description="HABC"/>
      <bitenum value="3" id="THREE" token="VLCDJ_IO_OFST_3" description="DGHA"/>
    </bitfield>
    <bitfield id="IMX_B_D_OFST" width="2" begin="14" end="13" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls IMX #B data bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="IMX_B_D_OFST_0" description="ABCD"/>
      <bitenum value="1" id="ONE" token="IMX_B_D_OFST_1" description="CDEF"/>
      <bitenum value="3" id="THREE" token="IMX_B_D_OFST_3" description="GHAB"/>
      <bitenum value="2" id="TWO" token="IMX_B_D_OFST_2" description="EFGH"/>
    </bitfield>
    <bitfield id="IMX_A_D_OFST" width="2" begin="12" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls IMX #A data bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="IMX_A_D_OFST_0" description="ABCD"/>
      <bitenum value="1" id="ONE" token="IMX_A_D_OFST_1" description="CDEF"/>
      <bitenum value="3" id="THREE" token="IMX_A_D_OFST_3" description="GHAB"/>
      <bitenum value="2" id="TWO" token="IMX_A_D_OFST_2" description="EFGH"/>
    </bitfield>
    <bitfield id="NEXT" width="2" begin="10" end="9" resetval="0x0" description="Next channel in the sync chain" range="" rwaccess="RW">
      <bitenum value="0" id="STEP0" token="NEXT_0" description="Step 0"/>
      <bitenum value="1" id="STEP1" token="NEXT_1" description="Step 1"/>
      <bitenum value="3" id="STEP3" token="NEXT_3" description="Step 3"/>
      <bitenum value="2" id="STEP2" token="NEXT_2" description="Step 2"/>
    </bitfield>
    <bitfield id="VTNF_SYNC" width="1" begin="8" end="8" resetval="0x0" description="Enable HW synchronization with the VTNF module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="VTNF_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="VTNF_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="DMA_SYNC" width="3" begin="7" end="5" resetval="0x0" description="Enable HW synchronization with the SIMCOP DMA" range="" rwaccess="RW">
      <bitenum value="6" id="CHAN2" token="DMA_SYNC_6" description="Channel 2"/>
      <bitenum value="1" id="CHAN0_1" token="DMA_SYNC_1" description="Channel 0 and 1"/>
      <bitenum value="7" id="CHAN3" token="DMA_SYNC_7" description="Channel 3"/>
      <bitenum value="0" id="DISABLED" token="DMA_SYNC_0" description="Disabled"/>
      <bitenum value="2" id="CHAN0_2" token="DMA_SYNC_2" description="Channel 0, 1, 2"/>
      <bitenum value="4" id="CHAN0" token="DMA_SYNC_4" description="Channel 0"/>
      <bitenum value="5" id="CHAN1" token="DMA_SYNC_5" description="Channel 1"/>
      <bitenum value="3" id="CHAN0_3" token="DMA_SYNC_3" description="Channel 0, 1, 2 and 3"/>
    </bitfield>
    <bitfield id="ROT_A_SYNC" width="1" begin="4" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Enable HW synchronization with the ROT #a module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="ROT_A_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="ROT_A_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="NSF_SYNC" width="1" begin="3" end="3" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Enable HW synchronization with the NSF module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="NSF_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="NSF_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="VLCDJ_SYNC" width="1" begin="2" end="2" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Enable HW synchronization with the VLCDJ module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="VLCDJ_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="VLCDJ_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="DCT_SYNC" width="1" begin="1" end="1" resetval="0x0" description="Enable HW synchronization with the DCT module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="DCT_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="DCT_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="LDC_SYNC" width="1" begin="0" end="0" resetval="0x0" description="Enable HW synchronization with the LDC module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="LDC_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="LDC_SYNC_1" description="Enabled."/>
    </bitfield>
  </register>
  <register id="SIMCOP_HWSEQ_STEP_CTRL_i_3" acronym="SIMCOP_HWSEQ_STEP_CTRL_i_3" offset="0xB0" width="32" description="HW sequencer step control register">
    <bitfield id="CPU_SYNC" width="1" begin="31" end="31" resetval="0x0" description="Enable HW synchronization with the CPU so that it could be used for some processing on in the macro-block pipeline." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="CPU_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="CPU_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="DMA_OFST" width="3" begin="30" end="28" resetval="0x0" description="Controls DMA bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000" range="" rwaccess="RW">
      <bitenum value="6" id="SIX" token="DMA_OFST_6" description="GHABCDEF"/>
      <bitenum value="1" id="ONE" token="DMA_OFST_1" description="BCDEFGHA"/>
      <bitenum value="7" id="SEVEN" token="DMA_OFST_7" description="HABCDEFG"/>
      <bitenum value="0" id="ZERO" token="DMA_OFST_0" description="ABCDEFGH"/>
      <bitenum value="2" id="TWO" token="DMA_OFST_2" description="CDEFGHAB"/>
      <bitenum value="4" id="FOUR" token="DMA_OFST_4" description="EFGHABCD"/>
      <bitenum value="5" id="FIVE" token="DMA_OFST_5" description="FGHABCDE"/>
      <bitenum value="3" id="THREE" token="DMA_OFST_3" description="DEFGHABC"/>
    </bitfield>
    <bitfield id="ROT_O_OFST" width="2" begin="27" end="26" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls ROT.O bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="ROT_O_OFST_0" description="EFGH"/>
      <bitenum value="1" id="ONE" token="ROT_O_OFST_1" description="FGHE"/>
      <bitenum value="3" id="THREE" token="ROT_O_OFST_3" description="HEFG"/>
      <bitenum value="2" id="TWO" token="ROT_O_OFST_2" description="GHEF"/>
    </bitfield>
    <bitfield id="ROT_I_OFST" width="2" begin="25" end="24" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls ROT_I bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="ROT_I_OFST_0" description="ABCD"/>
      <bitenum value="1" id="ONE" token="ROT_I_OFST_1" description="BCDA"/>
      <bitenum value="3" id="THREE" token="ROT_I_OFST_3" description="DABC"/>
      <bitenum value="2" id="TWO" token="ROT_I_OFST_2" description="CDAB"/>
    </bitfield>
    <bitfield id="EXT_SYNC" width="1" begin="23" end="23" resetval="0x0" description="The HW sequencer waits for an external start pulse i(START_STEP signal) n addition to internally selected synchronization events. DONE_STEP is always asserted when the step finishes regardless of this bit." range="" rwaccess="RW"/>
    <bitfield id="DCT_F_OFST" width="3" begin="22" end="20" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls DCT.F bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="1" id="ONE" token="DCT_F_OFST_1" description="BCDG"/>
      <bitenum value="0" id="ZERO" token="DCT_F_OFST_0" description="ABCD"/>
      <bitenum value="2" id="TWO" token="DCT_F_OFST_2" description="CDGH"/>
      <bitenum value="4" id="FOUR" token="DCT_F_OFST_4" description="GHAB"/>
      <bitenum value="5" id="FIVE" token="DCT_F_OFST_5" description="HABC"/>
      <bitenum value="3" id="THREE" token="DCT_F_OFST_3" description="DGHA"/>
    </bitfield>
    <bitfield id="DCT_S_OFST" width="2" begin="19" end="18" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls DCT.S bus mapping to image buffers: 0x0000 0x1000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="DCT_S_OFST_0" description="EF"/>
      <bitenum value="1" id="ONE" token="DCT_S_OFST_1" description="FG"/>
      <bitenum value="3" id="THREE" token="DCT_S_OFST_3" description="HE"/>
      <bitenum value="2" id="TWO" token="DCT_S_OFST_2" description="GH"/>
    </bitfield>
    <bitfield id="VLCDJ_IO_OFST" width="3" begin="17" end="15" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls VLCDJ IO data bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="1" id="ONE" token="VLCDJ_IO_OFST_1" description="BCDG"/>
      <bitenum value="0" id="ZERO" token="VLCDJ_IO_OFST_0" description="ABCD"/>
      <bitenum value="2" id="TWO" token="VLCDJ_IO_OFST_2" description="CDGH"/>
      <bitenum value="4" id="FOUR" token="VLCDJ_IO_OFST_4" description="GHAB"/>
      <bitenum value="5" id="FIVE" token="VLCDJ_IO_OFST_5" description="HABC"/>
      <bitenum value="3" id="THREE" token="VLCDJ_IO_OFST_3" description="DGHA"/>
    </bitfield>
    <bitfield id="IMX_B_D_OFST" width="2" begin="14" end="13" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls IMX #B data bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="IMX_B_D_OFST_0" description="ABCD"/>
      <bitenum value="1" id="ONE" token="IMX_B_D_OFST_1" description="CDEF"/>
      <bitenum value="3" id="THREE" token="IMX_B_D_OFST_3" description="GHAB"/>
      <bitenum value="2" id="TWO" token="IMX_B_D_OFST_2" description="EFGH"/>
    </bitfield>
    <bitfield id="IMX_A_D_OFST" width="2" begin="12" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls IMX #A data bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="IMX_A_D_OFST_0" description="ABCD"/>
      <bitenum value="1" id="ONE" token="IMX_A_D_OFST_1" description="CDEF"/>
      <bitenum value="3" id="THREE" token="IMX_A_D_OFST_3" description="GHAB"/>
      <bitenum value="2" id="TWO" token="IMX_A_D_OFST_2" description="EFGH"/>
    </bitfield>
    <bitfield id="NEXT" width="2" begin="10" end="9" resetval="0x0" description="Next channel in the sync chain" range="" rwaccess="RW">
      <bitenum value="0" id="STEP0" token="NEXT_0" description="Step 0"/>
      <bitenum value="1" id="STEP1" token="NEXT_1" description="Step 1"/>
      <bitenum value="3" id="STEP3" token="NEXT_3" description="Step 3"/>
      <bitenum value="2" id="STEP2" token="NEXT_2" description="Step 2"/>
    </bitfield>
    <bitfield id="VTNF_SYNC" width="1" begin="8" end="8" resetval="0x0" description="Enable HW synchronization with the VTNF module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="VTNF_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="VTNF_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="DMA_SYNC" width="3" begin="7" end="5" resetval="0x0" description="Enable HW synchronization with the SIMCOP DMA" range="" rwaccess="RW">
      <bitenum value="6" id="CHAN2" token="DMA_SYNC_6" description="Channel 2"/>
      <bitenum value="1" id="CHAN0_1" token="DMA_SYNC_1" description="Channel 0 and 1"/>
      <bitenum value="7" id="CHAN3" token="DMA_SYNC_7" description="Channel 3"/>
      <bitenum value="0" id="DISABLED" token="DMA_SYNC_0" description="Disabled"/>
      <bitenum value="2" id="CHAN0_2" token="DMA_SYNC_2" description="Channel 0, 1, 2"/>
      <bitenum value="4" id="CHAN0" token="DMA_SYNC_4" description="Channel 0"/>
      <bitenum value="5" id="CHAN1" token="DMA_SYNC_5" description="Channel 1"/>
      <bitenum value="3" id="CHAN0_3" token="DMA_SYNC_3" description="Channel 0, 1, 2 and 3"/>
    </bitfield>
    <bitfield id="ROT_A_SYNC" width="1" begin="4" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Enable HW synchronization with the ROT #a module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="ROT_A_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="ROT_A_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="NSF_SYNC" width="1" begin="3" end="3" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Enable HW synchronization with the NSF module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="NSF_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="NSF_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="VLCDJ_SYNC" width="1" begin="2" end="2" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Enable HW synchronization with the VLCDJ module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="VLCDJ_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="VLCDJ_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="DCT_SYNC" width="1" begin="1" end="1" resetval="0x0" description="Enable HW synchronization with the DCT module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="DCT_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="DCT_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="LDC_SYNC" width="1" begin="0" end="0" resetval="0x0" description="Enable HW synchronization with the LDC module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="LDC_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="LDC_SYNC_1" description="Enabled."/>
    </bitfield>
  </register>
  <register id="SIMCOP_HWSEQ_STEP_SWITCH_i_0" acronym="SIMCOP_HWSEQ_STEP_SWITCH_i_0" offset="0x84" width="32" description="Image buffer switch control. The configuration of step #0 is used when HW sequencer is idle.">
    <bitfield id="IMBUFF_H" width="4" begin="31" end="28" resetval="0x0" description="Switch for image buffer #h" range="" rwaccess="RW">
      <bitenum value="6" id="DCT_F" token="IMBUFF_H_6" description="DCT_F"/>
      <bitenum value="1" id="DMA" token="IMBUFF_H_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="ROT_A_O" token="IMBUFF_H_7" description="ROT_A_O"/>
      <bitenum value="0" id="COPR" token="IMBUFF_H_0" description="Coprocessor bus"/>
      <bitenum value="5" id="DCT_S" token="IMBUFF_H_5" description="DCT_S"/>
      <bitenum value="10" id="VTNF_IO" token="IMBUFF_H_10" description="VTNF IO"/>
      <bitenum value="9" id="LDC_O" token="IMBUFF_H_9" description="LDC_O"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_H_4" description="VLCDJ_IO"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_H_2" description="IMX #A"/>
      <bitenum value="8" id="NSF_IO" token="IMBUFF_H_8" description="NSF_IO"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_H_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="IMBUFF_G" width="4" begin="27" end="24" resetval="0x0" description="Switch for image buffer #g" range="" rwaccess="RW">
      <bitenum value="6" id="DCT_F" token="IMBUFF_G_6" description="DCT_F"/>
      <bitenum value="1" id="DMA" token="IMBUFF_G_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="ROT_A_O" token="IMBUFF_G_7" description="ROT_A_O"/>
      <bitenum value="0" id="COPR" token="IMBUFF_G_0" description="Coprocessor bus"/>
      <bitenum value="5" id="DCT_S" token="IMBUFF_G_5" description="DCT_S"/>
      <bitenum value="10" id="VTNF_IO" token="IMBUFF_G_10" description="VTNF IO"/>
      <bitenum value="9" id="LDC_O" token="IMBUFF_G_9" description="LDC_O"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_G_4" description="VLCDJ_IO"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_G_2" description="IMX #A"/>
      <bitenum value="8" id="NSF_IO" token="IMBUFF_G_8" description="NSF_IO"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_G_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="IMBUFF_F" width="4" begin="23" end="20" resetval="0x0" description="Switch for image buffer #f" range="" rwaccess="RW">
      <bitenum value="6" id="LDC_O" token="IMBUFF_F_6" description="LDC_O"/>
      <bitenum value="1" id="DMA" token="IMBUFF_F_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="ROT_A_O" token="IMBUFF_F_7" description="ROT_A_O"/>
      <bitenum value="0" id="COPR" token="IMBUFF_F_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_F_2" description="IMX #A"/>
      <bitenum value="8" id="VTNF_IO" token="IMBUFF_F_8" description="VTNF IO"/>
      <bitenum value="4" id="DCT_S" token="IMBUFF_F_4" description="DCT_S"/>
      <bitenum value="5" id="NSF_IO" token="IMBUFF_F_5" description="NSF_IO"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_F_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="IMBUFF_E" width="4" begin="19" end="16" resetval="0x0" description="Switch for image buffer #e" range="" rwaccess="RW">
      <bitenum value="6" id="LDC_O" token="IMBUFF_E_6" description="LDC_O"/>
      <bitenum value="1" id="DMA" token="IMBUFF_E_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="ROT_A_O" token="IMBUFF_E_7" description="ROT_A_O"/>
      <bitenum value="0" id="COPR" token="IMBUFF_E_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_E_2" description="IMX #A"/>
      <bitenum value="8" id="VTNF_IO" token="IMBUFF_E_8" description="VTNF IO"/>
      <bitenum value="4" id="DCT_S" token="IMBUFF_E_4" description="DCT_S"/>
      <bitenum value="5" id="NSF_IO" token="IMBUFF_E_5" description="NSF_IO"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_E_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMBUFF_D" width="3" begin="14" end="12" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Switch for image buffer #d" range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_I" token="IMBUFF_D_6" description="ROT_A_I"/>
      <bitenum value="1" id="DMA" token="IMBUFF_D_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="IMBUFF_D_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="IMBUFF_D_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_D_2" description="IMX #A"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_D_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="IMBUFF_D_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_D_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMBUFF_C" width="3" begin="10" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Switch for image buffer #c." range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_I" token="IMBUFF_C_6" description="ROT_A_I"/>
      <bitenum value="1" id="DMA" token="IMBUFF_C_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="IMBUFF_C_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="IMBUFF_C_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_C_2" description="IMX #A"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_C_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="IMBUFF_C_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_C_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMBUFF_B" width="3" begin="6" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Switch for image buffer #b." range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_I" token="IMBUFF_B_6" description="ROT_A_I"/>
      <bitenum value="1" id="DMA" token="IMBUFF_B_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="IMBUFF_B_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="IMBUFF_B_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_B_2" description="IMX #A IMBUFF"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_B_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="IMBUFF_B_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_B_3" description="IMX #B IMBUFF"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMBUFF_A" width="3" begin="2" end="0" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Switch for image buffer #a" range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_I" token="IMBUFF_A_6" description="ROT_A_I"/>
      <bitenum value="1" id="DMA" token="IMBUFF_A_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="IMBUFF_A_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="IMBUFF_A_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_A_2" description="IMX #a IMBUFF"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_A_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="IMBUFF_A_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_A_3" description="IMX #B IMBUFF"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HWSEQ_STEP_SWITCH_i_1" acronym="SIMCOP_HWSEQ_STEP_SWITCH_i_1" offset="0x94" width="32" description="Image buffer switch control. The configuration of step #0 is used when HW sequencer is idle.">
    <bitfield id="IMBUFF_H" width="4" begin="31" end="28" resetval="0x0" description="Switch for image buffer #h" range="" rwaccess="RW">
      <bitenum value="6" id="DCT_F" token="IMBUFF_H_6" description="DCT_F"/>
      <bitenum value="1" id="DMA" token="IMBUFF_H_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="ROT_A_O" token="IMBUFF_H_7" description="ROT_A_O"/>
      <bitenum value="0" id="COPR" token="IMBUFF_H_0" description="Coprocessor bus"/>
      <bitenum value="5" id="DCT_S" token="IMBUFF_H_5" description="DCT_S"/>
      <bitenum value="10" id="VTNF_IO" token="IMBUFF_H_10" description="VTNF IO"/>
      <bitenum value="9" id="LDC_O" token="IMBUFF_H_9" description="LDC_O"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_H_4" description="VLCDJ_IO"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_H_2" description="IMX #A"/>
      <bitenum value="8" id="NSF_IO" token="IMBUFF_H_8" description="NSF_IO"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_H_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="IMBUFF_G" width="4" begin="27" end="24" resetval="0x0" description="Switch for image buffer #g" range="" rwaccess="RW">
      <bitenum value="6" id="DCT_F" token="IMBUFF_G_6" description="DCT_F"/>
      <bitenum value="1" id="DMA" token="IMBUFF_G_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="ROT_A_O" token="IMBUFF_G_7" description="ROT_A_O"/>
      <bitenum value="0" id="COPR" token="IMBUFF_G_0" description="Coprocessor bus"/>
      <bitenum value="5" id="DCT_S" token="IMBUFF_G_5" description="DCT_S"/>
      <bitenum value="10" id="VTNF_IO" token="IMBUFF_G_10" description="VTNF IO"/>
      <bitenum value="9" id="LDC_O" token="IMBUFF_G_9" description="LDC_O"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_G_4" description="VLCDJ_IO"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_G_2" description="IMX #A"/>
      <bitenum value="8" id="NSF_IO" token="IMBUFF_G_8" description="NSF_IO"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_G_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="IMBUFF_F" width="4" begin="23" end="20" resetval="0x0" description="Switch for image buffer #f" range="" rwaccess="RW">
      <bitenum value="6" id="LDC_O" token="IMBUFF_F_6" description="LDC_O"/>
      <bitenum value="1" id="DMA" token="IMBUFF_F_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="ROT_A_O" token="IMBUFF_F_7" description="ROT_A_O"/>
      <bitenum value="0" id="COPR" token="IMBUFF_F_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_F_2" description="IMX #A"/>
      <bitenum value="8" id="VTNF_IO" token="IMBUFF_F_8" description="VTNF IO"/>
      <bitenum value="4" id="DCT_S" token="IMBUFF_F_4" description="DCT_S"/>
      <bitenum value="5" id="NSF_IO" token="IMBUFF_F_5" description="NSF_IO"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_F_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="IMBUFF_E" width="4" begin="19" end="16" resetval="0x0" description="Switch for image buffer #e" range="" rwaccess="RW">
      <bitenum value="6" id="LDC_O" token="IMBUFF_E_6" description="LDC_O"/>
      <bitenum value="1" id="DMA" token="IMBUFF_E_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="ROT_A_O" token="IMBUFF_E_7" description="ROT_A_O"/>
      <bitenum value="0" id="COPR" token="IMBUFF_E_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_E_2" description="IMX #A"/>
      <bitenum value="8" id="VTNF_IO" token="IMBUFF_E_8" description="VTNF IO"/>
      <bitenum value="4" id="DCT_S" token="IMBUFF_E_4" description="DCT_S"/>
      <bitenum value="5" id="NSF_IO" token="IMBUFF_E_5" description="NSF_IO"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_E_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMBUFF_D" width="3" begin="14" end="12" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Switch for image buffer #d" range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_I" token="IMBUFF_D_6" description="ROT_A_I"/>
      <bitenum value="1" id="DMA" token="IMBUFF_D_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="IMBUFF_D_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="IMBUFF_D_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_D_2" description="IMX #A"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_D_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="IMBUFF_D_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_D_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMBUFF_C" width="3" begin="10" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Switch for image buffer #c." range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_I" token="IMBUFF_C_6" description="ROT_A_I"/>
      <bitenum value="1" id="DMA" token="IMBUFF_C_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="IMBUFF_C_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="IMBUFF_C_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_C_2" description="IMX #A"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_C_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="IMBUFF_C_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_C_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMBUFF_B" width="3" begin="6" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Switch for image buffer #b." range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_I" token="IMBUFF_B_6" description="ROT_A_I"/>
      <bitenum value="1" id="DMA" token="IMBUFF_B_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="IMBUFF_B_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="IMBUFF_B_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_B_2" description="IMX #A IMBUFF"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_B_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="IMBUFF_B_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_B_3" description="IMX #B IMBUFF"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMBUFF_A" width="3" begin="2" end="0" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Switch for image buffer #a" range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_I" token="IMBUFF_A_6" description="ROT_A_I"/>
      <bitenum value="1" id="DMA" token="IMBUFF_A_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="IMBUFF_A_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="IMBUFF_A_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_A_2" description="IMX #a IMBUFF"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_A_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="IMBUFF_A_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_A_3" description="IMX #B IMBUFF"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HWSEQ_STEP_SWITCH_i_2" acronym="SIMCOP_HWSEQ_STEP_SWITCH_i_2" offset="0xA4" width="32" description="Image buffer switch control. The configuration of step #0 is used when HW sequencer is idle.">
    <bitfield id="IMBUFF_H" width="4" begin="31" end="28" resetval="0x0" description="Switch for image buffer #h" range="" rwaccess="RW">
      <bitenum value="6" id="DCT_F" token="IMBUFF_H_6" description="DCT_F"/>
      <bitenum value="1" id="DMA" token="IMBUFF_H_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="ROT_A_O" token="IMBUFF_H_7" description="ROT_A_O"/>
      <bitenum value="0" id="COPR" token="IMBUFF_H_0" description="Coprocessor bus"/>
      <bitenum value="5" id="DCT_S" token="IMBUFF_H_5" description="DCT_S"/>
      <bitenum value="10" id="VTNF_IO" token="IMBUFF_H_10" description="VTNF IO"/>
      <bitenum value="9" id="LDC_O" token="IMBUFF_H_9" description="LDC_O"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_H_4" description="VLCDJ_IO"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_H_2" description="IMX #A"/>
      <bitenum value="8" id="NSF_IO" token="IMBUFF_H_8" description="NSF_IO"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_H_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="IMBUFF_G" width="4" begin="27" end="24" resetval="0x0" description="Switch for image buffer #g" range="" rwaccess="RW">
      <bitenum value="6" id="DCT_F" token="IMBUFF_G_6" description="DCT_F"/>
      <bitenum value="1" id="DMA" token="IMBUFF_G_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="ROT_A_O" token="IMBUFF_G_7" description="ROT_A_O"/>
      <bitenum value="0" id="COPR" token="IMBUFF_G_0" description="Coprocessor bus"/>
      <bitenum value="5" id="DCT_S" token="IMBUFF_G_5" description="DCT_S"/>
      <bitenum value="10" id="VTNF_IO" token="IMBUFF_G_10" description="VTNF IO"/>
      <bitenum value="9" id="LDC_O" token="IMBUFF_G_9" description="LDC_O"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_G_4" description="VLCDJ_IO"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_G_2" description="IMX #A"/>
      <bitenum value="8" id="NSF_IO" token="IMBUFF_G_8" description="NSF_IO"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_G_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="IMBUFF_F" width="4" begin="23" end="20" resetval="0x0" description="Switch for image buffer #f" range="" rwaccess="RW">
      <bitenum value="6" id="LDC_O" token="IMBUFF_F_6" description="LDC_O"/>
      <bitenum value="1" id="DMA" token="IMBUFF_F_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="ROT_A_O" token="IMBUFF_F_7" description="ROT_A_O"/>
      <bitenum value="0" id="COPR" token="IMBUFF_F_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_F_2" description="IMX #A"/>
      <bitenum value="8" id="VTNF_IO" token="IMBUFF_F_8" description="VTNF IO"/>
      <bitenum value="4" id="DCT_S" token="IMBUFF_F_4" description="DCT_S"/>
      <bitenum value="5" id="NSF_IO" token="IMBUFF_F_5" description="NSF_IO"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_F_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="IMBUFF_E" width="4" begin="19" end="16" resetval="0x0" description="Switch for image buffer #e" range="" rwaccess="RW">
      <bitenum value="6" id="LDC_O" token="IMBUFF_E_6" description="LDC_O"/>
      <bitenum value="1" id="DMA" token="IMBUFF_E_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="ROT_A_O" token="IMBUFF_E_7" description="ROT_A_O"/>
      <bitenum value="0" id="COPR" token="IMBUFF_E_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_E_2" description="IMX #A"/>
      <bitenum value="8" id="VTNF_IO" token="IMBUFF_E_8" description="VTNF IO"/>
      <bitenum value="4" id="DCT_S" token="IMBUFF_E_4" description="DCT_S"/>
      <bitenum value="5" id="NSF_IO" token="IMBUFF_E_5" description="NSF_IO"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_E_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMBUFF_D" width="3" begin="14" end="12" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Switch for image buffer #d" range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_I" token="IMBUFF_D_6" description="ROT_A_I"/>
      <bitenum value="1" id="DMA" token="IMBUFF_D_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="IMBUFF_D_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="IMBUFF_D_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_D_2" description="IMX #A"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_D_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="IMBUFF_D_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_D_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMBUFF_C" width="3" begin="10" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Switch for image buffer #c." range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_I" token="IMBUFF_C_6" description="ROT_A_I"/>
      <bitenum value="1" id="DMA" token="IMBUFF_C_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="IMBUFF_C_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="IMBUFF_C_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_C_2" description="IMX #A"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_C_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="IMBUFF_C_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_C_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMBUFF_B" width="3" begin="6" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Switch for image buffer #b." range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_I" token="IMBUFF_B_6" description="ROT_A_I"/>
      <bitenum value="1" id="DMA" token="IMBUFF_B_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="IMBUFF_B_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="IMBUFF_B_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_B_2" description="IMX #A IMBUFF"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_B_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="IMBUFF_B_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_B_3" description="IMX #B IMBUFF"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMBUFF_A" width="3" begin="2" end="0" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Switch for image buffer #a" range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_I" token="IMBUFF_A_6" description="ROT_A_I"/>
      <bitenum value="1" id="DMA" token="IMBUFF_A_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="IMBUFF_A_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="IMBUFF_A_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_A_2" description="IMX #a IMBUFF"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_A_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="IMBUFF_A_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_A_3" description="IMX #B IMBUFF"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HWSEQ_STEP_SWITCH_i_3" acronym="SIMCOP_HWSEQ_STEP_SWITCH_i_3" offset="0xB4" width="32" description="Image buffer switch control. The configuration of step #0 is used when HW sequencer is idle.">
    <bitfield id="IMBUFF_H" width="4" begin="31" end="28" resetval="0x0" description="Switch for image buffer #h" range="" rwaccess="RW">
      <bitenum value="6" id="DCT_F" token="IMBUFF_H_6" description="DCT_F"/>
      <bitenum value="1" id="DMA" token="IMBUFF_H_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="ROT_A_O" token="IMBUFF_H_7" description="ROT_A_O"/>
      <bitenum value="0" id="COPR" token="IMBUFF_H_0" description="Coprocessor bus"/>
      <bitenum value="5" id="DCT_S" token="IMBUFF_H_5" description="DCT_S"/>
      <bitenum value="10" id="VTNF_IO" token="IMBUFF_H_10" description="VTNF IO"/>
      <bitenum value="9" id="LDC_O" token="IMBUFF_H_9" description="LDC_O"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_H_4" description="VLCDJ_IO"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_H_2" description="IMX #A"/>
      <bitenum value="8" id="NSF_IO" token="IMBUFF_H_8" description="NSF_IO"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_H_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="IMBUFF_G" width="4" begin="27" end="24" resetval="0x0" description="Switch for image buffer #g" range="" rwaccess="RW">
      <bitenum value="6" id="DCT_F" token="IMBUFF_G_6" description="DCT_F"/>
      <bitenum value="1" id="DMA" token="IMBUFF_G_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="ROT_A_O" token="IMBUFF_G_7" description="ROT_A_O"/>
      <bitenum value="0" id="COPR" token="IMBUFF_G_0" description="Coprocessor bus"/>
      <bitenum value="5" id="DCT_S" token="IMBUFF_G_5" description="DCT_S"/>
      <bitenum value="10" id="VTNF_IO" token="IMBUFF_G_10" description="VTNF IO"/>
      <bitenum value="9" id="LDC_O" token="IMBUFF_G_9" description="LDC_O"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_G_4" description="VLCDJ_IO"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_G_2" description="IMX #A"/>
      <bitenum value="8" id="NSF_IO" token="IMBUFF_G_8" description="NSF_IO"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_G_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="IMBUFF_F" width="4" begin="23" end="20" resetval="0x0" description="Switch for image buffer #f" range="" rwaccess="RW">
      <bitenum value="6" id="LDC_O" token="IMBUFF_F_6" description="LDC_O"/>
      <bitenum value="1" id="DMA" token="IMBUFF_F_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="ROT_A_O" token="IMBUFF_F_7" description="ROT_A_O"/>
      <bitenum value="0" id="COPR" token="IMBUFF_F_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_F_2" description="IMX #A"/>
      <bitenum value="8" id="VTNF_IO" token="IMBUFF_F_8" description="VTNF IO"/>
      <bitenum value="4" id="DCT_S" token="IMBUFF_F_4" description="DCT_S"/>
      <bitenum value="5" id="NSF_IO" token="IMBUFF_F_5" description="NSF_IO"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_F_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="IMBUFF_E" width="4" begin="19" end="16" resetval="0x0" description="Switch for image buffer #e" range="" rwaccess="RW">
      <bitenum value="6" id="LDC_O" token="IMBUFF_E_6" description="LDC_O"/>
      <bitenum value="1" id="DMA" token="IMBUFF_E_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="ROT_A_O" token="IMBUFF_E_7" description="ROT_A_O"/>
      <bitenum value="0" id="COPR" token="IMBUFF_E_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_E_2" description="IMX #A"/>
      <bitenum value="8" id="VTNF_IO" token="IMBUFF_E_8" description="VTNF IO"/>
      <bitenum value="4" id="DCT_S" token="IMBUFF_E_4" description="DCT_S"/>
      <bitenum value="5" id="NSF_IO" token="IMBUFF_E_5" description="NSF_IO"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_E_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMBUFF_D" width="3" begin="14" end="12" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Switch for image buffer #d" range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_I" token="IMBUFF_D_6" description="ROT_A_I"/>
      <bitenum value="1" id="DMA" token="IMBUFF_D_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="IMBUFF_D_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="IMBUFF_D_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_D_2" description="IMX #A"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_D_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="IMBUFF_D_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_D_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMBUFF_C" width="3" begin="10" end="8" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Switch for image buffer #c." range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_I" token="IMBUFF_C_6" description="ROT_A_I"/>
      <bitenum value="1" id="DMA" token="IMBUFF_C_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="IMBUFF_C_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="IMBUFF_C_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_C_2" description="IMX #A"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_C_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="IMBUFF_C_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_C_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMBUFF_B" width="3" begin="6" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Switch for image buffer #b." range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_I" token="IMBUFF_B_6" description="ROT_A_I"/>
      <bitenum value="1" id="DMA" token="IMBUFF_B_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="IMBUFF_B_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="IMBUFF_B_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_B_2" description="IMX #A IMBUFF"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_B_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="IMBUFF_B_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_B_3" description="IMX #B IMBUFF"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMBUFF_A" width="3" begin="2" end="0" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Switch for image buffer #a" range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_I" token="IMBUFF_A_6" description="ROT_A_I"/>
      <bitenum value="1" id="DMA" token="IMBUFF_A_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="IMBUFF_A_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="IMBUFF_A_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="IMBUFF_A_2" description="IMX #a IMBUFF"/>
      <bitenum value="4" id="VLCDJ_IO" token="IMBUFF_A_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="IMBUFF_A_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="IMBUFF_A_3" description="IMX #B IMBUFF"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HWSEQ_STEP_IMX_CTRL_i_0" acronym="SIMCOP_HWSEQ_STEP_IMX_CTRL_i_0" offset="0x88" width="32" description="This register is reserved and users should write the reset value to this register location. HW sequencer step control register The configuration of step #0 is used when HW sequencer is idle.">
    <bitfield id="IMX_B_SYNC" width="1" begin="31" end="31" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Enable HW synchronization with the iMX #b module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="IMX_B_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="IMX_B_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMX_B_START" width="13" begin="28" end="16" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. This register is only used when IMX_CTRL.IMX_B_SYNC=1. It contains the address, in 16-bit words, of the first instruction iMX will execute when it gets started." range="" rwaccess="RW"/>
    <bitfield id="IMX_A_SYNC" width="1" begin="15" end="15" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Enable HW synchronization with the IMX # a module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="IMX_A_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="IMX_A_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMX_A_START" width="13" begin="12" end="0" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. This register is only used when IMX_CTRL.IMX_A_SYNC=1. It contains the address, in 16-bit words, of the first instruction iMX will execute when it gets started." range="" rwaccess="RW"/>
  </register>
  <register id="SIMCOP_HWSEQ_STEP_IMX_CTRL_i_1" acronym="SIMCOP_HWSEQ_STEP_IMX_CTRL_i_1" offset="0x98" width="32" description="This register is reserved and users should write the reset value to this register location. HW sequencer step control register The configuration of step #0 is used when HW sequencer is idle.">
    <bitfield id="IMX_B_SYNC" width="1" begin="31" end="31" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Enable HW synchronization with the iMX #b module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="IMX_B_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="IMX_B_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMX_B_START" width="13" begin="28" end="16" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. This register is only used when IMX_CTRL.IMX_B_SYNC=1. It contains the address, in 16-bit words, of the first instruction iMX will execute when it gets started." range="" rwaccess="RW"/>
    <bitfield id="IMX_A_SYNC" width="1" begin="15" end="15" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Enable HW synchronization with the IMX # a module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="IMX_A_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="IMX_A_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMX_A_START" width="13" begin="12" end="0" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. This register is only used when IMX_CTRL.IMX_A_SYNC=1. It contains the address, in 16-bit words, of the first instruction iMX will execute when it gets started." range="" rwaccess="RW"/>
  </register>
  <register id="SIMCOP_HWSEQ_STEP_IMX_CTRL_i_2" acronym="SIMCOP_HWSEQ_STEP_IMX_CTRL_i_2" offset="0xA8" width="32" description="This register is reserved and users should write the reset value to this register location. HW sequencer step control register The configuration of step #0 is used when HW sequencer is idle.">
    <bitfield id="IMX_B_SYNC" width="1" begin="31" end="31" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Enable HW synchronization with the iMX #b module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="IMX_B_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="IMX_B_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMX_B_START" width="13" begin="28" end="16" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. This register is only used when IMX_CTRL.IMX_B_SYNC=1. It contains the address, in 16-bit words, of the first instruction iMX will execute when it gets started." range="" rwaccess="RW"/>
    <bitfield id="IMX_A_SYNC" width="1" begin="15" end="15" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Enable HW synchronization with the IMX # a module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="IMX_A_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="IMX_A_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMX_A_START" width="13" begin="12" end="0" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. This register is only used when IMX_CTRL.IMX_A_SYNC=1. It contains the address, in 16-bit words, of the first instruction iMX will execute when it gets started." range="" rwaccess="RW"/>
  </register>
  <register id="SIMCOP_HWSEQ_STEP_IMX_CTRL_i_3" acronym="SIMCOP_HWSEQ_STEP_IMX_CTRL_i_3" offset="0xB8" width="32" description="This register is reserved and users should write the reset value to this register location. HW sequencer step control register The configuration of step #0 is used when HW sequencer is idle.">
    <bitfield id="IMX_B_SYNC" width="1" begin="31" end="31" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Enable HW synchronization with the iMX #b module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="IMX_B_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="IMX_B_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMX_B_START" width="13" begin="28" end="16" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. This register is only used when IMX_CTRL.IMX_B_SYNC=1. It contains the address, in 16-bit words, of the first instruction iMX will execute when it gets started." range="" rwaccess="RW"/>
    <bitfield id="IMX_A_SYNC" width="1" begin="15" end="15" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Enable HW synchronization with the IMX # a module" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="IMX_A_SYNC_0" description="Disabled"/>
      <bitenum value="1" id="ENABLED" token="IMX_A_SYNC_1" description="Enabled."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="IMX_A_START" width="13" begin="12" end="0" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. This register is only used when IMX_CTRL.IMX_A_SYNC=1. It contains the address, in 16-bit words, of the first instruction iMX will execute when it gets started." range="" rwaccess="RW"/>
  </register>
  <register id="SIMCOP_HWSEQ_STEP_CTRL2_i_0" acronym="SIMCOP_HWSEQ_STEP_CTRL2_i_0" offset="0x8C" width="32" description="HW sequencer step control register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="VTNF_IO_OFST" width="2" begin="13" end="12" resetval="0x0" description="Controls VTNF_IO bus mapping to image buffers: 0x0000 0x1000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="VTNF_IO_OFST_0" description="EF"/>
      <bitenum value="1" id="ONE" token="VTNF_IO_OFST_1" description="FG"/>
      <bitenum value="3" id="E3" token="VTNF_IO_OFST_3" description="HE"/>
      <bitenum value="2" id="E2" token="VTNF_IO_OFST_2" description="GH"/>
    </bitfield>
    <bitfield id="NSF2_IO_OFST" width="2" begin="11" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls NSF_IO bus mapping to image buffers: 0x0000 0x1000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="NSF2_IO_OFST_0" description="EF"/>
      <bitenum value="1" id="ONE" token="NSF2_IO_OFST_1" description="FG"/>
      <bitenum value="3" id="E3" token="NSF2_IO_OFST_3" description="HE"/>
      <bitenum value="2" id="E2" token="NSF2_IO_OFST_2" description="GH"/>
    </bitfield>
    <bitfield id="LDC_O_OFST" width="2" begin="9" end="8" resetval="0x0" description="Controls LDC.O bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="0" id="E0" token="LDC_O_OFST_0" description="EFGH"/>
      <bitenum value="1" id="E1" token="LDC_O_OFST_1" description="FGHE"/>
      <bitenum value="3" id="E3" token="LDC_O_OFST_3" description="HEFG"/>
      <bitenum value="2" id="E2" token="LDC_O_OFST_2" description="GHEF"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="COEFF_B" width="3" begin="6" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Coefficient buffer #B switch" range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_O" token="COEFF_B_6" description="ROT #A O"/>
      <bitenum value="1" id="DMA" token="COEFF_B_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="COEFF_B_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="COEFF_B_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="COEFF_B_2" description="IMX #A"/>
      <bitenum value="4" id="VLCDJ_IO" token="COEFF_B_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="COEFF_B_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="COEFF_B_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="COEFF_A" width="3" begin="2" end="0" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Coefficient buffer #a switch" range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_I" token="COEFF_A_6" description="ROT #A I"/>
      <bitenum value="1" id="DMA" token="COEFF_A_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="COEFF_A_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="COEFF_A_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="COEFF_A_2" description="IMX #A"/>
      <bitenum value="4" id="VLCDJ_IO" token="COEFF_A_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="COEFF_A_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="COEFF_A_3" description="IMX #B"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HWSEQ_STEP_CTRL2_i_1" acronym="SIMCOP_HWSEQ_STEP_CTRL2_i_1" offset="0x9C" width="32" description="HW sequencer step control register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="VTNF_IO_OFST" width="2" begin="13" end="12" resetval="0x0" description="Controls VTNF_IO bus mapping to image buffers: 0x0000 0x1000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="VTNF_IO_OFST_0" description="EF"/>
      <bitenum value="1" id="ONE" token="VTNF_IO_OFST_1" description="FG"/>
      <bitenum value="3" id="E3" token="VTNF_IO_OFST_3" description="HE"/>
      <bitenum value="2" id="E2" token="VTNF_IO_OFST_2" description="GH"/>
    </bitfield>
    <bitfield id="NSF2_IO_OFST" width="2" begin="11" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls NSF_IO bus mapping to image buffers: 0x0000 0x1000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="NSF2_IO_OFST_0" description="EF"/>
      <bitenum value="1" id="ONE" token="NSF2_IO_OFST_1" description="FG"/>
      <bitenum value="3" id="E3" token="NSF2_IO_OFST_3" description="HE"/>
      <bitenum value="2" id="E2" token="NSF2_IO_OFST_2" description="GH"/>
    </bitfield>
    <bitfield id="LDC_O_OFST" width="2" begin="9" end="8" resetval="0x0" description="Controls LDC.O bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="0" id="E0" token="LDC_O_OFST_0" description="EFGH"/>
      <bitenum value="1" id="E1" token="LDC_O_OFST_1" description="FGHE"/>
      <bitenum value="3" id="E3" token="LDC_O_OFST_3" description="HEFG"/>
      <bitenum value="2" id="E2" token="LDC_O_OFST_2" description="GHEF"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="COEFF_B" width="3" begin="6" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Coefficient buffer #B switch" range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_O" token="COEFF_B_6" description="ROT #A O"/>
      <bitenum value="1" id="DMA" token="COEFF_B_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="COEFF_B_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="COEFF_B_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="COEFF_B_2" description="IMX #A"/>
      <bitenum value="4" id="VLCDJ_IO" token="COEFF_B_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="COEFF_B_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="COEFF_B_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="COEFF_A" width="3" begin="2" end="0" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Coefficient buffer #a switch" range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_I" token="COEFF_A_6" description="ROT #A I"/>
      <bitenum value="1" id="DMA" token="COEFF_A_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="COEFF_A_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="COEFF_A_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="COEFF_A_2" description="IMX #A"/>
      <bitenum value="4" id="VLCDJ_IO" token="COEFF_A_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="COEFF_A_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="COEFF_A_3" description="IMX #B"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HWSEQ_STEP_CTRL2_i_2" acronym="SIMCOP_HWSEQ_STEP_CTRL2_i_2" offset="0xAC" width="32" description="HW sequencer step control register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="VTNF_IO_OFST" width="2" begin="13" end="12" resetval="0x0" description="Controls VTNF_IO bus mapping to image buffers: 0x0000 0x1000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="VTNF_IO_OFST_0" description="EF"/>
      <bitenum value="1" id="ONE" token="VTNF_IO_OFST_1" description="FG"/>
      <bitenum value="3" id="E3" token="VTNF_IO_OFST_3" description="HE"/>
      <bitenum value="2" id="E2" token="VTNF_IO_OFST_2" description="GH"/>
    </bitfield>
    <bitfield id="NSF2_IO_OFST" width="2" begin="11" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls NSF_IO bus mapping to image buffers: 0x0000 0x1000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="NSF2_IO_OFST_0" description="EF"/>
      <bitenum value="1" id="ONE" token="NSF2_IO_OFST_1" description="FG"/>
      <bitenum value="3" id="E3" token="NSF2_IO_OFST_3" description="HE"/>
      <bitenum value="2" id="E2" token="NSF2_IO_OFST_2" description="GH"/>
    </bitfield>
    <bitfield id="LDC_O_OFST" width="2" begin="9" end="8" resetval="0x0" description="Controls LDC.O bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="0" id="E0" token="LDC_O_OFST_0" description="EFGH"/>
      <bitenum value="1" id="E1" token="LDC_O_OFST_1" description="FGHE"/>
      <bitenum value="3" id="E3" token="LDC_O_OFST_3" description="HEFG"/>
      <bitenum value="2" id="E2" token="LDC_O_OFST_2" description="GHEF"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="COEFF_B" width="3" begin="6" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Coefficient buffer #B switch" range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_O" token="COEFF_B_6" description="ROT #A O"/>
      <bitenum value="1" id="DMA" token="COEFF_B_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="COEFF_B_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="COEFF_B_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="COEFF_B_2" description="IMX #A"/>
      <bitenum value="4" id="VLCDJ_IO" token="COEFF_B_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="COEFF_B_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="COEFF_B_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="COEFF_A" width="3" begin="2" end="0" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Coefficient buffer #a switch" range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_I" token="COEFF_A_6" description="ROT #A I"/>
      <bitenum value="1" id="DMA" token="COEFF_A_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="COEFF_A_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="COEFF_A_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="COEFF_A_2" description="IMX #A"/>
      <bitenum value="4" id="VLCDJ_IO" token="COEFF_A_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="COEFF_A_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="COEFF_A_3" description="IMX #B"/>
    </bitfield>
  </register>
  <register id="SIMCOP_HWSEQ_STEP_CTRL2_i_3" acronym="SIMCOP_HWSEQ_STEP_CTRL2_i_3" offset="0xBC" width="32" description="HW sequencer step control register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="VTNF_IO_OFST" width="2" begin="13" end="12" resetval="0x0" description="Controls VTNF_IO bus mapping to image buffers: 0x0000 0x1000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="VTNF_IO_OFST_0" description="EF"/>
      <bitenum value="1" id="ONE" token="VTNF_IO_OFST_1" description="FG"/>
      <bitenum value="3" id="E3" token="VTNF_IO_OFST_3" description="HE"/>
      <bitenum value="2" id="E2" token="VTNF_IO_OFST_2" description="GH"/>
    </bitfield>
    <bitfield id="NSF2_IO_OFST" width="2" begin="11" end="10" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Controls NSF_IO bus mapping to image buffers: 0x0000 0x1000" range="" rwaccess="RW">
      <bitenum value="0" id="ZERO" token="NSF2_IO_OFST_0" description="EF"/>
      <bitenum value="1" id="ONE" token="NSF2_IO_OFST_1" description="FG"/>
      <bitenum value="3" id="E3" token="NSF2_IO_OFST_3" description="HE"/>
      <bitenum value="2" id="E2" token="NSF2_IO_OFST_2" description="GH"/>
    </bitfield>
    <bitfield id="LDC_O_OFST" width="2" begin="9" end="8" resetval="0x0" description="Controls LDC.O bus mapping to image buffers: 0x0000 0x1000 0x2000 0x3000" range="" rwaccess="RW">
      <bitenum value="0" id="E0" token="LDC_O_OFST_0" description="EFGH"/>
      <bitenum value="1" id="E1" token="LDC_O_OFST_1" description="FGHE"/>
      <bitenum value="3" id="E3" token="LDC_O_OFST_3" description="HEFG"/>
      <bitenum value="2" id="E2" token="LDC_O_OFST_2" description="GHEF"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="COEFF_B" width="3" begin="6" end="4" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Coefficient buffer #B switch" range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_O" token="COEFF_B_6" description="ROT #A O"/>
      <bitenum value="1" id="DMA" token="COEFF_B_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="COEFF_B_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="COEFF_B_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="COEFF_B_2" description="IMX #A"/>
      <bitenum value="4" id="VLCDJ_IO" token="COEFF_B_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="COEFF_B_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="COEFF_B_3" description="IMX #B"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location." range="" rwaccess="R"/>
    <bitfield id="COEFF_A" width="3" begin="2" end="0" resetval="0x0" description="This bit field is reserved and users should write the reset value to this bit location. Coefficient buffer #a switch" range="" rwaccess="RW">
      <bitenum value="6" id="ROT_A_I" token="COEFF_A_6" description="ROT #A I"/>
      <bitenum value="1" id="DMA" token="COEFF_A_1" description="SIMCOP DMA"/>
      <bitenum value="7" id="RSV" token="COEFF_A_7" description="Reserved"/>
      <bitenum value="0" id="COPR" token="COEFF_A_0" description="Coprocessor bus"/>
      <bitenum value="2" id="IMX_A" token="COEFF_A_2" description="IMX #A"/>
      <bitenum value="4" id="VLCDJ_IO" token="COEFF_A_4" description="VLCDJ_IO"/>
      <bitenum value="5" id="DCT_F" token="COEFF_A_5" description="DCT_F"/>
      <bitenum value="3" id="IMX_B" token="COEFF_A_3" description="IMX #B"/>
    </bitfield>
  </register>
</module>
