<html>

<head>
	<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
	<title>8051 and Interfacing</title>
	<style>
		/* cspell:disable-file */
		/* webkit printing magic: print all background colors */
		html {
			-webkit-print-color-adjust: exact;
		}

		* {
			box-sizing: border-box;
			-webkit-print-color-adjust: exact;
		}

		html,
		body {
			margin: 0;
			padding: 0;
		}

		@media only screen {
			body {
				margin: 2em auto;
				max-width: 900px;
				color: rgb(55, 53, 47);
			}
		}

		body {
			line-height: 1.5;
		}

		a,
		a.visited {
			color: inherit;
			text-decoration: underline;
		}

		.pdf-relative-link-path {
			font-size: 80%;
			color: #444;
		}

		h1,
		h2,
		h3 {
			letter-spacing: -0.01em;
			line-height: 1.2;
			font-weight: 600;
			margin-bottom: 0;
		}

		.page-title {
			font-size: 2.5rem;
			font-weight: 700;
			margin-top: 0;
			margin-bottom: 0.75em;
		}

		h1 {
			font-size: 1.875rem;
			margin-top: 1.875rem;
		}

		h2 {
			font-size: 1.5rem;
			margin-top: 1.5rem;
		}

		h3 {
			font-size: 1.25rem;
			margin-top: 1.25rem;
		}

		.source {
			border: 1px solid #ddd;
			border-radius: 3px;
			padding: 1.5em;
			word-break: break-all;
		}

		.callout {
			border-radius: 3px;
			padding: 1rem;
		}

		figure {
			margin: 1.25em 0;
			page-break-inside: avoid;
		}

		figcaption {
			opacity: 0.5;
			font-size: 85%;
			margin-top: 0.5em;
		}

		mark {
			background-color: transparent;
		}

		.indented {
			padding-left: 1.5em;
		}

		hr {
			background: transparent;
			display: block;
			width: 100%;
			height: 1px;
			visibility: visible;
			border: none;
			border-bottom: 1px solid rgba(55, 53, 47, 0.09);
		}

		img {
			max-width: 100%;
		}

		@media only print {
			img {
				max-height: 100vh;
				object-fit: contain;
			}
		}

		@page {
			margin: 1in;
		}

		.collection-content {
			font-size: 0.875rem;
		}

		.column-list {
			display: flex;
			justify-content: space-between;
		}

		.column {
			padding: 0 1em;
		}

		.column:first-child {
			padding-left: 0;
		}

		.column:last-child {
			padding-right: 0;
		}

		.table_of_contents-item {
			display: block;
			font-size: 0.875rem;
			line-height: 1.3;
			padding: 0.125rem;
		}

		.table_of_contents-indent-1 {
			margin-left: 1.5rem;
		}

		.table_of_contents-indent-2 {
			margin-left: 3rem;
		}

		.table_of_contents-indent-3 {
			margin-left: 4.5rem;
		}

		.table_of_contents-link {
			text-decoration: none;
			opacity: 0.7;
			border-bottom: 1px solid rgba(55, 53, 47, 0.18);
		}

		table,
		th,
		td {
			border: 1px solid rgba(55, 53, 47, 0.09);
			border-collapse: collapse;
		}

		table {
			border-left: none;
			border-right: none;
		}

		th,
		td {
			font-weight: normal;
			padding: 0.25em 0.5em;
			line-height: 1.5;
			min-height: 1.5em;
			text-align: left;
		}

		th {
			color: rgba(55, 53, 47, 0.6);
		}

		ol,
		ul {
			margin: 0;
			margin-block-start: 0.6em;
			margin-block-end: 0.6em;
		}

		li>ol:first-child,
		li>ul:first-child {
			margin-block-start: 0.6em;
		}

		ul>li {
			list-style: disc;
		}

		ul.to-do-list {
			padding-inline-start: 0;
		}

		ul.to-do-list>li {
			list-style: none;
		}

		.to-do-children-checked {
			text-decoration: line-through;
			opacity: 0.375;
		}

		ul.toggle>li {
			list-style: none;
		}

		ul {
			padding-inline-start: 1.7em;
		}

		ul>li {
			padding-left: 0.1em;
		}

		ol {
			padding-inline-start: 1.6em;
		}

		ol>li {
			padding-left: 0.2em;
		}

		.mono ol {
			padding-inline-start: 2em;
		}

		.mono ol>li {
			text-indent: -0.4em;
		}

		.toggle {
			padding-inline-start: 0em;
			list-style-type: none;
		}

		/* Indent toggle children */
		.toggle>li>details {
			padding-left: 1.7em;
		}

		.toggle>li>details>summary {
			margin-left: -1.1em;
		}

		.selected-value {
			display: inline-block;
			padding: 0 0.5em;
			background: rgba(206, 205, 202, 0.5);
			border-radius: 3px;
			margin-right: 0.5em;
			margin-top: 0.3em;
			margin-bottom: 0.3em;
			white-space: nowrap;
		}

		.collection-title {
			display: inline-block;
			margin-right: 1em;
		}

		.page-description {
			margin-bottom: 2em;
		}

		.simple-table {
			margin-top: 1em;
			font-size: 0.875rem;
			empty-cells: show;
		}

		.simple-table td {
			height: 29px;
			min-width: 120px;
		}

		.simple-table th {
			height: 29px;
			min-width: 120px;
		}

		.simple-table-header-color {
			background: rgb(247, 246, 243);
			color: black;
		}

		.simple-table-header {
			font-weight: 500;
		}

		time {
			opacity: 0.5;
		}

		.icon {
			display: inline-block;
			max-width: 1.2em;
			max-height: 1.2em;
			text-decoration: none;
			vertical-align: text-bottom;
			margin-right: 0.5em;
		}

		img.icon {
			border-radius: 3px;
		}

		.user-icon {
			width: 1.5em;
			height: 1.5em;
			border-radius: 100%;
			margin-right: 0.5rem;
		}

		.user-icon-inner {
			font-size: 0.8em;
		}

		.text-icon {
			border: 1px solid #000;
			text-align: center;
		}

		.page-cover-image {
			display: block;
			object-fit: cover;
			width: 100%;
			max-height: 30vh;
		}

		.page-header-icon {
			font-size: 3rem;
			margin-bottom: 1rem;
		}

		.page-header-icon-with-cover {
			margin-top: -0.72em;
			margin-left: 0.07em;
		}

		.page-header-icon img {
			border-radius: 3px;
		}

		.link-to-page {
			margin: 1em 0;
			padding: 0;
			border: none;
			font-weight: 500;
		}

		p>.user {
			opacity: 0.5;
		}

		td>.user,
		td>time {
			white-space: nowrap;
		}

		input[type="checkbox"] {
			transform: scale(1.5);
			margin-right: 0.6em;
			vertical-align: middle;
		}

		p {
			margin-top: 0.5em;
			margin-bottom: 0.5em;
		}

		.image {
			border: none;
			margin: 1.5em 0;
			padding: 0;
			border-radius: 0;
			text-align: center;
		}

		.code,
		code {
			background: rgba(135, 131, 120, 0.15);
			border-radius: 3px;
			padding: 0.2em 0.4em;
			border-radius: 3px;
			font-size: 85%;
			tab-size: 2;
		}

		code {
			color: #eb5757;
		}

		.code {
			padding: 1.5em 1em;
		}

		.code-wrap {
			white-space: pre-wrap;
			word-break: break-all;
		}

		.code>code {
			background: none;
			padding: 0;
			font-size: 100%;
			color: inherit;
		}

		blockquote {
			font-size: 1.25em;
			margin: 1em 0;
			padding-left: 1em;
			border-left: 3px solid rgb(55, 53, 47);
		}

		.bookmark {
			text-decoration: none;
			max-height: 8em;
			padding: 0;
			display: flex;
			width: 100%;
			align-items: stretch;
		}

		.bookmark-title {
			font-size: 0.85em;
			overflow: hidden;
			text-overflow: ellipsis;
			height: 1.75em;
			white-space: nowrap;
		}

		.bookmark-text {
			display: flex;
			flex-direction: column;
		}

		.bookmark-info {
			flex: 4 1 180px;
			padding: 12px 14px 14px;
			display: flex;
			flex-direction: column;
			justify-content: space-between;
		}

		.bookmark-image {
			width: 33%;
			flex: 1 1 180px;
			display: block;
			position: relative;
			object-fit: cover;
			border-radius: 1px;
		}

		.bookmark-description {
			color: rgba(55, 53, 47, 0.6);
			font-size: 0.75em;
			overflow: hidden;
			max-height: 4.5em;
			word-break: break-word;
		}

		.bookmark-href {
			font-size: 0.75em;
			margin-top: 0.25em;
		}

		.sans {
			font-family: ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol";
		}

		.code {
			font-family: "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace;
		}

		.serif {
			font-family: Lyon-Text, Georgia, ui-serif, serif;
		}

		.mono {
			font-family: iawriter-mono, Nitti, Menlo, Courier, monospace;
		}

		.pdf .sans {
			font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK JP';
		}

		.pdf:lang(zh-CN) .sans {
			font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK SC';
		}

		.pdf:lang(zh-TW) .sans {
			font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK TC';
		}

		.pdf:lang(ko-KR) .sans {
			font-family: Inter, ui-sans-serif, -apple-system, BlinkMacSystemFont, "Segoe UI", Helvetica, "Apple Color Emoji", Arial, sans-serif, "Segoe UI Emoji", "Segoe UI Symbol", 'Twemoji', 'Noto Color Emoji', 'Noto Sans CJK KR';
		}

		.pdf .code {
			font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK JP';
		}

		.pdf:lang(zh-CN) .code {
			font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK SC';
		}

		.pdf:lang(zh-TW) .code {
			font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK TC';
		}

		.pdf:lang(ko-KR) .code {
			font-family: Source Code Pro, "SFMono-Regular", Menlo, Consolas, "PT Mono", "Liberation Mono", Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK KR';
		}

		.pdf .serif {
			font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK JP';
		}

		.pdf:lang(zh-CN) .serif {
			font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK SC';
		}

		.pdf:lang(zh-TW) .serif {
			font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK TC';
		}

		.pdf:lang(ko-KR) .serif {
			font-family: PT Serif, Lyon-Text, Georgia, ui-serif, serif, 'Twemoji', 'Noto Color Emoji', 'Noto Serif CJK KR';
		}

		.pdf .mono {
			font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK JP';
		}

		.pdf:lang(zh-CN) .mono {
			font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK SC';
		}

		.pdf:lang(zh-TW) .mono {
			font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK TC';
		}

		.pdf:lang(ko-KR) .mono {
			font-family: PT Mono, iawriter-mono, Nitti, Menlo, Courier, monospace, 'Twemoji', 'Noto Color Emoji', 'Noto Sans Mono CJK KR';
		}

		.highlight-default {
			color: rgba(55, 53, 47, 1);
		}

		.highlight-gray {
			color: rgba(120, 119, 116, 1);
			fill: rgba(120, 119, 116, 1);
		}

		.highlight-brown {
			color: rgba(159, 107, 83, 1);
			fill: rgba(159, 107, 83, 1);
		}

		.highlight-orange {
			color: rgba(217, 115, 13, 1);
			fill: rgba(217, 115, 13, 1);
		}

		.highlight-yellow {
			color: rgba(203, 145, 47, 1);
			fill: rgba(203, 145, 47, 1);
		}

		.highlight-teal {
			color: rgba(68, 131, 97, 1);
			fill: rgba(68, 131, 97, 1);
		}

		.highlight-blue {
			color: rgba(51, 126, 169, 1);
			fill: rgba(51, 126, 169, 1);
		}

		.highlight-purple {
			color: rgba(144, 101, 176, 1);
			fill: rgba(144, 101, 176, 1);
		}

		.highlight-pink {
			color: rgba(193, 76, 138, 1);
			fill: rgba(193, 76, 138, 1);
		}

		.highlight-red {
			color: rgba(212, 76, 71, 1);
			fill: rgba(212, 76, 71, 1);
		}

		.highlight-gray_background {
			background: rgba(241, 241, 239, 1);
		}

		.highlight-brown_background {
			background: rgba(244, 238, 238, 1);
		}

		.highlight-orange_background {
			background: rgba(251, 236, 221, 1);
		}

		.highlight-yellow_background {
			background: rgba(251, 243, 219, 1);
		}

		.highlight-teal_background {
			background: rgba(237, 243, 236, 1);
		}

		.highlight-blue_background {
			background: rgba(231, 243, 248, 1);
		}

		.highlight-purple_background {
			background: rgba(244, 240, 247, 0.8);
		}

		.highlight-pink_background {
			background: rgba(249, 238, 243, 0.8);
		}

		.highlight-red_background {
			background: rgba(253, 235, 236, 1);
		}

		.block-color-default {
			color: inherit;
			fill: inherit;
		}

		.block-color-gray {
			color: rgba(120, 119, 116, 1);
			fill: rgba(120, 119, 116, 1);
		}

		.block-color-brown {
			color: rgba(159, 107, 83, 1);
			fill: rgba(159, 107, 83, 1);
		}

		.block-color-orange {
			color: rgba(217, 115, 13, 1);
			fill: rgba(217, 115, 13, 1);
		}

		.block-color-yellow {
			color: rgba(203, 145, 47, 1);
			fill: rgba(203, 145, 47, 1);
		}

		.block-color-teal {
			color: rgba(68, 131, 97, 1);
			fill: rgba(68, 131, 97, 1);
		}

		.block-color-blue {
			color: rgba(51, 126, 169, 1);
			fill: rgba(51, 126, 169, 1);
		}

		.block-color-purple {
			color: rgba(144, 101, 176, 1);
			fill: rgba(144, 101, 176, 1);
		}

		.block-color-pink {
			color: rgba(193, 76, 138, 1);
			fill: rgba(193, 76, 138, 1);
		}

		.block-color-red {
			color: rgba(212, 76, 71, 1);
			fill: rgba(212, 76, 71, 1);
		}

		.block-color-gray_background {
			background: rgba(241, 241, 239, 1);
		}

		.block-color-brown_background {
			background: rgba(244, 238, 238, 1);
		}

		.block-color-orange_background {
			background: rgba(251, 236, 221, 1);
		}

		.block-color-yellow_background {
			background: rgba(251, 243, 219, 1);
		}

		.block-color-teal_background {
			background: rgba(237, 243, 236, 1);
		}

		.block-color-blue_background {
			background: rgba(231, 243, 248, 1);
		}

		.block-color-purple_background {
			background: rgba(244, 240, 247, 0.8);
		}

		.block-color-pink_background {
			background: rgba(249, 238, 243, 0.8);
		}

		.block-color-red_background {
			background: rgba(253, 235, 236, 1);
		}

		.select-value-color-uiBlue {
			background-color: rgba(35, 131, 226, .07);
		}

		.select-value-color-pink {
			background-color: rgba(245, 224, 233, 1);
		}

		.select-value-color-purple {
			background-color: rgba(232, 222, 238, 1);
		}

		.select-value-color-green {
			background-color: rgba(219, 237, 219, 1);
		}

		.select-value-color-gray {
			background-color: rgba(227, 226, 224, 1);
		}

		.select-value-color-translucentGray {
			background-color: rgba(255, 255, 255, 0.0375);
		}

		.select-value-color-orange {
			background-color: rgba(250, 222, 201, 1);
		}

		.select-value-color-brown {
			background-color: rgba(238, 224, 218, 1);
		}

		.select-value-color-red {
			background-color: rgba(255, 226, 221, 1);
		}

		.select-value-color-yellow {
			background-color: rgba(253, 236, 200, 1);
		}

		.select-value-color-blue {
			background-color: rgba(211, 229, 239, 1);
		}

		.select-value-color-pageGlass {
			background-color: undefined;
		}

		.select-value-color-washGlass {
			background-color: undefined;
		}

		.checkbox {
			display: inline-flex;
			vertical-align: text-bottom;
			width: 16;
			height: 16;
			background-size: 16px;
			margin-left: 2px;
			margin-right: 5px;
		}

		.checkbox-on {
			background-image: url("data:image/svg+xml;charset=UTF-8,%3Csvg%20width%3D%2216%22%20height%3D%2216%22%20viewBox%3D%220%200%2016%2016%22%20fill%3D%22none%22%20xmlns%3D%22http%3A%2F%2Fwww.w3.org%2F2000%2Fsvg%22%3E%0A%3Crect%20width%3D%2216%22%20height%3D%2216%22%20fill%3D%22%2358A9D7%22%2F%3E%0A%3Cpath%20d%3D%22M6.71429%2012.2852L14%204.9995L12.7143%203.71436L6.71429%209.71378L3.28571%206.2831L2%207.57092L6.71429%2012.2852Z%22%20fill%3D%22white%22%2F%3E%0A%3C%2Fsvg%3E");
		}

		.checkbox-off {
			background-image: url("data:image/svg+xml;charset=UTF-8,%3Csvg%20width%3D%2216%22%20height%3D%2216%22%20viewBox%3D%220%200%2016%2016%22%20fill%3D%22none%22%20xmlns%3D%22http%3A%2F%2Fwww.w3.org%2F2000%2Fsvg%22%3E%0A%3Crect%20x%3D%220.75%22%20y%3D%220.75%22%20width%3D%2214.5%22%20height%3D%2214.5%22%20fill%3D%22white%22%20stroke%3D%22%2336352F%22%20stroke-width%3D%221.5%22%2F%3E%0A%3C%2Fsvg%3E");
		}
	</style>
</head>

<body>
	<article id="cfa7f94a-fb8f-4ba7-a5f7-e9885c0e0391" class="page sans">
		<div class="page-body">
			<h1 id="8903fcb7-4ab3-4ab9-85b6-dd5abccc58aa" class="">Topics to cover</h1>
			<ul id="a16b6a8d-699f-4f80-92ec-acc10a0c4709" class="bulleted-list">
				<li style="list-style-type:disc">Introduction to 8051 Architectural Features</li>
			</ul>
			<ul id="aaccb0ef-84ba-465f-9c37-890bc1f2c259" class="bulleted-list">
				<li style="list-style-type:disc">Overview of MCS51 Family</li>
			</ul>
			<ul id="ddd9ec47-88ad-4c01-ba3f-aab125eedde9" class="bulleted-list">
				<li style="list-style-type:disc">Memory Organization</li>
			</ul>
			<ul id="652f58b6-a0ba-4551-a80c-c976744b00fb" class="bulleted-list">
				<li style="list-style-type:disc">Addressing modes of 8051</li>
			</ul>
			<ul id="29556a02-efa2-4d52-b8d7-2a7a6f289100" class="bulleted-list">
				<li style="list-style-type:disc">Instruction set: Data Transfer, Arithmetic, Logical, Branching,
					Assembly Language Programming</li>
			</ul>
			<ul id="2be002eb-e58d-4157-8630-267996f21e84" class="bulleted-list">
				<li style="list-style-type:disc">8051 I/O port structure</li>
			</ul>
			<ul id="95c031ed-67ea-404a-becc-4e692576584a" class="bulleted-list">
				<li style="list-style-type:disc">8051: programming interrupts</li>
			</ul>
			<ul id="41857a0c-d918-4872-b255-564465a50202" class="bulleted-list">
				<li style="list-style-type:disc">8051: Timer/Counter Programming</li>
			</ul>
			<ul id="c366122b-0b37-4a5f-bce2-cdd266d10977" class="bulleted-list">
				<li style="list-style-type:disc">Interfacing<ul id="c5ebd1fa-83d8-4dd8-96a8-cc6f0851d996"
						class="bulleted-list">
						<li style="list-style-type:circle">Interfacing with keyboard</li>
					</ul>
					<ul id="cab7b527-de2d-4964-8c78-fd603de21491" class="bulleted-list">
						<li style="list-style-type:circle">Interfacing with Display (8086)</li>
					</ul>
					<ul id="1053d561-11f0-4f98-9f44-bd5d79291120" class="bulleted-list">
						<li style="list-style-type:circle">Interfacing with 8255 PPI</li>
					</ul>
					<ul id="7e8a998d-a617-4d02-bb9d-544371dbf5b6" class="bulleted-list">
						<li style="list-style-type:circle">Interfacing with 8259 PIC</li>
					</ul>
					<ul id="4b4a71bd-58fa-489d-ad94-0854fd9e7d9c" class="bulleted-list">
						<li style="list-style-type:circle">Serial and Port Programming</li>
					</ul>
				</li>
			</ul>
			<hr id="e6b4204f-661d-47fd-b432-add6d9e63c39" />
			<h1 id="999cd365-6cc6-4093-b2ae-bb07899caa48" class="">8051 Microcontroller Hardware </h1>
			<p id="fecd3859-fe5d-454f-b75e-27763686dcf0" class="">The 8051 microcontroller consists of these specific
				features:</p>
			<div id="948f4aab-a470-48e1-b7d6-ec28e91b7667" class="column-list">
				<div id="b44186a2-7ece-4c96-a035-8512d0ee1682" style="width:50%" class="column">
					<ul id="212f115c-f04e-40ff-bc30-cf42c09f3878" class="bulleted-list">
						<li style="list-style-type:disc">A eight bit CPU with two registers A (accumulator) and B.</li>
					</ul>
					<ul id="aab0e4ad-41fe-41fd-9570-db377155a52b" class="bulleted-list">
						<li style="list-style-type:disc">Sixteen bit Program Counter (PC) and Data Pointer (DPTR).</li>
					</ul>
					<ul id="9ea75586-823b-4603-9a41-d065b7227a75" class="bulleted-list">
						<li style="list-style-type:disc">Eight bit Program Status Word (PSW). </li>
					</ul>
					<ul id="0fcb94e8-f4c5-4f71-936c-a3dce66f8b0b" class="bulleted-list">
						<li style="list-style-type:disc">Thirty Two input output pins arranged in four ports: P0-P3.
						</li>
					</ul>
					<ul id="8d61faa0-cbac-4bf3-ade9-794a47802e58" class="bulleted-list">
						<li style="list-style-type:disc">Oscillator and Clock circuits.</li>
					</ul>
					<ul id="3103a4ee-4f29-4cd2-950d-aacace34ce4e" class="bulleted-list">
						<li style="list-style-type:disc">Two Oscillators and Three interrupt sources.</li>
					</ul>
				</div>
				<div id="9382e510-ee0f-4ad5-8cbf-4b71288d029f" style="width:50%" class="column">
					<ul id="5677200f-e786-4933-8b24-9c826ac6941f" class="bulleted-list">
						<li style="list-style-type:disc">Eight bit Stack Pointer (SP).</li>
					</ul>
					<ul id="bcbeb357-4bd2-44ee-b583-006cdc91edb8" class="bulleted-list">
						<li style="list-style-type:disc">Internal ROM of 0 to 4K Bytes.</li>
					</ul>
					<ul id="9c152a8a-451e-407e-88c8-774fe2d18d9a" class="bulleted-list">
						<li style="list-style-type:disc">Internal Ram of 128 Bytes.</li>
					</ul>
					<ul id="83f79a7b-9d9d-469d-bc4d-0303b09b637e" class="bulleted-list">
						<li style="list-style-type:disc">Two 16 Bit Timers/Counters, T0 and T1.</li>
					</ul>
					<ul id="e779b379-ae7d-413c-8da0-4688ce25e48d" class="bulleted-list">
						<li style="list-style-type:disc">Full duplex serial timer/counter: SBUF.</li>
					</ul>
					<ul id="23ba3ab5-6996-4adf-a5ea-e2c3420f86e0" class="bulleted-list">
						<li style="list-style-type:disc">Control Registers. </li>
					</ul>
				</div>
			</div>
			<div id="0c5d90cb-b1aa-421e-849d-aed3c44e7d5b" class="column-list">
				<div id="d3648be6-06f8-4bbf-a26b-e3ffc8ee108d" style="width:56.25%" class="column">
					<p id="9d359ccd-cc62-4b00-bb7f-c668368d19ba" class="">The 8051 microcontroller is packaged in an 40 pin DIP, with the full name and abbreviations for each port on the CPU.</p>
					<h2 id="2f066fb6-4072-4776-8bef-984c85e36f67" class="">The Oscillator and Clock </h2>
					<p id="a69b6253-e85c-4b9c-9299-912ddb61205a" class="">All circuits in 8051 are synchronised with the
						help of a clock. The <code>XTAL1</code> and <code>XTAL2</code> pins are provided to connect
						external oscillators to the chip. The manufacturers decide the maximum and minimum frequencies
						of the chip.</p>
					<h2 id="8566f365-8d39-493a-bac6-9eba0db257d3" class="">Program Counter and DPTR </h2>
					<ul id="0e840c0f-6dab-4cc9-8204-9ff973193ac5" class="bulleted-list">
						<li style="list-style-type:disc">The Program Counter is an 16 Bit register that points to the
							memory location holding the current instruction to be executed. The PC can point to a
							location from <code>0000h</code> to <code>0FFFh</code> when addressing the internal memory,
							or <code>0h</code> to <code>FFFFh</code>.</li>
					</ul>
					<ul id="cbb744c2-cff7-402b-a7e9-59eb359eb728" class="bulleted-list">
						<li style="list-style-type:disc">The DPTR register is made up of 2, called DPH and DPT. This is
							used for memory access for internal and external code.</li>
					</ul>
					<h2 id="f8cb057c-d116-4081-9108-11fb01e779f7" class="">A and B registers </h2>
					<ul id="5663412b-40f3-4496-af8f-230a6e331edd" class="bulleted-list">
						<li style="list-style-type:disc">8051 has <strong>34 registers</strong> general purpose
							registers. Two of them are A and B registers are part of the CPU Core. </li>
					</ul>
					<ul id="d8cb15a5-b2e0-404c-802f-e273bc8c388b" class="bulleted-list">
						<li style="list-style-type:disc">The other 32 are arranged in the internal RAM as a part of four
							banks - <code>B0-B3</code> of eight registers each - <code>R0 - R7</code>. </li>
					</ul>
					<ul id="73e2d56d-126c-42d8-bfd4-788e324835a0" class="bulleted-list">
						<li style="list-style-type:disc">The A accumulator register is the most versatile register
							available, and is used many operations including arithmetic, logical, and integer
							multiplication. A is also used for data transfer between any external memory and 8051.</li>
					</ul>
					<ul id="675c65d6-9cb6-46fe-a2a2-146f33c96a78" class="bulleted-list">
						<li style="list-style-type:disc">The B register is used alongside the A register for
							multiplication and division, and is a general location where data is stored.</li>
					</ul>
				</div>
				<div id="63805bbb-241c-4ded-b35a-aac431d155b3" style="width:43.75%" class="column">
					<figure id="c3d64c01-e7ae-47ae-9443-1ee46a1b4564" class="image"><a
							href="pics_assets/Screenshot_2023-12-20_at_1.09.00_AM.png"><img style="width:480px"
								src="pics_assets/Screenshot_2023-12-20_at_1.09.00_AM.png" /></a>
						<figcaption>40 Pin DIP 8085</figcaption>
					</figure>
				</div>
			</div>
			<div id="e20adbe6-23e8-4e53-8e24-2cb2948fd96e" class="column-list"></div>
			<div id="b36801b2-46e9-4019-babd-7e16e513ad5d" class="column-list">
				<div id="9a950113-67cf-4fd8-b079-47ad3c46a2e4" style="width:56.25%" class="column">
					<h2 id="ba0eef3d-defd-4ea7-8941-d09ed75b1536" class="">Program Status Word Register </h2>
					<ul id="bfc44526-b061-4413-ba91-da1f3ed00f18" class="bulleted-list">
						<li style="list-style-type:disc">This register contains a number of flags required for the
							operation of the CPU. During execution, there is a requirement of flags for recording the
							outputs of certain instructions and making decisions based on those results. The result of
							such instructions are stored in 1 bit registers called flags.</li>
					</ul>
					<ul id="93ba06eb-33b1-4671-9fd6-397bb1cecb38" class="bulleted-list">
						<li style="list-style-type:disc">All the flags are conveniently grouped inside the Program
							Status Word Register, and the Power Control Register, abbreviated as PSW and PCON
							respectively.</li>
					</ul>
					<ul id="7fb349b2-b5a2-4544-8e92-998547b5d137" class="bulleted-list">
						<li style="list-style-type:disc">The PSW register contains four flags that are set during
							arithmetic operations, two flags that hold the number of the selected register bank, and one
							general purpose flag that user programs can set. </li>
					</ul>
					<ul id="a592d4f2-1807-4f0c-a9b2-320da8955436" class="bulleted-list">
						<li style="list-style-type:disc">One must note that the flags in PSW are user controllable and
							bit addressable. The math flags are affected by arithmetic operations as well.</li>
					</ul>
					<ul id="e52ecc75-bb03-4305-aa30-dbb3e7212fd4" class="bulleted-list">
						<li style="list-style-type:disc">The four math flags held by PSW are Carry(CY), Auxiliary
							Carry(AC), Overflow(OV) and Parity(P) flags.</li>
					</ul>
				</div>
				<div id="db913714-a790-4d7c-8e75-55cf9e60fcae" style="width:43.74999999999999%" class="column">
					<figure id="8a3902d5-2337-4de4-96d9-0419e960c43e" class="image"><a
							href="pics_assets/Screenshot_2023-12-20_at_12.20.38_PM.png"><img style="width:576px"
								src="pics_assets/Screenshot_2023-12-20_at_12.20.38_PM.png" /></a></figure>
				</div>
			</div>
			<h2 id="e6955fe4-bb78-435d-a005-0c2f72f98534" class="">Internal Memory </h2>
			<ul id="943a589b-a3ee-48ba-8df5-349b01f9d9ae" class="bulleted-list">
				<li style="list-style-type:disc">The 8051 has an Internal RAM and ROM, ROM is where the program
					instructions are stored, and RAM is where program memory is held. Additional memory can be attached
					to 8051 through various circuits.</li>
			</ul>
			<ul id="b3c56387-6c38-4de2-9bc1-7bae2e76f958" class="bulleted-list">
				<li style="list-style-type:disc">The 8051 follows the
					<em><em><em><em><em><em><em><em><em><em><em><em><em><em><em><em><em><em><em>harvard
																								architecture</em></em></em></em></em></em></em></em></em></em></em></em></em></em></em></em></em></em></em>,
					where a single address can be used to access the RAM and ROM. The circuit automatically selects the
					appropriate memory based on the nature of the operation.</li>
			</ul>
			<div id="1c2222ad-15e2-4d92-a8d7-08561de7ebe1" class="column-list">
				<div id="89d9faf3-b01a-4699-96d0-94379a549974" style="width:54.166666666666664%" class="column">
					<h3 id="99f885ff-7802-4644-a6c9-2ebd7f5367b3" class="">Internal RAM </h3>
					<p id="9bc61dfb-0f57-4ddb-aa53-cbececae8527" class="">The 8051 processor come with 128 bytes of in
						built memory. The memory is segmented as follows:</p>
					<ul id="c75a28b3-f543-4da3-9430-7e017a5014c1" class="bulleted-list">
						<li style="list-style-type:disc">The 32 registers are divided in banks of four -
							<code>B0 - B3</code>of eight registers each <code>R0 - R7</code></li>
					</ul>
					<ul id="35f1d9fa-b3a6-4c58-a572-c7e10447b470" class="bulleted-list">
						<li style="list-style-type:disc">The area from 00h to 1Fh(32 locations) used as general purpose
							registers.</li>
					</ul>
					<ul id="f3ff2067-6ab9-4f6f-83f0-dd06533886c8" class="bulleted-list">
						<li style="list-style-type:disc">The register banks can be accessed through two ways: Either by
							their memory address, or their number.<ul id="d9730281-102b-4968-8b34-c862d8268133"
								class="bulleted-list">
								<li style="list-style-type:circle">For accessing <code>R4</code> of the <code>B1</code>
									bank, I can simply use it’s name provided the bank is selected using the PSW flags
									<code>RS1</code> and <code>RS2</code>.</li>
							</ul>
							<ul id="595f6395-9c36-498f-8098-68ae5673b369" class="bulleted-list">
								<li style="list-style-type:circle">Or, I can access the <code>R4</code> of
									<code>B1</code> by simply using it’s address <code>0C</code>. </li>
							</ul>
						</li>
					</ul>
					<ul id="11e35d45-500c-4548-9bd5-414a17ba3181" class="bulleted-list">
						<li style="list-style-type:disc">The area from 20h to 2Fh is called a bit addressable area.
							Here, each location can either be accessed by bit or a full register can be accessed as a
							byte.<ul id="f00352bd-4821-427f-a8d5-ceaf47afc082" class="bulleted-list">
								<li style="list-style-type:circle">For example, if I try to access the location 23h as a
									byte, it will access the entire register. But, 23h is also the fourth bit of the 24H
									address. </li>
							</ul>
						</li>
					</ul>
					<ul id="491c9265-c539-450e-83df-da51ebdc4cb9" class="bulleted-list">
						<li style="list-style-type:disc">The general purpose area is above the bit area, from address
							30h to 7Fh and can be accessed as a byte.</li>
					</ul>
				</div>
				<div id="1dad6af9-d900-42cc-8716-45c8d8a83346" style="width:25%" class="column">
					<figure id="7bcda89a-4146-414a-839b-09f0df5dec4f" class="image"><a
							href="pics_assets/Screenshot_2023-12-20_at_12.08.50_PM.png"><img style="width:288px"
								src="pics_assets/Screenshot_2023-12-20_at_12.08.50_PM.png" /></a>
						<figcaption>Internal RAM structure</figcaption>
					</figure>
				</div>
				<div id="a8120e78-63eb-4fcf-8173-181521786ff0" style="width:20.833333333333364%" class="column">
					<figure id="802da855-3955-4a12-b90a-635f185de07e" class="image"><a
							href="pics_assets/Screenshot_2023-12-20_at_12.57.04_PM.png"><img style="width:192px"
								src="pics_assets/Screenshot_2023-12-20_at_12.57.04_PM.png" /></a>
						<figcaption>Bit addressable area</figcaption>
					</figure>
				</div>
			</div>
			<p id="46fbe954-4d1a-4ca3-8785-0290bd91fe47" class="">
			</p>
			<div id="72fac86a-b147-4845-8ba8-912015b0d77a" class="column-list">
				<div id="880843b0-e2f4-4ba7-bde7-66d37f3b2ef4" style="width:56.25%" class="column">
					<h3 id="6bb2cb58-2d1e-45cf-8b97-0bb25b030a97" class="">The Stack Pointer</h3>
					<ul id="34ee5809-83b4-417a-8d5e-2a73b093336e" class="bulleted-list">
						<li style="list-style-type:disc">The stack is a location in the internal RAM used for efficient
							data storage and retrieval.</li>
					</ul>
					<ul id="9f846790-cb58-475b-a45a-1562be808453" class="bulleted-list">
						<li style="list-style-type:disc">The 8-bit stack pointer (SP) holds the internal RAM address of
							the topmost data in the stack. When new data is added to the stack, the pointer is
							incremented. When the stack is read, the pointer is decremented to access the next byte of
							data. This operation is commonly known as &quot;push&quot; and &quot;pop&quot;.</li>
					</ul>
					<ul id="9089100f-e487-4e15-848c-b630ea2207c7" class="bulleted-list">
						<li style="list-style-type:disc">Upon reset, the SP is set to 07h for the 8051 microcontroller.
							The programmer can set the stack pointer as needed.</li>
					</ul>
					<ul id="3266f48c-425f-462e-896f-93ea243ef0be" class="bulleted-list">
						<li style="list-style-type:disc">The size of the stack is limited by the internal RAM. If the
							stack exceeds its limits, it can overwrite the general-purpose register banks, bit
							addressable area, and other parts of the RAM. To avoid conflicts with other areas of the
							internal RAM, it is often placed at a higher address.</li>
					</ul>
				</div>
				<div id="70c24102-07e1-4ac5-bddc-95134a9aef52" style="width:43.74999999999999%" class="column">
					<figure id="bbb69386-529a-45e3-86bf-06042f308d1b" class="image"><a
							href="pics_assets/Screenshot_2023-12-20_at_1.18.19_PM.png"><img style="width:1336px"
								src="pics_assets/Screenshot_2023-12-20_at_1.18.19_PM.png" /></a>
						<figcaption>Stack Operation</figcaption>
					</figure>
				</div>
			</div>
			<div id="2cfc3f01-5f81-4e54-89c7-5c36e107f173" class="column-list">
				<div id="a9e25ac0-6e11-41aa-8740-0bf55be23218" style="width:62.5%" class="column">
					<h3 id="fc711e26-a970-441c-9ea4-74d9d8475313" class="">Special Function Registers (SFR)</h3>
					<ul id="5ff55e35-635e-49b0-b05c-e09502a0aa71" class="bulleted-list">
						<li style="list-style-type:disc">Some 8051 internal registers can be accessed by either using
							their name (only for certain opcodes) or using addresses from 80h to FFh. These registers
							are often concerned with special instructions, and therefore are called special function
							registers.</li>
					</ul>
					<ul id="c2ba4067-c615-4c10-bfdb-9f28adc6884d" class="bulleted-list">
						<li style="list-style-type:disc">Some SFR registers are also bit addressable, just like the bit
							addressable area of internal RAM. </li>
					</ul>
					<ul id="ad799082-8884-4da9-a120-9bfbacbb6940" class="bulleted-list">
						<li style="list-style-type:disc">Not all addresses between 80h to FFh are used for SFRs. </li>
					</ul>
					<blockquote id="775adaac-1f9f-4cb0-90ba-48f3bd943dd2" class="">SFRs are named in certain opcodes by
						their functional names, such as <code>A</code> or <code>TH0</code>, and are referenced by other
						opcodes by their addresses, such as <code>0E0h</code> or <code>8Ch</code>. Note that any address
						used in the program must start with a number; thus address <code>E0h</code> for the A SFR begins
						with <code>0</code>. Failure to use this number convention will result in an assembler error
						when the program is assembled.</blockquote>
				</div>
				<div id="dc157fae-16a5-49e8-8500-93083257a21c" style="width:37.5%" class="column">
					<figure id="122efd75-986f-4dcd-a52b-004f621b45a9" class="image"><a
							href="pics_assets/Untitled.png"><img style="width:432px"
								src="pics_assets/Untitled.png" /></a></figure>
				</div>
			</div>
			<h3 id="4f5c4fbc-73b6-4b43-906e-63c661c9c59d" class="">Internal ROM </h3>
			<ul id="87b1c2fa-f48f-483b-8b24-371e237909bf" class="bulleted-list">
				<li style="list-style-type:disc">The 8051 microcontroller allows for separate data memory and program
					code memory in two different physical memory entities, with the same address ranges.</li>
			</ul>
			<ul id="890defa1-8f09-4aef-b466-566a9d56f92b" class="bulleted-list">
				<li style="list-style-type:disc">The internal program code is stored in an internal ROM from address
					<code>0000h</code> to <code>0FFFh</code>.</li>
			</ul>
			<ul id="19167e6f-6c8f-4d37-8513-ed4d59c58b6a" class="bulleted-list">
				<li style="list-style-type:disc">The PC (Program Counter) is used to address program code bytes from
					addresses <code>0000h</code> to <code>FFFFh</code>.</li>
			</ul>
			<ul id="84559bfa-7d05-4561-8eb3-9ab120dfaf43" class="bulleted-list">
				<li style="list-style-type:disc">When program addresses exceed 0FFFh, which exceeds the capacity of the
					internal ROM, the 8051 automatically fetches code bytes from external program memory.</li>
			</ul>
			<ul id="29769357-fb99-4335-9e3f-f8c07bb842ea" class="bulleted-list">
				<li style="list-style-type:disc">Code bytes can also be exclusively fetched from an external memory at
					addresses <code>0000h</code> to <code>FFFFh</code> by connecting the external access pin
					(<code>EA</code> pin 31 on the DIP) to ground.</li>
			</ul>
			<ul id="7972cf6d-9699-4582-81de-7819394a7427" class="bulleted-list">
				<li style="list-style-type:disc">The PC is not concerned with the location of the code; it is up to the
					circuit designer to decide whether the code is stored entirely in internal ROM, entirely in external
					ROM, or in a combination of both.</li>
			</ul>
			<hr id="47393b07-9674-47ba-b508-3f5e0be8e629" />
			<h1 id="703eb8bb-df13-4d32-8e8a-bac74f1b0c5b" class="">Input Output Pins, Ports, and Circuits</h1>
			<p id="8d311a6f-d025-4b18-9445-f0d089dec92c" class="">From the 40 pins on the DIP, 24 pins can be programmed
				to be used for one of two entirely different functions, yielding a total of 64 pins in the
				configuration. The function of a pin totally depends upon what is physically connected to the pin, as
				well as what the pin is “programmed” to do. Each port has a D-Type output latch for each pin. An 8 bit
				SFR can be used to control these latches. The eight latches for port 0 are addressed at location 80h;
				port 0 pin 3 is bit 2 of the P0 - SFR. The data on these latches does not have to the same as the data
				on the pins. Two data paths allow reading of data from either the latch or the pin. Different opcodes
				access the latch or the pin accordingly, it depends on how 8051 is connected to external circuitry.</p>
			<p id="dafaa2f3-5fd7-4894-afcd-5f0823580627" class="">Programmable ports have a control circuitry between
				the output latch and the port pin. It’s configuration determines the functions of the port pin. Port 1
				on 8051 is non programmable, while port 0, 2 and 3 have the control logic. Each pin of port 3 can be
				individually programmed to be used as either I/O or for alternate functions.</p>
			<h2 id="b794a7df-11be-4bf8-b680-8132c4da2677" class="">External Memory</h2>
			<div id="4b90e591-5786-4923-b12c-06213975dc60" class="column-list">
				<div id="597c9be6-7a7d-461c-8622-e92bec2e24e4" style="width:50%" class="column">
					<p id="6066e6c0-4f49-4660-8c33-06e7003dc9e4" class="">The system designer is not limited to the 4K
						of ROM and 128 Bytes of RAM internally available in the 8051. The port configurations allow a
						connection of external EPROMs and RAMs of upto 64K (16 address lines) to the MCU.</p>
					<p id="2c6463be-ce3a-4cca-afcb-49246fc1e05a" class="">A connection diagram is shown on the right.
						The 16 bit address lines are divided into two parts, the lower byte connected via a latch.
						Initially, the address for memory is sent through pins A0-A15, and the latch is enabled once the
						address has settled on external memory’s pins. This latch is enabled through the ALE pin. This
						free’s up the A0-A7 pins and allows them to be used as data lines.</p>
					<p id="b6f5a559-6a33-4983-92d5-a22c10b42437" class="">When accessing EPROM, we set PSEN` to low once
						the latch has been set, to allow EPROM to write to the data lines. When trying to read or write
						to the RAM, the WR` and the RD` pins are set accordingly.</p>
					<figure id="85a24fe0-71fe-43dc-8ba2-088d15a02216" class="image" style="text-align:center"><a
							href="pics_assets/Screenshot_2023-12-20_at_5.21.37_PM.png"><img style="width:480px"
								src="pics_assets/Screenshot_2023-12-20_at_5.21.37_PM.png" /></a>
						<figcaption>Timing for external memory</figcaption>
					</figure>
				</div>
				<div id="ff848c48-d285-4a75-a15e-82d418b87f7b" style="width:50%" class="column">
					<figure id="fdcc0623-cf8c-4b2d-9896-3b649cf83176" class="image"><a
							href="pics_assets/Screenshot_2023-12-20_at_5.03.53_PM.png"><img style="width:1972px"
								src="pics_assets/Screenshot_2023-12-20_at_5.03.53_PM.png" /></a>
						<figcaption>Interfacing 8051(8031 in the picture) with a 16K EPROM and 8K RAM</figcaption>
					</figure>
				</div>
			</div>
			<hr id="03da615c-533e-48a6-9348-2e456db22466" />
			<h1 id="3ede370c-fe3d-4771-9efa-ad58ce1c092b" class="">Timers and Counters</h1>
			<p id="c6b03849-5b6e-4908-8ac8-5c169948e14f" class="">To relieve the processor of the burden of counting,
				two 16-bit up counters, named T0 and T1, are provided for the general use of the programmer. Each
				counter may be programmed to count internal clock pulses, acting as a timer, or programmed to count
				external pulses as a counter. </p>
			<p id="c7e44a37-ec9d-4684-be7f-ba82d2de93e3" class="">The counters are divided into two 8 bit registers
				called Timer Low, and Timer High bytes. The counter is controlled using some instructions and bit states
				in the timer mode control register and timer counter control register, abbreviated as TMOD and TCON
				respectively. TMOD is solely dedicated to the two timers and is divided into two 4 bit nibbles, each of
				which control either of the timers. TCON on the other hand has control bits and flags for timers in the
				upper nibble, and control bits for external interrupts in the lower nibble.</p>
			<div id="b1afda51-4ea6-4fd0-b5b4-e003bc443a0d" class="column-list">
				<div id="d9fb7270-7c0d-4341-bfc7-12a1f960ab70" style="width:50%" class="column">
					<figure id="60db808a-7f6f-4b99-b285-4dc962717ec7" class="image"><a
							href="pics_assets/Untitled%201.png"><img style="width:672px"
								src="pics_assets/Untitled%201.png" /></a>
						<figcaption>TCON register</figcaption>
					</figure>
					<figure id="8bbcaed0-8982-4ba9-8baa-3cdc3b62d1cd" class="image"><a
							href="pics_assets/Screenshot_2023-12-20_at_11.35.01_PM.png"><img style="width:1650px"
								src="pics_assets/Screenshot_2023-12-20_at_11.35.01_PM.png" /></a></figure>
					<p id="076c7812-edc6-427e-85c0-e8e1348c1b32" class="">
					</p>
				</div>
				<div id="8c85775c-e77c-422f-afe9-99cbe6d85b11" style="width:50%" class="column">
					<figure id="1d3f3575-d209-4b96-8a8b-656ffe129890" class="image"><a
							href="pics_assets/Screenshot_2023-12-20_at_7.00.18_PM.png"><img style="width:1546px"
								src="pics_assets/Screenshot_2023-12-20_at_7.00.18_PM.png" /></a>
						<figcaption>TMOD Register</figcaption>
					</figure>
					<figure id="e34ccd1b-5db8-4a67-9937-10a84d2bd502" class="image"><a
							href="pics_assets/Screenshot_2023-12-20_at_11.34.20_PM.png"><img style="width:1682px"
								src="pics_assets/Screenshot_2023-12-20_at_11.34.20_PM.png" /></a></figure>
				</div>
			</div>
			<p id="4a5a07fd-12fc-4b47-80ad-47be5e46d7d4" class="">TODO: Write about timer and counter modes</p>
			<hr id="26cb55da-7c09-4c12-9d43-c8ed067367b0" />
			<h1 id="ee88f9b5-3799-48b4-a9f9-28786ebe4874" class="">Serial Data Input/Output</h1>
			<p id="3c5f2120-7d54-437c-aaa8-475cceab3b72" class="">The 8051 has a serial data communication circuit that
				uses register SBUF to hold data. Register SCON controls data communication, register PCON controls data
				rates. Pins 3.0 (RXD) and 3.1 (TXD) are used for communication.</p>
			<p id="e6f982f7-780c-46c5-9654-26196cf184ea" class="">SBUF physically holds two registers. One is write only
				and holds data transmitted out of the 8051 via TXD. The other is read only and holds received data from
				external sources via RXD. Both mutually exclusive registers use address 99h.</p>
			<hr id="ca5c2e4f-2bd9-4b04-9b99-8de42a24b6c6" />
			<h1 id="51822f5a-c4c3-42b5-a331-0106a70acaf8" class="">Interrupts</h1>
			<div id="dc2c533a-6bc7-4c40-af82-016ce19d22ca" class="column-list">
				<div id="9be9b56b-1f3f-4a9a-880f-a483ac098d02" style="width:50%" class="column">
					<p id="2d01c4eb-2edd-43fd-a06f-24f19224acd7" class="">Interrupts may be generated by internal chip
						operations or provided by external sources. Any interrupt can cause the 8051 to perform a
						hardware call to an interrupt handling subroutine that is located at a predetermined (by the
						8051 designers) absolute address in program memory</p>
					<ul id="71391185-ebb0-4ab4-a9d5-15eb236f77cb" class="bulleted-list">
						<li style="list-style-type:disc">Five interrupts are provided in the 8051.</li>
					</ul>
					<ul id="67afcfeb-249e-41ea-a921-009efa3ef48b" class="bulleted-list">
						<li style="list-style-type:disc">If two interrupts with the same priority occur at the same
							time, then they have the following ranking:<ol type="1"
								id="cead92e8-d4cb-472f-a85a-0669dfeaafdd" class="numbered-list" start="1">
								<li>IE0</li>
							</ol>
							<ol type="1" id="76093bbc-a6a2-4f68-bf0c-703a975176ab" class="numbered-list" start="2">
								<li>TF0</li>
							</ol>
							<ol type="1" id="34704c08-8266-4a22-9818-f78d57cbd49c" class="numbered-list" start="3">
								<li>IE1</li>
							</ol>
							<ol type="1" id="21fe0cd7-4554-4f6c-8bef-95bb68a85a6b" class="numbered-list" start="4">
								<li>TF1</li>
							</ol>
							<ol type="1" id="d62c4818-d9f9-4ef1-93d9-b186432ed49e" class="numbered-list" start="5">
								<li>Serial = R1 OR T1</li>
							</ol>
						</li>
					</ul>
					<p id="7982af17-8633-4c00-bcbf-f804c13edcf9" class="">The interrupt saves the PC of the program,
						which is running at the time the interrupt is serviced on the stack in internal RAM. A call is
						then done to the appropriate memory location. These locations are shown in the following table:
					</p>
					<div id="3be6395a-46fd-4548-b88b-b85953b1ca8a" class="column-list">
						<div id="4f24bcb8-18a2-4fc4-a6ad-effd63ce268b" style="width:50%" class="column">
							<table id="aba45a1d-c9e8-48c5-85cf-588d11adf5b5" class="simple-table">
								<tbody>
									<tr id="69827144-65ca-4918-9982-55227f4b78cb">
										<td id="UDYv" class="">IE0</td>
										<td id="^k@y" class="">0003</td>
									</tr>
									<tr id="1e727eb1-be33-4729-82b9-83ddf50598d8">
										<td id="UDYv" class="">TF0</td>
										<td id="^k@y" class="">000B</td>
									</tr>
									<tr id="bc823749-d045-481c-a2b4-ff1a840e5cd7">
										<td id="UDYv" class="">IE1</td>
										<td id="^k@y" class="">00013</td>
									</tr>
									<tr id="0204b250-0020-4c2c-ba5c-dc344a1a9c96">
										<td id="UDYv" class="">TF1</td>
										<td id="^k@y" class="">0001B</td>
									</tr>
									<tr id="b5be5d32-95b8-4341-bf2d-2fddd3b5e5f2">
										<td id="UDYv" class="">Serial</td>
										<td id="^k@y" class="">00023</td>
									</tr>
								</tbody>
							</table>
						</div>
						<div id="be7ae2f5-37c1-4e8a-a7ed-860518244aef" style="width:50%" class="column">
							<p id="a377bc16-e60a-4b01-8a76-42cec2fcb28b" class="">A RETI instruction at the end of the
								routine restores the PC to its place in the interrupted program and resets the interrupt
								logic so that another interrupt can be serviced.</p>
							<p id="bac9903a-fddc-436c-b6e2-67517f07559a" class="">
							</p>
						</div>
					</div>
					<p id="7da18a56-dc77-4e45-b5f1-af8f12a87533" class="">
					</p>
				</div>
				<div id="29764cf6-9aea-4a55-af2b-ce4d36812947" style="width:50%" class="column">
					<figure id="3ee7f9c2-1ccf-472a-a72d-dec1db6adc36" class="image"><a
							href="pics_assets/Screenshot_2023-12-21_at_8.25.08_AM.png"><img style="width:918px"
								src="pics_assets/Screenshot_2023-12-21_at_8.25.08_AM.png" /></a></figure>
				</div>
			</div>
			<hr id="4237e2c4-2511-4712-b087-dcbdaf29ff0d" />
			<hr id="19a3806b-7020-4dc1-ae53-7f4ffa80e39c" />
			<h1 id="295bb539-0e52-4c8b-9443-d37df9c77787" class="">8259 Programmable Interrupt Controller</h1>
			<p id="b2518631-8b10-41ed-8160-ed7a99fae882" class="">8259 is a PIC is an IC that is interfaced with various
				microprocessors for increasing it’s interrupt handling capacity. With a single 8259 IC we can handle 8
				interrupts, or we can work with slave 8259s to increase capacity to 64 interrupts.</p>
			<h2 id="2bb51c92-66e4-4ced-bd9e-1394d5bd916b" class="">Components of 8259</h2>
			<div id="4d7c3452-bc31-4424-9fb5-3ac6cfa2f6ea" class="column-list">
				<div id="1e9050dd-9838-4f50-8c60-9c6bb4300ace" style="width:56.25%" class="column">
					<h3 id="d26535ea-e223-4268-9fb4-707a056b31b1" class="">In Service Register (ISR)</h3>
					<ul id="9fd0b92f-c73b-4538-8d10-1b11b4ff0ceb" class="bulleted-list">
						<li style="list-style-type:disc">It keeps track of which interrupt is in service.</li>
					</ul>
					<ul id="90e789aa-5399-4ddd-b95b-5106930d3aaf" class="bulleted-list">
						<li style="list-style-type:disc">Eight bit register, each bit indicates which interrupt is in
							service.</li>
					</ul>
					<h3 id="bd854b70-abcc-4fff-8036-6ba4bc68276b" class="">Priority Resolver (PR)</h3>
					<ul id="5e65f4f2-f9df-454d-8ca2-ce295c5d2827" class="bulleted-list">
						<li style="list-style-type:disc">It examines IRR, ISR and IMR, and determines which interrupt
							has maximum priority and sends it to the microcontroller.</li>
					</ul>
					<h3 id="145cf2ec-8081-4d26-bd74-300d3ef87a24" class="">Interrupt Request Register (IRR)</h3>
					<ul id="740ea2c9-459a-409e-94a9-1008de745bc7" class="bulleted-list">
						<li style="list-style-type:disc">It can take eight different interrupts, and the bit of the
							register is set to one if it receives the corresponding interrupt.</li>
					</ul>
					<h3 id="27af3e0c-6e94-44d7-aa0b-2145d43662be" class="">Interrupt Mask Register (IMR)</h3>
					<ul id="9f230ce9-731b-4c6f-ad9e-851c4c797389" class="bulleted-list">
						<li style="list-style-type:disc">It also has eight bits. If any of the bit is set to zero, then
							the corresponding interrupt is masked.</li>
					</ul>
					<h3 id="250971ba-bce6-4ff3-a94e-244290d7b4ef" class="">Control Logic</h3>
					<ul id="2eb1a791-1bc7-475c-ab29-cb70cabf7273" class="bulleted-list">
						<li style="list-style-type:disc">It is directly connected to the <code>INTA</code> and
							<code>INT</code> pins of Microprocessor.</li>
					</ul>
					<ul id="a5c9f100-c375-4683-9614-22ed47241e17" class="bulleted-list">
						<li style="list-style-type:disc">It stores the vector addresses during ICW.</li>
					</ul>
					<h3 id="e87a7915-d926-4ef1-ad07-0bb9af9d3bdf" class="">Cascade Butter Comparator</h3>
					<ul id="96916ad2-a88b-4df1-8b63-83df0064f2ef" class="bulleted-list">
						<li style="list-style-type:disc">Used to interface with slave/master 8259.</li>
					</ul>
					<ul id="6c90c95e-7f5e-4bb0-9503-85a414369c63" class="bulleted-list">
						<li style="list-style-type:disc"><code>SP/EN</code> - In buffered mode, this pin can be used as
							an output to control buffer transceivers. In non buffered mode, it is used to designate if
							master(1) or slave(0).</li>
					</ul>
				</div>
				<div id="3ac0c411-fe0e-4f91-be46-2ec4173aa24f" style="width:43.74999999999999%" class="column">
					<figure id="43b0e7c8-64b6-451c-8e88-8312174fc604" class="image"><a
							href="pics_assets/Screenshot_2023-12-20_at_8.31.37_PM.png"><img style="width:1492px"
								src="pics_assets/Screenshot_2023-12-20_at_8.31.37_PM.png" /></a></figure>
					<h3 id="7bd9c39b-46a7-4a2b-ab49-a8c933300405" class="">Data Bus buffer</h3>
					<ul id="f4455db4-3e90-42e6-a566-01053a50b262" class="bulleted-list">
						<li style="list-style-type:disc">Used to send Control, Status and Interrupt Vector information
							to the CPU.</li>
					</ul>
					<h3 id="ff887d7b-7253-4bae-8729-0e5035edbe71" class="">Read Write Logic</h3>
					<ul id="43b52178-3a3d-404f-bb74-e89c1c66aa6c" class="bulleted-list">
						<li style="list-style-type:disc">It takes inputs to <code>RD</code>, <code>WR</code>,
							<code>A0</code> and <code>CS</code>. </li>
					</ul>
					<ul id="edd4a870-1981-4b27-9e72-d2fa03ace864" class="bulleted-list">
						<li style="list-style-type:disc">It holds the Initialisation Command Words(ICW) and Operation
							Command Words(OCW).</li>
					</ul>
					<ul id="0c598ca9-50b9-4046-a972-379715e7721c" class="bulleted-list">
						<li style="list-style-type:disc"><code>A0</code> pin acts in conjunction with <code>RD</code>,
							<code>CS</code> and <code>WR</code> pins. It is used to decipher various command words the
							CPU writes and status that CPU wishes to read.</li>
					</ul>
					<p id="19c03a15-30a1-4600-873c-a65f3ebb1be7" class="">
					</p>
				</div>
			</div>
			<h3 id="8fc170d1-b552-4221-9caf-1042d345d1a4" class="">Flow of interrupts after initialisation</h3>
			<ol type="1" id="3277d063-22b4-492c-ad4c-0307492c5eb2" class="numbered-list" start="1">
				<li>The IRR receives and stores the Interrupt(s) and marks the corresponding bits as 1 or 0. </li>
			</ol>
			<ol type="1" id="7da275c2-bb30-4451-aca9-04f860d25820" class="numbered-list" start="2">
				<li>The priority resolver checks against IRR, ISR and IMR and determines which interrupt must be
					executed by CPU.</li>
			</ol>
			<ol type="1" id="483fff57-ff16-4b8d-8c05-f759284d3a27" class="numbered-list" start="3">
				<li>If any interrupt is to be executed, control logic sends <code>INT</code> to CPU.</li>
			</ol>
			<ol type="1" id="055d8de1-2861-4f41-bbdc-1bbae2ea3e38" class="numbered-list" start="4">
				<li>Once CPU receives <code>INT</code>, it returns an <code>INTA</code>.</li>
			</ol>
			<ol type="1" id="9b6c9bf2-a6a6-439c-94c0-d2ceadb91e5d" class="numbered-list" start="5">
				<li>With an <code>INTA</code>, the ISR sets the bit corresponding to the interrupt as one and the IRR
					resets the corresponding bit to zero. Alongside, an opcode for CALL instruction is set on the data
					lines.</li>
			</ol>
			<ol type="1" id="41011677-916b-4adb-88b2-264cdd6a2fb1" class="numbered-list" start="6">
				<li>After receiving CALL, CPU sends another <code>INTA</code> and in response we send lower order byte
					of CALL address.</li>
			</ol>
			<ol type="1" id="806951af-4a5d-4030-95ac-8d4437d6eb68" class="numbered-list" start="7">
				<li>After receiving lower order byte, CPU sends another <code>INTA</code> and in response we send higher
					order byte of CALL address.</li>
			</ol>
			<ol type="1" id="207b2641-7ff6-4eb9-beff-8539bf9aad32" class="numbered-list" start="8">
				<li>After third <code>INTA</code> pulse, ISR is reset and CPU continues to execute subroutine at given
					vector address.</li>
			</ol>
			<h3 id="d34a8c90-4205-4e98-8908-00120b04a0f7" class="">Programming the 8259 PIC</h3>
			<ul id="f48ba709-9eb7-4700-835c-79c58dc73d32" class="bulleted-list">
				<li style="list-style-type:disc">8259 requires two types of command words, the Initialisation Command
					Word and the Operational Command Word.</li>
			</ul>
			<ul id="30d102eb-55b1-40a6-a9ff-b6488893b9c6" class="bulleted-list">
				<li style="list-style-type:disc">It can be initialised using four ICWs. The first two are essential, and
					the next two are optional based on the mode of 8259. These words are issued in sequence.</li>
			</ul>
			<ul id="2865545a-3f53-4c0e-867c-889f7f1e9e31" class="bulleted-list">
				<li style="list-style-type:disc">Once initialised, the 8259 can be set up to operate in various modes by
					using three different OCWs. However, they no longer need be issued in a specific sequence. </li>
			</ul>
			<figure id="58d8cab6-aa07-4346-a185-1eec8c682da4" class="image"><a href="pics_assets/Untitled%202.png"><img
						style="width:432px" src="pics_assets/Untitled%202.png" /></a></figure>
			<hr id="578b4a2f-8218-4dc0-9e77-7af0c92b1c45" />
			<h1 id="690893cf-0321-4ccc-886e-7fae19527d37" class="">8255 PPI</h1>
			<p id="62c165e4-b885-4bb3-9be4-3ed1fc27bd98" class="">The 8255 is a general purpose IO device designed to
				transfer data from I/O to interrupt I/O under certain conditions as required.</p>
			<div id="0c1253fa-a801-4bee-a858-9b2ecc2aa96f" class="column-list">
				<div id="94315671-060a-4fcf-bf96-f9ad94da0772" style="width:62.5%" class="column">
					<h3 id="6004f235-75d7-4414-a3bc-d4dad613d879" class="">Operational Modes</h3>
					<p id="30760f7b-cc19-4374-a719-7ae819e7ad8b" class="">There are two basic operational modes for 8255
						IC:</p>
					<ul id="3d78ec24-9960-4577-a0d6-a420db175ce9" class="bulleted-list">
						<li style="list-style-type:disc">Bit Set/Reset Mode (BSR)</li>
					</ul>
					<ul id="c86cc8db-bd47-4e4e-a245-4685d60d2a36" class="bulleted-list">
						<li style="list-style-type:disc">Input/Output Mode</li>
					</ul>
					<p id="c8b7b2a6-362c-45aa-9643-2d451912b9c8" class="">These two modes are selected on the basis of
						the D7 bit provided by the microcontroller. When D7 is 1, 8255 operates in I/O mode, and when D7
						= 0, it operates in BSR mode.</p>
					<h3 id="ff498966-e49e-40f1-b6ae-b5d988d5b1f9" class="">Bit Set Reset Mode</h3>
					<ul id="42e832c2-cb4b-45f2-a90b-573e9d3c6d16" class="bulleted-list">
						<li style="list-style-type:disc">In this mode, each pin of port C can be set/reset by writing a
							suitable value to the control word register.</li>
					</ul>
					<ul id="2ffed3bb-50b6-476e-b6a0-1bcd741f7eb9" class="bulleted-list">
						<li style="list-style-type:disc">D7 is always 0 for BSR. D6,5,4 are don’t care bits. D3,2,1 are
							port C bit select. Finally D0 is used to set/reset the particular pin.</li>
					</ul>
					<ul id="c22dc331-26b5-4212-830b-d36796874885" class="bulleted-list">
						<li style="list-style-type:disc">Eg: <code>0000 1011</code> will set PC_5 to 1.</li>
					</ul>
					<h3 id="2c3d8395-3710-429a-8b16-5bfa1d42bd10" class="">I/O Mode</h3>
					<p id="62b127f3-7ae9-4d97-bfd0-2d5c54815537" class="">
						<strong><strong><strong><strong><strong><strong><strong>Mode
													0:</strong></strong></strong></strong></strong></strong></strong>
					<div class="indented">
						<ul id="25b66603-7c9a-46ed-a2d7-3fc9a6f0d49d" class="bulleted-list">
							<li style="list-style-type:disc">In this mode, basic I/O is done by ports A, B and C.
								Interrupts are not handled in this mode.</li>
						</ul>
						<ul id="a37f3fba-0507-4647-a687-dcf406a0c00c" class="bulleted-list">
							<li style="list-style-type:disc">In this mode, Inputs are buffered and outputs are latched.
							</li>
						</ul>
					</div>
					</p>
					<p id="02b3f118-4ec0-46d9-84a4-33806313bd11" class="">
						<strong><strong><strong><strong><strong><strong><strong>Mode
													1:</strong></strong></strong></strong></strong></strong></strong>
					<div class="indented">
						<ul id="6c2fdb51-9740-410b-9d5b-590c468fc425" class="bulleted-list">
							<li style="list-style-type:disc">In this mode, A and B are used as 8 bit I/O ports, and
								three bits each from C are used for handshake. Interrupts logic is supported.</li>
						</ul>
						<ul id="71dd8345-a14e-4e29-a63e-65bf488564ad" class="bulleted-list">
							<li style="list-style-type:disc">Inputs and outputs are latched.</li>
						</ul>
						<ul id="e0824d8e-4aa1-4d01-b013-b6c52dce8bbd" class="bulleted-list">
							<li style="list-style-type:disc">The three pins of port C are configured as follows:<ul
									id="d0fd1912-ab50-47bd-91de-787ceea1f1da" class="bulleted-list">
									<li style="list-style-type:circle">Input:<ul
											id="be6bc292-8dc1-42ba-88ed-846a62642a4b" class="bulleted-list">
											<li style="list-style-type:square">(<span
													style="border-bottom:0.05em solid">STB</span>) Strobe Input: If this
												lines falls to logic low level, the data available at 8-bit input port
												is loaded into input latches.</li>
										</ul>
										<ul id="6b2318c0-72f3-49c3-aae9-dea8713803ef" class="bulleted-list">
											<li style="list-style-type:square">Input Buffer Full (<span
													style="border-bottom:0.05em solid">IBF</span>): If this lines falls
												to logic low level, the data available at 8-bit input port is loaded
												into input latches. </li>
										</ul>
										<ul id="50f85975-05b2-4cec-bfc8-d91391edcb6b" class="bulleted-list">
											<li style="list-style-type:square">INTR – This active high output signal can
												be used to interrupt the CPU whenever an input device requests the
												service. INTR is set by a high STB pin and a high at IBF pin.</li>
										</ul>
										<ul id="e0def1bc-5d13-43d2-96c9-5612d6d8ca05" class="bulleted-list">
											<li style="list-style-type:square">INTE is an internal flag that can be
												controlled by the bit set/reset mode of either PC4(INTEA) or PC2(INTEB).
											</li>
										</ul>
									</li>
								</ul>
								<ul id="a3a255c3-72ab-48f8-9955-513fcd8e95af" class="bulleted-list">
									<li style="list-style-type:circle">Output:<ul
											id="9fb98f42-9def-4f60-bef0-0f03d88feec8" class="bulleted-list">
											<li style="list-style-type:square">OBF(Output Buffer Full): When this signal
												becomes low, that means CPU has written data to the specified output
												port.</li>
										</ul>
										<ul id="cf4d1be7-11fb-4d5c-b1f5-12b7e5978c7a" class="bulleted-list">
											<li style="list-style-type:square"><span
													style="border-bottom:0.05em solid"><span
														style="border-bottom:0.05em solid"><span
															style="border-bottom:0.05em solid"><span
																style="border-bottom:0.05em solid">ACK</span></span></span></span>(Acknowledge):
												This signal is given by an output device, confirms that the data has
												been transferred from the CPU to the output device. </li>
										</ul>
										<ul id="d8415d56-b55b-4c0b-9361-c76ca2d6f9e0" class="bulleted-list">
											<li style="list-style-type:square">INTR – An output signal that can be used
												to interrupt the CPU when an output device acknowledges the data
												received from the CPU. INTR is set when ACK, OBF and INTE are 1.</li>
										</ul>
										<ul id="b625a779-8410-4f6f-b4da-655f747764c3" class="bulleted-list">
											<li style="list-style-type:square">The INTEA and INTEB flags are controlled
												by the bit set-reset mode of PC6 and PC2 respectively.</li>
										</ul>
									</li>
								</ul>
							</li>
						</ul>
					</div>
					</p>
					<p id="6afb7462-9c41-4486-aece-289299a8c991" class="">
						<strong><strong><strong><strong><strong><strong><strong>Mode
													2:</strong></strong></strong></strong></strong></strong></strong>
					</p>
					<ul id="9d094a8f-167b-464b-bc87-d0af3550e4e9" class="bulleted-list">
						<li style="list-style-type:disc">In this mode, A is used as a bidirectional mode, and five bits
							of port C is used for handshake. Interrupt logic is supported. Mode 2 is not available to
							port B.</li>
					</ul>
					<ul id="45475cbc-0ba5-43e0-9e30-98e311edc281" class="bulleted-list">
						<li style="list-style-type:disc">Inputs and outputs are latched.</li>
					</ul>
					<ul id="a8c2af03-d541-4fbe-a37e-c388f9063e22" class="bulleted-list">
						<li style="list-style-type:disc">The five pins of port C are configured as follows:<ul
								id="a3f22aa9-8040-43a5-9282-3b52123ac808" class="bulleted-list">
								<li style="list-style-type:circle">INTR – The CPU is asked for the next data byte
									to/from it. </li>
							</ul>
							<ul id="9dd691ca-9cbc-4932-9e7c-4580ed5239ec" class="bulleted-list">
								<li style="list-style-type:circle">OBF(Output Buffer Full): When this signal becomes
									low, that means CPU has written data to the output port.</li>
							</ul>
							<ul id="bc33842f-c014-471d-b61b-3966d0b6c86b" class="bulleted-list">
								<li style="list-style-type:circle"><span style="border-bottom:0.05em solid"><span
											style="border-bottom:0.05em solid"><span
												style="border-bottom:0.05em solid"><span
													style="border-bottom:0.05em solid">ACK</span></span></span></span>(Acknowledge):
									This signal is given by an output device, confirms that the data has been
									transferred from the CPU to the output device. Now, the data bus can be tri stated
									and next data byte can be sent to port A.</li>
							</ul>
							<ul id="6d37d4c6-db1d-4691-b09d-5f4a40b405b3" class="bulleted-list">
								<li style="list-style-type:circle">(<span style="border-bottom:0.05em solid">STB</span>)
									Strobe Input: If this lines falls to logic low level, the data available at 8-bit
									input port is loaded into input latches.</li>
							</ul>
							<ul id="6b368d7b-4830-4c71-bfcd-cf3cbe101157" class="bulleted-list">
								<li style="list-style-type:circle">Input Buffer Full (<span
										style="border-bottom:0.05em solid">IBF</span>): If this lines falls to logic low
									level, the data available at 8-bit input port is loaded into input latches. This can
									be used as an acknowledge that the data has been received by the receiver.</li>
							</ul>
							<ul id="f1b65f55-ead2-443a-86b1-8c4fafc7e7ab" class="bulleted-list">
								<li style="list-style-type:circle">INTR – This active high output signal can be used to
									interrupt the CPU whenever an input device requests the service. INTR is set by a
									high STB pin and a high at IBF pin.</li>
							</ul>
							<ul id="08deb39c-de53-4e5d-b852-bfae2c692a63" class="bulleted-list">
								<li style="list-style-type:circle">INTE is an internal flag that can be controlled by
									the bit set/reset mode of either PC4(INTEA) or PC2(INTEB).</li>
							</ul>
						</li>
					</ul>
					<ul id="181e3be8-6af5-465b-866f-6ec6b38ab743" class="bulleted-list">
						<li style="list-style-type:disc">The INTEA and INTEB flags are controlled by the bit set-reset
							mode of PC6 and PC2 respectively.</li>
					</ul>
				</div>
				<div id="81f09115-64ee-4dc1-a691-80ca8406b1a4" style="width:37.5%" class="column">
					<figure id="d1fd6b38-f6ef-4360-8657-cb99f3415603" class="image"><a
							href="pics_assets/Screenshot_2023-12-20_at_9.32.45_PM.png"><img style="width:480px"
								src="pics_assets/Screenshot_2023-12-20_at_9.32.45_PM.png" /></a>
						<figcaption>8255 PPI</figcaption>
					</figure>
					<figure id="6fe4124a-a827-4817-9b32-0f2961804484" class="image"><a
							href="pics_assets/Screenshot_2023-12-20_at_9.35.27_PM.png"><img style="width:480px"
								src="pics_assets/Screenshot_2023-12-20_at_9.35.27_PM.png" /></a>
						<figcaption>Control format for BSR Mode</figcaption>
					</figure>
					<figure id="97a502ff-cc25-4cdc-9653-486e375c981c" class="image"><a
							href="pics_assets/Screenshot_2023-12-20_at_10.29.15_PM.png"><img style="width:1700px"
								src="pics_assets/Screenshot_2023-12-20_at_10.29.15_PM.png" /></a></figure>
					<figure id="af84d8d2-9948-4e2d-8242-571b12228ffe" class="image"><a
							href="pics_assets/Screenshot_2023-12-20_at_10.27.59_PM.png"><img style="width:1632px"
								src="pics_assets/Screenshot_2023-12-20_at_10.27.59_PM.png" /></a></figure>
					<figure id="063a07a2-d1b0-4fa9-8c9e-6d53e24dd7b4" class="image"><a
							href="pics_assets/Screenshot_2023-12-20_at_10.28.14_PM.png"><img style="width:1150px"
								src="pics_assets/Screenshot_2023-12-20_at_10.28.14_PM.png" /></a></figure>
					<figure id="b451c4dd-bdb9-454a-bd5a-44ec7174e60f" class="image"><a
							href="pics_assets/Screenshot_2023-12-20_at_10.28.19_PM.png"><img style="width:1146px"
								src="pics_assets/Screenshot_2023-12-20_at_10.28.19_PM.png" /></a></figure>
				</div>
			</div>
			<hr id="805fc0d3-0ff3-4281-b440-f9a2ec1baf39" />
			<p id="02591b1e-1557-4ff8-a05b-10d0348a15fc" class="">
			</p>
		</div>
	</article><span class="sans" style="font-size:14px;padding-top:2em"></span>
</body>

</html>