<!DOCTYPE HTML>
<html lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <!-- Global site tag (gtag.js) - Google Analytics -->
  <script async src="https://www.googletagmanager.com/gtag/js?id=UA-151978999-1"></script>
  <script>
    window.dataLayer = window.dataLayer || [];
    function gtag(){dataLayer.push(arguments);}
    gtag('js', new Date());
  
    gtag('config', 'UA-151978999-1');
  </script>

  <title>Prabhu Prasad B M, PhD </title>
  
  <meta name="author" content="prabhuprasadbm">
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <link rel="stylesheet" type="text/css" href="stylesheet.css">
  <link rel="icon" type="image/jpg" href="images/">
</head>

<body>
  <table style="width:100%;max-width:800px;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
    <tr style="padding:0px">
      <td style="padding:0px">
        <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
          <tr style="padding:0px">
            <td style="padding:2.5%;width:63%;vertical-align:middle">
              <p style="text-align:center">
                <name>Prabhu Prasad B M</name>
              </p>
             <p>
		I am currently working as an Assistant Professor at Indian Institute of Information Technoology Dharwad, India.
                I have a Ph.D from <a href="https://spark.nitk.ac.in/" target="_blank"> SPARK Lab </a>, Dept. of Computer Science and Engineering, National Institute of Technology Karnataka, Surathkal,  under the supervision of Dr. Basavaraj Talawar.</a>. 
              </p> 
	       <p>
		       My research focuses on the field of <strong>Network-on-Chips</strong>, <strong>FPGAs</strong>, <strong>Simulation acceleration</strong>, <strong>High-performance computing</strong>. 
		     </p>
              <p style="text-align:center">
                <a href="mailto:prabhuprasad1990@gmail.com">Email</a> &nbsp/&nbsp
                <!-- <a href="resume/prabhu.pdf" target="_blank">CV</a> &nbsp/&nbsp -->
                <a href="https://scholar.google.co.in/citations?user=tPndIbkAAAAJ&hl=en" target="_blank">Google Scholar</a> &nbsp/&nbsp
              </p>
            </td>
            <td style="padding:2.5%;width:40%;max-width:40%">
              <img src="images/prabhu.jpg" width="150" style="border-radius:50%" class="profile-image"> 
            </td>
          </tr>
        </tbody>
        </table>
        <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
            <tr>
            <td style="padding:20px;width:100%;vertical-align:middle">
              
     
   <!-- LATEST NEWS-->           
              
   <heading>Latest News</heading>
			  <p>
				<ul>
					<li tyle="list-style-position:inside;margin:0;padding:0;text-align:left;">  Paper accepted in ACM TODAES, CSSP, WPC.
		    		</ul>
		    	  <p>
			
      <!--   
        <ul>
			  <li tyle="list-style-position:inside;margin:0;padding:0;text-align:left;"> 01/03/2020: Our work on <a href="https://www.mdpi.com/2076-3417/10/5/1668" target="_blank"> GazeGuided Human-Robot Interaction</a> to Applied Sciences Journal, Special Issue on Human-Robot Systems: Modeling, Control and Prediction is accepeted. 
			  </ul>
			  
			  <ul>
			  <li tyle="list-style-position:inside;margin:0;padding:0;text-align:left;"> 14/12/2019: Our work on <a href="https://dl.acm.org/doi/10.1145/3387304.3387314" target="_blank"> GazeCamera</a> to ACM ICCRT Conference is accepeted. 
			  </ul>
		    <ul>
			  <li tyle="list-style-position:inside;margin:0;padding:0;text-align:left;"> 09/10/2019: <blink><strong>Successfully defended my Doctoral Dissertation!</strong> </blink>
		    </ul>    
            </td>
          </tr>
        </tbody>
        </table>
        <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
            <tr>
            <td style="padding:20px;width:100%;vertical-align:middle"> -->
              
              
    <heading>Publications</heading>
                <p>
    <heading>Journal</heading>
	   	 		
      <ul> 
	<li tyle="list-style-position:inside;margin:0;padding:0;text-align:left;"> <strong> Prabhu Prasad B M</strong>, Khyamling Parane and Basavaraj Talawar <a href="https://link.springer.com/article/10.1007/s00034-020-01411-z" target="_blank"> An efficient
FPGA based Network-on-Chip simulation framework utilizing the Hard blocks</a> Springer, 2020, doi:10.1007/s00034-020-01411-z 
      </ul>
		
      <ul> 
	<li tyle="list-style-position:inside;margin:0;padding:0;text-align:left;">  Khyamling Parane, <strong>Prabhu Prasad B M</strong> and Basavaraj Talawar <a href="https://dl.acm.org/doi/abs/10.1145/3365994" target="_blank"> LBNoC-
Design of low-latency router architecture with Lookahead Bypass for Network-on-Chip using FPGA</a> ACM Transactions on Design Automation of Electronic Systems (TODAES), ACM, 2020, 25(1), https://doi.org/10.1145/3365994.
      </ul>

      <ul>
        <li tyle="list-style-position:inside;margin:0;padding:0;text-align:left;">Khyamling Parane, <strong>Prabhu Prasad B M</strong> and Basavaraj Talawar  <a href="https://link.springer.com/article/10.1007/s11277-020-07529-2" target="_blank">P-NoC:
Performance Evaluation and Design Space Exploration of NoCs for chip multiprocessor architecture using FPGA</a> Wireless Personal Communications, Springer, https://doi.org/10.1007/s11277-020-07529-2
      </ul>

     <ul> 
        <li tyle="list-style-position:inside;margin:0;padding:0;text-align:left;"> <strong> Prabhu Prasad B M</strong>, Khyamling Parane and Basavaraj Talawar  <a href="https://link.springer.com/article/10.1007/s13198-019-00799-5" target="_blank"> Analysis of
cache behaviour and software optimizations for faster on-chip network simulations</a>,International Journal of System Assurance Engineering and Management, Springer, 2019, 10(4), 696â€“712. doi:10.1007/s13198-019-00799-5
     </ul>

     <ul>
        <li tyle="list-style-position:inside;margin:0;padding:0;text-align:left;">Khyamling Parane, <strong>Prabhu Prasad B M</strong> and Basavaraj Talawar <a href="https://www.worldscientific.com/doi/10.1142/S0218126619502025" target="_blank">YaNoC: Yet
Another Network-on-Chip Simulation Acceleration Engine Supporting Congestion-Aware Adaptive Routing Using FPGAs</a>, Journal of Ciruits Systems and Computers,
World Scientific, 2019, 28:12, doi:0.1142/S0218126619502025
     </ul>
			  
		 
 <heading>Conference</heading>
		  
      <ul> 
	<li tyle="list-style-position:inside;margin:0;padding:0;text-align:left;"> <strong> Prabhu Prasad B M</strong>, Khyamling Parane and Basavaraj Talawar <a href="https://ieeexplore.ieee.org/abstract/document/8741764" target="_blank">High-Performance
NoC Simulation Acceleration Framework Employing the Xilinx DSP48E1 Blocks</a>, in 2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT). Hsinchu, Taiwan:IEEE, April 2019.
      </ul>
		  
              
      <ul> 
	<li tyle="list-style-position:inside;margin:0;padding:0;text-align:left;">  Khyamling Parane, <strong> Prabhu Prasad B M</strong> and Basavaraj Talawar <a href="https://ieeexplore.ieee.org/abstract/document/8741845/" target="_blank">Design of
an Adaptive and Reliable Network on Chip Router Architecture Using FPGA</a>, in 2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT). Hsinchu, Taiwan:IEEE, April 2019.
      </ul>        
      
   
      <ul> 
         <li tyle="list-style-position:inside;margin:0;padding:0;text-align:left;">  <strong> Prabhu Prasad B M</strong>, Khyamling Parane and Basavaraj Talawar <a href="https://ieeexplore.ieee.org/abstract/document/8697444/" target="_blank">High-Performance
NoCs Employing the DSP48E1 Blocks of the Xilinx FPGAs</a>, in 20th International Symposium on Quality Electronic Design (ISQED). Santa Clara, CA, USA, USA:IEEE, March 2019.
      </ul>        
      
              
      <ul> 
	  <li tyle="list-style-position:inside;margin:0;padding:0;text-align:left;">   G S Sangeetha, Vignesh Radhakrishnan, <strong> Prabhu Prasad B M </strong> , Khyamling Parane and Basavaraj Talawar<a href="https://ieeexplore.ieee.org/abstract/document/8703884" target="_blank">Trace-Driven Simulation and Design Space Exploration
of Network-on-Chip Topologies on FPGA</a>,in 2018 8th International Symposium on Embedded Computing and System Design (ISED). Cochin, India:IEEE, Dec 2018.
     </ul>                   
        
      <ul> 
	  <li tyle="list-style-position:inside;margin:0;padding:0;text-align:left;">  <strong> Prabhu Prasad B M</strong>, Khyamling Parane and Basavaraj Talawar <a href="https://ieeexplore.ieee.org/abstract/document/8482386/" target="_blank">YaNoC:
Yet Another Network-on-Chip Simulation Acceleration Engine Using FPGAs</a>, in 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID). Pune, India:IEEE, Jan 2018.
      </ul>          
      
       <ul> 
	   <li tyle="list-style-position:inside;margin:0;padding:0;text-align:left;">  Khyamling Parane, <strong> Prabhu Prasad B M</strong>, Basavaraj Talawar <a href="https://ieeexplore.ieee.org/abstract/document/8262912" target="_blank">Cache
analysis and software optimizations for faster on-chip network simulations</a>, in 2016 11th International Conference onIndustrial and Information Systems (ICIIS), IIT Roorkee, India:IEEE, Dec 2016.
       </ul>        
       
   <heading>Posters</heading>      
      <ul> 
	  <li tyle="list-style-position:inside;margin:0;padding:0;text-align:left;">  <strong> Prabhu Prasad B M</strong>, Khyamling Parane and Basavaraj Talawar <a>FPGA based
simulation acceleration for Network-on-Chips</a>, in INDOSYS 2017. IIT Bombay, India.
      </ul>          
              
      <ul> 
          <li tyle="list-style-position:inside;margin:0;padding:0;text-align:left;">Khyamling Parane, <strong> Prabhu Prasad B M</strong> and Basavaraj Talawar <a>On-Chip
Network Simulation Accelaration Using FPGAs</a>, in 23rd HiPC 2016, Student Research Symposium. Hyderabad, India.
     </ul>          
    		
		    
		    
		    
</td>
          </tr>
        </tbody>
        </table>
	<script type="text/javascript" src="//counter.websiteout.net/js/36/0/0/0"></script>
</body>
</html>
