INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Apr 22 21:41:49 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing
| Design       : fmul_op
| Device       : 7v585t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.720ns  (required time - arrival time)
  Source:                 operator/SignificandMultiplication/bh7_w83_0_c3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_20_c25_reg[1]_srl22/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.375ns (20.036%)  route 1.497ns (79.964%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 2.828 - 1.250 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1551, unset)         1.681     1.681    operator/SignificandMultiplication/clk
    SLICE_X20Y182        FDRE                                         r  operator/SignificandMultiplication/bh7_w83_0_c3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y182        FDRE (Prop_fdre_C_Q)         0.269     1.950 r  operator/SignificandMultiplication/bh7_w83_0_c3_reg/Q
                         net (fo=2, routed)           0.562     2.512    operator/SignificandMultiplication/bh7_w83_0_c3
    SLICE_X20Y181        LUT5 (Prop_lut5_I4_O)        0.053     2.565 r  operator/SignificandMultiplication/i___1/Compressor_14_3_Freq800_uid326_bh7_uid877_Out0_copy878_c4[2]_i_2/O
                         net (fo=3, routed)           0.460     3.025    operator/SignificandMultiplication/i___1/Compressor_14_3_Freq800_uid326_bh7_uid877_Out0_copy878_c4[2]_i_2_n_0
    SLICE_X19Y184        LUT4 (Prop_lut4_I0_O)        0.053     3.078 r  operator/SignificandMultiplication/i___1/X_20_c25_reg[1]_srl22_i_1/O
                         net (fo=1, routed)           0.475     3.553    operator/SignificandMultiplication/bitheapFinalAdd_bh7/Compressor_14_3_Freq800_uid326_bh7_uid877_Out0_copy878_c3[0]
    SLICE_X18Y189        SRLC32E                                      r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_20_c25_reg[1]_srl22/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.250     1.250 r  
                                                      0.000     1.250 r  clk (IN)
                         net (fo=1551, unset)         1.578     2.828    operator/SignificandMultiplication/bitheapFinalAdd_bh7/clk
    SLICE_X18Y189        SRLC32E                                      r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_20_c25_reg[1]_srl22/CLK
                         clock pessimism              0.084     2.912    
                         clock uncertainty           -0.035     2.877    
    SLICE_X18Y189        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044     2.833    operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_20_c25_reg[1]_srl22
  -------------------------------------------------------------------
                         required time                          2.833    
                         arrival time                          -3.553    
  -------------------------------------------------------------------
                         slack                                 -0.720    





Clock Frequency: 800 MHz
Clock Period: 1.25000000000000000000 ns
Worst Negative Slack (WNS): -0.720 ns
