// Seed: 2178242763
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri id_3,
    input tri1 id_4,
    output tri1 id_5,
    output supply1 id_6,
    input uwire id_7,
    input supply0 id_8
);
endmodule
module module_1 (
    input  wand  id_0,
    input  wand  id_1,
    input  uwire id_2,
    output wire  id_3,
    input  tri   id_4,
    input  uwire id_5,
    input  uwire id_6,
    input  wire  id_7,
    output wand  id_8,
    input  tri0  id_9
);
  assign id_3 = 1;
  wire id_11;
  supply1 id_12, id_13 = id_4;
  module_0(
      id_12, id_5, id_1, id_5, id_12, id_13, id_8, id_13, id_6
  );
  wire id_14;
endmodule
