---
vendor: "ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD."
vendorID: ESPRESSIF
name: ESP32-P4
series: ESP32 P-Series
version: "3"
description: 32-bit RISC-V MCU
licenseText: "Copyright 2024 Espressif Systems (Shanghai) PTE LTD\n\n    Licensed under the Apache License, Version 2.0 (the \"License\");\n    you may not use this file except in compliance with the License.\n    You may obtain a copy of the License at\n\n        http://www.apache.org/licenses/LICENSE-2.0\n\n    Unless required by applicable law or agreed to in writing, software\n    distributed under the License is distributed on an \"AS IS\" BASIS,\n    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n    See the License for the specific language governing permissions and\n    limitations under the License."
cpu:
  name: RV32IMAFC
  revision: r0p0
  endian: little
  mpuPresent: false
  fpuPresent: true
  nvicPrioBits: 0
  vendorSystickConfig: false
addressUnitBits: 32
width: 32
resetValue: 0
resetMask: 4294967295
peripherals:
  - name: ADC
    description: ADC (Analog to Digital Converter)
    groupName: ADC
    baseAddress: 1343086592
    addressBlock:
      - offset: 0
        size: 124
        usage: registers
    registers:
      - register:
          name: CTRL
          description: Register
          addressOffset: 0
          size: 32
          resetValue: 1077920032
          fields:
            - name: START_FORCE
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: START
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: WORK_MODE
              description: "0: single mode, 1: double mode, 2: alternate mode"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: SAR_SEL
              description: "0: SAR1, 1: SAR2, only work for single SAR mode"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SAR_CLK_GATED
              description: need_des
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SAR_CLK_DIV
              description: SAR clock divider
              bitOffset: 6
              bitWidth: 8
              access: read-write
            - name: SAR1_PATT_LEN
              description: 0 ~ 15 means length 1 ~ 16
              bitOffset: 14
              bitWidth: 4
              access: read-write
            - name: SAR2_PATT_LEN
              description: 0 ~ 15 means length 1 ~ 16
              bitOffset: 18
              bitWidth: 4
              access: read-write
            - name: SAR1_PATT_P_CLEAR
              description: clear the pointer of pattern table for DIG ADC1 CTRL
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SAR2_PATT_P_CLEAR
              description: clear the pointer of pattern table for DIG ADC2 CTRL
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: DATA_SAR_SEL
              description: "1: sar_sel will be coded by the MSB of the 16-bit output data, in this case the resolution should not be larger than 11 bits."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: DATA_TO_I2S
              description: "1: I2S input data is from SAR ADC (for DMA), 0: I2S input data is from GPIO matrix"
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: XPD_SAR1_FORCE
              description: force option to xpd sar1 blocks
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: XPD_SAR2_FORCE
              description: force option to xpd sar2 blocks
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: WAIT_ARB_CYCLE
              description: wait arbit signal stable after sar_done
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: CTRL2
          description: Register
          addressOffset: 4
          size: 32
          resetValue: 41470
          fields:
            - name: MEAS_NUM_LIMIT
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MAX_MEAS_NUM
              description: max conversion number
              bitOffset: 1
              bitWidth: 8
              access: read-write
            - name: SAR1_INV
              description: "1: data to DIG ADC1 CTRL is inverted, otherwise not"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SAR2_INV
              description: "1: data to DIG ADC2 CTRL is inverted, otherwise not"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TIMER_SEL
              description: "1: select saradc timer 0: i2s_ws trigger"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TIMER_TARGET
              description: to set saradc timer target
              bitOffset: 12
              bitWidth: 12
              access: read-write
            - name: TIMER_EN
              description: to enable saradc timer trigger
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: FILTER_CTRL1
          description: Register
          addressOffset: 8
          size: 32
          fields:
            - name: FILTER_FACTOR1
              description: need_des
              bitOffset: 26
              bitWidth: 3
              access: read-write
            - name: FILTER_FACTOR0
              description: need_des
              bitOffset: 29
              bitWidth: 3
              access: read-write
      - register:
          name: FSM_WAIT
          description: Register
          addressOffset: 12
          size: 32
          resetValue: 16713736
          fields:
            - name: XPD_WAIT
              description: need_des
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: RSTB_WAIT
              description: need_des
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: STANDBY_WAIT
              description: need_des
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: SAR1_STATUS
          description: Register
          addressOffset: 16
          size: 32
          fields:
            - name: SAR1_STATUS
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SAR2_STATUS
          description: Register
          addressOffset: 20
          size: 32
          fields:
            - name: SAR2_STATUS
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SAR1_PATT_TAB1
          description: Register
          addressOffset: 24
          size: 32
          fields:
            - name: SAR1_PATT_TAB1
              description: item 0 ~ 3 for pattern table 1 (each item one byte)
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: SAR1_PATT_TAB2
          description: Register
          addressOffset: 28
          size: 32
          fields:
            - name: SAR1_PATT_TAB2
              description: Item 4 ~ 7 for pattern table 1 (each item one byte)
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: SAR1_PATT_TAB3
          description: Register
          addressOffset: 32
          size: 32
          fields:
            - name: SAR1_PATT_TAB3
              description: Item 8 ~ 11 for pattern table 1 (each item one byte)
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: SAR1_PATT_TAB4
          description: Register
          addressOffset: 36
          size: 32
          fields:
            - name: SAR1_PATT_TAB4
              description: Item 12 ~ 15 for pattern table 1 (each item one byte)
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: SAR2_PATT_TAB1
          description: Register
          addressOffset: 40
          size: 32
          fields:
            - name: SAR2_PATT_TAB1
              description: item 0 ~ 3 for pattern table 2 (each item one byte)
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: SAR2_PATT_TAB2
          description: Register
          addressOffset: 44
          size: 32
          fields:
            - name: SAR2_PATT_TAB2
              description: Item 4 ~ 7 for pattern table 2 (each item one byte)
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: SAR2_PATT_TAB3
          description: Register
          addressOffset: 48
          size: 32
          fields:
            - name: SAR2_PATT_TAB3
              description: Item 8 ~ 11 for pattern table 2 (each item one byte)
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: SAR2_PATT_TAB4
          description: Register
          addressOffset: 52
          size: 32
          fields:
            - name: SAR2_PATT_TAB4
              description: Item 12 ~ 15 for pattern table 2 (each item one byte)
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: ARB_CTRL
          description: Register
          addressOffset: 56
          size: 32
          resetValue: 2304
          fields:
            - name: ARB_APB_FORCE
              description: adc2 arbiter force to enableapb controller
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ARB_RTC_FORCE
              description: adc2 arbiter force to enable rtc controller
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: ARB_WIFI_FORCE
              description: adc2 arbiter force to enable wifi controller
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ARB_GRANT_FORCE
              description: adc2 arbiter force grant
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: ARB_APB_PRIORITY
              description: Set adc2 arbiterapb priority
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: ARB_RTC_PRIORITY
              description: Set adc2 arbiter rtc priority
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: ARB_WIFI_PRIORITY
              description: Set adc2 arbiter wifi priority
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: ARB_FIX_PRIORITY
              description: adc2 arbiter uses fixed priority
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: FILTER_CTRL0
          description: Register
          addressOffset: 60
          size: 32
          resetValue: 7028736
          fields:
            - name: FILTER_CHANNEL1
              description: need_des
              bitOffset: 14
              bitWidth: 5
              access: read-write
            - name: FILTER_CHANNEL0
              description: apb_adc1_filter_factor
              bitOffset: 19
              bitWidth: 5
              access: read-write
            - name: FILTER_RESET
              description: enable apb_adc1_filter
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SAR1_DATA_STATUS
          description: Register
          addressOffset: 64
          size: 32
          fields:
            - name: APB_SARADC1_DATA
              description: need_des
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: THRES0_CTRL
          description: Register
          addressOffset: 68
          size: 32
          resetValue: 262125
          fields:
            - name: THRES0_CHANNEL
              description: need_des
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: THRES0_HIGH
              description: "saradc1's thres0 monitor thres"
              bitOffset: 5
              bitWidth: 13
              access: read-write
            - name: THRES0_LOW
              description: "saradc1's thres0 monitor thres"
              bitOffset: 18
              bitWidth: 13
              access: read-write
      - register:
          name: THRES1_CTRL
          description: Register
          addressOffset: 72
          size: 32
          resetValue: 262125
          fields:
            - name: THRES1_CHANNEL
              description: need_des
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: THRES1_HIGH
              description: "saradc1's thres0 monitor thres"
              bitOffset: 5
              bitWidth: 13
              access: read-write
            - name: THRES1_LOW
              description: "saradc1's thres0 monitor thres"
              bitOffset: 18
              bitWidth: 13
              access: read-write
      - register:
          name: THRES_CTRL
          description: Register
          addressOffset: 76
          size: 32
          fields:
            - name: THRES_ALL_EN
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: THRES3_EN
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: THRES2_EN
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: THRES1_EN
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: THRES0_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ENA
          description: Register
          addressOffset: 80
          size: 32
          fields:
            - name: THRES1_LOW_INT_ENA
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: THRES0_LOW_INT_ENA
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: THRES1_HIGH_INT_ENA
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: THRES0_HIGH_INT_ENA
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SAR2_DONE_INT_ENA
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SAR1_DONE_INT_ENA
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: Register
          addressOffset: 84
          size: 32
          fields:
            - name: THRES1_LOW_INT_RAW
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: THRES0_LOW_INT_RAW
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: THRES1_HIGH_INT_RAW
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: THRES0_HIGH_INT_RAW
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SAR2_DONE_INT_RAW
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SAR1_DONE_INT_RAW
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Register
          addressOffset: 88
          size: 32
          fields:
            - name: THRES1_LOW_INT_ST
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: THRES0_LOW_INT_ST
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: THRES1_HIGH_INT_ST
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: THRES0_HIGH_INT_ST
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: APB_SARADC2_DONE_INT_ST
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: APB_SARADC1_DONE_INT_ST
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          description: Register
          addressOffset: 92
          size: 32
          fields:
            - name: THRES1_LOW_INT_CLR
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: THRES0_LOW_INT_CLR
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: THRES1_HIGH_INT_CLR
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: THRES0_HIGH_INT_CLR
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: APB_SARADC2_DONE_INT_CLR
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: APB_SARADC1_DONE_INT_CLR
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: DMA_CONF
          description: Register
          addressOffset: 96
          size: 32
          resetValue: 255
          fields:
            - name: APB_ADC_EOF_NUM
              description: the dma_in_suc_eof gen when sample cnt = spi_eof_num
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: APB_ADC_RESET_FSM
              description: reset_apb_adc_state
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: APB_ADC_TRANS
              description: enable apb_adc use spi_dma
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SAR2_DATA_STATUS
          description: Register
          addressOffset: 100
          size: 32
          fields:
            - name: APB_SARADC2_DATA
              description: need_des
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: CALI
          description: Register
          addressOffset: 104
          size: 32
          resetValue: 32768
          fields:
            - name: CFG
              description: need_des
              bitOffset: 0
              bitWidth: 17
              access: read-write
      - register:
          name: RND_ECO_LOW
          description: Register
          addressOffset: 108
          size: 32
          fields:
            - name: RND_ECO_LOW
              description: rnd eco low
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RND_ECO_HIGH
          description: Register
          addressOffset: 112
          size: 32
          resetValue: 4294967295
          fields:
            - name: RND_ECO_HIGH
              description: rnd eco high
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RND_ECO_CS
          description: Register
          addressOffset: 116
          size: 32
          fields:
            - name: RND_ECO_EN
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RND_ECO_RESULT
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: CTRL_DATE
          description: Register
          addressOffset: 1020
          size: 32
          resetValue: 35725920
          fields:
            - name: CTRL_DATE
              description: need_des
              bitOffset: 0
              bitWidth: 31
              access: read-write
            - name: CLK_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: AES
    description: AES (Advanced Encryption Standard) Accelerator
    groupName: AES
    baseAddress: 1342767104
    addressBlock:
      - offset: 0
        size: 188
        usage: registers
    interrupt:
      - name: AES
        value: 69
    registers:
      - register:
          name: KEY_0
          description: Key material key_0 configure register
          addressOffset: 0
          size: 32
          fields:
            - name: KEY_0
              description: This bits stores key_0 that is a part of key material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: KEY_1
          description: Key material key_1 configure register
          addressOffset: 4
          size: 32
          fields:
            - name: KEY_1
              description: This bits stores key_1 that is a part of key material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: KEY_2
          description: Key material key_2 configure register
          addressOffset: 8
          size: 32
          fields:
            - name: KEY_2
              description: This bits stores key_2 that is a part of key material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: KEY_3
          description: Key material key_3 configure register
          addressOffset: 12
          size: 32
          fields:
            - name: KEY_3
              description: This bits stores key_3 that is a part of key material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: KEY_4
          description: Key material key_4 configure register
          addressOffset: 16
          size: 32
          fields:
            - name: KEY_4
              description: This bits stores key_4 that is a part of key material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: KEY_5
          description: Key material key_5 configure register
          addressOffset: 20
          size: 32
          fields:
            - name: KEY_5
              description: This bits stores key_5 that is a part of key material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: KEY_6
          description: Key material key_6 configure register
          addressOffset: 24
          size: 32
          fields:
            - name: KEY_6
              description: This bits stores key_6 that is a part of key material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: KEY_7
          description: Key material key_7 configure register
          addressOffset: 28
          size: 32
          fields:
            - name: KEY_7
              description: This bits stores key_7 that is a part of key material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TEXT_IN_0
          description: source text material text_in_0 configure register
          addressOffset: 32
          size: 32
          fields:
            - name: TEXT_IN_0
              description: This bits stores text_in_0 that is a part of source text material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TEXT_IN_1
          description: source text material text_in_1 configure register
          addressOffset: 36
          size: 32
          fields:
            - name: TEXT_IN_1
              description: This bits stores text_in_1 that is a part of source text material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TEXT_IN_2
          description: source text material text_in_2 configure register
          addressOffset: 40
          size: 32
          fields:
            - name: TEXT_IN_2
              description: This bits stores text_in_2 that is a part of source text material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TEXT_IN_3
          description: source text material text_in_3 configure register
          addressOffset: 44
          size: 32
          fields:
            - name: TEXT_IN_3
              description: This bits stores text_in_3 that is a part of source text material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TEXT_OUT_0
          description: result text material text_out_0 configure register
          addressOffset: 48
          size: 32
          fields:
            - name: TEXT_OUT_0
              description: This bits stores text_out_0 that is a part of result text material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TEXT_OUT_1
          description: result text material text_out_1 configure register
          addressOffset: 52
          size: 32
          fields:
            - name: TEXT_OUT_1
              description: This bits stores text_out_1 that is a part of result text material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TEXT_OUT_2
          description: result text material text_out_2 configure register
          addressOffset: 56
          size: 32
          fields:
            - name: TEXT_OUT_2
              description: This bits stores text_out_2 that is a part of result text material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TEXT_OUT_3
          description: result text material text_out_3 configure register
          addressOffset: 60
          size: 32
          fields:
            - name: TEXT_OUT_3
              description: This bits stores text_out_3 that is a part of result text material.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: MODE
          description: AES Mode register
          addressOffset: 64
          size: 32
          fields:
            - name: MODE
              description: "This bits decides which one operation mode will be used. 3'd0: AES-EN-128, 3'd1: AES-EN-192, 3'd2: AES-EN-256, 3'd4: AES-DE-128, 3'd5: AES-DE-192, 3'd6: AES-DE-256."
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: ENDIAN
          description: AES Endian configure register
          addressOffset: 68
          size: 32
          fields:
            - name: ENDIAN
              description: "endian. [1:0] key endian, [3:2] text_in endian or in_stream endian,  [5:4] text_out endian or out_stream endian"
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: TRIGGER
          description: AES trigger register
          addressOffset: 72
          size: 32
          fields:
            - name: TRIGGER
              description: Set this bit to start AES calculation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: STATE
          description: AES state register
          addressOffset: 76
          size: 32
          fields:
            - name: STATE
              description: "Those bits shows AES status. For typical AES, 0: idle, 1: busy. For DMA-AES, 0: idle, 1: busy, 2: calculation_done."
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          dim: 4
          dimIncrement: 4
          name: "IV_MEM[%s]"
          description: The memory that stores initialization vector
          addressOffset: 80
          size: 32
      - register:
          dim: 4
          dimIncrement: 4
          name: "H_MEM[%s]"
          description: The memory that stores GCM hash subkey
          addressOffset: 96
          size: 32
      - register:
          dim: 4
          dimIncrement: 4
          name: "J0_MEM[%s]"
          description: The memory that stores J0
          addressOffset: 112
          size: 32
      - register:
          dim: 4
          dimIncrement: 4
          name: "T0_MEM[%s]"
          description: The memory that stores T0
          addressOffset: 128
          size: 32
      - register:
          name: DMA_ENABLE
          description: DMA-AES working mode register
          addressOffset: 144
          size: 32
          fields:
            - name: DMA_ENABLE
              description: "1'b0: typical AES working mode, 1'b1: DMA-AES working mode."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: BLOCK_MODE
          description: AES cipher block mode register
          addressOffset: 148
          size: 32
          fields:
            - name: BLOCK_MODE
              description: "Those bits decides which block mode will be used. 0x0: ECB, 0x1: CBC, 0x2: OFB, 0x3: CTR, 0x4: CFB-8, 0x5: CFB-128, 0x6: GCM, 0x7: reserved."
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: BLOCK_NUM
          description: AES block number register
          addressOffset: 152
          size: 32
          fields:
            - name: BLOCK_NUM
              description: Those bits stores the number of Plaintext/ciphertext block.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: INC_SEL
          description: Standard incrementing function configure register
          addressOffset: 156
          size: 32
          fields:
            - name: INC_SEL
              description: "This bit decides the standard incrementing function. 0: INC32. 1: INC128."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: AAD_BLOCK_NUM
          description: Additional Authential Data block number register
          addressOffset: 160
          size: 32
          fields:
            - name: AAD_BLOCK_NUM
              description: Those bits stores the number of AAD block.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REMAINDER_BIT_NUM
          description: AES remainder bit number register
          addressOffset: 164
          size: 32
          fields:
            - name: REMAINDER_BIT_NUM
              description: Those bits stores the number of remainder bit.
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: CONTINUE
          description: AES continue register
          addressOffset: 168
          size: 32
          fields:
            - name: CONTINUE
              description: Set this bit to continue GCM operation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: INT_CLEAR
          description: AES Interrupt clear register
          addressOffset: 172
          size: 32
          fields:
            - name: INT_CLEAR
              description: Set this bit to clear the AES interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ENA
          description: AES Interrupt enable register
          addressOffset: 176
          size: 32
          fields:
            - name: INT_ENA
              description: Set this bit to enable interrupt that occurs when DMA-AES calculation is done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: AES version control register
          addressOffset: 180
          size: 32
          resetValue: 538513936
          fields:
            - name: DATE
              description: This bits stores the version information of AES.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: DMA_EXIT
          description: AES-DMA exit config
          addressOffset: 184
          size: 32
          fields:
            - name: DMA_EXIT
              description: "Set this register to leave calculation done stage. Recommend to use it after software finishes reading DMA's output buffer."
              bitOffset: 0
              bitWidth: 1
              access: write-only
  - name: AHB_DMA
    description: AHB_DMA Peripheral
    groupName: AHB_DMA
    baseAddress: 1342722048
    addressBlock:
      - offset: 0
        size: 708
        usage: registers
    interrupt:
      - name: AHB_PDMA_IN_CH0
        value: 56
      - name: AHB_PDMA_IN_CH1
        value: 57
      - name: AHB_PDMA_IN_CH2
        value: 58
      - name: AHB_PDMA_OUT_CH0
        value: 59
      - name: AHB_PDMA_OUT_CH1
        value: 60
      - name: AHB_PDMA_OUT_CH2
        value: 61
      - name: AXI_PDMA_IN_CH0
        value: 62
      - name: AXI_PDMA_IN_CH1
        value: 63
      - name: AXI_PDMA_IN_CH2
        value: 64
      - name: AXI_PDMA_OUT_CH0
        value: 65
      - name: AXI_PDMA_OUT_CH1
        value: 66
      - name: AXI_PDMA_OUT_CH2
        value: 67
    registers:
      - cluster:
          dim: 3
          dimIncrement: 16
          dimIndex: "0,1,2"
          name: IN_INT_CH%s
          description: "Cluster IN_INT_CH%s, containing IN_INT_RAW_CH?, IN_INT_ST_CH?, IN_INT_ENA_CH?, IN_INT_CLR_CH?"
          addressOffset: 0
          children:
            - register:
                name: RAW
                description: Raw status interrupt of channel 0
                addressOffset: 0
                size: 32
                fields:
                  - name: IN_DONE
                    description: The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 0.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: IN_SUC_EOF
                    description: The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 0. For UHCI0 the raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 0.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-write
                  - name: IN_ERR_EOF
                    description: The raw interrupt bit turns to high level when data error is detected only in the case that the peripheral is UHCI0 for Rx channel 0. For other peripherals this raw interrupt is reserved.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: IN_DSCR_ERR
                    description: The raw interrupt bit turns to high level when detecting inlink descriptor error including owner error and the second and third word error of inlink descriptor for Rx channel 0.
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: IN_DSCR_EMPTY
                    description: The raw interrupt bit turns to high level when Rx buffer pointed by inlink is full and receiving data is not completed but there is no more inlink for Rx channel 0.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
                  - name: INFIFO_OVF
                    description: This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is overflow.
                    bitOffset: 5
                    bitWidth: 1
                    access: read-write
                  - name: INFIFO_UDF
                    description: This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is underflow.
                    bitOffset: 6
                    bitWidth: 1
                    access: read-write
            - register:
                name: ST
                description: Masked interrupt of channel 0
                addressOffset: 4
                size: 32
                fields:
                  - name: IN_DONE
                    description: The raw interrupt status bit for the IN_DONE_CH_INT interrupt.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-only
                  - name: IN_SUC_EOF
                    description: The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-only
                  - name: IN_ERR_EOF
                    description: The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-only
                  - name: IN_DSCR_ERR
                    description: The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.
                    bitOffset: 3
                    bitWidth: 1
                    access: read-only
                  - name: IN_DSCR_EMPTY
                    description: The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_OVF
                    description: The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.
                    bitOffset: 5
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_UDF
                    description: The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.
                    bitOffset: 6
                    bitWidth: 1
                    access: read-only
            - register:
                name: ENA
                description: Interrupt enable bits of channel 0
                addressOffset: 8
                size: 32
                fields:
                  - name: IN_DONE
                    description: The interrupt enable bit for the IN_DONE_CH_INT interrupt.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: IN_SUC_EOF
                    description: The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-write
                  - name: IN_ERR_EOF
                    description: The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: IN_DSCR_ERR
                    description: The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: IN_DSCR_EMPTY
                    description: The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
                  - name: INFIFO_OVF
                    description: The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.
                    bitOffset: 5
                    bitWidth: 1
                    access: read-write
                  - name: INFIFO_UDF
                    description: The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
                    bitOffset: 6
                    bitWidth: 1
                    access: read-write
            - register:
                name: CLR
                description: Interrupt clear bits of channel 0
                addressOffset: 12
                size: 32
                fields:
                  - name: IN_DONE
                    description: Set this bit to clear the IN_DONE_CH_INT interrupt.
                    bitOffset: 0
                    bitWidth: 1
                    access: write-only
                  - name: IN_SUC_EOF
                    description: Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.
                    bitOffset: 1
                    bitWidth: 1
                    access: write-only
                  - name: IN_ERR_EOF
                    description: Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.
                    bitOffset: 2
                    bitWidth: 1
                    access: write-only
                  - name: IN_DSCR_ERR
                    description: Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt.
                    bitOffset: 3
                    bitWidth: 1
                    access: write-only
                  - name: IN_DSCR_EMPTY
                    description: Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.
                    bitOffset: 4
                    bitWidth: 1
                    access: write-only
                  - name: INFIFO_OVF
                    description: Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.
                    bitOffset: 5
                    bitWidth: 1
                    access: write-only
                  - name: INFIFO_UDF
                    description: Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.
                    bitOffset: 6
                    bitWidth: 1
                    access: write-only
      - cluster:
          dim: 3
          dimIncrement: 16
          dimIndex: "0,1,2"
          name: OUT_INT_CH%s
          description: "Cluster OUT_INT_CH%s, containing OUT_INT_RAW_CH?, OUT_INT_ST_CH?, OUT_INT_ENA_CH?, OUT_INT_CLR_CH?"
          addressOffset: 48
          children:
            - register:
                name: RAW
                description: Raw status interrupt of channel 0
                addressOffset: 0
                size: 32
                fields:
                  - name: OUT_DONE
                    description: The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel 0.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: OUT_EOF
                    description: The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel 0.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-write
                  - name: OUT_DSCR_ERR
                    description: The raw interrupt bit turns to high level when detecting outlink descriptor error including owner error and the second and third word error of outlink descriptor for Tx channel 0.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: OUT_TOTAL_EOF
                    description: The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel 0.
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: OUTFIFO_OVF
                    description: This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is overflow.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
                  - name: OUTFIFO_UDF
                    description: This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is underflow.
                    bitOffset: 5
                    bitWidth: 1
                    access: read-write
            - register:
                name: ST
                description: Masked interrupt of channel 0
                addressOffset: 4
                size: 32
                fields:
                  - name: OUT_DONE
                    description: The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-only
                  - name: OUT_EOF
                    description: The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-only
                  - name: OUT_DSCR_ERR
                    description: The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-only
                  - name: OUT_TOTAL_EOF
                    description: The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.
                    bitOffset: 3
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_OVF
                    description: The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_UDF
                    description: The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
                    bitOffset: 5
                    bitWidth: 1
                    access: read-only
            - register:
                name: ENA
                description: Interrupt enable bits of channel 0
                addressOffset: 8
                size: 32
                fields:
                  - name: OUT_DONE
                    description: The interrupt enable bit for the OUT_DONE_CH_INT interrupt.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: OUT_EOF
                    description: The interrupt enable bit for the OUT_EOF_CH_INT interrupt.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-write
                  - name: OUT_DSCR_ERR
                    description: The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: OUT_TOTAL_EOF
                    description: The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: OUTFIFO_OVF
                    description: The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
                  - name: OUTFIFO_UDF
                    description: The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
                    bitOffset: 5
                    bitWidth: 1
                    access: read-write
            - register:
                name: CLR
                description: Interrupt clear bits of channel 0
                addressOffset: 12
                size: 32
                fields:
                  - name: OUT_DONE
                    description: Set this bit to clear the OUT_DONE_CH_INT interrupt.
                    bitOffset: 0
                    bitWidth: 1
                    access: write-only
                  - name: OUT_EOF
                    description: Set this bit to clear the OUT_EOF_CH_INT interrupt.
                    bitOffset: 1
                    bitWidth: 1
                    access: write-only
                  - name: OUT_DSCR_ERR
                    description: Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt.
                    bitOffset: 2
                    bitWidth: 1
                    access: write-only
                  - name: OUT_TOTAL_EOF
                    description: Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt.
                    bitOffset: 3
                    bitWidth: 1
                    access: write-only
                  - name: OUTFIFO_OVF
                    description: Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt.
                    bitOffset: 4
                    bitWidth: 1
                    access: write-only
                  - name: OUTFIFO_UDF
                    description: Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt.
                    bitOffset: 5
                    bitWidth: 1
                    access: write-only
      - register:
          name: AHB_TEST
          description: reserved
          addressOffset: 96
          size: 32
          fields:
            - name: AHB_TESTMODE
              description: reserved
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: AHB_TESTADDR
              description: reserved
              bitOffset: 4
              bitWidth: 2
              access: read-write
      - register:
          name: MISC_CONF
          description: MISC register
          addressOffset: 100
          size: 32
          fields:
            - name: AHBM_RST_INTER
              description: Set this bit then clear this bit to reset the internal ahb FSM.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ARB_PRI_DIS
              description: Set this bit to disable priority arbitration function.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version control register
          addressOffset: 104
          size: 32
          resetValue: 36712768
          fields:
            - name: DATE
              description: register version.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - cluster:
          dim: 3
          dimIncrement: 192
          dimIndex: "0,1,2"
          name: CH%s
          description: "Cluster CH%s, containing IN_CONF0_CH?, IN_CONF1_CH?, INFIFO_STATUS_CH?, IN_POP_CH?, IN_LINK_CH?, IN_STATE_CH?, IN_SUC_EOF_DES_ADDR_CH?, IN_ERR_EOF_DES_ADDR_CH?, IN_DSCR_CH?, IN_DSCR_BF0_CH?, IN_DSCR_BF1_CH?, IN_PRI_CH?, IN_PERI_SEL_CH?, OUT_CONF0_CH?, OUT_CONF1_CH?, OUTFIFO_STATUS_CH?, OUT_PUSH_CH?, OUT_LINK_CH?, OUT_STATE_CH?, OUT_EOF_DES_ADDR_CH?, OUT_EOF_BFR_DES_ADDR_CH?, OUT_DSCR_CH?, OUT_DSCR_BF0_CH?, OUT_DSCR_BF1_CH?, OUT_PRI_CH?, OUT_PERI_SEL_CH?"
          addressOffset: 112
          children:
            - register:
                name: IN_CONF0
                description: Configure 0 register of Rx channel 0
                addressOffset: 0
                size: 32
                fields:
                  - name: IN_RST
                    description: This bit is used to reset AHB_DMA channel 0 Rx FSM and Rx FIFO pointer.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: IN_LOOP_TEST
                    description: reserved
                    bitOffset: 1
                    bitWidth: 1
                    access: read-write
                  - name: INDSCR_BURST_EN
                    description: Set this bit to 1 to enable INCR burst transfer for Rx channel 0 reading link descriptor when accessing internal SRAM.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: IN_DATA_BURST_EN
                    description: Set this bit to 1 to enable INCR burst transfer for Rx channel 0 receiving data when accessing internal SRAM.
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: MEM_TRANS_EN
                    description: Set this bit 1 to enable automatic transmitting data from memory to memory via AHB_DMA.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
                  - name: IN_ETM_EN
                    description: "Set this bit to 1 to enable etm control mode, dma Rx channel 0 is triggered by etm task."
                    bitOffset: 5
                    bitWidth: 1
                    access: read-write
            - register:
                name: IN_CONF1
                description: Configure 1 register of Rx channel 0
                addressOffset: 4
                size: 32
                fields:
                  - name: IN_CHECK_OWNER
                    description: Set this bit to enable checking the owner attribute of the link descriptor.
                    bitOffset: 12
                    bitWidth: 1
                    access: read-write
            - register:
                name: INFIFO_STATUS
                description: Receive FIFO status of Rx channel 0
                addressOffset: 8
                size: 32
                resetValue: 125829123
                fields:
                  - name: INFIFO_FULL
                    description: L1 Rx FIFO full signal for Rx channel 0.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_EMPTY
                    description: L1 Rx FIFO empty signal for Rx channel 0.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_CNT
                    description: The register stores the byte number of the data in L1 Rx FIFO for Rx channel 0.
                    bitOffset: 2
                    bitWidth: 6
                    access: read-only
                  - name: IN_REMAIN_UNDER_1B
                    description: reserved
                    bitOffset: 23
                    bitWidth: 1
                    access: read-only
                  - name: IN_REMAIN_UNDER_2B
                    description: reserved
                    bitOffset: 24
                    bitWidth: 1
                    access: read-only
                  - name: IN_REMAIN_UNDER_3B
                    description: reserved
                    bitOffset: 25
                    bitWidth: 1
                    access: read-only
                  - name: IN_REMAIN_UNDER_4B
                    description: reserved
                    bitOffset: 26
                    bitWidth: 1
                    access: read-only
                  - name: IN_BUF_HUNGRY
                    description: reserved
                    bitOffset: 27
                    bitWidth: 1
                    access: read-only
            - register:
                name: IN_POP
                description: Pop control register of Rx channel 0
                addressOffset: 12
                size: 32
                resetValue: 2048
                fields:
                  - name: INFIFO_RDATA
                    description: This register stores the data popping from AHB_DMA FIFO.
                    bitOffset: 0
                    bitWidth: 12
                    access: read-only
                  - name: INFIFO_POP
                    description: Set this bit to pop data from AHB_DMA FIFO.
                    bitOffset: 12
                    bitWidth: 1
                    access: write-only
            - register:
                name: IN_LINK
                description: Link descriptor configure and control register of Rx channel 0
                addressOffset: 16
                size: 32
                resetValue: 17
                fields:
                  - name: INLINK_AUTO_RET
                    description: "Set this bit to return to current inlink descriptor's address when there are some errors in current receiving data."
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: INLINK_STOP
                    description: Set this bit to stop dealing with the inlink descriptors.
                    bitOffset: 1
                    bitWidth: 1
                    access: write-only
                  - name: INLINK_START
                    description: Set this bit to start dealing with the inlink descriptors.
                    bitOffset: 2
                    bitWidth: 1
                    access: write-only
                  - name: INLINK_RESTART
                    description: Set this bit to mount a new inlink descriptor.
                    bitOffset: 3
                    bitWidth: 1
                    access: write-only
                  - name: INLINK_PARK
                    description: "1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working."
                    bitOffset: 4
                    bitWidth: 1
                    access: read-only
            - register:
                name: IN_STATE
                description: Receive status of Rx channel 0
                addressOffset: 20
                size: 32
                fields:
                  - name: INLINK_DSCR_ADDR
                    description: "This register stores the current inlink descriptor's address."
                    bitOffset: 0
                    bitWidth: 18
                    access: read-only
                  - name: IN_DSCR_STATE
                    description: reserved
                    bitOffset: 18
                    bitWidth: 2
                    access: read-only
                  - name: IN_STATE
                    description: reserved
                    bitOffset: 20
                    bitWidth: 3
                    access: read-only
            - register:
                name: IN_SUC_EOF_DES_ADDR
                description: Inlink descriptor address when EOF occurs of Rx channel 0
                addressOffset: 24
                size: 32
                fields:
                  - name: IN_SUC_EOF_DES_ADDR
                    description: This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_ERR_EOF_DES_ADDR
                description: Inlink descriptor address when errors occur of Rx channel 0
                addressOffset: 28
                size: 32
                fields:
                  - name: IN_ERR_EOF_DES_ADDR
                    description: This register stores the address of the inlink descriptor when there are some errors in current receiving data. Only used when peripheral is UHCI0.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_DSCR
                description: Current inlink descriptor address of Rx channel 0
                addressOffset: 32
                size: 32
                fields:
                  - name: INLINK_DSCR
                    description: The address of the current inlink descriptor x.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_DSCR_BF0
                description: The last inlink descriptor address of Rx channel 0
                addressOffset: 36
                size: 32
                fields:
                  - name: INLINK_DSCR_BF0
                    description: The address of the last inlink descriptor x-1.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_DSCR_BF1
                description: The second-to-last inlink descriptor address of Rx channel 0
                addressOffset: 40
                size: 32
                fields:
                  - name: INLINK_DSCR_BF1
                    description: The address of the second-to-last inlink descriptor x-2.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_PRI
                description: Priority register of Rx channel 0
                addressOffset: 44
                size: 32
                fields:
                  - name: RX_PRI
                    description: The priority of Rx channel 0. The larger of the value the higher of the priority.
                    bitOffset: 0
                    bitWidth: 4
                    access: read-write
            - register:
                name: IN_PERI_SEL
                description: Peripheral selection of Rx channel 0
                addressOffset: 48
                size: 32
                resetValue: 63
                fields:
                  - name: PERI_IN_SEL
                    description: "This register is used to select peripheral for Rx channel 0. I3C. 1: Dummy. 2: UHCI0. 3: I2S0. 4: I2S1. 5: I2S2. 6: Dummy. 7: Dummy. 8: ADC_DAC. 9: Dummy. 10: RMT,11~15: Dummy"
                    bitOffset: 0
                    bitWidth: 6
                    access: read-write
            - register:
                name: OUT_CONF0
                description: Configure 0 register of Tx channel 0
                addressOffset: 96
                size: 32
                resetValue: 8
                fields:
                  - name: OUT_RST
                    description: This bit is used to reset AHB_DMA channel 1 Tx FSM and Tx FIFO pointer.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: OUT_LOOP_TEST
                    description: reserved
                    bitOffset: 1
                    bitWidth: 1
                    access: read-write
                  - name: OUT_AUTO_WRBACK
                    description: Set this bit to enable automatic outlink-writeback when all the data in tx buffer has been transmitted.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: OUT_EOF_MODE
                    description: "EOF flag generation mode when transmitting data. 1: EOF flag for Tx channel 1 is generated when data need to transmit has been popped from FIFO in AHB_DMA"
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: OUTDSCR_BURST_EN
                    description: Set this bit to 1 to enable INCR burst transfer for Tx channel 1 reading link descriptor when accessing internal SRAM.
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
                  - name: OUT_DATA_BURST_EN
                    description: Set this bit to 1 to enable INCR burst transfer for Tx channel 1 transmitting data when accessing internal SRAM.
                    bitOffset: 5
                    bitWidth: 1
                    access: read-write
                  - name: OUT_ETM_EN
                    description: "Set this bit to 1 to enable etm control mode, dma Tx channel 1 is triggered by etm task."
                    bitOffset: 6
                    bitWidth: 1
                    access: read-write
            - register:
                name: OUT_CONF1
                description: Configure 1 register of Tx channel 0
                addressOffset: 100
                size: 32
                fields:
                  - name: OUT_CHECK_OWNER
                    description: Set this bit to enable checking the owner attribute of the link descriptor.
                    bitOffset: 12
                    bitWidth: 1
                    access: read-write
            - register:
                name: OUTFIFO_STATUS
                description: Transmit FIFO status of Tx channel 0
                addressOffset: 104
                size: 32
                resetValue: 125829122
                fields:
                  - name: OUTFIFO_FULL
                    description: L1 Tx FIFO full signal for Tx channel 0.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_EMPTY
                    description: L1 Tx FIFO empty signal for Tx channel 0.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_CNT
                    description: The register stores the byte number of the data in L1 Tx FIFO for Tx channel 0.
                    bitOffset: 2
                    bitWidth: 6
                    access: read-only
                  - name: OUT_REMAIN_UNDER_1B
                    description: reserved
                    bitOffset: 23
                    bitWidth: 1
                    access: read-only
                  - name: OUT_REMAIN_UNDER_2B
                    description: reserved
                    bitOffset: 24
                    bitWidth: 1
                    access: read-only
                  - name: OUT_REMAIN_UNDER_3B
                    description: reserved
                    bitOffset: 25
                    bitWidth: 1
                    access: read-only
                  - name: OUT_REMAIN_UNDER_4B
                    description: reserved
                    bitOffset: 26
                    bitWidth: 1
                    access: read-only
            - register:
                name: OUT_PUSH
                description: Push control register of Rx channel 0
                addressOffset: 108
                size: 32
                fields:
                  - name: OUTFIFO_WDATA
                    description: This register stores the data that need to be pushed into AHB_DMA FIFO.
                    bitOffset: 0
                    bitWidth: 9
                    access: read-write
                  - name: OUTFIFO_PUSH
                    description: Set this bit to push data into AHB_DMA FIFO.
                    bitOffset: 9
                    bitWidth: 1
                    access: write-only
            - register:
                name: OUT_LINK
                description: Link descriptor configure and control register of Tx channel 0
                addressOffset: 112
                size: 32
                resetValue: 8
                fields:
                  - name: OUTLINK_STOP
                    description: Set this bit to stop dealing with the outlink descriptors.
                    bitOffset: 0
                    bitWidth: 1
                    access: write-only
                  - name: OUTLINK_START
                    description: Set this bit to start dealing with the outlink descriptors.
                    bitOffset: 1
                    bitWidth: 1
                    access: write-only
                  - name: OUTLINK_RESTART
                    description: Set this bit to restart a new outlink from the last address.
                    bitOffset: 2
                    bitWidth: 1
                    access: write-only
                  - name: OUTLINK_PARK
                    description: "1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working."
                    bitOffset: 3
                    bitWidth: 1
                    access: read-only
            - register:
                name: OUT_STATE
                description: Transmit status of Tx channel 0
                addressOffset: 116
                size: 32
                fields:
                  - name: OUTLINK_DSCR_ADDR
                    description: "This register stores the current outlink descriptor's address."
                    bitOffset: 0
                    bitWidth: 18
                    access: read-only
                  - name: OUT_DSCR_STATE
                    description: reserved
                    bitOffset: 18
                    bitWidth: 2
                    access: read-only
                  - name: OUT_STATE
                    description: reserved
                    bitOffset: 20
                    bitWidth: 3
                    access: read-only
            - register:
                name: OUT_EOF_DES_ADDR
                description: Outlink descriptor address when EOF occurs of Tx channel 0
                addressOffset: 120
                size: 32
                fields:
                  - name: OUT_EOF_DES_ADDR
                    description: This register stores the address of the outlink descriptor when the EOF bit in this descriptor is 1.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_EOF_BFR_DES_ADDR
                description: The last outlink descriptor address when EOF occurs of Tx channel 0
                addressOffset: 124
                size: 32
                fields:
                  - name: OUT_EOF_BFR_DES_ADDR
                    description: This register stores the address of the outlink descriptor before the last outlink descriptor.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_DSCR
                description: Current inlink descriptor address of Tx channel 0
                addressOffset: 128
                size: 32
                fields:
                  - name: OUTLINK_DSCR
                    description: The address of the current outlink descriptor y.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_DSCR_BF0
                description: The last inlink descriptor address of Tx channel 0
                addressOffset: 132
                size: 32
                fields:
                  - name: OUTLINK_DSCR_BF0
                    description: The address of the last outlink descriptor y-1.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_DSCR_BF1
                description: The second-to-last inlink descriptor address of Tx channel 0
                addressOffset: 136
                size: 32
                fields:
                  - name: OUTLINK_DSCR_BF1
                    description: The address of the second-to-last inlink descriptor x-2.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_PRI
                description: Priority register of Tx channel 0.
                addressOffset: 140
                size: 32
                fields:
                  - name: TX_PRI
                    description: The priority of Tx channel 0. The larger of the value the higher of the priority.
                    bitOffset: 0
                    bitWidth: 4
                    access: read-write
            - register:
                name: OUT_PERI_SEL
                description: Peripheral selection of Tx channel 0
                addressOffset: 144
                size: 32
                resetValue: 63
                fields:
                  - name: PERI_OUT_SEL
                    description: "This register is used to select peripheral for Tx channel 0. I3C. 1: Dummy. 2: UHCI0. 3: I2S0. 4: I2S1. 5: I2S2. 6: Dummy. 7: Dummy. 8: ADC_DAC. 9: Dummy. 10: RMT,11~15: Dummy"
                    bitOffset: 0
                    bitWidth: 6
                    access: read-write
      - cluster:
          dim: 3
          dimIncrement: 40
          dimIndex: "0,1,2"
          name: OUT_CRC_CH%s
          description: "Cluster OUT_CRC_CH%s, containing OUT_CRC_INIT_DATA_CH?, TX_CRC_WIDTH_CH?, OUT_CRC_CLEAR_CH?, OUT_CRC_FINAL_RESULT_CH?, TX_CRC_EN_WR_DATA_CH?, TX_CRC_EN_ADDR_CH?, TX_CRC_DATA_EN_WR_DATA_CH?, TX_CRC_DATA_EN_ADDR_CH?, TX_CH_ARB_WEIGH_CH?, TX_ARB_WEIGH_OPT_DIR_CH?"
          addressOffset: 700
          children:
            - register:
                name: OUT_CRC_INIT_DATA
                description: This register is used to config ch0 crc initial data(max 32 bit)
                addressOffset: 0
                size: 32
                resetValue: 4294967295
                fields:
                  - name: OUT_CRC_INIT_DATA
                    description: This register is used to config ch0 of tx crc initial value
                    bitOffset: 0
                    bitWidth: 32
                    access: read-write
            - register:
                name: TX_CRC_WIDTH
                description: "This register is used to confiig tx ch0 crc result width,2'b00 mean crc_width <=8bit,2'b01 8<crc_width<=16 ,2'b10 mean 16<crc_width  <=24,2'b11 mean 24<crc_width<=32"
                addressOffset: 4
                size: 32
                fields:
                  - name: TX_CRC_WIDTH
                    description: reserved
                    bitOffset: 0
                    bitWidth: 2
                    access: read-write
                  - name: TX_CRC_LAUTCH_FLGA
                    description: reserved
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
            - register:
                name: OUT_CRC_CLEAR
                description: This register is used to clear ch0 crc result
                addressOffset: 8
                size: 32
                fields:
                  - name: OUT_CRC_CLEAR
                    description: This register is used to clear ch0 of tx crc result
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
            - register:
                name: OUT_CRC_FINAL_RESULT
                description: This register is used to store ch0 crc result
                addressOffset: 12
                size: 32
                fields:
                  - name: OUT_CRC_FINAL_RESULT
                    description: This register is used to store result ch0 of tx
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: TX_CRC_EN_WR_DATA
                description: This resister is used to config ch0 crc en for every bit
                addressOffset: 16
                size: 32
                fields:
                  - name: TX_CRC_EN_WR_DATA
                    description: This register is used to enable tx ch0 crc 32bit on/off
                    bitOffset: 0
                    bitWidth: 32
                    access: read-write
            - register:
                name: TX_CRC_EN_ADDR
                description: This register is used to config ch0 crc en addr
                addressOffset: 20
                size: 32
                fields:
                  - name: TX_CRC_EN_ADDR
                    description: reserved
                    bitOffset: 0
                    bitWidth: 32
                    access: read-write
            - register:
                name: TX_CRC_DATA_EN_WR_DATA
                description: This register is used to config crc data_8bit en
                addressOffset: 24
                size: 32
                fields:
                  - name: TX_CRC_DATA_EN_WR_DATA
                    description: reserved
                    bitOffset: 0
                    bitWidth: 8
                    access: read-write
            - register:
                name: TX_CRC_DATA_EN_ADDR
                description: This register is used to config addr of crc data_8bit en
                addressOffset: 28
                size: 32
                fields:
                  - name: TX_CRC_DATA_EN_ADDR
                    description: reserved
                    bitOffset: 0
                    bitWidth: 32
                    access: read-write
            - register:
                name: TX_CH_ARB_WEIGH
                description: This register is used to config ch0 arbiter weigh
                addressOffset: 32
                size: 32
                fields:
                  - name: TX_CH_ARB_WEIGH
                    description: reserved
                    bitOffset: 0
                    bitWidth: 4
                    access: read-write
            - register:
                name: TX_ARB_WEIGH_OPT_DIR
                description: This register is used to config off or on weigh optimization
                addressOffset: 36
                size: 32
                fields:
                  - name: TX_ARB_WEIGH_OPT_DIR
                    description: reserved
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
      - cluster:
          dim: 3
          dimIncrement: 40
          dimIndex: "0,1,2"
          name: IN_CRC_CH%s
          description: "Cluster IN_CRC_CH%s, containing IN_CRC_INIT_DATA_CH?, RX_CRC_WIDTH_CH?, IN_CRC_CLEAR_CH?, IN_CRC_FINAL_RESULT_CH?, RX_CRC_EN_WR_DATA_CH?, RX_CRC_EN_ADDR_CH?, RX_CRC_DATA_EN_WR_DATA_CH?, RX_CRC_DATA_EN_ADDR_CH?, RX_CH_ARB_WEIGH_CH?, RX_ARB_WEIGH_OPT_DIR_CH?"
          addressOffset: 820
          children:
            - register:
                name: IN_CRC_INIT_DATA
                description: This register is used to config ch0 crc initial data(max 32 bit)
                addressOffset: 0
                size: 32
                resetValue: 4294967295
                fields:
                  - name: IN_CRC_INIT_DATA
                    description: This register is used to config ch0 of rx crc initial value
                    bitOffset: 0
                    bitWidth: 32
                    access: read-write
            - register:
                name: RX_CRC_WIDTH
                description: "This register is used to confiig rx ch0 crc result width,2'b00 mean crc_width <=8bit,2'b01 8<crc_width<=16 ,2'b10 mean 16<crc_width  <=24,2'b11 mean 24<crc_width<=32"
                addressOffset: 4
                size: 32
                fields:
                  - name: RX_CRC_WIDTH
                    description: reserved
                    bitOffset: 0
                    bitWidth: 2
                    access: read-write
                  - name: RX_CRC_LAUTCH_FLGA
                    description: reserved
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
            - register:
                name: IN_CRC_CLEAR
                description: This register is used to clear ch0 crc result
                addressOffset: 8
                size: 32
                fields:
                  - name: IN_CRC_CLEAR
                    description: This register is used to clear ch0 of rx crc result
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
            - register:
                name: IN_CRC_FINAL_RESULT
                description: This register is used to store ch0 crc result
                addressOffset: 12
                size: 32
                fields:
                  - name: IN_CRC_FINAL_RESULT
                    description: This register is used to store result ch0 of rx
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: RX_CRC_EN_WR_DATA
                description: This resister is used to config ch0 crc en for every bit
                addressOffset: 16
                size: 32
                fields:
                  - name: RX_CRC_EN_WR_DATA
                    description: This register is used to enable rx ch0 crc 32bit on/off
                    bitOffset: 0
                    bitWidth: 32
                    access: read-write
            - register:
                name: RX_CRC_EN_ADDR
                description: This register is used to config ch0 crc en addr
                addressOffset: 20
                size: 32
                fields:
                  - name: RX_CRC_EN_ADDR
                    description: reserved
                    bitOffset: 0
                    bitWidth: 32
                    access: read-write
            - register:
                name: RX_CRC_DATA_EN_WR_DATA
                description: This register is used to config crc data_8bit en
                addressOffset: 24
                size: 32
                fields:
                  - name: RX_CRC_DATA_EN_WR_DATA
                    description: reserved
                    bitOffset: 0
                    bitWidth: 8
                    access: read-write
            - register:
                name: RX_CRC_DATA_EN_ADDR
                description: This register is used to config addr of crc data_8bit en
                addressOffset: 28
                size: 32
                fields:
                  - name: RX_CRC_DATA_EN_ADDR
                    description: reserved
                    bitOffset: 0
                    bitWidth: 32
                    access: read-write
            - register:
                name: RX_CH_ARB_WEIGH
                description: This register is used to config ch0 arbiter weigh
                addressOffset: 32
                size: 32
                fields:
                  - name: RX_CH_ARB_WEIGH
                    description: reserved
                    bitOffset: 0
                    bitWidth: 4
                    access: read-write
            - register:
                name: RX_ARB_WEIGH_OPT_DIR
                description: This register is used to config off or on weigh optimization
                addressOffset: 36
                size: 32
                fields:
                  - name: RX_ARB_WEIGH_OPT_DIR
                    description: reserved
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
      - register:
          dim: 3
          dimIncrement: 4
          name: IN_LINK_ADDR_CH%s
          description: Link descriptor configure of Rx channel 0
          addressOffset: 940
          size: 32
          fields:
            - name: INLINK_ADDR
              description: "This register stores the 32 least significant bits of the first inlink descriptor's address."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          dim: 3
          dimIncrement: 4
          name: OUT_LINK_ADDR_CH%s
          description: Link descriptor configure of Tx channel 0
          addressOffset: 952
          size: 32
          fields:
            - name: OUTLINK_ADDR
              description: "This register stores the 32 least significant bits of the first outlink descriptor's address."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: INTR_MEM_START_ADDR
          description: The start address of accessible address space.
          addressOffset: 964
          size: 32
          fields:
            - name: ACCESS_INTR_MEM_START_ADDR
              description: The start address of accessible address space.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: INTR_MEM_END_ADDR
          description: The end address of accessible address space. The access address beyond this range would lead to descriptor error.
          addressOffset: 968
          size: 32
          resetValue: 4294967295
          fields:
            - name: ACCESS_INTR_MEM_END_ADDR
              description: The end address of accessible address space. The access address beyond this range would lead to descriptor error.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ARB_TIMEOUT_TX
          description: This retister is used to config arbiter time slice for tx dir
          addressOffset: 972
          size: 32
          fields:
            - name: ARB_TIMEOUT_TX
              description: This register is used to config arbiter time out value
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: ARB_TIMEOUT_RX
          description: This retister is used to config arbiter time slice for rx dir
          addressOffset: 976
          size: 32
          fields:
            - name: ARB_TIMEOUT_RX
              description: This register is used to config arbiter time out value
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: WEIGHT_EN_TX
          description: This register is used to config arbiter weigh function to on or off for tx dir
          addressOffset: 980
          size: 32
          fields:
            - name: WEIGHT_EN_TX
              description: This register is used to config arbiter weight function  off/on
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: WEIGHT_EN_RX
          description: This register is used to config arbiter weigh function to on or off for rx dir
          addressOffset: 984
          size: 32
          fields:
            - name: WEIGHT_EN_RX
              description: This register is used to config arbiter weight function  off/on
              bitOffset: 0
              bitWidth: 1
              access: read-write
  - name: LP_I2C_ANA_MST
    description: LP_I2C_ANA_MST Peripheral
    groupName: ANA_I2C_MST
    baseAddress: 1343373312
    addressBlock:
      - offset: 0
        size: 60
        usage: registers
    registers:
      - register:
          name: I2C0_CTRL
          description: need des
          addressOffset: 0
          size: 32
          fields:
            - name: I2C0_CTRL
              description: need des
              bitOffset: 0
              bitWidth: 25
              access: read-write
            - name: I2C0_BUSY
              description: need des
              bitOffset: 25
              bitWidth: 1
              access: read-only
      - register:
          name: I2C1_CTRL
          description: need des
          addressOffset: 4
          size: 32
          fields:
            - name: I2C1_CTRL
              description: need des
              bitOffset: 0
              bitWidth: 25
              access: read-write
            - name: I2C1_BUSY
              description: need des
              bitOffset: 25
              bitWidth: 1
              access: read-only
      - register:
          name: I2C0_CONF
          description: need des
          addressOffset: 8
          size: 32
          fields:
            - name: I2C0_CONF
              description: need des
              bitOffset: 0
              bitWidth: 24
              access: read-write
            - name: I2C0_STATUS
              description: need des
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: I2C1_CONF
          description: need des
          addressOffset: 12
          size: 32
          fields:
            - name: I2C1_CONF
              description: need des
              bitOffset: 0
              bitWidth: 24
              access: read-write
            - name: I2C1_STATUS
              description: need des
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: I2C_BURST_CONF
          description: need des
          addressOffset: 16
          size: 32
          fields:
            - name: I2C_MST_BURST_CTRL
              description: need des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: I2C_BURST_STATUS
          description: need des
          addressOffset: 20
          size: 32
          resetValue: 1073741824
          fields:
            - name: I2C_MST_BURST_DONE
              description: need des
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: I2C_MST0_BURST_ERR_FLAG
              description: need des
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: I2C_MST1_BURST_ERR_FLAG
              description: need des
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: I2C_MST_BURST_TIMEOUT_CNT
              description: need des
              bitOffset: 20
              bitWidth: 12
              access: read-write
      - register:
          name: ANA_CONF0
          description: need des
          addressOffset: 24
          size: 32
          fields:
            - name: ANA_CONF0
              description: need des
              bitOffset: 0
              bitWidth: 24
              access: read-write
            - name: ANA_STATUS0
              description: need des
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: ANA_CONF1
          description: need des
          addressOffset: 28
          size: 32
          fields:
            - name: ANA_CONF1
              description: need des
              bitOffset: 0
              bitWidth: 24
              access: read-write
            - name: ANA_STATUS1
              description: need des
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: ANA_CONF2
          description: need des
          addressOffset: 32
          size: 32
          fields:
            - name: ANA_CONF2
              description: need des
              bitOffset: 0
              bitWidth: 24
              access: read-write
            - name: ANA_STATUS2
              description: need des
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: I2C0_CTRL1
          description: need des
          addressOffset: 36
          size: 32
          resetValue: 66
          fields:
            - name: I2C0_SCL_PULSE_DUR
              description: need des
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: I2C0_SDA_SIDE_GUARD
              description: need des
              bitOffset: 6
              bitWidth: 5
              access: read-write
      - register:
          name: I2C1_CTRL1
          description: need des
          addressOffset: 40
          size: 32
          resetValue: 66
          fields:
            - name: I2C1_SCL_PULSE_DUR
              description: need des
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: I2C1_SDA_SIDE_GUARD
              description: need des
              bitOffset: 6
              bitWidth: 5
              access: read-write
      - register:
          name: HW_I2C_CTRL
          description: need des
          addressOffset: 44
          size: 32
          resetValue: 66
          fields:
            - name: HW_I2C_SCL_PULSE_DUR
              description: need des
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: HW_I2C_SDA_SIDE_GUARD
              description: need des
              bitOffset: 6
              bitWidth: 5
              access: read-write
            - name: ARBITER_DIS
              description: need des
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: NOUSE
          description: need des
          addressOffset: 48
          size: 32
          fields:
            - name: I2C_MST_NOUSE
              description: need des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CLK160M
          description: need des
          addressOffset: 52
          size: 32
          fields:
            - name: CLK_I2C_MST_SEL_160M
              description: need des
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: need des
          addressOffset: 56
          size: 32
          resetValue: 35656448
          fields:
            - name: DATE
              description: need des
              bitOffset: 0
              bitWidth: 28
              access: read-write
            - name: I2C_MST_CLK_EN
              description: need des
              bitOffset: 28
              bitWidth: 1
              access: read-write
  - name: ASSIST_DEBUG
    description: Debug Assist
    groupName: ASSIST_DEBUG
    baseAddress: 1072717824
    addressBlock:
      - offset: 0
        size: 256
        usage: registers
    interrupt:
      - name: ASSIST_DEBUG
        value: 127
    registers:
      - register:
          name: CORE_0_INTR_ENA
          description: core0 monitor enable configuration register
          addressOffset: 0
          size: 32
          fields:
            - name: CORE_0_AREA_DRAM0_0_RD_ENA
              description: Core0 dram0 area0 read monitor enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_0_WR_ENA
              description: Core0 dram0 area0 write monitor enable
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_1_RD_ENA
              description: Core0 dram0 area1 read monitor enable
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_1_WR_ENA
              description: Core0 dram0 area1 write monitor enable
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_0_RD_ENA
              description: Core0 PIF area0 read monitor enable
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_0_WR_ENA
              description: Core0 PIF area0 write monitor enable
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_1_RD_ENA
              description: Core0 PIF area1 read monitor enable
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_1_WR_ENA
              description: Core0 PIF area1 write monitor enable
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CORE_0_SP_SPILL_MIN_ENA
              description: Core0 stackpoint underflow monitor enable
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CORE_0_SP_SPILL_MAX_ENA
              description: Core0 stackpoint overflow monitor enable
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CORE_0_IRAM0_EXCEPTION_MONITOR_ENA
              description: IBUS busy monitor enable
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CORE_0_DRAM0_EXCEPTION_MONITOR_ENA
              description: DBUS busy monitor enbale
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_INTR_RAW
          description: core0 monitor interrupt status register
          addressOffset: 4
          size: 32
          fields:
            - name: CORE_0_AREA_DRAM0_0_RD_RAW
              description: Core0 dram0 area0 read monitor interrupt status
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_DRAM0_0_WR_RAW
              description: Core0 dram0 area0 write monitor interrupt status
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_DRAM0_1_RD_RAW
              description: Core0 dram0 area1 read monitor interrupt status
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_DRAM0_1_WR_RAW
              description: Core0 dram0 area1 write monitor interrupt status
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_PIF_0_RD_RAW
              description: Core0 PIF area0 read monitor interrupt status
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_PIF_0_WR_RAW
              description: Core0 PIF area0 write monitor interrupt status
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_PIF_1_RD_RAW
              description: Core0 PIF area1 read monitor interrupt status
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: CORE_0_AREA_PIF_1_WR_RAW
              description: Core0 PIF area1 write monitor interrupt status
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: CORE_0_SP_SPILL_MIN_RAW
              description: Core0 stackpoint underflow monitor interrupt status
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: CORE_0_SP_SPILL_MAX_RAW
              description: Core0 stackpoint overflow monitor interrupt status
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: CORE_0_IRAM0_EXCEPTION_MONITOR_RAW
              description: IBUS busy monitor interrupt status
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: CORE_0_DRAM0_EXCEPTION_MONITOR_RAW
              description: DBUS busy monitor initerrupt status
              bitOffset: 11
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_0_INTR_RLS
          description: core0 monitor interrupt enable register
          addressOffset: 8
          size: 32
          fields:
            - name: CORE_0_AREA_DRAM0_0_RD_RLS
              description: Core0 dram0 area0 read monitor interrupt enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_0_WR_RLS
              description: Core0 dram0 area0 write monitor interrupt enable
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_1_RD_RLS
              description: Core0 dram0 area1 read monitor interrupt enable
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_DRAM0_1_WR_RLS
              description: Core0 dram0 area1 write monitor interrupt enable
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_0_RD_RLS
              description: Core0 PIF area0 read monitor interrupt enable
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_0_WR_RLS
              description: Core0 PIF area0 write monitor interrupt enable
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_1_RD_RLS
              description: Core0 PIF area1 read monitor interrupt enable
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CORE_0_AREA_PIF_1_WR_RLS
              description: Core0 PIF area1 write monitor interrupt enable
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CORE_0_SP_SPILL_MIN_RLS
              description: Core0 stackpoint underflow monitor interrupt enable
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CORE_0_SP_SPILL_MAX_RLS
              description: Core0 stackpoint overflow monitor interrupt enable
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CORE_0_IRAM0_EXCEPTION_MONITOR_RLS
              description: IBUS busy monitor interrupt enable
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CORE_0_DRAM0_EXCEPTION_MONITOR_RLS
              description: DBUS busy monitor interrupt enbale
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_INTR_CLR
          description: core0 monitor interrupt clr register
          addressOffset: 12
          size: 32
          fields:
            - name: CORE_0_AREA_DRAM0_0_RD_CLR
              description: Core0 dram0 area0 read monitor interrupt clr
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: CORE_0_AREA_DRAM0_0_WR_CLR
              description: Core0 dram0 area0 write monitor interrupt clr
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CORE_0_AREA_DRAM0_1_RD_CLR
              description: Core0 dram0 area1 read monitor interrupt clr
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CORE_0_AREA_DRAM0_1_WR_CLR
              description: Core0 dram0 area1 write monitor interrupt clr
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: CORE_0_AREA_PIF_0_RD_CLR
              description: Core0 PIF area0 read monitor interrupt clr
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: CORE_0_AREA_PIF_0_WR_CLR
              description: Core0 PIF area0 write monitor interrupt clr
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CORE_0_AREA_PIF_1_RD_CLR
              description: Core0 PIF area1 read monitor interrupt clr
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: CORE_0_AREA_PIF_1_WR_CLR
              description: Core0 PIF area1 write monitor interrupt clr
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: CORE_0_SP_SPILL_MIN_CLR
              description: Core0 stackpoint underflow monitor interrupt clr
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: CORE_0_SP_SPILL_MAX_CLR
              description: Core0 stackpoint overflow monitor interrupt clr
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: CORE_0_IRAM0_EXCEPTION_MONITOR_CLR
              description: IBUS busy monitor interrupt clr
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: CORE_0_DRAM0_EXCEPTION_MONITOR_CLR
              description: DBUS busy monitor interrupt clr
              bitOffset: 11
              bitWidth: 1
              access: write-only
      - register:
          name: CORE_0_AREA_DRAM0_0_MIN
          description: core0 dram0 region0 addr configuration register
          addressOffset: 16
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_0_AREA_DRAM0_0_MIN
              description: Core0 dram0 region0 start addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_DRAM0_0_MAX
          description: core0 dram0 region0 addr configuration register
          addressOffset: 20
          size: 32
          fields:
            - name: CORE_0_AREA_DRAM0_0_MAX
              description: Core0 dram0 region0 end addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_DRAM0_1_MIN
          description: core0 dram0 region1 addr configuration register
          addressOffset: 24
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_0_AREA_DRAM0_1_MIN
              description: Core0 dram0 region1 start addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_DRAM0_1_MAX
          description: core0 dram0 region1 addr configuration register
          addressOffset: 28
          size: 32
          fields:
            - name: CORE_0_AREA_DRAM0_1_MAX
              description: Core0 dram0 region1 end addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_PIF_0_MIN
          description: core0 PIF region0 addr configuration register
          addressOffset: 32
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_0_AREA_PIF_0_MIN
              description: Core0 PIF region0 start addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_PIF_0_MAX
          description: core0 PIF region0 addr configuration register
          addressOffset: 36
          size: 32
          fields:
            - name: CORE_0_AREA_PIF_0_MAX
              description: Core0 PIF region0 end addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_PIF_1_MIN
          description: core0 PIF region1 addr configuration register
          addressOffset: 40
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_0_AREA_PIF_1_MIN
              description: Core0 PIF region1 start addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_PIF_1_MAX
          description: core0 PIF region1 addr configuration register
          addressOffset: 44
          size: 32
          fields:
            - name: CORE_0_AREA_PIF_1_MAX
              description: Core0 PIF region1 end addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_AREA_PC
          description: core0 area pc status register
          addressOffset: 48
          size: 32
          fields:
            - name: CORE_0_AREA_PC
              description: the stackpointer when first touch region monitor interrupt
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_AREA_SP
          description: core0 area sp status register
          addressOffset: 52
          size: 32
          fields:
            - name: CORE_0_AREA_SP
              description: the PC when first touch region monitor interrupt
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_SP_MIN
          description: stack min value
          addressOffset: 56
          size: 32
          fields:
            - name: CORE_0_SP_MIN
              description: core0 sp region configuration regsiter
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_SP_MAX
          description: stack max value
          addressOffset: 60
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_0_SP_MAX
              description: core0 sp pc status register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_0_SP_PC
          description: stack monitor pc status register
          addressOffset: 64
          size: 32
          fields:
            - name: CORE_0_SP_PC
              description: This regsiter stores the PC when trigger stack monitor.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_RCD_EN
          description: record enable configuration register
          addressOffset: 68
          size: 32
          fields:
            - name: CORE_0_RCD_RECORDEN
              description: Set 1 to enable record PC
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_0_RCD_PDEBUGEN
              description: "Set 1 to enable cpu pdebug function, must set this bit can get cpu PC"
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_0_RCD_PDEBUGPC
          description: record status regsiter
          addressOffset: 72
          size: 32
          fields:
            - name: CORE_0_RCD_PDEBUGPC
              description: recorded PC
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_RCD_PDEBUGSP
          description: record status regsiter
          addressOffset: 76
          size: 32
          fields:
            - name: CORE_0_RCD_PDEBUGSP
              description: recorded sp
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_IRAM0_EXCEPTION_MONITOR_0
          description: exception monitor status register0
          addressOffset: 80
          size: 32
          fields:
            - name: CORE_0_IRAM0_RECORDING_ADDR_0
              description: reg_core_0_iram0_recording_addr_0
              bitOffset: 0
              bitWidth: 24
              access: read-only
            - name: CORE_0_IRAM0_RECORDING_WR_0
              description: reg_core_0_iram0_recording_wr_0
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: CORE_0_IRAM0_RECORDING_LOADSTORE_0
              description: reg_core_0_iram0_recording_loadstore_0
              bitOffset: 25
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_0_IRAM0_EXCEPTION_MONITOR_1
          description: exception monitor status register1
          addressOffset: 84
          size: 32
          fields:
            - name: CORE_0_IRAM0_RECORDING_ADDR_1
              description: reg_core_0_iram0_recording_addr_1
              bitOffset: 0
              bitWidth: 24
              access: read-only
            - name: CORE_0_IRAM0_RECORDING_WR_1
              description: reg_core_0_iram0_recording_wr_1
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: CORE_0_IRAM0_RECORDING_LOADSTORE_1
              description: reg_core_0_iram0_recording_loadstore_1
              bitOffset: 25
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_0_DRAM0_EXCEPTION_MONITOR_0
          description: exception monitor status register2
          addressOffset: 88
          size: 32
          fields:
            - name: CORE_0_DRAM0_RECORDING_WR_0
              description: reg_core_0_dram0_recording_wr_0
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_0_DRAM0_RECORDING_BYTEEN_0
              description: reg_core_0_dram0_recording_byteen_0
              bitOffset: 1
              bitWidth: 16
              access: read-only
      - register:
          name: CORE_0_DRAM0_EXCEPTION_MONITOR_1
          description: exception monitor status register3
          addressOffset: 92
          size: 32
          fields:
            - name: CORE_0_DRAM0_RECORDING_ADDR_0
              description: reg_core_0_dram0_recording_addr_0
              bitOffset: 0
              bitWidth: 24
              access: read-only
      - register:
          name: CORE_0_DRAM0_EXCEPTION_MONITOR_2
          description: exception monitor status register4
          addressOffset: 96
          size: 32
          fields:
            - name: CORE_0_DRAM0_RECORDING_PC_0
              description: reg_core_0_dram0_recording_pc_0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_DRAM0_EXCEPTION_MONITOR_3
          description: exception monitor status register5
          addressOffset: 100
          size: 32
          fields:
            - name: CORE_0_DRAM0_RECORDING_WR_1
              description: reg_core_0_dram0_recording_wr_1
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_0_DRAM0_RECORDING_BYTEEN_1
              description: reg_core_0_dram0_recording_byteen_1
              bitOffset: 1
              bitWidth: 16
              access: read-only
      - register:
          name: CORE_0_DRAM0_EXCEPTION_MONITOR_4
          description: exception monitor status register6
          addressOffset: 104
          size: 32
          fields:
            - name: CORE_0_DRAM0_RECORDING_ADDR_1
              description: reg_core_0_dram0_recording_addr_1
              bitOffset: 0
              bitWidth: 24
              access: read-only
      - register:
          name: CORE_0_DRAM0_EXCEPTION_MONITOR_5
          description: exception monitor status register7
          addressOffset: 108
          size: 32
          fields:
            - name: CORE_0_DRAM0_RECORDING_PC_1
              description: reg_core_0_dram0_recording_pc_1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_LASTPC_BEFORE_EXCEPTION
          description: cpu status register
          addressOffset: 112
          size: 32
          fields:
            - name: CORE_0_LASTPC_BEFORE_EXC
              description: "cpu's lastpc before exception"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_0_DEBUG_MODE
          description: cpu status register
          addressOffset: 116
          size: 32
          fields:
            - name: CORE_0_DEBUG_MODE
              description: "cpu debug mode status, 1 means cpu enter debug mode."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_0_DEBUG_MODULE_ACTIVE
              description: cpu debug_module active status
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_1_INTR_ENA
          description: core1 monitor enable configuration register
          addressOffset: 128
          size: 32
          fields:
            - name: CORE_1_AREA_DRAM0_0_RD_ENA
              description: Core1 dram0 area0 read monitor enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_DRAM0_0_WR_ENA
              description: Core1 dram0 area0 write monitor enable
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_DRAM0_1_RD_ENA
              description: Core1 dram0 area1 read monitor enable
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_DRAM0_1_WR_ENA
              description: Core1 dram0 area1 write monitor enable
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_PIF_0_RD_ENA
              description: Core1 PIF area0 read monitor enable
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_PIF_0_WR_ENA
              description: Core1 PIF area0 write monitor enable
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_PIF_1_RD_ENA
              description: Core1 PIF area1 read monitor enable
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_PIF_1_WR_ENA
              description: Core1 PIF area1 write monitor enable
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CORE_1_SP_SPILL_MIN_ENA
              description: Core1 stackpoint underflow monitor enable
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CORE_1_SP_SPILL_MAX_ENA
              description: Core1 stackpoint overflow monitor enable
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CORE_1_IRAM0_EXCEPTION_MONITOR_ENA
              description: IBUS busy monitor enable
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CORE_1_DRAM0_EXCEPTION_MONITOR_ENA
              description: DBUS busy monitor enbale
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_1_INTR_RAW
          description: core1 monitor interrupt status register
          addressOffset: 132
          size: 32
          fields:
            - name: CORE_1_AREA_DRAM0_0_RD_RAW
              description: Core1 dram0 area0 read monitor interrupt status
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_1_AREA_DRAM0_0_WR_RAW
              description: Core1 dram0 area0 write monitor interrupt status
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CORE_1_AREA_DRAM0_1_RD_RAW
              description: Core1 dram0 area1 read monitor interrupt status
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CORE_1_AREA_DRAM0_1_WR_RAW
              description: Core1 dram0 area1 write monitor interrupt status
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: CORE_1_AREA_PIF_0_RD_RAW
              description: Core1 PIF area0 read monitor interrupt status
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: CORE_1_AREA_PIF_0_WR_RAW
              description: Core1 PIF area0 write monitor interrupt status
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CORE_1_AREA_PIF_1_RD_RAW
              description: Core1 PIF area1 read monitor interrupt status
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: CORE_1_AREA_PIF_1_WR_RAW
              description: Core1 PIF area1 write monitor interrupt status
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: CORE_1_SP_SPILL_MIN_RAW
              description: Core1 stackpoint underflow monitor interrupt status
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: CORE_1_SP_SPILL_MAX_RAW
              description: Core1 stackpoint overflow monitor interrupt status
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: CORE_1_IRAM0_EXCEPTION_MONITOR_RAW
              description: IBUS busy monitor interrupt status
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: CORE_1_DRAM0_EXCEPTION_MONITOR_RAW
              description: DBUS busy monitor initerrupt status
              bitOffset: 11
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_1_INTR_RLS
          description: core1 monitor interrupt enable register
          addressOffset: 136
          size: 32
          fields:
            - name: CORE_1_AREA_DRAM0_0_RD_RLS
              description: Core1 dram0 area0 read monitor interrupt enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_DRAM0_0_WR_RLS
              description: Core1 dram0 area0 write monitor interrupt enable
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_DRAM0_1_RD_RLS
              description: Core1 dram0 area1 read monitor interrupt enable
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_DRAM0_1_WR_RLS
              description: Core1 dram0 area1 write monitor interrupt enable
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_PIF_0_RD_RLS
              description: Core1 PIF area0 read monitor interrupt enable
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_PIF_0_WR_RLS
              description: Core1 PIF area0 write monitor interrupt enable
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_PIF_1_RD_RLS
              description: Core1 PIF area1 read monitor interrupt enable
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CORE_1_AREA_PIF_1_WR_RLS
              description: Core1 PIF area1 write monitor interrupt enable
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CORE_1_SP_SPILL_MIN_RLS
              description: Core1 stackpoint underflow monitor interrupt enable
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CORE_1_SP_SPILL_MAX_RLS
              description: Core1 stackpoint overflow monitor interrupt enable
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CORE_1_IRAM0_EXCEPTION_MONITOR_RLS
              description: IBUS busy monitor interrupt enable
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CORE_1_DRAM0_EXCEPTION_MONITOR_RLS
              description: DBUS busy monitor interrupt enbale
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_1_INTR_CLR
          description: core1 monitor interrupt clr register
          addressOffset: 140
          size: 32
          fields:
            - name: CORE_1_AREA_DRAM0_0_RD_CLR
              description: Core1 dram0 area0 read monitor interrupt clr
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: CORE_1_AREA_DRAM0_0_WR_CLR
              description: Core1 dram0 area0 write monitor interrupt clr
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CORE_1_AREA_DRAM0_1_RD_CLR
              description: Core1 dram0 area1 read monitor interrupt clr
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CORE_1_AREA_DRAM0_1_WR_CLR
              description: Core1 dram0 area1 write monitor interrupt clr
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: CORE_1_AREA_PIF_0_RD_CLR
              description: Core1 PIF area0 read monitor interrupt clr
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: CORE_1_AREA_PIF_0_WR_CLR
              description: Core1 PIF area0 write monitor interrupt clr
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CORE_1_AREA_PIF_1_RD_CLR
              description: Core1 PIF area1 read monitor interrupt clr
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: CORE_1_AREA_PIF_1_WR_CLR
              description: Core1 PIF area1 write monitor interrupt clr
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: CORE_1_SP_SPILL_MIN_CLR
              description: Core1 stackpoint underflow monitor interrupt clr
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: CORE_1_SP_SPILL_MAX_CLR
              description: Core1 stackpoint overflow monitor interrupt clr
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: CORE_1_IRAM0_EXCEPTION_MONITOR_CLR
              description: IBUS busy monitor interrupt clr
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: CORE_1_DRAM0_EXCEPTION_MONITOR_CLR
              description: DBUS busy monitor interrupt clr
              bitOffset: 11
              bitWidth: 1
              access: write-only
      - register:
          name: CORE_1_AREA_DRAM0_0_MIN
          description: core1 dram0 region0 addr configuration register
          addressOffset: 144
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_1_AREA_DRAM0_0_MIN
              description: Core1 dram0 region0 start addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_1_AREA_DRAM0_0_MAX
          description: core1 dram0 region0 addr configuration register
          addressOffset: 148
          size: 32
          fields:
            - name: CORE_1_AREA_DRAM0_0_MAX
              description: Core1 dram0 region0 end addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_1_AREA_DRAM0_1_MIN
          description: core1 dram0 region1 addr configuration register
          addressOffset: 152
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_1_AREA_DRAM0_1_MIN
              description: Core1 dram0 region1 start addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_1_AREA_DRAM0_1_MAX
          description: core1 dram0 region1 addr configuration register
          addressOffset: 156
          size: 32
          fields:
            - name: CORE_1_AREA_DRAM0_1_MAX
              description: Core1 dram0 region1 end addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_1_AREA_PIF_0_MIN
          description: core1 PIF region0 addr configuration register
          addressOffset: 160
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_1_AREA_PIF_0_MIN
              description: Core1 PIF region0 start addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_1_AREA_PIF_0_MAX
          description: core1 PIF region0 addr configuration register
          addressOffset: 164
          size: 32
          fields:
            - name: CORE_1_AREA_PIF_0_MAX
              description: Core1 PIF region0 end addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_1_AREA_PIF_1_MIN
          description: core1 PIF region1 addr configuration register
          addressOffset: 168
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_1_AREA_PIF_1_MIN
              description: Core1 PIF region1 start addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_1_AREA_PIF_1_MAX
          description: core1 PIF region1 addr configuration register
          addressOffset: 172
          size: 32
          fields:
            - name: CORE_1_AREA_PIF_1_MAX
              description: Core1 PIF region1 end addr
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_1_AREA_PC
          description: core1 area pc status register
          addressOffset: 176
          size: 32
          fields:
            - name: CORE_1_AREA_PC
              description: the stackpointer when first touch region monitor interrupt
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_1_AREA_SP
          description: core1 area sp status register
          addressOffset: 180
          size: 32
          fields:
            - name: CORE_1_AREA_SP
              description: the PC when first touch region monitor interrupt
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_1_SP_MIN
          description: stack min value
          addressOffset: 184
          size: 32
          fields:
            - name: CORE_1_SP_MIN
              description: core1 sp region configuration regsiter
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_1_SP_MAX
          description: stack max value
          addressOffset: 188
          size: 32
          resetValue: 4294967295
          fields:
            - name: CORE_1_SP_MAX
              description: core1 sp pc status register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CORE_1_SP_PC
          description: stack monitor pc status register
          addressOffset: 192
          size: 32
          fields:
            - name: CORE_1_SP_PC
              description: This regsiter stores the PC when trigger stack monitor.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_1_RCD_EN
          description: record enable configuration register
          addressOffset: 196
          size: 32
          fields:
            - name: CORE_1_RCD_RECORDEN
              description: Set 1 to enable record PC
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE_1_RCD_PDEBUGEN
              description: "Set 1 to enable cpu pdebug function, must set this bit can get cpu PC"
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_1_RCD_PDEBUGPC
          description: record status regsiter
          addressOffset: 200
          size: 32
          fields:
            - name: CORE_1_RCD_PDEBUGPC
              description: recorded PC
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_1_RCD_PDEBUGSP
          description: record status regsiter
          addressOffset: 204
          size: 32
          fields:
            - name: CORE_1_RCD_PDEBUGSP
              description: recorded sp
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_1_IRAM0_EXCEPTION_MONITOR_0
          description: exception monitor status register0
          addressOffset: 208
          size: 32
          fields:
            - name: CORE_1_IRAM0_RECORDING_ADDR_0
              description: reg_core_1_iram0_recording_addr_0
              bitOffset: 0
              bitWidth: 24
              access: read-only
            - name: CORE_1_IRAM0_RECORDING_WR_0
              description: reg_core_1_iram0_recording_wr_0
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: CORE_1_IRAM0_RECORDING_LOADSTORE_0
              description: reg_core_1_iram0_recording_loadstore_0
              bitOffset: 25
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_1_IRAM0_EXCEPTION_MONITOR_1
          description: exception monitor status register1
          addressOffset: 212
          size: 32
          fields:
            - name: CORE_1_IRAM0_RECORDING_ADDR_1
              description: reg_core_1_iram0_recording_addr_1
              bitOffset: 0
              bitWidth: 24
              access: read-only
            - name: CORE_1_IRAM0_RECORDING_WR_1
              description: reg_core_1_iram0_recording_wr_1
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: CORE_1_IRAM0_RECORDING_LOADSTORE_1
              description: reg_core_1_iram0_recording_loadstore_1
              bitOffset: 25
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_1_DRAM0_EXCEPTION_MONITOR_0
          description: exception monitor status register2
          addressOffset: 216
          size: 32
          fields:
            - name: CORE_1_DRAM0_RECORDING_WR_0
              description: reg_core_1_dram0_recording_wr_0
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_1_DRAM0_RECORDING_BYTEEN_0
              description: reg_core_1_dram0_recording_byteen_0
              bitOffset: 1
              bitWidth: 16
              access: read-only
      - register:
          name: CORE_1_DRAM0_EXCEPTION_MONITOR_1
          description: exception monitor status register3
          addressOffset: 220
          size: 32
          fields:
            - name: CORE_1_DRAM0_RECORDING_ADDR_0
              description: reg_core_1_dram0_recording_addr_0
              bitOffset: 0
              bitWidth: 24
              access: read-only
      - register:
          name: CORE_1_DRAM0_EXCEPTION_MONITOR_2
          description: exception monitor status register4
          addressOffset: 224
          size: 32
          fields:
            - name: CORE_1_DRAM0_RECORDING_PC_0
              description: reg_core_1_dram0_recording_pc_0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_1_DRAM0_EXCEPTION_MONITOR_3
          description: exception monitor status register5
          addressOffset: 228
          size: 32
          fields:
            - name: CORE_1_DRAM0_RECORDING_WR_1
              description: reg_core_1_dram0_recording_wr_1
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_1_DRAM0_RECORDING_BYTEEN_1
              description: reg_core_1_dram0_recording_byteen_1
              bitOffset: 1
              bitWidth: 16
              access: read-only
      - register:
          name: CORE_1_DRAM0_EXCEPTION_MONITOR_4
          description: exception monitor status register6
          addressOffset: 232
          size: 32
          fields:
            - name: CORE_1_DRAM0_RECORDING_ADDR_1
              description: reg_core_1_dram0_recording_addr_1
              bitOffset: 0
              bitWidth: 24
              access: read-only
      - register:
          name: CORE_1_DRAM0_EXCEPTION_MONITOR_5
          description: exception monitor status register7
          addressOffset: 236
          size: 32
          fields:
            - name: CORE_1_DRAM0_RECORDING_PC_1
              description: reg_core_1_dram0_recording_pc_1
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_1_LASTPC_BEFORE_EXCEPTION
          description: cpu status register
          addressOffset: 240
          size: 32
          fields:
            - name: CORE_1_LASTPC_BEFORE_EXC
              description: "cpu's lastpc before exception"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CORE_1_DEBUG_MODE
          description: cpu status register
          addressOffset: 244
          size: 32
          fields:
            - name: CORE_1_DEBUG_MODE
              description: "cpu debug mode status, 1 means cpu enter debug mode."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE_1_DEBUG_MODULE_ACTIVE
              description: cpu debug_module active status
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0
          description: exception monitor status register6
          addressOffset: 256
          size: 32
          fields:
            - name: CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0
              description: reg_core_x_iram0_dram0_limit_cycle_0
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1
          description: exception monitor status register7
          addressOffset: 260
          size: 32
          fields:
            - name: CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1
              description: reg_core_x_iram0_dram0_limit_cycle_1
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: CLOCK_GATE
          description: clock register
          addressOffset: 264
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: Set 1 force on the clock gate
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: version register
          addressOffset: 1020
          size: 32
          resetValue: 34640176
          fields:
            - name: ASSIST_DEBUG_DATE
              description: version register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: AXI_DMA
    description: AXI_DMA Peripheral
    groupName: AXI_DMA
    baseAddress: 1342742528
    addressBlock:
      - offset: 0
        size: 728
        usage: registers
    registers:
      - cluster:
          dim: 3
          dimIncrement: 104
          dimIndex: "0,1,2"
          name: IN_CH%s
          description: "Cluster IN_CH%s, containing IN_INT_RAW_CH?, IN_INT_ST_CH?, IN_INT_ENA_CH?, IN_INT_CLR_CH?, IN_CONF0_CH?, IN_CONF1_CH?, INFIFO_STATUS_CH?, IN_POP_CH?, IN_LINK1_CH?, IN_LINK2_CH?, IN_STATE_CH?, IN_SUC_EOF_DES_ADDR_CH?, IN_ERR_EOF_DES_ADDR_CH?, IN_DSCR_CH?, IN_DSCR_BF0_CH?, IN_DSCR_BF1_CH?, IN_PRI_CH?, IN_PERI_SEL_CH?, IN_CRC_INIT_DATA_CH?, RX_CRC_WIDTH_CH?, IN_CRC_CLEAR_CH?, IN_CRC_FINAL_RESULT_CH?, RX_CRC_EN_WR_DATA_CH?, RX_CRC_EN_ADDR_CH?, RX_CRC_DATA_EN_WR_DATA_CH?, RX_CRC_DATA_EN_ADDR_CH?"
          addressOffset: 0
          children:
            - cluster:
                name: IN_INT
                description: "Cluster IN_INT, containing IN_INT_RAW, IN_INT_ST, IN_INT_ENA, IN_INT_CLR"
                addressOffset: 0
                children:
                  - register:
                      name: RAW
                      description: Raw status interrupt of channel 0
                      addressOffset: 0
                      size: 32
                      fields:
                        - name: IN_DONE
                          description: The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 0.
                          bitOffset: 0
                          bitWidth: 1
                          access: read-write
                        - name: IN_SUC_EOF
                          description: The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received for Rx channel 0. For UHCI0 the raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 0.
                          bitOffset: 1
                          bitWidth: 1
                          access: read-write
                        - name: IN_ERR_EOF
                          description: The raw interrupt bit turns to high level when data error is detected only in the case that the peripheral is UHCI0 for Rx channel 0. For other peripherals this raw interrupt is reserved.
                          bitOffset: 2
                          bitWidth: 1
                          access: read-write
                        - name: IN_DSCR_ERR
                          description: The raw interrupt bit turns to high level when detecting inlink descriptor error including owner error and the second and third word error of inlink descriptor for Rx channel 0.
                          bitOffset: 3
                          bitWidth: 1
                          access: read-write
                        - name: IN_DSCR_EMPTY
                          description: The raw interrupt bit turns to high level when Rx buffer pointed by inlink is full and receiving data is not completed but there is no more inlink for Rx channel 0.
                          bitOffset: 4
                          bitWidth: 1
                          access: read-write
                        - name: INFIFO_L1_OVF
                          description: This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is overflow.
                          bitOffset: 5
                          bitWidth: 1
                          access: read-write
                        - name: INFIFO_L1_UDF
                          description: This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is underflow.
                          bitOffset: 6
                          bitWidth: 1
                          access: read-write
                        - name: INFIFO_L2_OVF
                          description: This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is overflow.
                          bitOffset: 7
                          bitWidth: 1
                          access: read-write
                        - name: INFIFO_L2_UDF
                          description: This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is underflow.
                          bitOffset: 8
                          bitWidth: 1
                          access: read-write
                        - name: INFIFO_L3_OVF
                          description: This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is overflow.
                          bitOffset: 9
                          bitWidth: 1
                          access: read-write
                        - name: INFIFO_L3_UDF
                          description: This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is underflow.
                          bitOffset: 10
                          bitWidth: 1
                          access: read-write
                  - register:
                      name: ST
                      description: Masked interrupt of channel 0
                      addressOffset: 4
                      size: 32
                      fields:
                        - name: IN_DONE
                          description: The raw interrupt status bit for the IN_DONE_CH_INT interrupt.
                          bitOffset: 0
                          bitWidth: 1
                          access: read-only
                        - name: IN_SUC_EOF
                          description: The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.
                          bitOffset: 1
                          bitWidth: 1
                          access: read-only
                        - name: IN_ERR_EOF
                          description: The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.
                          bitOffset: 2
                          bitWidth: 1
                          access: read-only
                        - name: IN_DSCR_ERR
                          description: The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.
                          bitOffset: 3
                          bitWidth: 1
                          access: read-only
                        - name: IN_DSCR_EMPTY
                          description: The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.
                          bitOffset: 4
                          bitWidth: 1
                          access: read-only
                        - name: INFIFO_OVF
                          description: The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.
                          bitOffset: 5
                          bitWidth: 1
                          access: read-only
                        - name: INFIFO_UDF
                          description: The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.
                          bitOffset: 6
                          bitWidth: 1
                          access: read-only
                        - name: INFIFO_L1_OVF
                          description: The raw interrupt status bit for the INFIFO_OVF_L2_CH_INT interrupt.
                          bitOffset: 7
                          bitWidth: 1
                          access: read-only
                        - name: INFIFO_L1_UDF
                          description: The raw interrupt status bit for the INFIFO_UDF_L2_CH_INT interrupt.
                          bitOffset: 8
                          bitWidth: 1
                          access: read-only
                        - name: INFIFO_L3_OVF
                          description: The raw interrupt status bit for the INFIFO_OVF_L3_CH_INT interrupt.
                          bitOffset: 9
                          bitWidth: 1
                          access: read-only
                        - name: INFIFO_L3_UDF
                          description: The raw interrupt status bit for the INFIFO_UDF_L3_CH_INT interrupt.
                          bitOffset: 10
                          bitWidth: 1
                          access: read-only
                  - register:
                      name: ENA
                      description: Interrupt enable bits of channel 0
                      addressOffset: 8
                      size: 32
                      fields:
                        - name: IN_DONE
                          description: The interrupt enable bit for the IN_DONE_CH_INT interrupt.
                          bitOffset: 0
                          bitWidth: 1
                          access: read-write
                        - name: IN_SUC_EOF
                          description: The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.
                          bitOffset: 1
                          bitWidth: 1
                          access: read-write
                        - name: IN_ERR_EOF
                          description: The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.
                          bitOffset: 2
                          bitWidth: 1
                          access: read-write
                        - name: IN_DSCR_ERR
                          description: The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.
                          bitOffset: 3
                          bitWidth: 1
                          access: read-write
                        - name: IN_DSCR_EMPTY
                          description: The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.
                          bitOffset: 4
                          bitWidth: 1
                          access: read-write
                        - name: INFIFO_L1_OVF
                          description: The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.
                          bitOffset: 5
                          bitWidth: 1
                          access: read-write
                        - name: INFIFO_L1_UDF
                          description: The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
                          bitOffset: 6
                          bitWidth: 1
                          access: read-write
                        - name: INFIFO_L2_OVF
                          description: The interrupt enable bit for the INFIFO_OVF_L2_CH_INT interrupt.
                          bitOffset: 7
                          bitWidth: 1
                          access: read-write
                        - name: INFIFO_L2_UDF
                          description: The interrupt enable bit for the INFIFO_UDF_L2_CH_INT interrupt.
                          bitOffset: 8
                          bitWidth: 1
                          access: read-write
                        - name: INFIFO_L3_OVF
                          description: The interrupt enable bit for the INFIFO_OVF_L3_CH_INT interrupt.
                          bitOffset: 9
                          bitWidth: 1
                          access: read-write
                        - name: INFIFO_L3_UDF
                          description: The interrupt enable bit for the INFIFO_UDF_L3_CH_INT interrupt.
                          bitOffset: 10
                          bitWidth: 1
                          access: read-write
                  - register:
                      name: CLR
                      description: Interrupt clear bits of channel 0
                      addressOffset: 12
                      size: 32
                      fields:
                        - name: IN_DONE
                          description: Set this bit to clear the IN_DONE_CH_INT interrupt.
                          bitOffset: 0
                          bitWidth: 1
                          access: write-only
                        - name: IN_SUC_EOF
                          description: Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.
                          bitOffset: 1
                          bitWidth: 1
                          access: write-only
                        - name: IN_ERR_EOF
                          description: Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.
                          bitOffset: 2
                          bitWidth: 1
                          access: write-only
                        - name: IN_DSCR_ERR
                          description: Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt.
                          bitOffset: 3
                          bitWidth: 1
                          access: write-only
                        - name: IN_DSCR_EMPTY
                          description: Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.
                          bitOffset: 4
                          bitWidth: 1
                          access: write-only
                        - name: INFIFO_L1_OVF
                          description: Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.
                          bitOffset: 5
                          bitWidth: 1
                          access: write-only
                        - name: INFIFO_L1_UDF
                          description: Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.
                          bitOffset: 6
                          bitWidth: 1
                          access: write-only
                        - name: INFIFO_L2_OVF
                          description: Set this bit to clear the INFIFO_OVF_L2_CH_INT interrupt.
                          bitOffset: 7
                          bitWidth: 1
                          access: write-only
                        - name: INFIFO_L2_UDF
                          description: Set this bit to clear the INFIFO_UDF_L2_CH_INT interrupt.
                          bitOffset: 8
                          bitWidth: 1
                          access: write-only
                        - name: INFIFO_L3_OVF
                          description: Set this bit to clear the INFIFO_OVF_L3_CH_INT interrupt.
                          bitOffset: 9
                          bitWidth: 1
                          access: write-only
                        - name: INFIFO_L3_UDF
                          description: Set this bit to clear the INFIFO_UDF_L3_CH_INT interrupt.
                          bitOffset: 10
                          bitWidth: 1
                          access: write-only
            - register:
                name: IN_CONF0
                description: Configure 0 register of Rx channel 0
                addressOffset: 16
                size: 32
                fields:
                  - name: IN_RST
                    description: This bit is used to reset AXI_DMA channel 0 Rx FSM and Rx FIFO pointer.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: IN_LOOP_TEST
                    description: reserved
                    bitOffset: 1
                    bitWidth: 1
                    access: read-write
                  - name: MEM_TRANS_EN
                    description: Set this bit 1 to enable automatic transmitting data from memory to memory via AXI_DMA.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: IN_ETM_EN
                    description: "Set this bit to 1 to enable etm control mode, dma Rx channel 0 is triggered by etm task."
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: IN_BURST_SIZE_SEL
                    description: "3'b000-3'b100:burst length 8byte~128byte"
                    bitOffset: 4
                    bitWidth: 3
                    access: read-write
                  - name: IN_CMD_DISABLE
                    description: "1:mean disable cmd of this ch0"
                    bitOffset: 7
                    bitWidth: 1
                    access: read-write
                  - name: IN_ECC_AEC_EN
                    description: "1: mean access ecc or aes domain,0: mean not"
                    bitOffset: 8
                    bitWidth: 1
                    access: read-write
                  - name: INDSCR_BURST_EN
                    description: Set this bit to 1 to enable INCR burst transfer for Rx channel 0 reading link descriptor when accessing internal SRAM.
                    bitOffset: 9
                    bitWidth: 1
                    access: read-write
            - register:
                name: IN_CONF1
                description: Configure 1 register of Rx channel 0
                addressOffset: 20
                size: 32
                fields:
                  - name: IN_CHECK_OWNER
                    description: Set this bit to enable checking the owner attribute of the link descriptor.
                    bitOffset: 12
                    bitWidth: 1
                    access: read-write
            - register:
                name: INFIFO_STATUS
                description: Receive FIFO status of Rx channel 0
                addressOffset: 24
                size: 32
                resetValue: 34819
                fields:
                  - name: INFIFO_L3_FULL
                    description: L3 Rx FIFO full signal for Rx channel 0.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_L3_EMPTY
                    description: L3 Rx FIFO empty signal for Rx channel 0.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_L3_CNT
                    description: The register stores the byte number of the data in L3 Rx FIFO for Rx channel 0.
                    bitOffset: 2
                    bitWidth: 6
                    access: read-only
                  - name: INFIFO_L3_UDF
                    description: L3 Rx FIFO under flow signal for Rx channel 0.
                    bitOffset: 8
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_L3_OVF
                    description: L3 Rx FIFO over flow signal for Rx channel 0.
                    bitOffset: 9
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_L1_FULL
                    description: L1 Rx FIFO full signal for Rx channel 0.
                    bitOffset: 10
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_L1_EMPTY
                    description: L1 Rx FIFO empty signal for Rx channel 0.
                    bitOffset: 11
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_L1_UDF
                    description: L1 Rx FIFO under flow signal for Rx channel 0.
                    bitOffset: 12
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_L1_OVF
                    description: L1 Rx FIFO over flow signal for Rx channel 0.
                    bitOffset: 13
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_L2_FULL
                    description: L2 Rx RAM full signal for Rx channel 0.
                    bitOffset: 14
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_L2_EMPTY
                    description: L2 Rx RAM empty signal for Rx channel 0.
                    bitOffset: 15
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_L2_UDF
                    description: L2 Rx FIFO under flow signal for Rx channel 0.
                    bitOffset: 16
                    bitWidth: 1
                    access: read-only
                  - name: INFIFO_L2_OVF
                    description: L2 Rx FIFO over flow signal for Rx channel 0.
                    bitOffset: 17
                    bitWidth: 1
                    access: read-only
                  - name: IN_REMAIN_UNDER_1B
                    description: reserved
                    bitOffset: 23
                    bitWidth: 1
                    access: read-only
                  - name: IN_REMAIN_UNDER_2B
                    description: reserved
                    bitOffset: 24
                    bitWidth: 1
                    access: read-only
                  - name: IN_REMAIN_UNDER_3B
                    description: reserved
                    bitOffset: 25
                    bitWidth: 1
                    access: read-only
                  - name: IN_REMAIN_UNDER_4B
                    description: reserved
                    bitOffset: 26
                    bitWidth: 1
                    access: read-only
                  - name: IN_REMAIN_UNDER_5B
                    description: reserved
                    bitOffset: 27
                    bitWidth: 1
                    access: read-only
                  - name: IN_REMAIN_UNDER_6B
                    description: reserved
                    bitOffset: 28
                    bitWidth: 1
                    access: read-only
                  - name: IN_REMAIN_UNDER_7B
                    description: reserved
                    bitOffset: 29
                    bitWidth: 1
                    access: read-only
                  - name: IN_REMAIN_UNDER_8B
                    description: reserved
                    bitOffset: 30
                    bitWidth: 1
                    access: read-only
                  - name: IN_BUF_HUNGRY
                    description: reserved
                    bitOffset: 31
                    bitWidth: 1
                    access: read-only
            - register:
                name: IN_POP
                description: Pop control register of Rx channel 0
                addressOffset: 28
                size: 32
                resetValue: 2048
                fields:
                  - name: INFIFO_RDATA
                    description: This register stores the data popping from AXI_DMA FIFO.
                    bitOffset: 0
                    bitWidth: 12
                    access: read-only
                  - name: INFIFO_POP
                    description: Set this bit to pop data from AXI_DMA FIFO.
                    bitOffset: 12
                    bitWidth: 1
                    access: write-only
            - register:
                name: IN_LINK1
                description: Link descriptor configure and control register of Rx channel 0
                addressOffset: 32
                size: 32
                resetValue: 17
                fields:
                  - name: INLINK_AUTO_RET
                    description: "Set this bit to return to current inlink descriptor's address when there are some errors in current receiving data."
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: INLINK_STOP
                    description: Set this bit to stop dealing with the inlink descriptors.
                    bitOffset: 1
                    bitWidth: 1
                    access: write-only
                  - name: INLINK_START
                    description: Set this bit to start dealing with the inlink descriptors.
                    bitOffset: 2
                    bitWidth: 1
                    access: write-only
                  - name: INLINK_RESTART
                    description: Set this bit to mount a new inlink descriptor.
                    bitOffset: 3
                    bitWidth: 1
                    access: write-only
                  - name: INLINK_PARK
                    description: "1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working."
                    bitOffset: 4
                    bitWidth: 1
                    access: read-only
            - register:
                name: IN_LINK2
                description: Link descriptor configure and control register of Rx channel 0
                addressOffset: 36
                size: 32
                fields:
                  - name: INLINK_ADDR
                    description: "This register stores the 20 least significant bits of the first inlink descriptor's address."
                    bitOffset: 0
                    bitWidth: 32
                    access: read-write
            - register:
                name: IN_STATE
                description: Receive status of Rx channel 0
                addressOffset: 40
                size: 32
                fields:
                  - name: INLINK_DSCR_ADDR
                    description: "This register stores the current inlink descriptor's address."
                    bitOffset: 0
                    bitWidth: 18
                    access: read-only
                  - name: IN_DSCR_STATE
                    description: reserved
                    bitOffset: 18
                    bitWidth: 2
                    access: read-only
                  - name: IN_STATE
                    description: reserved
                    bitOffset: 20
                    bitWidth: 3
                    access: read-only
            - register:
                name: IN_SUC_EOF_DES_ADDR
                description: Inlink descriptor address when EOF occurs of Rx channel 0
                addressOffset: 44
                size: 32
                fields:
                  - name: IN_SUC_EOF_DES_ADDR
                    description: This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_ERR_EOF_DES_ADDR
                description: Inlink descriptor address when errors occur of Rx channel 0
                addressOffset: 48
                size: 32
                fields:
                  - name: IN_ERR_EOF_DES_ADDR
                    description: This register stores the address of the inlink descriptor when there are some errors in current receiving data. Only used when peripheral is UHCI0.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_DSCR
                description: Current inlink descriptor address of Rx channel 0
                addressOffset: 52
                size: 32
                fields:
                  - name: INLINK_DSCR
                    description: The address of the current inlink descriptor x.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_DSCR_BF0
                description: The last inlink descriptor address of Rx channel 0
                addressOffset: 56
                size: 32
                fields:
                  - name: INLINK_DSCR_BF0
                    description: The address of the last inlink descriptor x-1.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_DSCR_BF1
                description: The second-to-last inlink descriptor address of Rx channel 0
                addressOffset: 60
                size: 32
                fields:
                  - name: INLINK_DSCR_BF1
                    description: The address of the second-to-last inlink descriptor x-2.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: IN_PRI
                description: Priority register of Rx channel 0
                addressOffset: 64
                size: 32
                fields:
                  - name: RX_PRI
                    description: The priority of Rx channel 0. The larger of the value the higher of the priority.
                    bitOffset: 0
                    bitWidth: 4
                    access: read-write
                  - name: RX_CH_ARB_WEIGH
                    description: The weight of Rx channel 0
                    bitOffset: 4
                    bitWidth: 4
                    access: read-write
                  - name: RX_ARB_WEIGH_OPT_DIR
                    description: "0: mean not optimazation weight function ,1: mean optimazation"
                    bitOffset: 8
                    bitWidth: 1
                    access: read-write
            - register:
                name: IN_PERI_SEL
                description: Peripheral selection of Rx channel 0
                addressOffset: 68
                size: 32
                resetValue: 63
                fields:
                  - name: PERI_IN_SEL
                    description: "This register is used to select peripheral for Rx channel 0. 0:lcdcam. 1: gpspi_2. 2: gpspi_3. 3: parl_io. 4: aes. 5: sha. 6~15: Dummy"
                    bitOffset: 0
                    bitWidth: 6
                    access: read-write
            - cluster:
                name: CRC
                description: "Cluster CRC, containing IN_CRC_INIT_DATA, RX_CRC_WIDTH, IN_CRC_CLEAR, IN_CRC_FINAL_RESULT, RX_CRC_EN_WR_DATA, RX_CRC_EN_ADDR, RX_CRC_DATA_EN_WR_DATA, RX_CRC_DATA_EN_ADDR"
                addressOffset: 72
                children:
                  - register:
                      name: IN_CRC_INIT_DATA
                      description: This register is used to config ch0 crc initial data(max 32 bit)
                      addressOffset: 0
                      size: 32
                      resetValue: 4294967295
                      fields:
                        - name: IN_CRC_INIT_DATA
                          description: This register is used to config ch0 of rx crc initial value
                          bitOffset: 0
                          bitWidth: 32
                          access: read-write
                  - register:
                      name: RX_CRC_WIDTH
                      description: "This register is used to confiig rx ch0 crc result width,2'b00 mean crc_width <=8bit,2'b01 8<crc_width<=16 ,2'b10 mean 16<crc_width  <=24,2'b11 mean 24<crc_width<=32"
                      addressOffset: 4
                      size: 32
                      fields:
                        - name: RX_CRC_WIDTH
                          description: reserved
                          bitOffset: 0
                          bitWidth: 2
                          access: read-write
                        - name: RX_CRC_LAUTCH_FLGA
                          description: reserved
                          bitOffset: 2
                          bitWidth: 1
                          access: read-write
                  - register:
                      name: IN_CRC_CLEAR
                      description: This register is used to clear ch0 crc result
                      addressOffset: 8
                      size: 32
                      fields:
                        - name: IN_CRC_CLEAR
                          description: This register is used to clear ch0 of rx crc result
                          bitOffset: 0
                          bitWidth: 1
                          access: read-write
                  - register:
                      name: IN_CRC_FINAL_RESULT
                      description: This register is used to store ch0 crc result
                      addressOffset: 12
                      size: 32
                      fields:
                        - name: IN_CRC_FINAL_RESULT
                          description: This register is used to store result ch0 of rx
                          bitOffset: 0
                          bitWidth: 32
                          access: read-only
                  - register:
                      name: RX_CRC_EN_WR_DATA
                      description: This resister is used to config ch0 crc en for every bit
                      addressOffset: 16
                      size: 32
                      fields:
                        - name: RX_CRC_EN_WR_DATA
                          description: This register is used to enable rx ch0 crc 32bit on/off
                          bitOffset: 0
                          bitWidth: 32
                          access: read-write
                  - register:
                      name: RX_CRC_EN_ADDR
                      description: This register is used to config ch0 crc en addr
                      addressOffset: 20
                      size: 32
                      fields:
                        - name: RX_CRC_EN_ADDR
                          description: reserved
                          bitOffset: 0
                          bitWidth: 32
                          access: read-write
                  - register:
                      name: RX_CRC_DATA_EN_WR_DATA
                      description: This register is used to config crc data_8bit en
                      addressOffset: 24
                      size: 32
                      fields:
                        - name: RX_CRC_DATA_EN_WR_DATA
                          description: reserved
                          bitOffset: 0
                          bitWidth: 16
                          access: read-write
                  - register:
                      name: RX_CRC_DATA_EN_ADDR
                      description: This register is used to config addr of crc data_8bit en
                      addressOffset: 28
                      size: 32
                      fields:
                        - name: RX_CRC_DATA_EN_ADDR
                          description: reserved
                          bitOffset: 0
                          bitWidth: 32
                          access: read-write
      - cluster:
          dim: 3
          dimIncrement: 104
          dimIndex: "0,1,2"
          name: OUT_CH%s
          description: "Cluster OUT_CH%s, containing OUT_INT_RAW_CH?, OUT_INT_ST_CH?, OUT_INT_ENA_CH?, OUT_INT_CLR_CH?, OUT_CONF0_CH?, OUT_CONF1_CH?, OUTFIFO_STATUS_CH?, OUT_PUSH_CH?, OUT_LINK1_CH?, OUT_LINK2_CH?, OUT_STATE_CH?, OUT_EOF_DES_ADDR_CH?, OUT_EOF_BFR_DES_ADDR_CH?, OUT_DSCR_CH?, OUT_DSCR_BF0_CH?, OUT_DSCR_BF1_CH?, OUT_PRI_CH?, OUT_PERI_SEL_CH?, OUT_CRC_INIT_DATA_CH?, TX_CRC_WIDTH_CH?, OUT_CRC_CLEAR_CH?, OUT_CRC_FINAL_RESULT_CH?, TX_CRC_EN_WR_DATA_CH?, TX_CRC_EN_ADDR_CH?, TX_CRC_DATA_EN_WR_DATA_CH?, TX_CRC_DATA_EN_ADDR_CH?"
          addressOffset: 312
          children:
            - cluster:
                name: OUT_INT
                description: "Cluster OUT_INT, containing OUT_INT_RAW, OUT_INT_ST, OUT_INT_ENA, OUT_INT_CLR"
                addressOffset: 0
                children:
                  - register:
                      name: RAW
                      description: Raw status interrupt of channel0
                      addressOffset: 0
                      size: 32
                      fields:
                        - name: OUT_DONE
                          description: The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel0.
                          bitOffset: 0
                          bitWidth: 1
                          access: read-write
                        - name: OUT_EOF
                          description: The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel0.
                          bitOffset: 1
                          bitWidth: 1
                          access: read-write
                        - name: OUT_DSCR_ERR
                          description: The raw interrupt bit turns to high level when detecting outlink descriptor error including owner error and the second and third word error of outlink descriptor for Tx channel0.
                          bitOffset: 2
                          bitWidth: 1
                          access: read-write
                        - name: OUT_TOTAL_EOF
                          description: The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel0.
                          bitOffset: 3
                          bitWidth: 1
                          access: read-write
                        - name: OUTFIFO_L1_OVF
                          description: This raw interrupt bit turns to high level when level 1 fifo of Tx channel0 is overflow.
                          bitOffset: 4
                          bitWidth: 1
                          access: read-write
                        - name: OUTFIFO_L1_UDF
                          description: This raw interrupt bit turns to high level when level 1 fifo of Tx channel0 is underflow.
                          bitOffset: 5
                          bitWidth: 1
                          access: read-write
                        - name: OUTFIFO_L2_OVF
                          description: This raw interrupt bit turns to high level when level 1 fifo of Tx channel0 is overflow.
                          bitOffset: 6
                          bitWidth: 1
                          access: read-write
                        - name: OUTFIFO_L2_UDF
                          description: This raw interrupt bit turns to high level when level 1 fifo of Tx channel0 is underflow.
                          bitOffset: 7
                          bitWidth: 1
                          access: read-write
                        - name: OUTFIFO_L3_OVF
                          description: This raw interrupt bit turns to high level when level 1 fifo of Tx channel0 is overflow.
                          bitOffset: 8
                          bitWidth: 1
                          access: read-write
                        - name: OUTFIFO_L3_UDF
                          description: This raw interrupt bit turns to high level when level 1 fifo of Tx channel0 is underflow.
                          bitOffset: 9
                          bitWidth: 1
                          access: read-write
                  - register:
                      name: ST
                      description: Masked interrupt of channel0
                      addressOffset: 4
                      size: 32
                      fields:
                        - name: OUT_DONE
                          description: The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.
                          bitOffset: 0
                          bitWidth: 1
                          access: read-only
                        - name: OUT_EOF
                          description: The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.
                          bitOffset: 1
                          bitWidth: 1
                          access: read-only
                        - name: OUT_DSCR_ERR
                          description: The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.
                          bitOffset: 2
                          bitWidth: 1
                          access: read-only
                        - name: OUT_TOTAL_EOF
                          description: The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.
                          bitOffset: 3
                          bitWidth: 1
                          access: read-only
                        - name: OUTFIFO_OVF
                          description: The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
                          bitOffset: 4
                          bitWidth: 1
                          access: read-only
                        - name: OUTFIFO_UDF
                          description: The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
                          bitOffset: 5
                          bitWidth: 1
                          access: read-only
                        - name: OUTFIFO_L1_OVF
                          description: The raw interrupt status bit for the OUTFIFO_OVF_L2_CH_INT interrupt.
                          bitOffset: 6
                          bitWidth: 1
                          access: read-only
                        - name: OUTFIFO_L1_UDF
                          description: The raw interrupt status bit for the OUTFIFO_UDF_L2_CH_INT interrupt.
                          bitOffset: 7
                          bitWidth: 1
                          access: read-only
                        - name: OUTFIFO_L3_OVF
                          description: The raw interrupt status bit for the OUTFIFO_OVF_L3_CH_INT interrupt.
                          bitOffset: 8
                          bitWidth: 1
                          access: read-only
                        - name: OUTFIFO_L3_UDF
                          description: The raw interrupt status bit for the OUTFIFO_UDF_L3_CH_INT interrupt.
                          bitOffset: 9
                          bitWidth: 1
                          access: read-only
                  - register:
                      name: ENA
                      description: Interrupt enable bits of channel0
                      addressOffset: 8
                      size: 32
                      fields:
                        - name: OUT_DONE
                          description: The interrupt enable bit for the OUT_DONE_CH_INT interrupt.
                          bitOffset: 0
                          bitWidth: 1
                          access: read-write
                        - name: OUT_EOF
                          description: The interrupt enable bit for the OUT_EOF_CH_INT interrupt.
                          bitOffset: 1
                          bitWidth: 1
                          access: read-write
                        - name: OUT_DSCR_ERR
                          description: The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.
                          bitOffset: 2
                          bitWidth: 1
                          access: read-write
                        - name: OUT_TOTAL_EOF
                          description: The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.
                          bitOffset: 3
                          bitWidth: 1
                          access: read-write
                        - name: OUTFIFO_L1_OVF
                          description: The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
                          bitOffset: 4
                          bitWidth: 1
                          access: read-write
                        - name: OUTFIFO_L1_UDF
                          description: The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
                          bitOffset: 5
                          bitWidth: 1
                          access: read-write
                        - name: OUTFIFO_L2_OVF
                          description: The interrupt enable bit for the OUTFIFO_OVF_L2_CH_INT interrupt.
                          bitOffset: 6
                          bitWidth: 1
                          access: read-write
                        - name: OUTFIFO_L2_UDF
                          description: The interrupt enable bit for the OUTFIFO_UDF_L2_CH_INT interrupt.
                          bitOffset: 7
                          bitWidth: 1
                          access: read-write
                        - name: OUTFIFO_L3_OVF
                          description: The interrupt enable bit for the OUTFIFO_OVF_L3_CH_INT interrupt.
                          bitOffset: 8
                          bitWidth: 1
                          access: read-write
                        - name: OUTFIFO_L3_UDF
                          description: The interrupt enable bit for the OUTFIFO_UDF_L3_CH_INT interrupt.
                          bitOffset: 9
                          bitWidth: 1
                          access: read-write
                  - register:
                      name: CLR
                      description: Interrupt clear bits of channel0
                      addressOffset: 12
                      size: 32
                      fields:
                        - name: OUT_DONE
                          description: Set this bit to clear the OUT_DONE_CH_INT interrupt.
                          bitOffset: 0
                          bitWidth: 1
                          access: write-only
                        - name: OUT_EOF
                          description: Set this bit to clear the OUT_EOF_CH_INT interrupt.
                          bitOffset: 1
                          bitWidth: 1
                          access: write-only
                        - name: OUT_DSCR_ERR
                          description: Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt.
                          bitOffset: 2
                          bitWidth: 1
                          access: write-only
                        - name: OUT_TOTAL_EOF
                          description: Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt.
                          bitOffset: 3
                          bitWidth: 1
                          access: write-only
                        - name: OUTFIFO_L1_OVF
                          description: Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt.
                          bitOffset: 4
                          bitWidth: 1
                          access: write-only
                        - name: OUTFIFO_L1_UDF
                          description: Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt.
                          bitOffset: 5
                          bitWidth: 1
                          access: write-only
                        - name: OUTFIFO_L2_OVF
                          description: Set this bit to clear the OUTFIFO_OVF_L2_CH_INT interrupt.
                          bitOffset: 6
                          bitWidth: 1
                          access: write-only
                        - name: OUTFIFO_L2_UDF
                          description: Set this bit to clear the OUTFIFO_UDF_L2_CH_INT interrupt.
                          bitOffset: 7
                          bitWidth: 1
                          access: write-only
                        - name: OUTFIFO_L3_OVF
                          description: Set this bit to clear the OUTFIFO_OVF_L3_CH_INT interrupt.
                          bitOffset: 8
                          bitWidth: 1
                          access: write-only
                        - name: OUTFIFO_L3_UDF
                          description: Set this bit to clear the OUTFIFO_UDF_L3_CH_INT interrupt.
                          bitOffset: 9
                          bitWidth: 1
                          access: write-only
            - register:
                name: OUT_CONF0
                description: Configure 0 register of Tx channel0
                addressOffset: 16
                size: 32
                resetValue: 8
                fields:
                  - name: OUT_RST_
                    description: This bit is used to reset AXI_DMA channel0 Tx FSM and Tx FIFO pointer.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: OUT_LOOP_TEST
                    description: reserved
                    bitOffset: 1
                    bitWidth: 1
                    access: read-write
                  - name: OUT_AUTO_WRBACK
                    description: Set this bit to enable automatic outlink-writeback when all the data in tx buffer has been transmitted.
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: OUT_EOF_MODE
                    description: "EOF flag generation mode when transmitting data. 1: EOF flag for Tx channel0 is generated when data need to transmit has been popped from FIFO in AXI_DMA"
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: OUT_ETM_EN
                    description: "Set this bit to 1 to enable etm control mode, dma Tx channel0 is triggered by etm task."
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
                  - name: OUT_BURST_SIZE_SEL
                    description: "3'b000-3'b100:burst length 8byte~128byte"
                    bitOffset: 5
                    bitWidth: 3
                    access: read-write
                  - name: OUT_CMD_DISABLE
                    description: "1:mean disable cmd of this ch0"
                    bitOffset: 8
                    bitWidth: 1
                    access: read-write
                  - name: OUT_ECC_AEC_EN
                    description: "1: mean access ecc or aes domain,0: mean not"
                    bitOffset: 9
                    bitWidth: 1
                    access: read-write
                  - name: OUTDSCR_BURST_EN
                    description: Set this bit to 1 to enable INCR burst transfer for Tx channel0 reading link descriptor when accessing internal SRAM.
                    bitOffset: 10
                    bitWidth: 1
                    access: read-write
            - register:
                name: OUT_CONF1
                description: Configure 1 register of Tx channel0
                addressOffset: 20
                size: 32
                fields:
                  - name: OUT_CHECK_OWNER
                    description: Set this bit to enable checking the owner attribute of the link descriptor.
                    bitOffset: 12
                    bitWidth: 1
                    access: read-write
            - register:
                name: OUTFIFO_STATUS
                description: Transmit FIFO status of Tx channel0
                addressOffset: 24
                size: 32
                resetValue: 2139129858
                fields:
                  - name: OUTFIFO_L3_FULL
                    description: L3 Tx FIFO full signal for Tx channel0.
                    bitOffset: 0
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_L3_EMPTY
                    description: L3 Tx FIFO empty signal for Tx channel0.
                    bitOffset: 1
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_L3_CNT
                    description: The register stores the byte number of the data in L3 Tx FIFO for Tx channel0.
                    bitOffset: 2
                    bitWidth: 6
                    access: read-only
                  - name: OUTFIFO_L3_UDF
                    description: L3 Tx FIFO under flow signal for Tx channel0.
                    bitOffset: 8
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_L3_OVF
                    description: L3 Tx FIFO over flow signal for Tx channel0.
                    bitOffset: 9
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_L1_FULL
                    description: L1 Tx FIFO full signal for Tx channel0.
                    bitOffset: 10
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_L1_EMPTY
                    description: L1 Tx FIFO empty signal for Tx channel0.
                    bitOffset: 11
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_L1_UDF
                    description: L1 Tx FIFO under flow signal for Tx channel0.
                    bitOffset: 12
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_L1_OVF
                    description: L1 Tx FIFO over flow signal for Tx channel0.
                    bitOffset: 13
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_L2_FULL
                    description: L2 Tx RAM full signal for Tx channel0.
                    bitOffset: 14
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_L2_EMPTY
                    description: L2 Tx RAM empty signal for Tx channel0.
                    bitOffset: 15
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_L2_UDF
                    description: L2 Tx FIFO under flow signal for Tx channel0.
                    bitOffset: 16
                    bitWidth: 1
                    access: read-only
                  - name: OUTFIFO_L2_OVF
                    description: L2 Tx FIFO over flow signal for Tx channel0.
                    bitOffset: 17
                    bitWidth: 1
                    access: read-only
                  - name: OUT_REMAIN_UNDER_1B
                    description: reserved
                    bitOffset: 23
                    bitWidth: 1
                    access: read-only
                  - name: OUT_REMAIN_UNDER_2B
                    description: reserved
                    bitOffset: 24
                    bitWidth: 1
                    access: read-only
                  - name: OUT_REMAIN_UNDER_3B
                    description: reserved
                    bitOffset: 25
                    bitWidth: 1
                    access: read-only
                  - name: OUT_REMAIN_UNDER_4B
                    description: reserved
                    bitOffset: 26
                    bitWidth: 1
                    access: read-only
                  - name: OUT_REMAIN_UNDER_5B
                    description: reserved
                    bitOffset: 27
                    bitWidth: 1
                    access: read-only
                  - name: OUT_REMAIN_UNDER_6B
                    description: reserved
                    bitOffset: 28
                    bitWidth: 1
                    access: read-only
                  - name: OUT_REMAIN_UNDER_7B
                    description: reserved
                    bitOffset: 29
                    bitWidth: 1
                    access: read-only
                  - name: OUT_REMAIN_UNDER_8B
                    description: reserved
                    bitOffset: 30
                    bitWidth: 1
                    access: read-only
            - register:
                name: OUT_PUSH
                description: Push control register of Tx channel0
                addressOffset: 28
                size: 32
                fields:
                  - name: OUTFIFO_WDATA
                    description: This register stores the data that need to be pushed into AXI_DMA FIFO.
                    bitOffset: 0
                    bitWidth: 9
                    access: read-write
                  - name: OUTFIFO_PUSH
                    description: Set this bit to push data into AXI_DMA FIFO.
                    bitOffset: 9
                    bitWidth: 1
                    access: write-only
            - register:
                name: OUT_LINK1
                description: Link descriptor configure and control register of Tx channel0
                addressOffset: 32
                size: 32
                resetValue: 8
                fields:
                  - name: OUTLINK_STOP
                    description: Set this bit to stop dealing with the outlink descriptors.
                    bitOffset: 0
                    bitWidth: 1
                    access: write-only
                  - name: OUTLINK_START
                    description: Set this bit to start dealing with the outlink descriptors.
                    bitOffset: 1
                    bitWidth: 1
                    access: write-only
                  - name: OUTLINK_RESTART
                    description: Set this bit to restart a new outlink from the last address.
                    bitOffset: 2
                    bitWidth: 1
                    access: write-only
                  - name: OUTLINK_PARK
                    description: "1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working."
                    bitOffset: 3
                    bitWidth: 1
                    access: read-only
            - register:
                name: OUT_LINK2
                description: Link descriptor configure and control register of Tx channel0
                addressOffset: 36
                size: 32
                fields:
                  - name: OUTLINK_ADDR
                    description: "This register stores the 32 least significant bits of the first outlink descriptor's address."
                    bitOffset: 0
                    bitWidth: 32
                    access: read-write
            - register:
                name: OUT_STATE
                description: Transmit status of Tx channel0
                addressOffset: 40
                size: 32
                fields:
                  - name: OUTLINK_DSCR_ADDR
                    description: "This register stores the current outlink descriptor's address."
                    bitOffset: 0
                    bitWidth: 18
                    access: read-only
                  - name: OUT_DSCR_STATE
                    description: reserved
                    bitOffset: 18
                    bitWidth: 2
                    access: read-only
                  - name: OUT_STATE
                    description: reserved
                    bitOffset: 20
                    bitWidth: 3
                    access: read-only
            - register:
                name: OUT_EOF_DES_ADDR
                description: Outlink descriptor address when EOF occurs of Tx channel0
                addressOffset: 44
                size: 32
                fields:
                  - name: OUT_EOF_DES_ADDR
                    description: This register stores the address of the outlink descriptor when the EOF bit in this descriptor is 1.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_EOF_BFR_DES_ADDR
                description: The last outlink descriptor address when EOF occurs of Tx channel0
                addressOffset: 48
                size: 32
                fields:
                  - name: OUT_EOF_BFR_DES_ADDR
                    description: This register stores the address of the outlink descriptor before the last outlink descriptor.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_DSCR
                description: Current outlink descriptor address of Tx channel0
                addressOffset: 52
                size: 32
                fields:
                  - name: OUTLINK_DSCR
                    description: The address of the current outlink descriptor y.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_DSCR_BF0
                description: The last outlink descriptor address of Tx channel0
                addressOffset: 56
                size: 32
                fields:
                  - name: OUTLINK_DSCR_BF0
                    description: The address of the last outlink descriptor y-1.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_DSCR_BF1
                description: The second-to-last outlink descriptor address of Tx channel0
                addressOffset: 60
                size: 32
                fields:
                  - name: OUTLINK_DSCR_BF1
                    description: The address of the second-to-last outlink descriptor x-2.
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: OUT_PRI
                description: Priority register of Tx channel0.
                addressOffset: 64
                size: 32
                fields:
                  - name: TX_PRI
                    description: The priority of Tx channel0. The larger of the value the higher of the priority.
                    bitOffset: 0
                    bitWidth: 4
                    access: read-write
                  - name: TX_CH_ARB_WEIGH
                    description: The weight of Tx channel0
                    bitOffset: 4
                    bitWidth: 4
                    access: read-write
                  - name: TX_ARB_WEIGH_OPT_DIR
                    description: "0: mean not optimazation weight function ,1: mean optimazation"
                    bitOffset: 8
                    bitWidth: 1
                    access: read-write
            - register:
                name: OUT_PERI_SEL
                description: Peripheral selection of Tx channel0
                addressOffset: 68
                size: 32
                resetValue: 63
                fields:
                  - name: PERI_OUT_SEL
                    description: "This register is used to select peripheral for Tx channel0. 0:lcdcam. 1: gpspi_2. 2: gpspi_3. 3: parl_io. 4: aes. 5: sha. 6~15: Dummy"
                    bitOffset: 0
                    bitWidth: 6
                    access: read-write
            - cluster:
                name: CRC
                description: "Cluster CRC, containing OUT_CRC_INIT_DATA, TX_CRC_WIDTH, OUT_CRC_CLEAR, OUT_CRC_FINAL_RESULT, TX_CRC_EN_WR_DATA, TX_CRC_EN_ADDR, TX_CRC_DATA_EN_WR_DATA, TX_CRC_DATA_EN_ADDR"
                addressOffset: 72
                children:
                  - register:
                      name: OUT_CRC_INIT_DATA
                      description: This register is used to config ch0 crc initial data(max 32 bit)
                      addressOffset: 0
                      size: 32
                      resetValue: 4294967295
                      fields:
                        - name: OUT_CRC_INIT_DATA
                          description: This register is used to config ch0 of tx crc initial value
                          bitOffset: 0
                          bitWidth: 32
                          access: read-write
                  - register:
                      name: TX_CRC_WIDTH
                      description: "This register is used to confiig tx ch0 crc result width,2'b00 mean crc_width <=8bit,2'b01 8<crc_width<=16 ,2'b10 mean 16<crc_width  <=24,2'b11 mean 24<crc_width<=32"
                      addressOffset: 4
                      size: 32
                      fields:
                        - name: TX_CRC_WIDTH
                          description: reserved
                          bitOffset: 0
                          bitWidth: 2
                          access: read-write
                        - name: TX_CRC_LAUTCH_FLGA
                          description: reserved
                          bitOffset: 2
                          bitWidth: 1
                          access: read-write
                  - register:
                      name: OUT_CRC_CLEAR
                      description: This register is used to clear ch0 crc result
                      addressOffset: 8
                      size: 32
                      fields:
                        - name: OUT_CRC_CLEAR
                          description: This register is used to clear ch0 of tx crc result
                          bitOffset: 0
                          bitWidth: 1
                          access: read-write
                  - register:
                      name: OUT_CRC_FINAL_RESULT
                      description: This register is used to store ch0 crc result
                      addressOffset: 12
                      size: 32
                      fields:
                        - name: OUT_CRC_FINAL_RESULT
                          description: This register is used to store result ch0 of tx
                          bitOffset: 0
                          bitWidth: 32
                          access: read-only
                  - register:
                      name: TX_CRC_EN_WR_DATA
                      description: This resister is used to config ch0 crc en for every bit
                      addressOffset: 16
                      size: 32
                      fields:
                        - name: TX_CRC_EN_WR_DATA
                          description: This register is used to enable tx ch0 crc 32bit on/off
                          bitOffset: 0
                          bitWidth: 32
                          access: read-write
                  - register:
                      name: TX_CRC_EN_ADDR
                      description: This register is used to config ch0 crc en addr
                      addressOffset: 20
                      size: 32
                      fields:
                        - name: TX_CRC_EN_ADDR
                          description: reserved
                          bitOffset: 0
                          bitWidth: 32
                          access: read-write
                  - register:
                      name: TX_CRC_DATA_EN_WR_DATA
                      description: This register is used to config crc data_8bit en
                      addressOffset: 24
                      size: 32
                      fields:
                        - name: TX_CRC_DATA_EN_WR_DATA
                          description: reserved
                          bitOffset: 0
                          bitWidth: 16
                          access: read-write
                  - register:
                      name: TX_CRC_DATA_EN_ADDR
                      description: This register is used to config addr of crc data_8bit en
                      addressOffset: 28
                      size: 32
                      fields:
                        - name: TX_CRC_DATA_EN_ADDR
                          description: reserved
                          bitOffset: 0
                          bitWidth: 32
                          access: read-write
      - register:
          name: ARB_TIMEOUT
          description: This retister is used to config arbiter time slice
          addressOffset: 624
          size: 32
          fields:
            - name: TX
              description: This register is used to config tx arbiter time out value
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: RX
              description: This register is used to config rx arbiter time out value
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: WEIGHT_EN
          description: This register is used to config arbiter weight function to on or off
          addressOffset: 628
          size: 32
          fields:
            - name: TX
              description: This register is used to config tx arbiter weight function  off/on
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX
              description: This register is used to config rx arbiter weight function  off/on
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: IN_MEM_CONF
          description: Mem power configure register of Rx channel
          addressOffset: 632
          size: 32
          fields:
            - name: IN_MEM_CLK_FORCE_EN
              description: "1: Force to open the clock and bypass the gate-clock when accessing the RAM in AXI_DMA. 0: A gate-clock will be used when accessing the RAM in AXI_DMA."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: IN_MEM_FORCE_PU
              description: Force power up ram
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: IN_MEM_FORCE_PD
              description: Force power down ram
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OUT_MEM_CLK_FORCE_EN
              description: "1: Force to open the clock and bypass the gate-clock when accessing the RAM in AXI_DMA. 0: A gate-clock will be used when accessing the RAM in AXI_DMA."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUT_MEM_FORCE_PU
              description: Force power up ram
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: OUT_MEM_FORCE_PD
              description: Force power down ram
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: INTR_MEM_START_ADDR
          description: The start address of accessible address space.
          addressOffset: 636
          size: 32
          resetValue: 806354944
          fields:
            - name: ACCESS_INTR_MEM_START_ADDR
              description: The start address of accessible address space.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: INTR_MEM_END_ADDR
          description: The end address of accessible address space. The access address beyond this range would lead to descriptor error.
          addressOffset: 640
          size: 32
          resetValue: 2415919103
          fields:
            - name: ACCESS_INTR_MEM_END_ADDR
              description: The end address of accessible address space. The access address beyond this range would lead to descriptor error.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: EXTR_MEM_START_ADDR
          description: The start address of accessible address space.
          addressOffset: 644
          size: 32
          resetValue: 806354944
          fields:
            - name: ACCESS_EXTR_MEM_START_ADDR
              description: The start address of accessible address space.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: EXTR_MEM_END_ADDR
          description: The end address of accessible address space. The access address beyond this range would lead to descriptor error.
          addressOffset: 648
          size: 32
          resetValue: 2415919103
          fields:
            - name: ACCESS_EXTR_MEM_END_ADDR
              description: The end address of accessible address space. The access address beyond this range would lead to descriptor error.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          dim: 3
          dimIncrement: 4
          name: IN_RESET_AVAIL_CH%s
          description: The rx channel 0 reset valid_flag register.
          addressOffset: 652
          size: 32
          resetValue: 1
          fields:
            - name: IN_RESET_AVAIL
              description: rx chan0 reset valid reg.
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          dim: 3
          dimIncrement: 4
          name: OUT_RESET_AVAIL_CH%s
          description: The tx channel 0 reset valid_flag register.
          addressOffset: 664
          size: 32
          resetValue: 1
          fields:
            - name: OUT_RESET_AVAIL
              description: tx chan0 reset valid reg.
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: MISC_CONF
          description: MISC register
          addressOffset: 680
          size: 32
          fields:
            - name: AXIM_RST_WR_INTER
              description: Set this bit then clear this bit to reset the internal axi_wr FSM.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: AXIM_RST_RD_INTER
              description: Set this bit then clear this bit to reset the internal axi_rd FSM.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ARB_PRI_DIS
              description: Set this bit to disable priority arbitration function.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: RDN_RESULT
          description: reserved
          addressOffset: 684
          size: 32
          fields:
            - name: RDN_ENA
              description: reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RDN_RESULT
              description: reserved
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: RDN_ECO_HIGH
          description: reserved
          addressOffset: 688
          size: 32
          resetValue: 4294967295
          fields:
            - name: RDN_ECO_HIGH
              description: The start address of accessible address space.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RDN_ECO_LOW
          description: reserved
          addressOffset: 692
          size: 32
          fields:
            - name: RDN_ECO_LOW
              description: The start address of accessible address space.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WRESP_CNT
          description: AXI wr responce cnt register.
          addressOffset: 696
          size: 32
          fields:
            - name: WRESP_CNT
              description: axi wr responce cnt reg.
              bitOffset: 0
              bitWidth: 4
              access: read-only
      - register:
          name: RRESP_CNT
          description: AXI wr responce cnt register.
          addressOffset: 700
          size: 32
          fields:
            - name: RRESP_CNT
              description: axi rd responce cnt reg.
              bitOffset: 0
              bitWidth: 4
              access: read-only
      - register:
          dim: 3
          dimIncrement: 4
          name: INFIFO_STATUS1_CH%s
          description: Receive FIFO status of Rx channel 0
          addressOffset: 704
          size: 32
          fields:
            - name: L1INFIFO_CNT
              description: The register stores the byte number of the data in L1 Rx FIFO for Rx channel 0.
              bitOffset: 0
              bitWidth: 6
              access: read-only
            - name: L2INFIFO_CNT
              description: The register stores the byte number of the data in L2 Rx FIFO for Rx channel 0.
              bitOffset: 6
              bitWidth: 4
              access: read-only
      - register:
          dim: 3
          dimIncrement: 4
          name: OUTFIFO_STATUS1_CH%s
          description: Receive FIFO status of Tx channel 0
          addressOffset: 716
          size: 32
          fields:
            - name: L1OUTFIFO_CNT
              description: The register stores the byte number of the data in L1 Tx FIFO for Tx channel 0.
              bitOffset: 0
              bitWidth: 6
              access: read-only
            - name: L2OUTFIFO_CNT
              description: The register stores the byte number of the data in L2 Tx FIFO for Tx channel 0.
              bitOffset: 6
              bitWidth: 4
              access: read-only
      - register:
          name: DATE
          description: Version control register
          addressOffset: 728
          size: 32
          resetValue: 36712768
          fields:
            - name: DATE
              description: register version.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: BITSCRAMBLER
    description: BITSCRAMBLER Peripheral
    groupName: BITSCRAMBLER
    baseAddress: 1342844928
    addressBlock:
      - offset: 0
        size: 64
        usage: registers
    registers:
      - register:
          name: TX_INST_CFG0
          description: Control and configuration registers
          addressOffset: 0
          size: 32
          fields:
            - name: TX_INST_IDX
              description: write this bits to specify the one of 8 instruction
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: TX_INST_POS
              description: write this bits to specify the bit position of 257 bit instruction which in units of 32 bits
              bitOffset: 3
              bitWidth: 4
              access: read-write
      - register:
          name: TX_INST_CFG1
          description: Control and configuration registers
          addressOffset: 4
          size: 32
          resetValue: 4
          fields:
            - name: TX_INST
              description: "write this bits to update instruction which specified by BITSCRAMBLER_TX_INST_CFG0_REG, Read this bits to get instruction which specified by BITSCRAMBLER_TX_INST_CFG0_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RX_INST_CFG0
          description: Control and configuration registers
          addressOffset: 8
          size: 32
          fields:
            - name: RX_INST_IDX
              description: write this bits to specify the one of 8 instruction
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: RX_INST_POS
              description: write this bits to specify the bit position of 257 bit instruction which in units of 32 bits
              bitOffset: 3
              bitWidth: 4
              access: read-write
      - register:
          name: RX_INST_CFG1
          description: Control and configuration registers
          addressOffset: 12
          size: 32
          resetValue: 12
          fields:
            - name: RX_INST
              description: "write this bits to update instruction which specified by BITSCRAMBLER_RX_INST_CFG0_REG, Read this bits to get instruction which specified by BITSCRAMBLER_RX_INST_CFG0_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TX_LUT_CFG0
          description: Control and configuration registers
          addressOffset: 16
          size: 32
          fields:
            - name: TX_LUT_IDX
              description: write this bits to specify the bytes position of LUT RAM based on reg_bitscrambler_tx_lut_mode
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: TX_LUT_MODE
              description: "write this bits to specify the bytes mode of LUT RAM, 0: 1 byte,1: 2bytes, 2: 4 bytes"
              bitOffset: 11
              bitWidth: 2
              access: read-write
      - register:
          name: TX_LUT_CFG1
          description: Control and configuration registers
          addressOffset: 20
          size: 32
          resetValue: 20
          fields:
            - name: TX_LUT
              description: "write this bits to update LUT which specified by BITSCRAMBLER_TX_LUT_CFG0_REG, Read this bits to get LUT which specified by BITSCRAMBLER_TX_LUT_CFG0_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RX_LUT_CFG0
          description: Control and configuration registers
          addressOffset: 24
          size: 32
          fields:
            - name: RX_LUT_IDX
              description: write this bits to specify the bytes position of LUT RAM based on reg_bitscrambler_rx_lut_mode
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: RX_LUT_MODE
              description: "write this bits to specify the bytes mode of LUT RAM, 0: 1 byte,1: 2bytes, 2: 4 bytes"
              bitOffset: 11
              bitWidth: 2
              access: read-write
      - register:
          name: RX_LUT_CFG1
          description: Control and configuration registers
          addressOffset: 28
          size: 32
          resetValue: 28
          fields:
            - name: RX_LUT
              description: "write this bits to update LUT which specified by BITSCRAMBLER_RX_LUT_CFG0_REG, Read this bits to get LUT which specified by BITSCRAMBLER_RX_LUT_CFG0_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TX_TAILING_BITS
          description: Control and configuration registers
          addressOffset: 32
          size: 32
          fields:
            - name: TX_TAILING_BITS
              description: write this bits to specify the extra data bit length after getting EOF
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: RX_TAILING_BITS
          description: Control and configuration registers
          addressOffset: 36
          size: 32
          fields:
            - name: RX_TAILING_BITS
              description: write this bits to specify the extra data bit length after getting EOF
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: TX_CTRL
          description: Control and configuration registers
          addressOffset: 40
          size: 32
          resetValue: 4
          fields:
            - name: TX_ENA
              description: write this bit to enable the bitscrambler tx
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_PAUSE
              description: write this bit to pause the bitscrambler tx core
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TX_HALT
              description: write this bit to halt the bitscrambler tx core
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_EOF_MODE
              description: "write this bit to ser the bitscrambler tx core EOF signal generating mode which is combined with reg_bitscrambler_tx_tailing_bits, 0: counter by read dma fifo, 0 counter by write peripheral buffer"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TX_COND_MODE
              description: "write this bit to specify the LOOP instruction condition mode of bitscrambler tx core, 0: use the little than operator to get the condition, 1: use not equal operator to get the condition"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TX_FETCH_MODE
              description: "write this bit to set the bitscrambler tx core fetch instruction mode, 0: prefetch by reset, 1: fetch by instrutions"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TX_HALT_MODE
              description: "write this bit to set the bitscrambler tx core halt mode when tx_halt is set, 0: wait write data back done, , 1: ignore write data back"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TX_RD_DUMMY
              description: "write this bit to set the bitscrambler tx core read data mode when EOF received.0: wait read data, 1: ignore read data"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TX_FIFO_RST
              description: write this bit to reset the bitscrambler tx fifo
              bitOffset: 8
              bitWidth: 1
              access: write-only
      - register:
          name: RX_CTRL
          description: Control and configuration registers
          addressOffset: 44
          size: 32
          resetValue: 4
          fields:
            - name: RX_ENA
              description: write this bit to enable the bitscrambler rx
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_PAUSE
              description: write this bit to pause the bitscrambler rx core
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_HALT
              description: write this bit to halt the bitscrambler rx core
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_EOF_MODE
              description: "write this bit to ser the bitscrambler rx core EOF signal generating mode which is combined with reg_bitscrambler_rx_tailing_bits, 0: counter by read peripheral buffer, 0 counter by write dma fifo"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_COND_MODE
              description: "write this bit to specify the LOOP instruction condition mode of bitscrambler rx core, 0: use the little than operator to get the condition, 1: use not equal operator to get the condition"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RX_FETCH_MODE
              description: "write this bit to set the bitscrambler rx core fetch instruction mode, 0: prefetch by reset, 1: fetch by instrutions"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RX_HALT_MODE
              description: "write this bit to set the bitscrambler rx core halt mode when rx_halt is set, 0: wait write data back done, , 1: ignore write data back"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_RD_DUMMY
              description: "write this bit to set the bitscrambler rx core read data mode when EOF received.0: wait read data, 1: ignore read data"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RX_FIFO_RST
              description: write this bit to reset the bitscrambler rx fifo
              bitOffset: 8
              bitWidth: 1
              access: write-only
      - register:
          name: TX_STATE
          description: Status registers
          addressOffset: 48
          size: 32
          resetValue: 1
          fields:
            - name: TX_IN_IDLE
              description: represents the bitscrambler tx core in halt mode
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_IN_RUN
              description: represents the bitscrambler tx core in run mode
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TX_IN_WAIT
              description: represents the bitscrambler tx core in wait mode to wait write back done
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TX_IN_PAUSE
              description: represents the bitscrambler tx core in pause mode
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: TX_FIFO_EMPTY
              description: represents the bitscrambler tx fifo in empty state
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: TX_EOF_GET_CNT
              description: represents the bytes numbers of bitscrambler tx core when get EOF
              bitOffset: 16
              bitWidth: 14
              access: read-only
            - name: TX_EOF_OVERLOAD
              description: represents the some EOFs will be lost for bitscrambler tx core
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: TX_EOF_TRACE_CLR
              description: write this bit to clear reg_bitscrambler_tx_eof_overload and reg_bitscrambler_tx_eof_get_cnt registers
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: RX_STATE
          description: Status registers
          addressOffset: 52
          size: 32
          resetValue: 1
          fields:
            - name: RX_IN_IDLE
              description: represents the bitscrambler rx core in halt mode
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: RX_IN_RUN
              description: represents the bitscrambler rx core in run mode
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_IN_WAIT
              description: represents the bitscrambler rx core in wait mode to wait write back done
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: RX_IN_PAUSE
              description: represents the bitscrambler rx core in pause mode
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: RX_FIFO_FULL
              description: represents the bitscrambler rx fifo in full state
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: RX_EOF_GET_CNT
              description: represents the bytes numbers of bitscrambler rx core when get EOF
              bitOffset: 16
              bitWidth: 14
              access: read-only
            - name: RX_EOF_OVERLOAD
              description: represents the some EOFs will be lost for bitscrambler rx core
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: RX_EOF_TRACE_CLR
              description: write this bit to clear reg_bitscrambler_rx_eof_overload and reg_bitscrambler_rx_eof_get_cnt registers
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: SYS
          description: Control and configuration registers
          addressOffset: 248
          size: 32
          fields:
            - name: LOOP_MODE
              description: write this bit to set the bitscrambler tx loop back to DMA rx
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: Reserved
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: VERSION
          description: Control and configuration registers
          addressOffset: 252
          size: 32
          resetValue: 36713024
          fields:
            - name: BITSCRAMBLER_VER
              description: Reserved
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: CACHE
    description: CACHE Peripheral
    groupName: CACHE
    baseAddress: 1072758784
    addressBlock:
      - offset: 0
        size: 1008
        usage: registers
    interrupt:
      - name: CACHE
        value: 83
    registers:
      - register:
          name: L1_ICACHE_CTRL
          description: L1 instruction Cache(L1-ICache) control register
          addressOffset: 0
          size: 32
          fields:
            - name: L1_ICACHE_SHUT_IBUS0
              description: "The bit is used to disable core0 ibus access L1-ICache, 0: enable, 1: disable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE_SHUT_IBUS1
              description: "The bit is used to disable core1 ibus access L1-ICache, 0: enable, 1: disable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE_SHUT_IBUS2
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_SHUT_IBUS3
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_UNDEF_OP
              description: Reserved
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: L1_DCACHE_CTRL
          description: L1 data Cache(L1-DCache) control register
          addressOffset: 4
          size: 32
          fields:
            - name: L1_DCACHE_SHUT_DBUS0
              description: "The bit is used to disable core0 dbus access L1-DCache, 0: enable, 1: disable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_DCACHE_SHUT_DBUS1
              description: "The bit is used to disable core1 dbus access L1-DCache, 0: enable, 1: disable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_DCACHE_SHUT_DBUS2
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_SHUT_DBUS3
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_SHUT_DMA
              description: "The bit is used to disable DMA access L1-DCache, 0: enable, 1: disable"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: L1_DCACHE_UNDEF_OP
              description: Reserved
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: L1_BYPASS_CACHE_CONF
          description: Bypass Cache configure register
          addressOffset: 8
          size: 32
          fields:
            - name: BYPASS_L1_ICACHE0_EN
              description: "The bit is used to enable bypass L1-ICache0. 0: disable bypass, 1: enable bypass."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: BYPASS_L1_ICACHE1_EN
              description: "The bit is used to enable bypass L1-ICache1. 0: disable bypass, 1: enable bypass."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: BYPASS_L1_ICACHE2_EN
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: BYPASS_L1_ICACHE3_EN
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BYPASS_L1_DCACHE_EN
              description: "The bit is used to enable bypass L1-DCache. 0: disable bypass, 1: enable bypass."
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: L1_CACHE_ATOMIC_CONF
          description: L1 Cache atomic feature configure register
          addressOffset: 12
          size: 32
          resetValue: 1
          fields:
            - name: L1_DCACHE_ATOMIC_EN
              description: "The bit is used to enable atomic feature on L1-DCache when multiple cores access L1-DCache.  1: disable, 1: enable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: L1_ICACHE_CACHESIZE_CONF
          description: L1 instruction Cache CacheSize mode configure register
          addressOffset: 16
          size: 32
          resetValue: 64
          fields:
            - name: L1_ICACHE_CACHESIZE_256
              description: The field is used to configure cachesize of L1-ICache as 256 bytes. This field and all other fields within this register is onehot.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_CACHESIZE_512
              description: The field is used to configure cachesize of L1-ICache as 512 bytes. This field and all other fields within this register is onehot.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_CACHESIZE_1K
              description: The field is used to configure cachesize of L1-ICache as 1k bytes. This field and all other fields within this register is onehot.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_CACHESIZE_2K
              description: The field is used to configure cachesize of L1-ICache as 2k bytes. This field and all other fields within this register is onehot.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_CACHESIZE_4K
              description: The field is used to configure cachesize of L1-ICache as 4k bytes. This field and all other fields within this register is onehot.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_CACHESIZE_8K
              description: The field is used to configure cachesize of L1-ICache as 8k bytes. This field and all other fields within this register is onehot.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_CACHESIZE_16K
              description: The field is used to configure cachesize of L1-ICache as 16k bytes. This field and all other fields within this register is onehot.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_CACHESIZE_32K
              description: The field is used to configure cachesize of L1-ICache as 32k bytes. This field and all other fields within this register is onehot.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_CACHESIZE_64K
              description: The field is used to configure cachesize of L1-ICache as 64k bytes. This field and all other fields within this register is onehot.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_CACHESIZE_128K
              description: The field is used to configure cachesize of L1-ICache as 128k bytes. This field and all other fields within this register is onehot.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_CACHESIZE_256K
              description: The field is used to configure cachesize of L1-ICache as 256k bytes. This field and all other fields within this register is onehot.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_CACHESIZE_512K
              description: The field is used to configure cachesize of L1-ICache as 512k bytes. This field and all other fields within this register is onehot.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_CACHESIZE_1024K
              description: The field is used to configure cachesize of L1-ICache as 1024k bytes. This field and all other fields within this register is onehot.
              bitOffset: 12
              bitWidth: 1
              access: read-only
      - register:
          name: L1_ICACHE_BLOCKSIZE_CONF
          description: L1 instruction Cache BlockSize mode configure register
          addressOffset: 20
          size: 32
          resetValue: 8
          fields:
            - name: L1_ICACHE_BLOCKSIZE_8
              description: The field is used to configureblocksize of L1-ICache as 8 bytes. This field and all other fields within this register is onehot.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_BLOCKSIZE_16
              description: The field is used to configureblocksize of L1-ICache as 16 bytes. This field and all other fields within this register is onehot.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_BLOCKSIZE_32
              description: The field is used to configureblocksize of L1-ICache as 32 bytes. This field and all other fields within this register is onehot.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_BLOCKSIZE_64
              description: The field is used to configureblocksize of L1-ICache as 64 bytes. This field and all other fields within this register is onehot.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_BLOCKSIZE_128
              description: The field is used to configureblocksize of L1-ICache as 128 bytes. This field and all other fields within this register is onehot.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE_BLOCKSIZE_256
              description: The field is used to configureblocksize of L1-ICache as 256 bytes. This field and all other fields within this register is onehot.
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: L1_DCACHE_CACHESIZE_CONF
          description: L1 data Cache CacheSize mode configure register
          addressOffset: 24
          size: 32
          resetValue: 256
          fields:
            - name: L1_DCACHE_CACHESIZE_256
              description: The field is used to configure cachesize of L1-DCache as 256 bytes. This field and all other fields within this register is onehot.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_CACHESIZE_512
              description: The field is used to configure cachesize of L1-DCache as 512 bytes. This field and all other fields within this register is onehot.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_CACHESIZE_1K
              description: The field is used to configure cachesize of L1-DCache as 1k bytes. This field and all other fields within this register is onehot.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_CACHESIZE_2K
              description: The field is used to configure cachesize of L1-DCache as 2k bytes. This field and all other fields within this register is onehot.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_CACHESIZE_4K
              description: The field is used to configure cachesize of L1-DCache as 4k bytes. This field and all other fields within this register is onehot.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_CACHESIZE_8K
              description: The field is used to configure cachesize of L1-DCache as 8k bytes. This field and all other fields within this register is onehot.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_CACHESIZE_16K
              description: The field is used to configure cachesize of L1-DCache as 16k bytes. This field and all other fields within this register is onehot.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_CACHESIZE_32K
              description: The field is used to configure cachesize of L1-DCache as 32k bytes. This field and all other fields within this register is onehot.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_CACHESIZE_64K
              description: The field is used to configure cachesize of L1-DCache as 64k bytes. This field and all other fields within this register is onehot.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_CACHESIZE_128K
              description: The field is used to configure cachesize of L1-DCache as 128k bytes. This field and all other fields within this register is onehot.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_CACHESIZE_256K
              description: The field is used to configure cachesize of L1-DCache as 256k bytes. This field and all other fields within this register is onehot.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_CACHESIZE_512K
              description: The field is used to configure cachesize of L1-DCache as 512k bytes. This field and all other fields within this register is onehot.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_CACHESIZE_1024K
              description: The field is used to configure cachesize of L1-DCache as 1024k bytes. This field and all other fields within this register is onehot.
              bitOffset: 12
              bitWidth: 1
              access: read-only
      - register:
          name: L1_DCACHE_BLOCKSIZE_CONF
          description: L1 data Cache BlockSize mode configure register
          addressOffset: 28
          size: 32
          resetValue: 8
          fields:
            - name: L1_DCACHE_BLOCKSIZE_8
              description: The field is used to configureblocksize of L1-DCache as 8 bytes. This field and all other fields within this register is onehot.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_BLOCKSIZE_16
              description: The field is used to configureblocksize of L1-DCache as 16 bytes. This field and all other fields within this register is onehot.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_BLOCKSIZE_32
              description: The field is used to configureblocksize of L1-DCache as 32 bytes. This field and all other fields within this register is onehot.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_BLOCKSIZE_64
              description: The field is used to configureblocksize of L1-DCache as 64 bytes. This field and all other fields within this register is onehot.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_BLOCKSIZE_128
              description: The field is used to configureblocksize of L1-DCache as 128 bytes. This field and all other fields within this register is onehot.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_BLOCKSIZE_256
              description: The field is used to configureblocksize of L1-DCache as 256 bytes. This field and all other fields within this register is onehot.
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: L1_CACHE_WRAP_AROUND_CTRL
          description: Cache wrap around control register
          addressOffset: 32
          size: 32
          fields:
            - name: L1_ICACHE0_WRAP
              description: Set this bit as 1 to enable L1-ICache0 wrap around mode.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_WRAP
              description: Set this bit as 1 to enable L1-ICache1 wrap around mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE2_WRAP
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_WRAP
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_WRAP
              description: Set this bit as 1 to enable L1-DCache wrap around mode.
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: L1_CACHE_TAG_MEM_POWER_CTRL
          description: Cache tag memory power control register
          addressOffset: 36
          size: 32
          resetValue: 349525
          fields:
            - name: L1_ICACHE0_TAG_MEM_FORCE_ON
              description: "The bit is used to close clock gating of  L1-ICache0 tag memory. 1: close gating, 0: open clock gating."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE0_TAG_MEM_FORCE_PD
              description: "The bit is used to power L1-ICache0 tag memory down. 0: follow rtc_lslp, 1: power down"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE0_TAG_MEM_FORCE_PU
              description: "The bit is used to power L1-ICache0 tag memory up. 0: follow rtc_lslp, 1: power up"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_TAG_MEM_FORCE_ON
              description: "The bit is used to close clock gating of  L1-ICache1 tag memory. 1: close gating, 0: open clock gating."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_TAG_MEM_FORCE_PD
              description: "The bit is used to power L1-ICache1 tag memory down. 0: follow rtc_lslp, 1: power down"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_TAG_MEM_FORCE_PU
              description: "The bit is used to power L1-ICache1 tag memory up. 0: follow rtc_lslp, 1: power up"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE2_TAG_MEM_FORCE_ON
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_TAG_MEM_FORCE_PD
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_TAG_MEM_FORCE_PU
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_TAG_MEM_FORCE_ON
              description: Reserved
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_TAG_MEM_FORCE_PD
              description: Reserved
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_TAG_MEM_FORCE_PU
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_TAG_MEM_FORCE_ON
              description: "The bit is used to close clock gating of  L1-DCache tag memory. 1: close gating, 0: open clock gating."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: L1_DCACHE_TAG_MEM_FORCE_PD
              description: "The bit is used to power L1-DCache tag memory down. 0: follow rtc_lslp, 1: power down"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: L1_DCACHE_TAG_MEM_FORCE_PU
              description: "The bit is used to power L1-DCache tag memory up. 0: follow rtc_lslp, 1: power up"
              bitOffset: 18
              bitWidth: 1
              access: read-write
      - register:
          name: L1_CACHE_DATA_MEM_POWER_CTRL
          description: Cache data memory power control register
          addressOffset: 40
          size: 32
          resetValue: 349525
          fields:
            - name: L1_ICACHE0_DATA_MEM_FORCE_ON
              description: "The bit is used to close clock gating of  L1-ICache0 data memory. 1: close gating, 0: open clock gating."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE0_DATA_MEM_FORCE_PD
              description: "The bit is used to power L1-ICache0 data memory down. 0: follow rtc_lslp, 1: power down"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE0_DATA_MEM_FORCE_PU
              description: "The bit is used to power L1-ICache0 data memory up. 0: follow rtc_lslp, 1: power up"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_DATA_MEM_FORCE_ON
              description: "The bit is used to close clock gating of  L1-ICache1 data memory. 1: close gating, 0: open clock gating."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_DATA_MEM_FORCE_PD
              description: "The bit is used to power L1-ICache1 data memory down. 0: follow rtc_lslp, 1: power down"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_DATA_MEM_FORCE_PU
              description: "The bit is used to power L1-ICache1 data memory up. 0: follow rtc_lslp, 1: power up"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE2_DATA_MEM_FORCE_ON
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_DATA_MEM_FORCE_PD
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_DATA_MEM_FORCE_PU
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_DATA_MEM_FORCE_ON
              description: Reserved
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_DATA_MEM_FORCE_PD
              description: Reserved
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_DATA_MEM_FORCE_PU
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_DATA_MEM_FORCE_ON
              description: "The bit is used to close clock gating of  L1-DCache data memory. 1: close gating, 0: open clock gating."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: L1_DCACHE_DATA_MEM_FORCE_PD
              description: "The bit is used to power L1-DCache data memory down. 0: follow rtc_lslp, 1: power down"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: L1_DCACHE_DATA_MEM_FORCE_PU
              description: "The bit is used to power L1-DCache data memory up. 0: follow rtc_lslp, 1: power up"
              bitOffset: 18
              bitWidth: 1
              access: read-write
      - register:
          name: L1_CACHE_FREEZE_CTRL
          description: Cache Freeze control register
          addressOffset: 44
          size: 32
          fields:
            - name: L1_ICACHE0_FREEZE_EN
              description: The bit is used to enable freeze operation on L1-ICache0. It can be cleared by software.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE0_FREEZE_MODE
              description: "The bit is used to configure mode of freeze operation L1-ICache0. 0: a miss-access will not stuck. 1: a miss-access will stuck."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE0_FREEZE_DONE
              description: "The bit is used to indicate whether freeze operation on L1-ICache0 is finished or not. 0: not finished. 1: finished."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_FREEZE_EN
              description: The bit is used to enable freeze operation on L1-ICache1. It can be cleared by software.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_FREEZE_MODE
              description: "The bit is used to configure mode of freeze operation L1-ICache1. 0: a miss-access will not stuck. 1: a miss-access will stuck."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_FREEZE_DONE
              description: "The bit is used to indicate whether freeze operation on L1-ICache1 is finished or not. 0: not finished. 1: finished."
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_FREEZE_EN
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_FREEZE_MODE
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_FREEZE_DONE
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_FREEZE_EN
              description: Reserved
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_FREEZE_MODE
              description: Reserved
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_FREEZE_DONE
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_FREEZE_EN
              description: The bit is used to enable freeze operation on L1-DCache. It can be cleared by software.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: L1_DCACHE_FREEZE_MODE
              description: "The bit is used to configure mode of freeze operation L1-DCache. 0: a miss-access will not stuck. 1: a miss-access will stuck."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: L1_DCACHE_FREEZE_DONE
              description: "The bit is used to indicate whether freeze operation on L1-DCache is finished or not. 0: not finished. 1: finished."
              bitOffset: 18
              bitWidth: 1
              access: read-only
      - register:
          name: L1_CACHE_DATA_MEM_ACS_CONF
          description: Cache data memory access configure register
          addressOffset: 48
          size: 32
          resetValue: 209715
          fields:
            - name: L1_ICACHE0_DATA_MEM_RD_EN
              description: "The bit is used to enable config-bus read L1-ICache0 data memoryory. 0: disable, 1: enable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE0_DATA_MEM_WR_EN
              description: "The bit is used to enable config-bus write L1-ICache0 data memoryory. 0: disable, 1: enable."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_DATA_MEM_RD_EN
              description: "The bit is used to enable config-bus read L1-ICache1 data memoryory. 0: disable, 1: enable."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_DATA_MEM_WR_EN
              description: "The bit is used to enable config-bus write L1-ICache1 data memoryory. 0: disable, 1: enable."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE2_DATA_MEM_RD_EN
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_DATA_MEM_WR_EN
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_DATA_MEM_RD_EN
              description: Reserved
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_DATA_MEM_WR_EN
              description: Reserved
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_DATA_MEM_RD_EN
              description: "The bit is used to enable config-bus read L1-DCache data memoryory. 0: disable, 1: enable."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: L1_DCACHE_DATA_MEM_WR_EN
              description: "The bit is used to enable config-bus write L1-DCache data memoryory. 0: disable, 1: enable."
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: L1_CACHE_TAG_MEM_ACS_CONF
          description: Cache tag memory access configure register
          addressOffset: 52
          size: 32
          resetValue: 209715
          fields:
            - name: L1_ICACHE0_TAG_MEM_RD_EN
              description: "The bit is used to enable config-bus read L1-ICache0 tag memoryory. 0: disable, 1: enable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE0_TAG_MEM_WR_EN
              description: "The bit is used to enable config-bus write L1-ICache0 tag memoryory. 0: disable, 1: enable."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_TAG_MEM_RD_EN
              description: "The bit is used to enable config-bus read L1-ICache1 tag memoryory. 0: disable, 1: enable."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_TAG_MEM_WR_EN
              description: "The bit is used to enable config-bus write L1-ICache1 tag memoryory. 0: disable, 1: enable."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE2_TAG_MEM_RD_EN
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_TAG_MEM_WR_EN
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_TAG_MEM_RD_EN
              description: Reserved
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_TAG_MEM_WR_EN
              description: Reserved
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_TAG_MEM_RD_EN
              description: "The bit is used to enable config-bus read L1-DCache tag memoryory. 0: disable, 1: enable."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: L1_DCACHE_TAG_MEM_WR_EN
              description: "The bit is used to enable config-bus write L1-DCache tag memoryory. 0: disable, 1: enable."
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: L1_ICACHE0_PRELOCK_CONF
          description: L1 instruction Cache 0 prelock configure register
          addressOffset: 56
          size: 32
          fields:
            - name: L1_ICACHE0_PRELOCK_SCT0_EN
              description: The bit is used to enable the first section of prelock function on L1-ICache0.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE0_PRELOCK_SCT1_EN
              description: The bit is used to enable the second section of prelock function on L1-ICache0.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE0_PRELOCK_RGID
              description: The bit is used to set  the gid of l1 icache0 prelock.
              bitOffset: 2
              bitWidth: 4
              access: read-write
      - register:
          name: L1_ICACHE0_PRELOCK_SCT0_ADDR
          description: L1 instruction Cache 0 prelock section0 address configure register
          addressOffset: 60
          size: 32
          fields:
            - name: L1_ICACHE0_PRELOCK_SCT0_ADDR
              description: "Those bits are used to configure the start virtual address of the first section of prelock on L1-ICache0, which should be used together with L1_ICACHE0_PRELOCK_SCT0_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L1_ICACHE0_PRELOCK_SCT1_ADDR
          description: L1 instruction Cache 0 prelock section1 address configure register
          addressOffset: 64
          size: 32
          fields:
            - name: L1_ICACHE0_PRELOCK_SCT1_ADDR
              description: "Those bits are used to configure the start virtual address of the second section of prelock on L1-ICache0, which should be used together with L1_ICACHE0_PRELOCK_SCT1_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L1_ICACHE0_PRELOCK_SCT_SIZE
          description: L1 instruction Cache 0 prelock section size configure register
          addressOffset: 68
          size: 32
          resetValue: 1073692671
          fields:
            - name: L1_ICACHE0_PRELOCK_SCT0_SIZE
              description: "Those bits are used to configure the size of the first section of prelock on L1-ICache0, which should be used together with L1_ICACHE0_PRELOCK_SCT0_ADDR_REG"
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: L1_ICACHE0_PRELOCK_SCT1_SIZE
              description: "Those bits are used to configure the size of the second section of prelock on L1-ICache0, which should be used together with L1_ICACHE0_PRELOCK_SCT1_ADDR_REG"
              bitOffset: 16
              bitWidth: 14
              access: read-write
      - register:
          name: L1_ICACHE1_PRELOCK_CONF
          description: L1 instruction Cache 1 prelock configure register
          addressOffset: 72
          size: 32
          fields:
            - name: L1_ICACHE1_PRELOCK_SCT0_EN
              description: The bit is used to enable the first section of prelock function on L1-ICache1.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_PRELOCK_SCT1_EN
              description: The bit is used to enable the second section of prelock function on L1-ICache1.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_PRELOCK_RGID
              description: The bit is used to set  the gid of l1 icache1 prelock.
              bitOffset: 2
              bitWidth: 4
              access: read-write
      - register:
          name: L1_ICACHE1_PRELOCK_SCT0_ADDR
          description: L1 instruction Cache 1 prelock section0 address configure register
          addressOffset: 76
          size: 32
          fields:
            - name: L1_ICACHE1_PRELOCK_SCT0_ADDR
              description: "Those bits are used to configure the start virtual address of the first section of prelock on L1-ICache1, which should be used together with L1_ICACHE1_PRELOCK_SCT0_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L1_ICACHE1_PRELOCK_SCT1_ADDR
          description: L1 instruction Cache 1 prelock section1 address configure register
          addressOffset: 80
          size: 32
          fields:
            - name: L1_ICACHE1_PRELOCK_SCT1_ADDR
              description: "Those bits are used to configure the start virtual address of the second section of prelock on L1-ICache1, which should be used together with L1_ICACHE1_PRELOCK_SCT1_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L1_ICACHE1_PRELOCK_SCT_SIZE
          description: L1 instruction Cache 1 prelock section size configure register
          addressOffset: 84
          size: 32
          resetValue: 1073692671
          fields:
            - name: L1_ICACHE1_PRELOCK_SCT0_SIZE
              description: "Those bits are used to configure the size of the first section of prelock on L1-ICache1, which should be used together with L1_ICACHE1_PRELOCK_SCT0_ADDR_REG"
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: L1_ICACHE1_PRELOCK_SCT1_SIZE
              description: "Those bits are used to configure the size of the second section of prelock on L1-ICache1, which should be used together with L1_ICACHE1_PRELOCK_SCT1_ADDR_REG"
              bitOffset: 16
              bitWidth: 14
              access: read-write
      - register:
          name: L1_ICACHE2_PRELOCK_CONF
          description: L1 instruction Cache 2 prelock configure register
          addressOffset: 88
          size: 32
          fields:
            - name: L1_ICACHE2_PRELOCK_SCT0_EN
              description: The bit is used to enable the first section of prelock function on L1-ICache2.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_PRELOCK_SCT1_EN
              description: The bit is used to enable the second section of prelock function on L1-ICache2.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_PRELOCK_RGID
              description: The bit is used to set  the gid of l1 icache2 prelock.
              bitOffset: 2
              bitWidth: 4
              access: read-only
      - register:
          name: L1_ICACHE2_PRELOCK_SCT0_ADDR
          description: L1 instruction Cache 2 prelock section0 address configure register
          addressOffset: 92
          size: 32
          fields:
            - name: L1_ICACHE2_PRELOCK_SCT0_ADDR
              description: "Those bits are used to configure the start virtual address of the first section of prelock on L1-ICache2, which should be used together with L1_ICACHE2_PRELOCK_SCT0_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE2_PRELOCK_SCT1_ADDR
          description: L1 instruction Cache 2 prelock section1 address configure register
          addressOffset: 96
          size: 32
          fields:
            - name: L1_ICACHE2_PRELOCK_SCT1_ADDR
              description: "Those bits are used to configure the start virtual address of the second section of prelock on L1-ICache2, which should be used together with L1_ICACHE2_PRELOCK_SCT1_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE2_PRELOCK_SCT_SIZE
          description: L1 instruction Cache 2 prelock section size configure register
          addressOffset: 100
          size: 32
          resetValue: 1073692671
          fields:
            - name: L1_ICACHE2_PRELOCK_SCT0_SIZE
              description: "Those bits are used to configure the size of the first section of prelock on L1-ICache2, which should be used together with L1_ICACHE2_PRELOCK_SCT0_ADDR_REG"
              bitOffset: 0
              bitWidth: 14
              access: read-only
            - name: L1_ICACHE2_PRELOCK_SCT1_SIZE
              description: "Those bits are used to configure the size of the second section of prelock on L1-ICache2, which should be used together with L1_ICACHE2_PRELOCK_SCT1_ADDR_REG"
              bitOffset: 16
              bitWidth: 14
              access: read-only
      - register:
          name: L1_ICACHE3_PRELOCK_CONF
          description: L1 instruction Cache 3 prelock configure register
          addressOffset: 104
          size: 32
          fields:
            - name: L1_ICACHE3_PRELOCK_SCT0_EN
              description: The bit is used to enable the first section of prelock function on L1-ICache3.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_PRELOCK_SCT1_EN
              description: The bit is used to enable the second section of prelock function on L1-ICache3.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_PRELOCK_RGID
              description: The bit is used to set  the gid of l1 icache3 prelock.
              bitOffset: 2
              bitWidth: 4
              access: read-only
      - register:
          name: L1_ICACHE3_PRELOCK_SCT0_ADDR
          description: L1 instruction Cache 3 prelock section0 address configure register
          addressOffset: 108
          size: 32
          fields:
            - name: L1_ICACHE3_PRELOCK_SCT0_ADDR
              description: "Those bits are used to configure the start virtual address of the first section of prelock on L1-ICache3, which should be used together with L1_ICACHE3_PRELOCK_SCT0_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE3_PRELOCK_SCT1_ADDR
          description: L1 instruction Cache 3 prelock section1 address configure register
          addressOffset: 112
          size: 32
          fields:
            - name: L1_ICACHE3_PRELOCK_SCT1_ADDR
              description: "Those bits are used to configure the start virtual address of the second section of prelock on L1-ICache3, which should be used together with L1_ICACHE3_PRELOCK_SCT1_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE3_PRELOCK_SCT_SIZE
          description: L1 instruction Cache 3 prelock section size configure register
          addressOffset: 116
          size: 32
          resetValue: 1073692671
          fields:
            - name: L1_ICACHE3_PRELOCK_SCT0_SIZE
              description: "Those bits are used to configure the size of the first section of prelock on L1-ICache3, which should be used together with L1_ICACHE3_PRELOCK_SCT0_ADDR_REG"
              bitOffset: 0
              bitWidth: 14
              access: read-only
            - name: L1_ICACHE3_PRELOCK_SCT1_SIZE
              description: "Those bits are used to configure the size of the second section of prelock on L1-ICache3, which should be used together with L1_ICACHE3_PRELOCK_SCT1_ADDR_REG"
              bitOffset: 16
              bitWidth: 14
              access: read-only
      - register:
          name: L1_DCACHE_PRELOCK_CONF
          description: L1 data Cache prelock configure register
          addressOffset: 120
          size: 32
          fields:
            - name: L1_DCACHE_PRELOCK_SCT0_EN
              description: The bit is used to enable the first section of prelock function on L1-DCache.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_DCACHE_PRELOCK_SCT1_EN
              description: The bit is used to enable the second section of prelock function on L1-DCache.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_DCACHE_PRELOCK_RGID
              description: The bit is used to set  the gid of l1 dcache prelock.
              bitOffset: 2
              bitWidth: 4
              access: read-write
      - register:
          name: L1_DCACHE_PRELOCK_SCT0_ADDR
          description: L1 data Cache prelock section0 address configure register
          addressOffset: 124
          size: 32
          fields:
            - name: L1_DCACHE_PRELOCK_SCT0_ADDR
              description: "Those bits are used to configure the start virtual address of the first section of prelock on L1-DCache, which should be used together with L1_DCACHE_PRELOCK_SCT0_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L1_DCACHE_PRELOCK_SCT1_ADDR
          description: L1 data Cache prelock section1 address configure register
          addressOffset: 128
          size: 32
          fields:
            - name: L1_DCACHE_PRELOCK_SCT1_ADDR
              description: "Those bits are used to configure the start virtual address of the second section of prelock on L1-DCache, which should be used together with L1_DCACHE_PRELOCK_SCT1_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L1_DCACHE_PRELOCK_SCT_SIZE
          description: L1 data Cache prelock section size configure register
          addressOffset: 132
          size: 32
          resetValue: 1073692671
          fields:
            - name: L1_DCACHE_PRELOCK_SCT0_SIZE
              description: "Those bits are used to configure the size of the first section of prelock on L1-DCache, which should be used together with L1_DCACHE_PRELOCK_SCT0_ADDR_REG"
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: L1_DCACHE_PRELOCK_SCT1_SIZE
              description: "Those bits are used to configure the size of the second section of prelock on L1-DCache, which should be used together with L1_DCACHE_PRELOCK_SCT1_ADDR_REG"
              bitOffset: 16
              bitWidth: 14
              access: read-write
      - register:
          name: LOCK_CTRL
          description: Lock-class (manual lock) operation control register
          addressOffset: 136
          size: 32
          resetValue: 4
          fields:
            - name: LOCK_ENA
              description: "The bit is used to enable lock operation. It will be cleared by hardware after lock operation done. Note that (1) this bit and unlock_ena bit are mutually exclusive, that is, those bits can not be set to 1 at the same time. (2) lock operation can be applied on LL1-ICache, L1-DCache and L2-Cache."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: UNLOCK_ENA
              description: "The bit is used to enable unlock operation. It will be cleared by hardware after unlock operation done. Note that (1) this bit and lock_ena bit are mutually exclusive, that is, those bits can not be set to 1 at the same time. (2) unlock operation can be applied on L1-ICache, L1-DCache and L2-Cache."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: LOCK_DONE
              description: "The bit is used to indicate whether unlock/lock operation is finished or not. 0: not finished. 1: finished."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: LOCK_RGID
              description: The bit is used to set  the gid of cache lock/unlock.
              bitOffset: 3
              bitWidth: 4
              access: read-write
      - register:
          name: LOCK_MAP
          description: Lock (manual lock) map configure register
          addressOffset: 140
          size: 32
          fields:
            - name: LOCK_MAP
              description: "Those bits are used to indicate which caches in the two-level cache structure will apply this lock/unlock operation. [0]: L1-ICache0, [1]: L1-ICache1, [2]: L1-ICache2, [3]: L1-ICache3, [4]: L1-DCache, [5]: L2-Cache."
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LOCK_ADDR
          description: Lock (manual lock) address configure register
          addressOffset: 144
          size: 32
          fields:
            - name: LOCK_ADDR
              description: "Those bits are used to configure the start virtual address of the lock/unlock operation, which should be used together with CACHE_LOCK_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LOCK_SIZE
          description: Lock (manual lock) size configure register
          addressOffset: 148
          size: 32
          fields:
            - name: LOCK_SIZE
              description: "Those bits are used to configure the size of the lock/unlock operation, which should be used together with CACHE_LOCK_ADDR_REG"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: SYNC_CTRL
          description: Sync-class operation control register
          addressOffset: 152
          size: 32
          resetValue: 1
          fields:
            - name: INVALIDATE_ENA
              description: "The bit is used to enable invalidate operation. It will be cleared by hardware after invalidate operation done. Note that this bit and the other sync-bits (clean_ena, writeback_ena, writeback_invalidate_ena) are mutually exclusive, that is, those bits can not be set to 1 at the same time."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CLEAN_ENA
              description: "The bit is used to enable clean operation. It will be cleared by hardware after clean operation done. Note that this bit and the other sync-bits (invalidate_ena, writeback_ena, writeback_invalidate_ena) are mutually exclusive, that is, those bits can not be set to 1 at the same time."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: WRITEBACK_ENA
              description: "The bit is used to enable writeback operation. It will be cleared by hardware after writeback operation done. Note that this bit and the other sync-bits (invalidate_ena, clean_ena, writeback_invalidate_ena) are mutually exclusive, that is, those bits can not be set to 1 at the same time."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: WRITEBACK_INVALIDATE_ENA
              description: "The bit is used to enable writeback-invalidate operation. It will be cleared by hardware after writeback-invalidate operation done. Note that this bit and the other sync-bits (invalidate_ena, clean_ena, writeback_ena) are mutually exclusive, that is, those bits can not be set to 1 at the same time."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SYNC_DONE
              description: "The bit is used to indicate whether sync operation (invalidate, clean, writeback, writeback_invalidate) is finished or not. 0: not finished. 1: finished."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SYNC_RGID
              description: "The bit is used to set  the gid of cache sync operation (invalidate, clean, writeback, writeback_invalidate)"
              bitOffset: 5
              bitWidth: 4
              access: read-write
      - register:
          name: SYNC_MAP
          description: Sync map configure register
          addressOffset: 156
          size: 32
          resetValue: 31
          fields:
            - name: SYNC_MAP
              description: "Those bits are used to indicate which caches in the two-level cache structure will apply the sync operation. [0]: L1-ICache0, [1]: L1-ICache1, [2]: L1-ICache2, [3]: L1-ICache3, [4]: L1-DCache, [5]: L2-Cache."
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: SYNC_ADDR
          description: Sync address configure register
          addressOffset: 160
          size: 32
          fields:
            - name: SYNC_ADDR
              description: "Those bits are used to configure the start virtual address of the sync operation, which should be used together with CACHE_SYNC_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SYNC_SIZE
          description: Sync size configure register
          addressOffset: 164
          size: 32
          fields:
            - name: SYNC_SIZE
              description: "Those bits are used to configure the size of the sync operation, which should be used together with CACHE_SYNC_ADDR_REG"
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: L1_ICACHE0_PRELOAD_CTRL
          description: L1 instruction Cache 0 preload-operation control register
          addressOffset: 168
          size: 32
          resetValue: 2
          fields:
            - name: L1_ICACHE0_PRELOAD_ENA
              description: The bit is used to enable preload operation on L1-ICache0. It will be cleared by hardware automatically after preload operation is done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE0_PRELOAD_DONE
              description: "The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE0_PRELOAD_ORDER
              description: "The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE0_PRELOAD_RGID
              description: The bit is used to set  the gid of l1 icache0 preload.
              bitOffset: 3
              bitWidth: 4
              access: read-write
      - register:
          name: L1_ICACHE0_PRELOAD_ADDR
          description: L1 instruction Cache 0 preload address configure register
          addressOffset: 172
          size: 32
          fields:
            - name: L1_ICACHE0_PRELOAD_ADDR
              description: "Those bits are used to configure the start virtual address of preload on L1-ICache0, which should be used together with L1_ICACHE0_PRELOAD_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L1_ICACHE0_PRELOAD_SIZE
          description: L1 instruction Cache 0 preload size configure register
          addressOffset: 176
          size: 32
          fields:
            - name: L1_ICACHE0_PRELOAD_SIZE
              description: "Those bits are used to configure the size of the first section of prelock on L1-ICache0, which should be used together with L1_ICACHE0_PRELOAD_ADDR_REG"
              bitOffset: 0
              bitWidth: 14
              access: read-write
      - register:
          name: L1_ICACHE1_PRELOAD_CTRL
          description: L1 instruction Cache 1 preload-operation control register
          addressOffset: 180
          size: 32
          resetValue: 2
          fields:
            - name: L1_ICACHE1_PRELOAD_ENA
              description: The bit is used to enable preload operation on L1-ICache1. It will be cleared by hardware automatically after preload operation is done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_PRELOAD_DONE
              description: "The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_PRELOAD_ORDER
              description: "The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_PRELOAD_RGID
              description: The bit is used to set  the gid of l1 icache1 preload.
              bitOffset: 3
              bitWidth: 4
              access: read-write
      - register:
          name: L1_ICACHE1_PRELOAD_ADDR
          description: L1 instruction Cache 1 preload address configure register
          addressOffset: 184
          size: 32
          fields:
            - name: L1_ICACHE1_PRELOAD_ADDR
              description: "Those bits are used to configure the start virtual address of preload on L1-ICache1, which should be used together with L1_ICACHE1_PRELOAD_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L1_ICACHE1_PRELOAD_SIZE
          description: L1 instruction Cache 1 preload size configure register
          addressOffset: 188
          size: 32
          fields:
            - name: L1_ICACHE1_PRELOAD_SIZE
              description: "Those bits are used to configure the size of the first section of prelock on L1-ICache1, which should be used together with L1_ICACHE1_PRELOAD_ADDR_REG"
              bitOffset: 0
              bitWidth: 14
              access: read-write
      - register:
          name: L1_ICACHE2_PRELOAD_CTRL
          description: L1 instruction Cache 2 preload-operation control register
          addressOffset: 192
          size: 32
          resetValue: 2
          fields:
            - name: L1_ICACHE2_PRELOAD_ENA
              description: The bit is used to enable preload operation on L1-ICache2. It will be cleared by hardware automatically after preload operation is done.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_PRELOAD_DONE
              description: "The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_PRELOAD_ORDER
              description: "The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_PRELOAD_RGID
              description: The bit is used to set  the gid of l1 icache2 preload.
              bitOffset: 3
              bitWidth: 4
              access: read-only
      - register:
          name: L1_ICACHE2_PRELOAD_ADDR
          description: L1 instruction Cache 2 preload address configure register
          addressOffset: 196
          size: 32
          fields:
            - name: L1_ICACHE2_PRELOAD_ADDR
              description: "Those bits are used to configure the start virtual address of preload on L1-ICache2, which should be used together with L1_ICACHE2_PRELOAD_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE2_PRELOAD_SIZE
          description: L1 instruction Cache 2 preload size configure register
          addressOffset: 200
          size: 32
          fields:
            - name: L1_ICACHE2_PRELOAD_SIZE
              description: "Those bits are used to configure the size of the first section of prelock on L1-ICache2, which should be used together with L1_ICACHE2_PRELOAD_ADDR_REG"
              bitOffset: 0
              bitWidth: 14
              access: read-only
      - register:
          name: L1_ICACHE3_PRELOAD_CTRL
          description: L1 instruction Cache 3 preload-operation control register
          addressOffset: 204
          size: 32
          resetValue: 2
          fields:
            - name: L1_ICACHE3_PRELOAD_ENA
              description: The bit is used to enable preload operation on L1-ICache3. It will be cleared by hardware automatically after preload operation is done.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_PRELOAD_DONE
              description: "The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_PRELOAD_ORDER
              description: "The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_PRELOAD_RGID
              description: The bit is used to set  the gid of l1 icache3 preload.
              bitOffset: 3
              bitWidth: 4
              access: read-only
      - register:
          name: L1_ICACHE3_PRELOAD_ADDR
          description: L1 instruction Cache 3 preload address configure register
          addressOffset: 208
          size: 32
          fields:
            - name: L1_ICACHE3_PRELOAD_ADDR
              description: "Those bits are used to configure the start virtual address of preload on L1-ICache3, which should be used together with L1_ICACHE3_PRELOAD_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE3_PRELOAD_SIZE
          description: L1 instruction Cache 3 preload size configure register
          addressOffset: 212
          size: 32
          fields:
            - name: L1_ICACHE3_PRELOAD_SIZE
              description: "Those bits are used to configure the size of the first section of prelock on L1-ICache3, which should be used together with L1_ICACHE3_PRELOAD_ADDR_REG"
              bitOffset: 0
              bitWidth: 14
              access: read-only
      - register:
          name: L1_DCACHE_PRELOAD_CTRL
          description: L1 data Cache  preload-operation control register
          addressOffset: 216
          size: 32
          resetValue: 2
          fields:
            - name: L1_DCACHE_PRELOAD_ENA
              description: The bit is used to enable preload operation on L1-DCache. It will be cleared by hardware automatically after preload operation is done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_DCACHE_PRELOAD_DONE
              description: "The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_PRELOAD_ORDER
              description: "The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: L1_DCACHE_PRELOAD_RGID
              description: The bit is used to set  the gid of l1 dcache preload.
              bitOffset: 3
              bitWidth: 4
              access: read-write
      - register:
          name: L1_DCACHE_PRELOAD_ADDR
          description: L1 data Cache  preload address configure register
          addressOffset: 220
          size: 32
          fields:
            - name: L1_DCACHE_PRELOAD_ADDR
              description: "Those bits are used to configure the start virtual address of preload on L1-DCache, which should be used together with L1_DCACHE_PRELOAD_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L1_DCACHE_PRELOAD_SIZE
          description: L1 data Cache  preload size configure register
          addressOffset: 224
          size: 32
          fields:
            - name: L1_DCACHE_PRELOAD_SIZE
              description: "Those bits are used to configure the size of the first section of prelock on L1-DCache, which should be used together with L1_DCACHE_PRELOAD_ADDR_REG"
              bitOffset: 0
              bitWidth: 14
              access: read-write
      - register:
          name: L1_ICACHE0_AUTOLOAD_CTRL
          description: L1 instruction Cache 0 autoload-operation control register
          addressOffset: 228
          size: 32
          resetValue: 2
          fields:
            - name: L1_ICACHE0_AUTOLOAD_ENA
              description: "The bit is used to enable and disable autoload operation on L1-ICache0.  1: enable, 0: disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE0_AUTOLOAD_DONE
              description: "The bit is used to indicate whether autoload operation on L1-ICache0 is finished or not. 0: not finished. 1: finished."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE0_AUTOLOAD_ORDER
              description: "The bit is used to configure the direction of autoload operation on L1-ICache0. 0: ascending. 1: descending."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE0_AUTOLOAD_TRIGGER_MODE
              description: "The field is used to configure trigger mode of autoload operation on L1-ICache0. 0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger."
              bitOffset: 3
              bitWidth: 2
              access: read-write
            - name: L1_ICACHE0_AUTOLOAD_SCT0_ENA
              description: The bit is used to enable the first section for autoload operation on L1-ICache0.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE0_AUTOLOAD_SCT1_ENA
              description: The bit is used to enable the second section for autoload operation on L1-ICache0.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE0_AUTOLOAD_RGID
              description: The bit is used to set  the gid of l1 icache0 autoload.
              bitOffset: 10
              bitWidth: 4
              access: read-write
      - register:
          name: L1_ICACHE0_AUTOLOAD_SCT0_ADDR
          description: L1 instruction Cache 0 autoload section 0 address configure register
          addressOffset: 232
          size: 32
          fields:
            - name: L1_ICACHE0_AUTOLOAD_SCT0_ADDR
              description: Those bits are used to configure the start virtual address of the first section for autoload operation on L1-ICache0. Note that it should be used together with L1_ICACHE0_AUTOLOAD_SCT0_SIZE and L1_ICACHE_AUTOLOAD_SCT0_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L1_ICACHE0_AUTOLOAD_SCT0_SIZE
          description: L1 instruction Cache 0 autoload section 0 size configure register
          addressOffset: 236
          size: 32
          fields:
            - name: L1_ICACHE0_AUTOLOAD_SCT0_SIZE
              description: Those bits are used to configure the size of the first section for autoload operation on L1-ICache0. Note that it should be used together with L1_ICACHE0_AUTOLOAD_SCT0_ADDR and L1_ICACHE_AUTOLOAD_SCT0_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: L1_ICACHE0_AUTOLOAD_SCT1_ADDR
          description: L1 instruction Cache 0 autoload section 1 address configure register
          addressOffset: 240
          size: 32
          fields:
            - name: L1_ICACHE0_AUTOLOAD_SCT1_ADDR
              description: Those bits are used to configure the start virtual address of the second section for autoload operation on L1-ICache0. Note that it should be used together with L1_ICACHE0_AUTOLOAD_SCT1_SIZE and L1_ICACHE_AUTOLOAD_SCT1_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L1_ICACHE0_AUTOLOAD_SCT1_SIZE
          description: L1 instruction Cache 0 autoload section 1 size configure register
          addressOffset: 244
          size: 32
          fields:
            - name: L1_ICACHE0_AUTOLOAD_SCT1_SIZE
              description: Those bits are used to configure the size of the second section for autoload operation on L1-ICache0. Note that it should be used together with L1_ICACHE0_AUTOLOAD_SCT1_ADDR and L1_ICACHE_AUTOLOAD_SCT1_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: L1_ICACHE1_AUTOLOAD_CTRL
          description: L1 instruction Cache 1 autoload-operation control register
          addressOffset: 248
          size: 32
          resetValue: 2
          fields:
            - name: L1_ICACHE1_AUTOLOAD_ENA
              description: "The bit is used to enable and disable autoload operation on L1-ICache1.  1: enable, 0: disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_AUTOLOAD_DONE
              description: "The bit is used to indicate whether autoload operation on L1-ICache1 is finished or not. 0: not finished. 1: finished."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_AUTOLOAD_ORDER
              description: "The bit is used to configure the direction of autoload operation on L1-ICache1. 0: ascending. 1: descending."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_AUTOLOAD_TRIGGER_MODE
              description: "The field is used to configure trigger mode of autoload operation on L1-ICache1. 0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger."
              bitOffset: 3
              bitWidth: 2
              access: read-write
            - name: L1_ICACHE1_AUTOLOAD_SCT0_ENA
              description: The bit is used to enable the first section for autoload operation on L1-ICache1.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_AUTOLOAD_SCT1_ENA
              description: The bit is used to enable the second section for autoload operation on L1-ICache1.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_AUTOLOAD_RGID
              description: The bit is used to set  the gid of l1 icache1 autoload.
              bitOffset: 10
              bitWidth: 4
              access: read-write
      - register:
          name: L1_ICACHE1_AUTOLOAD_SCT0_ADDR
          description: L1 instruction Cache 1 autoload section 0 address configure register
          addressOffset: 252
          size: 32
          fields:
            - name: L1_ICACHE1_AUTOLOAD_SCT0_ADDR
              description: Those bits are used to configure the start virtual address of the first section for autoload operation on L1-ICache1. Note that it should be used together with L1_ICACHE1_AUTOLOAD_SCT0_SIZE and L1_ICACHE_AUTOLOAD_SCT0_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L1_ICACHE1_AUTOLOAD_SCT0_SIZE
          description: L1 instruction Cache 1 autoload section 0 size configure register
          addressOffset: 256
          size: 32
          fields:
            - name: L1_ICACHE1_AUTOLOAD_SCT0_SIZE
              description: Those bits are used to configure the size of the first section for autoload operation on L1-ICache1. Note that it should be used together with L1_ICACHE1_AUTOLOAD_SCT0_ADDR and L1_ICACHE_AUTOLOAD_SCT0_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: L1_ICACHE1_AUTOLOAD_SCT1_ADDR
          description: L1 instruction Cache 1 autoload section 1 address configure register
          addressOffset: 260
          size: 32
          fields:
            - name: L1_ICACHE1_AUTOLOAD_SCT1_ADDR
              description: Those bits are used to configure the start virtual address of the second section for autoload operation on L1-ICache1. Note that it should be used together with L1_ICACHE1_AUTOLOAD_SCT1_SIZE and L1_ICACHE_AUTOLOAD_SCT1_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L1_ICACHE1_AUTOLOAD_SCT1_SIZE
          description: L1 instruction Cache 1 autoload section 1 size configure register
          addressOffset: 264
          size: 32
          fields:
            - name: L1_ICACHE1_AUTOLOAD_SCT1_SIZE
              description: Those bits are used to configure the size of the second section for autoload operation on L1-ICache1. Note that it should be used together with L1_ICACHE1_AUTOLOAD_SCT1_ADDR and L1_ICACHE_AUTOLOAD_SCT1_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: L1_ICACHE2_AUTOLOAD_CTRL
          description: L1 instruction Cache 2 autoload-operation control register
          addressOffset: 268
          size: 32
          resetValue: 2
          fields:
            - name: L1_ICACHE2_AUTOLOAD_ENA
              description: "The bit is used to enable and disable autoload operation on L1-ICache2.  1: enable, 0: disable."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_AUTOLOAD_DONE
              description: "The bit is used to indicate whether autoload operation on L1-ICache2 is finished or not. 0: not finished. 1: finished."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_AUTOLOAD_ORDER
              description: "The bit is used to configure the direction of autoload operation on L1-ICache2. 0: ascending. 1: descending."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_AUTOLOAD_TRIGGER_MODE
              description: "The field is used to configure trigger mode of autoload operation on L1-ICache2. 0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger."
              bitOffset: 3
              bitWidth: 2
              access: read-only
            - name: L1_ICACHE2_AUTOLOAD_SCT0_ENA
              description: The bit is used to enable the first section for autoload operation on L1-ICache2.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_AUTOLOAD_SCT1_ENA
              description: The bit is used to enable the second section for autoload operation on L1-ICache2.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_AUTOLOAD_RGID
              description: The bit is used to set  the gid of l1 icache2 autoload.
              bitOffset: 10
              bitWidth: 4
              access: read-only
      - register:
          name: L1_ICACHE2_AUTOLOAD_SCT0_ADDR
          description: L1 instruction Cache 2 autoload section 0 address configure register
          addressOffset: 272
          size: 32
          fields:
            - name: L1_ICACHE2_AUTOLOAD_SCT0_ADDR
              description: Those bits are used to configure the start virtual address of the first section for autoload operation on L1-ICache2. Note that it should be used together with L1_ICACHE2_AUTOLOAD_SCT0_SIZE and L1_ICACHE_AUTOLOAD_SCT0_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE2_AUTOLOAD_SCT0_SIZE
          description: L1 instruction Cache 2 autoload section 0 size configure register
          addressOffset: 276
          size: 32
          fields:
            - name: L1_ICACHE2_AUTOLOAD_SCT0_SIZE
              description: Those bits are used to configure the size of the first section for autoload operation on L1-ICache2. Note that it should be used together with L1_ICACHE2_AUTOLOAD_SCT0_ADDR and L1_ICACHE_AUTOLOAD_SCT0_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-only
      - register:
          name: L1_ICACHE2_AUTOLOAD_SCT1_ADDR
          description: L1 instruction Cache 2 autoload section 1 address configure register
          addressOffset: 280
          size: 32
          fields:
            - name: L1_ICACHE2_AUTOLOAD_SCT1_ADDR
              description: Those bits are used to configure the start virtual address of the second section for autoload operation on L1-ICache2. Note that it should be used together with L1_ICACHE2_AUTOLOAD_SCT1_SIZE and L1_ICACHE_AUTOLOAD_SCT1_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE2_AUTOLOAD_SCT1_SIZE
          description: L1 instruction Cache 2 autoload section 1 size configure register
          addressOffset: 284
          size: 32
          fields:
            - name: L1_ICACHE2_AUTOLOAD_SCT1_SIZE
              description: Those bits are used to configure the size of the second section for autoload operation on L1-ICache2. Note that it should be used together with L1_ICACHE2_AUTOLOAD_SCT1_ADDR and L1_ICACHE_AUTOLOAD_SCT1_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-only
      - register:
          name: L1_ICACHE3_AUTOLOAD_CTRL
          description: L1 instruction Cache 3 autoload-operation control register
          addressOffset: 288
          size: 32
          resetValue: 2
          fields:
            - name: L1_ICACHE3_AUTOLOAD_ENA
              description: "The bit is used to enable and disable autoload operation on L1-ICache3.  1: enable, 0: disable."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_AUTOLOAD_DONE
              description: "The bit is used to indicate whether autoload operation on L1-ICache3 is finished or not. 0: not finished. 1: finished."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_AUTOLOAD_ORDER
              description: "The bit is used to configure the direction of autoload operation on L1-ICache3. 0: ascending. 1: descending."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_AUTOLOAD_TRIGGER_MODE
              description: "The field is used to configure trigger mode of autoload operation on L1-ICache3. 0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger."
              bitOffset: 3
              bitWidth: 2
              access: read-only
            - name: L1_ICACHE3_AUTOLOAD_SCT0_ENA
              description: The bit is used to enable the first section for autoload operation on L1-ICache3.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_AUTOLOAD_SCT1_ENA
              description: The bit is used to enable the second section for autoload operation on L1-ICache3.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_AUTOLOAD_RGID
              description: The bit is used to set  the gid of l1 icache3 autoload.
              bitOffset: 10
              bitWidth: 4
              access: read-only
      - register:
          name: L1_ICACHE3_AUTOLOAD_SCT0_ADDR
          description: L1 instruction Cache 3 autoload section 0 address configure register
          addressOffset: 292
          size: 32
          fields:
            - name: L1_ICACHE3_AUTOLOAD_SCT0_ADDR
              description: Those bits are used to configure the start virtual address of the first section for autoload operation on L1-ICache3. Note that it should be used together with L1_ICACHE3_AUTOLOAD_SCT0_SIZE and L1_ICACHE_AUTOLOAD_SCT0_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE3_AUTOLOAD_SCT0_SIZE
          description: L1 instruction Cache 3 autoload section 0 size configure register
          addressOffset: 296
          size: 32
          fields:
            - name: L1_ICACHE3_AUTOLOAD_SCT0_SIZE
              description: Those bits are used to configure the size of the first section for autoload operation on L1-ICache3. Note that it should be used together with L1_ICACHE3_AUTOLOAD_SCT0_ADDR and L1_ICACHE_AUTOLOAD_SCT0_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-only
      - register:
          name: L1_ICACHE3_AUTOLOAD_SCT1_ADDR
          description: L1 instruction Cache 3 autoload section 1 address configure register
          addressOffset: 300
          size: 32
          fields:
            - name: L1_ICACHE3_AUTOLOAD_SCT1_ADDR
              description: Those bits are used to configure the start virtual address of the second section for autoload operation on L1-ICache3. Note that it should be used together with L1_ICACHE3_AUTOLOAD_SCT1_SIZE and L1_ICACHE_AUTOLOAD_SCT1_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE3_AUTOLOAD_SCT1_SIZE
          description: L1 instruction Cache 3 autoload section 1 size configure register
          addressOffset: 304
          size: 32
          fields:
            - name: L1_ICACHE3_AUTOLOAD_SCT1_SIZE
              description: Reserved
              bitOffset: 0
              bitWidth: 28
              access: read-only
      - register:
          name: L1_DCACHE_AUTOLOAD_CTRL
          description: L1 data Cache autoload-operation control register
          addressOffset: 308
          size: 32
          resetValue: 2
          fields:
            - name: L1_DCACHE_AUTOLOAD_ENA
              description: "The bit is used to enable and disable autoload operation on L1-DCache.  1: enable, 0: disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_DCACHE_AUTOLOAD_DONE
              description: "The bit is used to indicate whether autoload operation on L1-DCache is finished or not. 0: not finished. 1: finished."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_AUTOLOAD_ORDER
              description: "The bit is used to configure the direction of autoload operation on L1-DCache. 0: ascending. 1: descending."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: L1_DCACHE_AUTOLOAD_TRIGGER_MODE
              description: "The field is used to configure trigger mode of autoload operation on L1-DCache. 0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger."
              bitOffset: 3
              bitWidth: 2
              access: read-write
            - name: L1_DCACHE_AUTOLOAD_SCT0_ENA
              description: The bit is used to enable the first section for autoload operation on L1-DCache.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: L1_DCACHE_AUTOLOAD_SCT1_ENA
              description: The bit is used to enable the second section for autoload operation on L1-DCache.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: L1_DCACHE_AUTOLOAD_SCT2_ENA
              description: The bit is used to enable the third section for autoload operation on L1-DCache.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: L1_DCACHE_AUTOLOAD_SCT3_ENA
              description: The bit is used to enable the fourth section for autoload operation on L1-DCache.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: L1_DCACHE_AUTOLOAD_RGID
              description: The bit is used to set  the gid of l1 dcache autoload.
              bitOffset: 12
              bitWidth: 4
              access: read-write
      - register:
          name: L1_DCACHE_AUTOLOAD_SCT0_ADDR
          description: L1 data Cache autoload section 0 address configure register
          addressOffset: 312
          size: 32
          fields:
            - name: L1_DCACHE_AUTOLOAD_SCT0_ADDR
              description: Those bits are used to configure the start virtual address of the first section for autoload operation on L1-DCache. Note that it should be used together with L1_DCACHE_AUTOLOAD_SCT0_SIZE and L1_DCACHE_AUTOLOAD_SCT0_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L1_DCACHE_AUTOLOAD_SCT0_SIZE
          description: L1 data Cache autoload section 0 size configure register
          addressOffset: 316
          size: 32
          fields:
            - name: L1_DCACHE_AUTOLOAD_SCT0_SIZE
              description: Those bits are used to configure the size of the first section for autoload operation on L1-DCache. Note that it should be used together with L1_DCACHE_AUTOLOAD_SCT0_ADDR and L1_DCACHE_AUTOLOAD_SCT0_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: L1_DCACHE_AUTOLOAD_SCT1_ADDR
          description: L1 data Cache autoload section 1 address configure register
          addressOffset: 320
          size: 32
          fields:
            - name: L1_DCACHE_AUTOLOAD_SCT1_ADDR
              description: Those bits are used to configure the start virtual address of the second section for autoload operation on L1-DCache. Note that it should be used together with L1_DCACHE_AUTOLOAD_SCT1_SIZE and L1_DCACHE_AUTOLOAD_SCT1_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L1_DCACHE_AUTOLOAD_SCT1_SIZE
          description: L1 data Cache autoload section 1 size configure register
          addressOffset: 324
          size: 32
          fields:
            - name: L1_DCACHE_AUTOLOAD_SCT1_SIZE
              description: Those bits are used to configure the size of the second section for autoload operation on L1-DCache. Note that it should be used together with L1_DCACHE_AUTOLOAD_SCT1_ADDR and L1_DCACHE_AUTOLOAD_SCT1_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: L1_DCACHE_AUTOLOAD_SCT2_ADDR
          description: L1 data Cache autoload section 2 address configure register
          addressOffset: 328
          size: 32
          fields:
            - name: L1_DCACHE_AUTOLOAD_SCT2_ADDR
              description: Those bits are used to configure the start virtual address of the third section for autoload operation on L1-DCache. Note that it should be used together with L1_DCACHE_AUTOLOAD_SCT2_SIZE and L1_DCACHE_AUTOLOAD_SCT2_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L1_DCACHE_AUTOLOAD_SCT2_SIZE
          description: L1 data Cache autoload section 2 size configure register
          addressOffset: 332
          size: 32
          fields:
            - name: L1_DCACHE_AUTOLOAD_SCT2_SIZE
              description: Those bits are used to configure the size of the third section for autoload operation on L1-DCache. Note that it should be used together with L1_DCACHE_AUTOLOAD_SCT2_ADDR and L1_DCACHE_AUTOLOAD_SCT2_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: L1_DCACHE_AUTOLOAD_SCT3_ADDR
          description: L1 data Cache autoload section 1 address configure register
          addressOffset: 336
          size: 32
          fields:
            - name: L1_DCACHE_AUTOLOAD_SCT3_ADDR
              description: Those bits are used to configure the start virtual address of the fourth section for autoload operation on L1-DCache. Note that it should be used together with L1_DCACHE_AUTOLOAD_SCT3_SIZE and L1_DCACHE_AUTOLOAD_SCT3_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L1_DCACHE_AUTOLOAD_SCT3_SIZE
          description: L1 data Cache autoload section 1 size configure register
          addressOffset: 340
          size: 32
          fields:
            - name: L1_DCACHE_AUTOLOAD_SCT3_SIZE
              description: Those bits are used to configure the size of the fourth section for autoload operation on L1-DCache. Note that it should be used together with L1_DCACHE_AUTOLOAD_SCT3_ADDR and L1_DCACHE_AUTOLOAD_SCT3_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: L1_CACHE_ACS_CNT_INT_ENA
          description: Cache Access Counter Interrupt enable register
          addressOffset: 344
          size: 32
          fields:
            - name: L1_IBUS0_OVF_INT_ENA
              description: The bit is used to enable interrupt of one of counters overflow that occurs in L1-ICache0 due to bus0 accesses L1-ICache0.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_IBUS1_OVF_INT_ENA
              description: The bit is used to enable interrupt of one of counters overflow that occurs in L1-ICache1 due to bus1 accesses L1-ICache1.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_IBUS2_OVF_INT_ENA
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_IBUS3_OVF_INT_ENA
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_DBUS0_OVF_INT_ENA
              description: The bit is used to enable interrupt of one of counters overflow that occurs in L1-DCache due to bus0 accesses L1-DCache.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: L1_DBUS1_OVF_INT_ENA
              description: The bit is used to enable interrupt of one of counters overflow that occurs in L1-DCache due to bus1 accesses L1-DCache.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: L1_DBUS2_OVF_INT_ENA
              description: Reserved
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: L1_DBUS3_OVF_INT_ENA
              description: Reserved
              bitOffset: 7
              bitWidth: 1
              access: read-only
      - register:
          name: L1_CACHE_ACS_CNT_INT_CLR
          description: Cache Access Counter Interrupt clear register
          addressOffset: 348
          size: 32
          fields:
            - name: L1_IBUS0_OVF_INT_CLR
              description: The bit is used to clear counters overflow interrupt and counters in L1-ICache0 due to bus0 accesses L1-ICache0.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: L1_IBUS1_OVF_INT_CLR
              description: The bit is used to clear counters overflow interrupt and counters in L1-ICache1 due to bus1 accesses L1-ICache1.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: L1_IBUS2_OVF_INT_CLR
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_IBUS3_OVF_INT_CLR
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_DBUS0_OVF_INT_CLR
              description: The bit is used to clear counters overflow interrupt and counters in L1-DCache due to bus0 accesses L1-DCache.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: L1_DBUS1_OVF_INT_CLR
              description: The bit is used to clear counters overflow interrupt and counters in L1-DCache due to bus1 accesses L1-DCache.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: L1_DBUS2_OVF_INT_CLR
              description: Reserved
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: L1_DBUS3_OVF_INT_CLR
              description: Reserved
              bitOffset: 7
              bitWidth: 1
              access: read-only
      - register:
          name: L1_CACHE_ACS_CNT_INT_RAW
          description: Cache Access Counter Interrupt raw register
          addressOffset: 352
          size: 32
          fields:
            - name: L1_IBUS0_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L1-ICache0 due to bus0 accesses L1-ICache0.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_IBUS1_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L1-ICache1 due to bus1 accesses L1-ICache1.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_IBUS2_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L1-ICache2 due to bus2 accesses L1-ICache2.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: L1_IBUS3_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L1-ICache3 due to bus3 accesses L1-ICache3.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: L1_DBUS0_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L1-DCache due to bus0 accesses L1-DCache.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: L1_DBUS1_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L1-DCache due to bus1 accesses L1-DCache.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: L1_DBUS2_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L1-DCache due to bus2 accesses L1-DCache.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: L1_DBUS3_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L1-DCache due to bus3 accesses L1-DCache.
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: L1_CACHE_ACS_CNT_INT_ST
          description: Cache Access Counter Interrupt status register
          addressOffset: 356
          size: 32
          fields:
            - name: L1_IBUS0_OVF_INT_ST
              description: The bit indicates the interrupt status of one of counters overflow that occurs in L1-ICache0 due to bus0 accesses L1-ICache0.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_IBUS1_OVF_INT_ST
              description: The bit indicates the interrupt status of one of counters overflow that occurs in L1-ICache1 due to bus1 accesses L1-ICache1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_IBUS2_OVF_INT_ST
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_IBUS3_OVF_INT_ST
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_DBUS0_OVF_INT_ST
              description: The bit indicates the interrupt status of one of counters overflow that occurs in L1-DCache due to bus0 accesses L1-DCache.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: L1_DBUS1_OVF_INT_ST
              description: The bit indicates the interrupt status of one of counters overflow that occurs in L1-DCache due to bus1 accesses L1-DCache.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: L1_DBUS2_OVF_INT_ST
              description: Reserved
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: L1_DBUS3_OVF_INT_ST
              description: Reserved
              bitOffset: 7
              bitWidth: 1
              access: read-only
      - register:
          name: L1_CACHE_ACS_FAIL_CTRL
          description: Cache Access Fail Configuration register
          addressOffset: 360
          size: 32
          fields:
            - name: L1_ICACHE0_ACS_FAIL_CHECK_MODE
              description: "The bit is used to configure l1 icache0 access fail check mode. 0: the access fail is not propagated to the request, 1: the access fail is propagated to the request"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_ACS_FAIL_CHECK_MODE
              description: "The bit is used to configure l1 icache1 access fail check mode. 0: the access fail is not propagated to the request, 1: the access fail is propagated to the request"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE2_ACS_FAIL_CHECK_MODE
              description: "The bit is used to configure l1 icache2 access fail check mode. 0: the access fail is not propagated to the request, 1: the access fail is propagated to the request"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE3_ACS_FAIL_CHECK_MODE
              description: "The bit is used to configure l1 icache3 access fail check mode. 0: the access fail is not propagated to the request, 1: the access fail is propagated to the request"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: L1_DCACHE_ACS_FAIL_CHECK_MODE
              description: "The bit is used to configure l1 dcache access fail check mode. 0: the access fail is not propagated to the request, 1: the access fail is propagated to the request"
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: L1_CACHE_ACS_FAIL_INT_ENA
          description: Cache Access Fail Interrupt enable register
          addressOffset: 364
          size: 32
          fields:
            - name: L1_ICACHE0_FAIL_INT_ENA
              description: The bit is used to enable interrupt of access fail that occurs in L1-ICache0 due to cpu accesses L1-ICache0.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_FAIL_INT_ENA
              description: The bit is used to enable interrupt of access fail that occurs in L1-ICache1 due to cpu accesses L1-ICache1.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE2_FAIL_INT_ENA
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_FAIL_INT_ENA
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_FAIL_INT_ENA
              description: The bit is used to enable interrupt of access fail that occurs in L1-DCache due to cpu accesses L1-DCache.
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: L1_CACHE_ACS_FAIL_INT_CLR
          description: L1-Cache Access Fail Interrupt clear register
          addressOffset: 368
          size: 32
          fields:
            - name: L1_ICACHE0_FAIL_INT_CLR
              description: The bit is used to clear interrupt of access fail that occurs in L1-ICache0 due to cpu accesses L1-ICache0.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: L1_ICACHE1_FAIL_INT_CLR
              description: The bit is used to clear interrupt of access fail that occurs in L1-ICache1 due to cpu accesses L1-ICache1.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: L1_ICACHE2_FAIL_INT_CLR
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_FAIL_INT_CLR
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_FAIL_INT_CLR
              description: The bit is used to clear interrupt of access fail that occurs in L1-DCache due to cpu accesses L1-DCache.
              bitOffset: 4
              bitWidth: 1
              access: write-only
      - register:
          name: L1_CACHE_ACS_FAIL_INT_RAW
          description: Cache Access Fail Interrupt raw register
          addressOffset: 372
          size: 32
          fields:
            - name: L1_ICACHE0_FAIL_INT_RAW
              description: The raw bit of the interrupt of access fail that occurs in L1-ICache0.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_FAIL_INT_RAW
              description: The raw bit of the interrupt of access fail that occurs in L1-ICache1.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE2_FAIL_INT_RAW
              description: The raw bit of the interrupt of access fail that occurs in L1-ICache2.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE3_FAIL_INT_RAW
              description: The raw bit of the interrupt of access fail that occurs in L1-ICache3.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: L1_DCACHE_FAIL_INT_RAW
              description: The raw bit of the interrupt of access fail that occurs in L1-DCache.
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: L1_CACHE_ACS_FAIL_INT_ST
          description: Cache Access Fail Interrupt status register
          addressOffset: 376
          size: 32
          fields:
            - name: L1_ICACHE0_FAIL_INT_ST
              description: The bit indicates the interrupt status of access fail that occurs in L1-ICache0 due to cpu accesses L1-ICache.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_FAIL_INT_ST
              description: The bit indicates the interrupt status of access fail that occurs in L1-ICache1 due to cpu accesses L1-ICache.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_FAIL_INT_ST
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_FAIL_INT_ST
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_FAIL_INT_ST
              description: The bit indicates the interrupt status of access fail that occurs in L1-DCache due to cpu accesses L1-DCache.
              bitOffset: 4
              bitWidth: 1
              access: read-only
      - register:
          name: L1_CACHE_ACS_CNT_CTRL
          description: Cache Access Counter enable and clear register
          addressOffset: 380
          size: 32
          fields:
            - name: L1_IBUS0_CNT_ENA
              description: The bit is used to enable ibus0 counter in L1-ICache0.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_IBUS1_CNT_ENA
              description: The bit is used to enable ibus1 counter in L1-ICache1.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_IBUS2_CNT_ENA
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_IBUS3_CNT_ENA
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_DBUS0_CNT_ENA
              description: The bit is used to enable dbus0 counter in L1-DCache.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: L1_DBUS1_CNT_ENA
              description: The bit is used to enable dbus1 counter in L1-DCache.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: L1_DBUS2_CNT_ENA
              description: Reserved
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: L1_DBUS3_CNT_ENA
              description: Reserved
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: L1_IBUS0_CNT_CLR
              description: The bit is used to clear ibus0 counter in L1-ICache0.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: L1_IBUS1_CNT_CLR
              description: The bit is used to clear ibus1 counter in L1-ICache1.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: L1_IBUS2_CNT_CLR
              description: Reserved
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: L1_IBUS3_CNT_CLR
              description: Reserved
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: L1_DBUS0_CNT_CLR
              description: The bit is used to clear dbus0 counter in L1-DCache.
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: L1_DBUS1_CNT_CLR
              description: The bit is used to clear dbus1 counter in L1-DCache.
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: L1_DBUS2_CNT_CLR
              description: Reserved
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: L1_DBUS3_CNT_CLR
              description: Reserved
              bitOffset: 23
              bitWidth: 1
              access: read-only
      - register:
          name: L1_IBUS0_ACS_HIT_CNT
          description: L1-ICache bus0 Hit-Access Counter register
          addressOffset: 384
          size: 32
          fields:
            - name: L1_IBUS0_HIT_CNT
              description: The register records the number of hits when bus0 accesses L1-ICache0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS0_ACS_MISS_CNT
          description: L1-ICache bus0 Miss-Access Counter register
          addressOffset: 388
          size: 32
          fields:
            - name: L1_IBUS0_MISS_CNT
              description: The register records the number of missing when bus0 accesses L1-ICache0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS0_ACS_CONFLICT_CNT
          description: L1-ICache bus0 Conflict-Access Counter register
          addressOffset: 392
          size: 32
          fields:
            - name: L1_IBUS0_CONFLICT_CNT
              description: The register records the number of access-conflicts when bus0 accesses L1-ICache0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS0_ACS_NXTLVL_RD_CNT
          description: L1-ICache bus0 Next-Level-Access Counter register
          addressOffset: 396
          size: 32
          fields:
            - name: L1_IBUS0_NXTLVL_RD_CNT
              description: The register records the number of times that L1-ICache accesses L2-Cache due to bus0 accessing L1-ICache0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS1_ACS_HIT_CNT
          description: L1-ICache bus1 Hit-Access Counter register
          addressOffset: 400
          size: 32
          fields:
            - name: L1_IBUS1_HIT_CNT
              description: The register records the number of hits when bus1 accesses L1-ICache1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS1_ACS_MISS_CNT
          description: L1-ICache bus1 Miss-Access Counter register
          addressOffset: 404
          size: 32
          fields:
            - name: L1_IBUS1_MISS_CNT
              description: The register records the number of missing when bus1 accesses L1-ICache1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS1_ACS_CONFLICT_CNT
          description: L1-ICache bus1 Conflict-Access Counter register
          addressOffset: 408
          size: 32
          fields:
            - name: L1_IBUS1_CONFLICT_CNT
              description: The register records the number of access-conflicts when bus1 accesses L1-ICache1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS1_ACS_NXTLVL_RD_CNT
          description: L1-ICache bus1 Next-Level-Access Counter register
          addressOffset: 412
          size: 32
          fields:
            - name: L1_IBUS1_NXTLVL_RD_CNT
              description: The register records the number of times that L1-ICache accesses L2-Cache due to bus1 accessing L1-ICache1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS2_ACS_HIT_CNT
          description: L1-ICache bus2 Hit-Access Counter register
          addressOffset: 416
          size: 32
          fields:
            - name: L1_IBUS2_HIT_CNT
              description: The register records the number of hits when bus2 accesses L1-ICache2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS2_ACS_MISS_CNT
          description: L1-ICache bus2 Miss-Access Counter register
          addressOffset: 420
          size: 32
          fields:
            - name: L1_IBUS2_MISS_CNT
              description: The register records the number of missing when bus2 accesses L1-ICache2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS2_ACS_CONFLICT_CNT
          description: L1-ICache bus2 Conflict-Access Counter register
          addressOffset: 424
          size: 32
          fields:
            - name: L1_IBUS2_CONFLICT_CNT
              description: The register records the number of access-conflicts when bus2 accesses L1-ICache2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS2_ACS_NXTLVL_RD_CNT
          description: L1-ICache bus2 Next-Level-Access Counter register
          addressOffset: 428
          size: 32
          fields:
            - name: L1_IBUS2_NXTLVL_RD_CNT
              description: The register records the number of times that L1-ICache accesses L2-Cache due to bus2 accessing L1-ICache2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS3_ACS_HIT_CNT
          description: L1-ICache bus3 Hit-Access Counter register
          addressOffset: 432
          size: 32
          fields:
            - name: L1_IBUS3_HIT_CNT
              description: The register records the number of hits when bus3 accesses L1-ICache3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS3_ACS_MISS_CNT
          description: L1-ICache bus3 Miss-Access Counter register
          addressOffset: 436
          size: 32
          fields:
            - name: L1_IBUS3_MISS_CNT
              description: The register records the number of missing when bus3 accesses L1-ICache3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS3_ACS_CONFLICT_CNT
          description: L1-ICache bus3 Conflict-Access Counter register
          addressOffset: 440
          size: 32
          fields:
            - name: L1_IBUS3_CONFLICT_CNT
              description: The register records the number of access-conflicts when bus3 accesses L1-ICache3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_IBUS3_ACS_NXTLVL_RD_CNT
          description: L1-ICache bus3 Next-Level-Access Counter register
          addressOffset: 444
          size: 32
          fields:
            - name: L1_IBUS3_NXTLVL_RD_CNT
              description: The register records the number of times that L1-ICache accesses L2-Cache due to bus3 accessing L1-ICache3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS0_ACS_HIT_CNT
          description: L1-DCache bus0 Hit-Access Counter register
          addressOffset: 448
          size: 32
          fields:
            - name: L1_DBUS0_HIT_CNT
              description: The register records the number of hits when bus0 accesses L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS0_ACS_MISS_CNT
          description: L1-DCache bus0 Miss-Access Counter register
          addressOffset: 452
          size: 32
          fields:
            - name: L1_DBUS0_MISS_CNT
              description: The register records the number of missing when bus0 accesses L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS0_ACS_CONFLICT_CNT
          description: L1-DCache bus0 Conflict-Access Counter register
          addressOffset: 456
          size: 32
          fields:
            - name: L1_DBUS0_CONFLICT_CNT
              description: The register records the number of access-conflicts when bus0 accesses L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS0_ACS_NXTLVL_RD_CNT
          description: L1-DCache bus0 Next-Level-Access Counter register
          addressOffset: 460
          size: 32
          fields:
            - name: L1_DBUS0_NXTLVL_RD_CNT
              description: The register records the number of times that L1-DCache accesses L2-Cache due to bus0 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS0_ACS_NXTLVL_WR_CNT
          description: L1-DCache bus0 WB-Access Counter register
          addressOffset: 464
          size: 32
          fields:
            - name: L1_DBUS0_NXTLVL_WR_CNT
              description: The register records the number of write back when bus0 accesses L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS1_ACS_HIT_CNT
          description: L1-DCache bus1 Hit-Access Counter register
          addressOffset: 468
          size: 32
          fields:
            - name: L1_DBUS1_HIT_CNT
              description: The register records the number of hits when bus1 accesses L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS1_ACS_MISS_CNT
          description: L1-DCache bus1 Miss-Access Counter register
          addressOffset: 472
          size: 32
          fields:
            - name: L1_DBUS1_MISS_CNT
              description: The register records the number of missing when bus1 accesses L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS1_ACS_CONFLICT_CNT
          description: L1-DCache bus1 Conflict-Access Counter register
          addressOffset: 476
          size: 32
          fields:
            - name: L1_DBUS1_CONFLICT_CNT
              description: The register records the number of access-conflicts when bus1 accesses L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS1_ACS_NXTLVL_RD_CNT
          description: L1-DCache bus1 Next-Level-Access Counter register
          addressOffset: 480
          size: 32
          fields:
            - name: L1_DBUS1_NXTLVL_RD_CNT
              description: The register records the number of times that L1-DCache accesses L2-Cache due to bus1 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS1_ACS_NXTLVL_WR_CNT
          description: L1-DCache bus1 WB-Access Counter register
          addressOffset: 484
          size: 32
          fields:
            - name: L1_DBUS1_NXTLVL_WR_CNT
              description: The register records the number of write back when bus1 accesses L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS2_ACS_HIT_CNT
          description: L1-DCache bus2 Hit-Access Counter register
          addressOffset: 488
          size: 32
          fields:
            - name: L1_DBUS2_HIT_CNT
              description: The register records the number of hits when bus2 accesses L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS2_ACS_MISS_CNT
          description: L1-DCache bus2 Miss-Access Counter register
          addressOffset: 492
          size: 32
          fields:
            - name: L1_DBUS2_MISS_CNT
              description: The register records the number of missing when bus2 accesses L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS2_ACS_CONFLICT_CNT
          description: L1-DCache bus2 Conflict-Access Counter register
          addressOffset: 496
          size: 32
          fields:
            - name: L1_DBUS2_CONFLICT_CNT
              description: The register records the number of access-conflicts when bus2 accesses L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS2_ACS_NXTLVL_RD_CNT
          description: L1-DCache bus2 Next-Level-Access Counter register
          addressOffset: 500
          size: 32
          fields:
            - name: L1_DBUS2_NXTLVL_RD_CNT
              description: The register records the number of times that L1-DCache accesses L2-Cache due to bus2 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS2_ACS_NXTLVL_WR_CNT
          description: L1-DCache bus2 WB-Access Counter register
          addressOffset: 504
          size: 32
          fields:
            - name: L1_DBUS2_NXTLVL_WR_CNT
              description: The register records the number of write back when bus2 accesses L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS3_ACS_HIT_CNT
          description: L1-DCache bus3 Hit-Access Counter register
          addressOffset: 508
          size: 32
          fields:
            - name: L1_DBUS3_HIT_CNT
              description: The register records the number of hits when bus3 accesses L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS3_ACS_MISS_CNT
          description: L1-DCache bus3 Miss-Access Counter register
          addressOffset: 512
          size: 32
          fields:
            - name: L1_DBUS3_MISS_CNT
              description: The register records the number of missing when bus3 accesses L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS3_ACS_CONFLICT_CNT
          description: L1-DCache bus3 Conflict-Access Counter register
          addressOffset: 516
          size: 32
          fields:
            - name: L1_DBUS3_CONFLICT_CNT
              description: The register records the number of access-conflicts when bus3 accesses L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS3_ACS_NXTLVL_RD_CNT
          description: L1-DCache bus3 Next-Level-Access Counter register
          addressOffset: 520
          size: 32
          fields:
            - name: L1_DBUS3_NXTLVL_RD_CNT
              description: The register records the number of times that L1-DCache accesses L2-Cache due to bus3 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DBUS3_ACS_NXTLVL_WR_CNT
          description: L1-DCache bus3 WB-Access Counter register
          addressOffset: 524
          size: 32
          fields:
            - name: L1_DBUS3_NXTLVL_WR_CNT
              description: The register records the number of write back when bus0 accesses L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE0_ACS_FAIL_ID_ATTR
          description: L1-ICache0 Access Fail ID/attribution information register
          addressOffset: 528
          size: 32
          fields:
            - name: L1_ICACHE0_FAIL_ID
              description: The register records the ID of fail-access when cache0 accesses L1-ICache.
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: L1_ICACHE0_FAIL_ATTR
              description: The register records the attribution of fail-access when cache0 accesses L1-ICache.
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: L1_ICACHE0_ACS_FAIL_ADDR
          description: L1-ICache0 Access Fail Address information register
          addressOffset: 532
          size: 32
          fields:
            - name: L1_ICACHE0_FAIL_ADDR
              description: The register records the address of fail-access when cache0 accesses L1-ICache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE1_ACS_FAIL_ID_ATTR
          description: L1-ICache0 Access Fail ID/attribution information register
          addressOffset: 536
          size: 32
          fields:
            - name: L1_ICACHE1_FAIL_ID
              description: The register records the ID of fail-access when cache1 accesses L1-ICache.
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: L1_ICACHE1_FAIL_ATTR
              description: The register records the attribution of fail-access when cache1 accesses L1-ICache.
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: L1_ICACHE1_ACS_FAIL_ADDR
          description: L1-ICache0 Access Fail Address information register
          addressOffset: 540
          size: 32
          fields:
            - name: L1_ICACHE1_FAIL_ADDR
              description: The register records the address of fail-access when cache1 accesses L1-ICache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE2_ACS_FAIL_ID_ATTR
          description: L1-ICache0 Access Fail ID/attribution information register
          addressOffset: 544
          size: 32
          fields:
            - name: L1_ICACHE2_FAIL_ID
              description: The register records the ID of fail-access when cache2 accesses L1-ICache.
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: L1_ICACHE2_FAIL_ATTR
              description: The register records the attribution of fail-access when cache2 accesses L1-ICache.
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: L1_ICACHE2_ACS_FAIL_ADDR
          description: L1-ICache0 Access Fail Address information register
          addressOffset: 548
          size: 32
          fields:
            - name: L1_ICACHE2_FAIL_ADDR
              description: The register records the address of fail-access when cache2 accesses L1-ICache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_ICACHE3_ACS_FAIL_ID_ATTR
          description: L1-ICache0 Access Fail ID/attribution information register
          addressOffset: 552
          size: 32
          fields:
            - name: L1_ICACHE3_FAIL_ID
              description: The register records the ID of fail-access when cache3 accesses L1-ICache.
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: L1_ICACHE3_FAIL_ATTR
              description: The register records the attribution of fail-access when cache3 accesses L1-ICache.
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: L1_ICACHE3_ACS_FAIL_ADDR
          description: L1-ICache0 Access Fail Address information register
          addressOffset: 556
          size: 32
          fields:
            - name: L1_ICACHE3_FAIL_ADDR
              description: The register records the address of fail-access when cache3 accesses L1-ICache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L1_DCACHE_ACS_FAIL_ID_ATTR
          description: L1-DCache Access Fail ID/attribution information register
          addressOffset: 560
          size: 32
          fields:
            - name: L1_DCACHE_FAIL_ID
              description: The register records the ID of fail-access when cache accesses L1-DCache.
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: L1_DCACHE_FAIL_ATTR
              description: The register records the attribution of fail-access when cache accesses L1-DCache.
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: L1_DCACHE_ACS_FAIL_ADDR
          description: L1-DCache Access Fail Address information register
          addressOffset: 564
          size: 32
          fields:
            - name: L1_DCACHE_FAIL_ADDR
              description: The register records the address of fail-access when cache accesses L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SYNC_L1_CACHE_PRELOAD_INT_ENA
          description: L1-Cache Access Fail Interrupt enable register
          addressOffset: 568
          size: 32
          fields:
            - name: L1_ICACHE0_PLD_DONE_INT_ENA
              description: "The bit is used to enable interrupt of L1-ICache0 preload-operation. If preload operation is done, interrupt occurs."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_PLD_DONE_INT_ENA
              description: "The bit is used to enable interrupt of L1-ICache1 preload-operation. If preload operation is done, interrupt occurs."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE2_PLD_DONE_INT_ENA
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_PLD_DONE_INT_ENA
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_PLD_DONE_INT_ENA
              description: "The bit is used to enable interrupt of L1-DCache preload-operation. If preload operation is done, interrupt occurs."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SYNC_DONE_INT_ENA
              description: The bit is used to enable interrupt of Cache sync-operation done.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE0_PLD_ERR_INT_ENA
              description: The bit is used to enable interrupt of L1-ICache0 preload-operation error.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_PLD_ERR_INT_ENA
              description: The bit is used to enable interrupt of L1-ICache1 preload-operation error.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE2_PLD_ERR_INT_ENA
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_PLD_ERR_INT_ENA
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_PLD_ERR_INT_ENA
              description: The bit is used to enable interrupt of L1-DCache preload-operation error.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SYNC_ERR_INT_ENA
              description: The bit is used to enable interrupt of Cache sync-operation error.
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: SYNC_L1_CACHE_PRELOAD_INT_CLR
          description: Sync Preload operation Interrupt clear register
          addressOffset: 572
          size: 32
          fields:
            - name: L1_ICACHE0_PLD_DONE_INT_CLR
              description: The bit is used to clear interrupt that occurs only when L1-ICache0 preload-operation is done.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: L1_ICACHE1_PLD_DONE_INT_CLR
              description: The bit is used to clear interrupt that occurs only when L1-ICache1 preload-operation is done.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: L1_ICACHE2_PLD_DONE_INT_CLR
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_PLD_DONE_INT_CLR
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_PLD_DONE_INT_CLR
              description: The bit is used to clear interrupt that occurs only when L1-DCache preload-operation is done.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SYNC_DONE_INT_CLR
              description: The bit is used to clear interrupt that occurs only when Cache sync-operation is done.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: L1_ICACHE0_PLD_ERR_INT_CLR
              description: The bit is used to clear interrupt of L1-ICache0 preload-operation error.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: L1_ICACHE1_PLD_ERR_INT_CLR
              description: The bit is used to clear interrupt of L1-ICache1 preload-operation error.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: L1_ICACHE2_PLD_ERR_INT_CLR
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_PLD_ERR_INT_CLR
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_PLD_ERR_INT_CLR
              description: The bit is used to clear interrupt of L1-DCache preload-operation error.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: SYNC_ERR_INT_CLR
              description: The bit is used to clear interrupt of Cache sync-operation error.
              bitOffset: 13
              bitWidth: 1
              access: write-only
      - register:
          name: SYNC_L1_CACHE_PRELOAD_INT_RAW
          description: Sync Preload operation Interrupt raw register
          addressOffset: 576
          size: 32
          fields:
            - name: L1_ICACHE0_PLD_DONE_INT_RAW
              description: The raw bit of the interrupt that occurs only when L1-ICache0 preload-operation is done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_PLD_DONE_INT_RAW
              description: The raw bit of the interrupt that occurs only when L1-ICache1 preload-operation is done.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE2_PLD_DONE_INT_RAW
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE3_PLD_DONE_INT_RAW
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: L1_DCACHE_PLD_DONE_INT_RAW
              description: The raw bit of the interrupt that occurs only when L1-DCache preload-operation is done.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SYNC_DONE_INT_RAW
              description: The raw bit of the interrupt that occurs only when Cache sync-operation is done.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE0_PLD_ERR_INT_RAW
              description: The raw bit of the interrupt that occurs only when L1-ICache0 preload-operation error occurs.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_PLD_ERR_INT_RAW
              description: The raw bit of the interrupt that occurs only when L1-ICache1 preload-operation error occurs.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE2_PLD_ERR_INT_RAW
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE3_PLD_ERR_INT_RAW
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: L1_DCACHE_PLD_ERR_INT_RAW
              description: The raw bit of the interrupt that occurs only when L1-DCache preload-operation error occurs.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SYNC_ERR_INT_RAW
              description: The raw bit of the interrupt that occurs only when Cache sync-operation error occurs.
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: SYNC_L1_CACHE_PRELOAD_INT_ST
          description: L1-Cache Access Fail Interrupt status register
          addressOffset: 580
          size: 32
          fields:
            - name: L1_ICACHE0_PLD_DONE_INT_ST
              description: The bit indicates the status of the interrupt that occurs only when L1-ICache0 preload-operation is done.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_PLD_DONE_INT_ST
              description: The bit indicates the status of the interrupt that occurs only when L1-ICache1 preload-operation is done.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_PLD_DONE_INT_ST
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_PLD_DONE_INT_ST
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_PLD_DONE_INT_ST
              description: The bit indicates the status of the interrupt that occurs only when L1-DCache preload-operation is done.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SYNC_DONE_INT_ST
              description: The bit indicates the status of the interrupt that occurs only when Cache sync-operation is done.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE0_PLD_ERR_INT_ST
              description: The bit indicates the status of the interrupt of L1-ICache0 preload-operation error.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE1_PLD_ERR_INT_ST
              description: The bit indicates the status of the interrupt of L1-ICache1 preload-operation error.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE2_PLD_ERR_INT_ST
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_PLD_ERR_INT_ST
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_PLD_ERR_INT_ST
              description: The bit indicates the status of the interrupt of L1-DCache preload-operation error.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: SYNC_ERR_INT_ST
              description: The bit indicates the status of the interrupt of Cache sync-operation error.
              bitOffset: 13
              bitWidth: 1
              access: read-only
      - register:
          name: SYNC_L1_CACHE_PRELOAD_EXCEPTION
          description: Cache Sync/Preload Operation exception register
          addressOffset: 584
          size: 32
          fields:
            - name: L1_ICACHE0_PLD_ERR_CODE
              description: The value 2 is Only available which means preload size is error in L1-ICache0.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: L1_ICACHE1_PLD_ERR_CODE
              description: The value 2 is Only available which means preload size is error in L1-ICache1.
              bitOffset: 2
              bitWidth: 2
              access: read-only
            - name: L1_ICACHE2_PLD_ERR_CODE
              description: Reserved
              bitOffset: 4
              bitWidth: 2
              access: read-only
            - name: L1_ICACHE3_PLD_ERR_CODE
              description: Reserved
              bitOffset: 6
              bitWidth: 2
              access: read-only
            - name: L1_DCACHE_PLD_ERR_CODE
              description: The value 2 is Only available which means preload size is error in L1-DCache.
              bitOffset: 8
              bitWidth: 2
              access: read-only
            - name: SYNC_ERR_CODE
              description: "The values 0-2 are available which means sync map, command conflict and size are error in Cache System."
              bitOffset: 12
              bitWidth: 2
              access: read-only
      - register:
          name: L1_CACHE_SYNC_RST_CTRL
          description: Cache Sync Reset control register
          addressOffset: 588
          size: 32
          fields:
            - name: L1_ICACHE0_SYNC_RST
              description: set this bit to reset sync-logic inside L1-ICache0. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_SYNC_RST
              description: set this bit to reset sync-logic inside L1-ICache1. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE2_SYNC_RST
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_SYNC_RST
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_SYNC_RST
              description: set this bit to reset sync-logic inside L1-DCache. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs.
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: L1_CACHE_PRELOAD_RST_CTRL
          description: Cache Preload Reset control register
          addressOffset: 592
          size: 32
          fields:
            - name: L1_ICACHE0_PLD_RST
              description: set this bit to reset preload-logic inside L1-ICache0. Recommend that this should only be used to initialize preload-logic when some fatal error of preload-logic occurs.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_PLD_RST
              description: set this bit to reset preload-logic inside L1-ICache1. Recommend that this should only be used to initialize preload-logic when some fatal error of preload-logic occurs.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE2_PLD_RST
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_PLD_RST
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_PLD_RST
              description: set this bit to reset preload-logic inside L1-DCache. Recommend that this should only be used to initialize preload-logic when some fatal error of preload-logic occurs.
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: L1_CACHE_AUTOLOAD_BUF_CLR_CTRL
          description: Cache Autoload buffer clear control register
          addressOffset: 596
          size: 32
          fields:
            - name: L1_ICACHE0_ALD_BUF_CLR
              description: "set this bit to clear autoload-buffer inside L1-ICache0. If this bit is active, autoload will not work in L1-ICache0. This bit should not be active when autoload works in L1-ICache0."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_ALD_BUF_CLR
              description: "set this bit to clear autoload-buffer inside L1-ICache1. If this bit is active, autoload will not work in L1-ICache1. This bit should not be active when autoload works in L1-ICache1."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE2_ALD_BUF_CLR
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_ALD_BUF_CLR
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_ALD_BUF_CLR
              description: "set this bit to clear autoload-buffer inside L1-DCache. If this bit is active, autoload will not work in L1-DCache. This bit should not be active when autoload works in L1-DCache."
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: L1_UNALLOCATE_BUFFER_CLEAR
          description: Unallocate request buffer clear registers
          addressOffset: 600
          size: 32
          fields:
            - name: L1_ICACHE0_UNALLOC_CLR
              description: The bit is used to clear the unallocate request buffer of l1 icache0 where the unallocate request is responsed but not completed.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_UNALLOC_CLR
              description: The bit is used to clear the unallocate request buffer of l1 icache1 where the unallocate request is responsed but not completed.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE2_UNALLOC_CLR
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_UNALLOC_CLR
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_UNALLOC_CLR
              description: The bit is used to clear the unallocate request buffer of l1 dcache where the unallocate request is responsed but not completed.
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: L1_CACHE_OBJECT_CTRL
          description: Cache Tag and Data memory Object control register
          addressOffset: 604
          size: 32
          fields:
            - name: L1_ICACHE0_TAG_OBJECT
              description: Set this bit to set L1-ICache0 tag memory as object. This bit should be onehot with the others fields inside this register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_TAG_OBJECT
              description: Set this bit to set L1-ICache1 tag memory as object. This bit should be onehot with the others fields inside this register.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE2_TAG_OBJECT
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_TAG_OBJECT
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_TAG_OBJECT
              description: Set this bit to set L1-DCache tag memory as object. This bit should be onehot with the others fields inside this register.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE0_MEM_OBJECT
              description: Set this bit to set L1-ICache0 data memory as object. This bit should be onehot with the others fields inside this register.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE1_MEM_OBJECT
              description: Set this bit to set L1-ICache1 data memory as object. This bit should be onehot with the others fields inside this register.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: L1_ICACHE2_MEM_OBJECT
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L1_ICACHE3_MEM_OBJECT
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L1_DCACHE_MEM_OBJECT
              description: Set this bit to set L1-DCache data memory as object. This bit should be onehot with the others fields inside this register.
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: L1_CACHE_WAY_OBJECT
          description: Cache Tag and Data memory way register
          addressOffset: 608
          size: 32
          fields:
            - name: L1_CACHE_WAY_OBJECT
              description: "Set this bits to select which way of the tag-object will be accessed. 0: way0, 1: way1, 2: way2, 3: way3, ?, 7: way7."
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: L1_CACHE_VADDR
          description: Cache Vaddr register
          addressOffset: 612
          size: 32
          resetValue: 1073741824
          fields:
            - name: L1_CACHE_VADDR
              description: Those bits stores the virtual address which will decide where inside the specified tag memory object will be accessed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L1_CACHE_DEBUG_BUS
          description: Cache Tag/data memory content register
          addressOffset: 616
          size: 32
          resetValue: 616
          fields:
            - name: L1_CACHE_DEBUG_BUS
              description: This is a constant place where we can write data to or read data from the tag/data memory on the specified cache.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LEVEL_SPLIT0
          description: USED TO SPLIT L1 CACHE AND L2 CACHE
          addressOffset: 620
          size: 32
          resetValue: 620
          fields:
            - name: LEVEL_SPLIT0
              description: Reserved
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_CACHE_CTRL
          description: L2 Cache(L2-Cache) control register
          addressOffset: 624
          size: 32
          resetValue: 16
          fields:
            - name: L2_CACHE_SHUT_DMA
              description: "The bit is used to disable DMA access L2-Cache, 0: enable, 1: disable"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_UNDEF_OP
              description: Reserved
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: L2_BYPASS_CACHE_CONF
          description: Bypass Cache configure register
          addressOffset: 628
          size: 32
          fields:
            - name: BYPASS_L2_CACHE_EN
              description: "The bit is used to enable bypass L2-Cache. 0: disable bypass, 1: enable bypass."
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: L2_CACHE_CACHESIZE_CONF
          description: L2 Cache CacheSize mode configure register
          addressOffset: 632
          size: 32
          resetValue: 1024
          fields:
            - name: L2_CACHE_CACHESIZE_256
              description: The field is used to configure cachesize of L2-Cache as 256 bytes. This field and all other fields within this register is onehot.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_CACHESIZE_512
              description: The field is used to configure cachesize of L2-Cache as 512 bytes. This field and all other fields within this register is onehot.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_CACHESIZE_1K
              description: The field is used to configure cachesize of L2-Cache as 1k bytes. This field and all other fields within this register is onehot.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_CACHESIZE_2K
              description: The field is used to configure cachesize of L2-Cache as 2k bytes. This field and all other fields within this register is onehot.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_CACHESIZE_4K
              description: The field is used to configure cachesize of L2-Cache as 4k bytes. This field and all other fields within this register is onehot.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_CACHESIZE_8K
              description: The field is used to configure cachesize of L2-Cache as 8k bytes. This field and all other fields within this register is onehot.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_CACHESIZE_16K
              description: The field is used to configure cachesize of L2-Cache as 16k bytes. This field and all other fields within this register is onehot.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_CACHESIZE_32K
              description: The field is used to configure cachesize of L2-Cache as 32k bytes. This field and all other fields within this register is onehot.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_CACHESIZE_64K
              description: The field is used to configure cachesize of L2-Cache as 64k bytes. This field and all other fields within this register is onehot.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_CACHESIZE_128K
              description: The field is used to configure cachesize of L2-Cache as 128k bytes. This field and all other fields within this register is onehot.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_CACHESIZE_256K
              description: The field is used to configure cachesize of L2-Cache as 256k bytes. This field and all other fields within this register is onehot.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_CACHESIZE_512K
              description: The field is used to configure cachesize of L2-Cache as 512k bytes. This field and all other fields within this register is onehot.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_CACHESIZE_1024K
              description: The field is used to configure cachesize of L2-Cache as 1024k bytes. This field and all other fields within this register is onehot.
              bitOffset: 12
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_BLOCKSIZE_CONF
          description: L2 Cache BlockSize mode configure register
          addressOffset: 636
          size: 32
          resetValue: 8
          fields:
            - name: L2_CACHE_BLOCKSIZE_8
              description: The field is used to configureblocksize of L2-Cache as 8 bytes. This field and all other fields within this register is onehot.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_BLOCKSIZE_16
              description: The field is used to configureblocksize of L2-Cache as 16 bytes. This field and all other fields within this register is onehot.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_BLOCKSIZE_32
              description: The field is used to configureblocksize of L2-Cache as 32 bytes. This field and all other fields within this register is onehot.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_BLOCKSIZE_64
              description: The field is used to configureblocksize of L2-Cache as 64 bytes. This field and all other fields within this register is onehot.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_BLOCKSIZE_128
              description: The field is used to configureblocksize of L2-Cache as 128 bytes. This field and all other fields within this register is onehot.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_BLOCKSIZE_256
              description: The field is used to configureblocksize of L2-Cache as 256 bytes. This field and all other fields within this register is onehot.
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_WRAP_AROUND_CTRL
          description: Cache wrap around control register
          addressOffset: 640
          size: 32
          fields:
            - name: L2_CACHE_WRAP
              description: Set this bit as 1 to enable L2-Cache wrap around mode.
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: L2_CACHE_TAG_MEM_POWER_CTRL
          description: Cache tag memory power control register
          addressOffset: 644
          size: 32
          resetValue: 5242880
          fields:
            - name: L2_CACHE_TAG_MEM_FORCE_ON
              description: "The bit is used to close clock gating of  L2-Cache tag memory. 1: close gating, 0: open clock gating."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_TAG_MEM_FORCE_PD
              description: "The bit is used to power L2-Cache tag memory down. 0: follow rtc_lslp, 1: power down"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_TAG_MEM_FORCE_PU
              description: "The bit is used to power L2-Cache tag memory up. 0: follow rtc_lslp, 1: power up"
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: L2_CACHE_DATA_MEM_POWER_CTRL
          description: Cache data memory power control register
          addressOffset: 648
          size: 32
          resetValue: 5242880
          fields:
            - name: L2_CACHE_DATA_MEM_FORCE_ON
              description: "The bit is used to close clock gating of  L2-Cache data memory. 1: close gating, 0: open clock gating."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_DATA_MEM_FORCE_PD
              description: "The bit is used to power L2-Cache data memory down. 0: follow rtc_lslp, 1: power down"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_DATA_MEM_FORCE_PU
              description: "The bit is used to power L2-Cache data memory up. 0: follow rtc_lslp, 1: power up"
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: L2_CACHE_FREEZE_CTRL
          description: Cache Freeze control register
          addressOffset: 652
          size: 32
          fields:
            - name: L2_CACHE_FREEZE_EN
              description: The bit is used to enable freeze operation on L2-Cache. It can be cleared by software.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_FREEZE_MODE
              description: "The bit is used to configure mode of freeze operation L2-Cache. 0: a miss-access will not stuck. 1: a miss-access will stuck."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_FREEZE_DONE
              description: "The bit is used to indicate whether freeze operation on L2-Cache is finished or not. 0: not finished. 1: finished."
              bitOffset: 22
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_DATA_MEM_ACS_CONF
          description: Cache data memory access configure register
          addressOffset: 656
          size: 32
          resetValue: 3145728
          fields:
            - name: L2_CACHE_DATA_MEM_RD_EN
              description: "The bit is used to enable config-bus read L2-Cache data memoryory. 0: disable, 1: enable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_DATA_MEM_WR_EN
              description: "The bit is used to enable config-bus write L2-Cache data memoryory. 0: disable, 1: enable."
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          name: L2_CACHE_TAG_MEM_ACS_CONF
          description: Cache tag memory access configure register
          addressOffset: 660
          size: 32
          resetValue: 3145728
          fields:
            - name: L2_CACHE_TAG_MEM_RD_EN
              description: "The bit is used to enable config-bus read L2-Cache tag memoryory. 0: disable, 1: enable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_TAG_MEM_WR_EN
              description: "The bit is used to enable config-bus write L2-Cache tag memoryory. 0: disable, 1: enable."
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          name: L2_CACHE_PRELOCK_CONF
          description: L2 Cache prelock configure register
          addressOffset: 664
          size: 32
          fields:
            - name: L2_CACHE_PRELOCK_SCT0_EN
              description: The bit is used to enable the first section of prelock function on L2-Cache.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_PRELOCK_SCT1_EN
              description: The bit is used to enable the second section of prelock function on L2-Cache.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_PRELOCK_RGID
              description: The bit is used to set  the gid of l2 cache prelock.
              bitOffset: 2
              bitWidth: 4
              access: read-write
      - register:
          name: L2_CACHE_PRELOCK_SCT0_ADDR
          description: L2 Cache prelock section0 address configure register
          addressOffset: 668
          size: 32
          fields:
            - name: L2_CACHE_PRELOCK_SCT0_ADDR
              description: "Those bits are used to configure the start virtual address of the first section of prelock on L2-Cache, which should be used together with L2_CACHE_PRELOCK_SCT0_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L2_CACHE_PRELOCK_SCT1_ADDR
          description: L2 Cache prelock section1 address configure register
          addressOffset: 672
          size: 32
          fields:
            - name: L2_CACHE_PRELOCK_SCT1_ADDR
              description: "Those bits are used to configure the start virtual address of the second section of prelock on L2-Cache, which should be used together with L2_CACHE_PRELOCK_SCT1_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L2_CACHE_PRELOCK_SCT_SIZE
          description: L2 Cache prelock section size configure register
          addressOffset: 676
          size: 32
          resetValue: 4294967295
          fields:
            - name: L2_CACHE_PRELOCK_SCT0_SIZE
              description: "Those bits are used to configure the size of the first section of prelock on L2-Cache, which should be used together with L2_CACHE_PRELOCK_SCT0_ADDR_REG"
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: L2_CACHE_PRELOCK_SCT1_SIZE
              description: "Those bits are used to configure the size of the second section of prelock on L2-Cache, which should be used together with L2_CACHE_PRELOCK_SCT1_ADDR_REG"
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: L2_CACHE_PRELOAD_CTRL
          description: L2 Cache preload-operation control register
          addressOffset: 680
          size: 32
          resetValue: 2
          fields:
            - name: L2_CACHE_PRELOAD_ENA
              description: The bit is used to enable preload operation on L2-Cache. It will be cleared by hardware automatically after preload operation is done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_PRELOAD_DONE
              description: "The bit is used to indicate whether preload operation is finished or not. 0: not finished. 1: finished."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_PRELOAD_ORDER
              description: "The bit is used to configure the direction of preload operation. 0: ascending, 1: descending."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_PRELOAD_RGID
              description: The bit is used to set  the gid of l2 cache preload.
              bitOffset: 3
              bitWidth: 4
              access: read-write
      - register:
          name: L2_CACHE_PRELOAD_ADDR
          description: L2 Cache preload address configure register
          addressOffset: 684
          size: 32
          fields:
            - name: L2_CACHE_PRELOAD_ADDR
              description: "Those bits are used to configure the start virtual address of preload on L2-Cache, which should be used together with L2_CACHE_PRELOAD_SIZE_REG"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L2_CACHE_PRELOAD_SIZE
          description: L2 Cache preload size configure register
          addressOffset: 688
          size: 32
          fields:
            - name: L2_CACHE_PRELOAD_SIZE
              description: "Those bits are used to configure the size of the first section of prelock on L2-Cache, which should be used together with L2_CACHE_PRELOAD_ADDR_REG"
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: L2_CACHE_AUTOLOAD_CTRL
          description: L2 Cache autoload-operation control register
          addressOffset: 692
          size: 32
          resetValue: 2
          fields:
            - name: L2_CACHE_AUTOLOAD_ENA
              description: "The bit is used to enable and disable autoload operation on L2-Cache.  1: enable, 0: disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_AUTOLOAD_DONE
              description: "The bit is used to indicate whether autoload operation on L2-Cache is finished or not. 0: not finished. 1: finished."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_AUTOLOAD_ORDER
              description: "The bit is used to configure the direction of autoload operation on L2-Cache. 0: ascending. 1: descending."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_AUTOLOAD_TRIGGER_MODE
              description: "The field is used to configure trigger mode of autoload operation on L2-Cache. 0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger."
              bitOffset: 3
              bitWidth: 2
              access: read-write
            - name: L2_CACHE_AUTOLOAD_SCT0_ENA
              description: The bit is used to enable the first section for autoload operation on L2-Cache.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_AUTOLOAD_SCT1_ENA
              description: The bit is used to enable the second section for autoload operation on L2-Cache.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_AUTOLOAD_SCT2_ENA
              description: The bit is used to enable the third section for autoload operation on L2-Cache.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_AUTOLOAD_SCT3_ENA
              description: The bit is used to enable the fourth section for autoload operation on L2-Cache.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_AUTOLOAD_RGID
              description: The bit is used to set  the gid of l2 cache autoload.
              bitOffset: 12
              bitWidth: 4
              access: read-write
      - register:
          name: L2_CACHE_AUTOLOAD_SCT0_ADDR
          description: L2 Cache autoload section 0 address configure register
          addressOffset: 696
          size: 32
          fields:
            - name: L2_CACHE_AUTOLOAD_SCT0_ADDR
              description: Those bits are used to configure the start virtual address of the first section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT0_SIZE and L2_CACHE_AUTOLOAD_SCT0_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L2_CACHE_AUTOLOAD_SCT0_SIZE
          description: L2 Cache autoload section 0 size configure register
          addressOffset: 700
          size: 32
          fields:
            - name: L2_CACHE_AUTOLOAD_SCT0_SIZE
              description: Those bits are used to configure the size of the first section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT0_ADDR and L2_CACHE_AUTOLOAD_SCT0_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: L2_CACHE_AUTOLOAD_SCT1_ADDR
          description: L2 Cache autoload section 1 address configure register
          addressOffset: 704
          size: 32
          fields:
            - name: L2_CACHE_AUTOLOAD_SCT1_ADDR
              description: Those bits are used to configure the start virtual address of the second section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT1_SIZE and L2_CACHE_AUTOLOAD_SCT1_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L2_CACHE_AUTOLOAD_SCT1_SIZE
          description: L2 Cache autoload section 1 size configure register
          addressOffset: 708
          size: 32
          fields:
            - name: L2_CACHE_AUTOLOAD_SCT1_SIZE
              description: Those bits are used to configure the size of the second section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT1_ADDR and L2_CACHE_AUTOLOAD_SCT1_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: L2_CACHE_AUTOLOAD_SCT2_ADDR
          description: L2 Cache autoload section 2 address configure register
          addressOffset: 712
          size: 32
          fields:
            - name: L2_CACHE_AUTOLOAD_SCT2_ADDR
              description: Those bits are used to configure the start virtual address of the third section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT2_SIZE and L2_CACHE_AUTOLOAD_SCT2_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L2_CACHE_AUTOLOAD_SCT2_SIZE
          description: L2 Cache autoload section 2 size configure register
          addressOffset: 716
          size: 32
          fields:
            - name: L2_CACHE_AUTOLOAD_SCT2_SIZE
              description: Those bits are used to configure the size of the third section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT2_ADDR and L2_CACHE_AUTOLOAD_SCT2_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: L2_CACHE_AUTOLOAD_SCT3_ADDR
          description: L2 Cache autoload section 3 address configure register
          addressOffset: 720
          size: 32
          fields:
            - name: L2_CACHE_AUTOLOAD_SCT3_ADDR
              description: Those bits are used to configure the start virtual address of the fourth section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT3_SIZE and L2_CACHE_AUTOLOAD_SCT3_ENA.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L2_CACHE_AUTOLOAD_SCT3_SIZE
          description: L2 Cache autoload section 3 size configure register
          addressOffset: 724
          size: 32
          fields:
            - name: L2_CACHE_AUTOLOAD_SCT3_SIZE
              description: Those bits are used to configure the size of the fourth section for autoload operation on L2-Cache. Note that it should be used together with L2_CACHE_AUTOLOAD_SCT3_ADDR and L2_CACHE_AUTOLOAD_SCT3_ENA.
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: L2_CACHE_ACS_CNT_INT_ENA
          description: Cache Access Counter Interrupt enable register
          addressOffset: 728
          size: 32
          fields:
            - name: L2_IBUS0_OVF_INT_ENA
              description: The bit is used to enable interrupt of one of counters overflow that occurs in L2-Cache due to bus0 accesses L2-Cache.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: L2_IBUS1_OVF_INT_ENA
              description: The bit is used to enable interrupt of one of counters overflow that occurs in L2-Cache due to bus1 accesses L2-Cache.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: L2_IBUS2_OVF_INT_ENA
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L2_IBUS3_OVF_INT_ENA
              description: Reserved
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: L2_DBUS0_OVF_INT_ENA
              description: The bit is used to enable interrupt of one of counters overflow that occurs in L2-Cache due to bus0 accesses L2-Cache.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: L2_DBUS1_OVF_INT_ENA
              description: The bit is used to enable interrupt of one of counters overflow that occurs in L2-Cache due to bus1 accesses L2-Cache.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: L2_DBUS2_OVF_INT_ENA
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: L2_DBUS3_OVF_INT_ENA
              description: Reserved
              bitOffset: 15
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_ACS_CNT_INT_CLR
          description: Cache Access Counter Interrupt clear register
          addressOffset: 732
          size: 32
          fields:
            - name: L2_IBUS0_OVF_INT_CLR
              description: The bit is used to clear counters overflow interrupt and counters in L2-Cache due to bus0 accesses L2-Cache.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: L2_IBUS1_OVF_INT_CLR
              description: The bit is used to clear counters overflow interrupt and counters in L2-Cache due to bus1 accesses L2-Cache.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: L2_IBUS2_OVF_INT_CLR
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L2_IBUS3_OVF_INT_CLR
              description: Reserved
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: L2_DBUS0_OVF_INT_CLR
              description: The bit is used to clear counters overflow interrupt and counters in L2-Cache due to bus0 accesses L2-Cache.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: L2_DBUS1_OVF_INT_CLR
              description: The bit is used to clear counters overflow interrupt and counters in L2-Cache due to bus1 accesses L2-Cache.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: L2_DBUS2_OVF_INT_CLR
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: L2_DBUS3_OVF_INT_CLR
              description: Reserved
              bitOffset: 15
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_ACS_CNT_INT_RAW
          description: Cache Access Counter Interrupt raw register
          addressOffset: 736
          size: 32
          fields:
            - name: L2_IBUS0_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus0 accesses L2-ICache0.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: L2_IBUS1_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus1 accesses L2-ICache1.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: L2_IBUS2_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus2 accesses L2-ICache2.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: L2_IBUS3_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus3 accesses L2-ICache3.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: L2_DBUS0_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus0 accesses L2-DCache.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: L2_DBUS1_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus1 accesses L2-DCache.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: L2_DBUS2_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus2 accesses L2-DCache.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: L2_DBUS3_OVF_INT_RAW
              description: The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache due to bus3 accesses L2-DCache.
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: L2_CACHE_ACS_CNT_INT_ST
          description: Cache Access Counter Interrupt status register
          addressOffset: 740
          size: 32
          fields:
            - name: L2_IBUS0_OVF_INT_ST
              description: The bit indicates the interrupt status of one of counters overflow that occurs in L2-Cache due to bus0 accesses L2-Cache.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: L2_IBUS1_OVF_INT_ST
              description: The bit indicates the interrupt status of one of counters overflow that occurs in L2-Cache due to bus1 accesses L2-Cache.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: L2_IBUS2_OVF_INT_ST
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L2_IBUS3_OVF_INT_ST
              description: Reserved
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: L2_DBUS0_OVF_INT_ST
              description: The bit indicates the interrupt status of one of counters overflow that occurs in L2-Cache due to bus0 accesses L2-Cache.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: L2_DBUS1_OVF_INT_ST
              description: The bit indicates the interrupt status of one of counters overflow that occurs in L2-Cache due to bus1 accesses L2-Cache.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: L2_DBUS2_OVF_INT_ST
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: L2_DBUS3_OVF_INT_ST
              description: Reserved
              bitOffset: 15
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_ACS_FAIL_CTRL
          description: Cache Access Fail Configuration register
          addressOffset: 744
          size: 32
          fields:
            - name: L2_CACHE_ACS_FAIL_CHECK_MODE
              description: "The bit is used to configure l2 cache access fail check mode. 0: the access fail is not propagated to the request, 1: the access fail is propagated to the request"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: L2_CACHE_ACS_FAIL_INT_ENA
          description: Cache Access Fail Interrupt enable register
          addressOffset: 748
          size: 32
          fields:
            - name: L2_CACHE_FAIL_INT_ENA
              description: The bit is used to enable interrupt of access fail that occurs in L2-Cache due to l1 cache accesses L2-Cache.
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: L2_CACHE_ACS_FAIL_INT_CLR
          description: L1-Cache Access Fail Interrupt clear register
          addressOffset: 752
          size: 32
          fields:
            - name: L2_CACHE_FAIL_INT_CLR
              description: The bit is used to clear interrupt of access fail that occurs in L2-Cache due to l1 cache accesses L2-Cache.
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: L2_CACHE_ACS_FAIL_INT_RAW
          description: Cache Access Fail Interrupt raw register
          addressOffset: 756
          size: 32
          fields:
            - name: L2_CACHE_FAIL_INT_RAW
              description: The raw bit of the interrupt of access fail that occurs in L2-Cache.
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: L2_CACHE_ACS_FAIL_INT_ST
          description: Cache Access Fail Interrupt status register
          addressOffset: 760
          size: 32
          fields:
            - name: L2_CACHE_FAIL_INT_ST
              description: The bit indicates the interrupt status of access fail that occurs in L2-Cache due to l1 cache accesses L2-Cache.
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_ACS_CNT_CTRL
          description: Cache Access Counter enable and clear register
          addressOffset: 764
          size: 32
          fields:
            - name: L2_IBUS0_CNT_ENA
              description: The bit is used to enable ibus0 counter in L2-Cache.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: L2_IBUS1_CNT_ENA
              description: The bit is used to enable ibus1 counter in L2-Cache.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: L2_IBUS2_CNT_ENA
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: L2_IBUS3_CNT_ENA
              description: Reserved
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: L2_DBUS0_CNT_ENA
              description: The bit is used to enable dbus0 counter in L2-Cache.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: L2_DBUS1_CNT_ENA
              description: The bit is used to enable dbus1 counter in L2-Cache.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: L2_DBUS2_CNT_ENA
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: L2_DBUS3_CNT_ENA
              description: Reserved
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: L2_IBUS0_CNT_CLR
              description: The bit is used to clear ibus0 counter in L2-Cache.
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: L2_IBUS1_CNT_CLR
              description: The bit is used to clear ibus1 counter in L2-Cache.
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: L2_IBUS2_CNT_CLR
              description: Reserved
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: L2_IBUS3_CNT_CLR
              description: Reserved
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: L2_DBUS0_CNT_CLR
              description: The bit is used to clear dbus0 counter in L2-Cache.
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: L2_DBUS1_CNT_CLR
              description: The bit is used to clear dbus1 counter in L2-Cache.
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: L2_DBUS2_CNT_CLR
              description: Reserved
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: L2_DBUS3_CNT_CLR
              description: Reserved
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: L2_IBUS0_ACS_HIT_CNT
          description: L2-Cache bus0 Hit-Access Counter register
          addressOffset: 768
          size: 32
          fields:
            - name: L2_IBUS0_HIT_CNT
              description: The register records the number of hits when L1-ICache0 accesses L2-Cache due to bus0 accessing L1-ICache0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS0_ACS_MISS_CNT
          description: L2-Cache bus0 Miss-Access Counter register
          addressOffset: 772
          size: 32
          fields:
            - name: L2_IBUS0_MISS_CNT
              description: The register records the number of missing when L1-ICache0 accesses L2-Cache due to bus0 accessing L1-ICache0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS0_ACS_CONFLICT_CNT
          description: L2-Cache bus0 Conflict-Access Counter register
          addressOffset: 776
          size: 32
          fields:
            - name: L2_IBUS0_CONFLICT_CNT
              description: The register records the number of access-conflicts when L1-ICache0 accesses L2-Cache due to bus0 accessing L1-ICache0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS0_ACS_NXTLVL_RD_CNT
          description: L2-Cache bus0 Next-Level-Access Counter register
          addressOffset: 780
          size: 32
          fields:
            - name: L2_IBUS0_NXTLVL_RD_CNT
              description: The register records the number of times that L2-Cache accesses external memory due to L1-ICache0 accessing L2-Cache due to bus0 accessing L1-ICache0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS1_ACS_HIT_CNT
          description: L2-Cache bus1 Hit-Access Counter register
          addressOffset: 784
          size: 32
          fields:
            - name: L2_IBUS1_HIT_CNT
              description: The register records the number of hits when L1-ICache1 accesses L2-Cache due to bus1 accessing L1-ICache1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS1_ACS_MISS_CNT
          description: L2-Cache bus1 Miss-Access Counter register
          addressOffset: 788
          size: 32
          fields:
            - name: L2_IBUS1_MISS_CNT
              description: The register records the number of missing when L1-ICache1 accesses L2-Cache due to bus1 accessing L1-ICache1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS1_ACS_CONFLICT_CNT
          description: L2-Cache bus1 Conflict-Access Counter register
          addressOffset: 792
          size: 32
          fields:
            - name: L2_IBUS1_CONFLICT_CNT
              description: The register records the number of access-conflicts when L1-ICache1 accesses L2-Cache due to bus1 accessing L1-ICache1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS1_ACS_NXTLVL_RD_CNT
          description: L2-Cache bus1 Next-Level-Access Counter register
          addressOffset: 796
          size: 32
          fields:
            - name: L2_IBUS1_NXTLVL_RD_CNT
              description: The register records the number of times that L2-Cache accesses external memory due to L1-ICache1 accessing L2-Cache due to bus1 accessing L1-ICache1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS2_ACS_HIT_CNT
          description: L2-Cache bus2 Hit-Access Counter register
          addressOffset: 800
          size: 32
          fields:
            - name: L2_IBUS2_HIT_CNT
              description: The register records the number of hits when L1-ICache2 accesses L2-Cache due to bus2 accessing L1-ICache2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS2_ACS_MISS_CNT
          description: L2-Cache bus2 Miss-Access Counter register
          addressOffset: 804
          size: 32
          fields:
            - name: L2_IBUS2_MISS_CNT
              description: The register records the number of missing when L1-ICache2 accesses L2-Cache due to bus2 accessing L1-ICache2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS2_ACS_CONFLICT_CNT
          description: L2-Cache bus2 Conflict-Access Counter register
          addressOffset: 808
          size: 32
          fields:
            - name: L2_IBUS2_CONFLICT_CNT
              description: The register records the number of access-conflicts when L1-ICache2 accesses L2-Cache due to bus2 accessing L1-ICache2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS2_ACS_NXTLVL_RD_CNT
          description: L2-Cache bus2 Next-Level-Access Counter register
          addressOffset: 812
          size: 32
          fields:
            - name: L2_IBUS2_NXTLVL_RD_CNT
              description: The register records the number of times that L2-Cache accesses external memory due to L1-ICache2 accessing L2-Cache due to bus2 accessing L1-ICache2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS3_ACS_HIT_CNT
          description: L2-Cache bus3 Hit-Access Counter register
          addressOffset: 816
          size: 32
          fields:
            - name: L2_IBUS3_HIT_CNT
              description: The register records the number of hits when L1-ICache3 accesses L2-Cache due to bus3 accessing L1-ICache3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS3_ACS_MISS_CNT
          description: L2-Cache bus3 Miss-Access Counter register
          addressOffset: 820
          size: 32
          fields:
            - name: L2_IBUS3_MISS_CNT
              description: The register records the number of missing when L1-ICache3 accesses L2-Cache due to bus3 accessing L1-ICache3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS3_ACS_CONFLICT_CNT
          description: L2-Cache bus3 Conflict-Access Counter register
          addressOffset: 824
          size: 32
          fields:
            - name: L2_IBUS3_CONFLICT_CNT
              description: The register records the number of access-conflicts when L1-ICache3 accesses L2-Cache due to bus3 accessing L1-ICache3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_IBUS3_ACS_NXTLVL_RD_CNT
          description: L2-Cache bus3 Next-Level-Access Counter register
          addressOffset: 828
          size: 32
          fields:
            - name: L2_IBUS3_NXTLVL_RD_CNT
              description: The register records the number of times that L2-Cache accesses external memory due to L1-ICache3 accessing L2-Cache due to bus3 accessing L1-ICache3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS0_ACS_HIT_CNT
          description: L2-Cache bus0 Hit-Access Counter register
          addressOffset: 832
          size: 32
          fields:
            - name: L2_DBUS0_HIT_CNT
              description: The register records the number of hits when L1-DCache accesses L2-Cache due to bus0 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS0_ACS_MISS_CNT
          description: L2-Cache bus0 Miss-Access Counter register
          addressOffset: 836
          size: 32
          fields:
            - name: L2_DBUS0_MISS_CNT
              description: The register records the number of missing when L1-DCache accesses L2-Cache due to bus0 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS0_ACS_CONFLICT_CNT
          description: L2-Cache bus0 Conflict-Access Counter register
          addressOffset: 840
          size: 32
          fields:
            - name: L2_DBUS0_CONFLICT_CNT
              description: The register records the number of access-conflicts when L1-DCache accesses L2-Cache due to bus0 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS0_ACS_NXTLVL_RD_CNT
          description: L2-Cache bus0 Next-Level-Access Counter register
          addressOffset: 844
          size: 32
          fields:
            - name: L2_DBUS0_NXTLVL_RD_CNT
              description: The register records the number of times that L2-Cache accesses external memory due to L1-DCache accessing L2-Cache due to bus0 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS0_ACS_NXTLVL_WR_CNT
          description: L2-Cache bus0 WB-Access Counter register
          addressOffset: 848
          size: 32
          fields:
            - name: L2_DBUS0_NXTLVL_WR_CNT
              description: The register records the number of write back when L1-DCache accesses L2-Cache due to bus0 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS1_ACS_HIT_CNT
          description: L2-Cache bus1 Hit-Access Counter register
          addressOffset: 852
          size: 32
          fields:
            - name: L2_DBUS1_HIT_CNT
              description: The register records the number of hits when L1-DCache accesses L2-Cache due to bus1 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS1_ACS_MISS_CNT
          description: L2-Cache bus1 Miss-Access Counter register
          addressOffset: 856
          size: 32
          fields:
            - name: L2_DBUS1_MISS_CNT
              description: The register records the number of missing when L1-DCache accesses L2-Cache due to bus1 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS1_ACS_CONFLICT_CNT
          description: L2-Cache bus1 Conflict-Access Counter register
          addressOffset: 860
          size: 32
          fields:
            - name: L2_DBUS1_CONFLICT_CNT
              description: The register records the number of access-conflicts when L1-DCache accesses L2-Cache due to bus1 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS1_ACS_NXTLVL_RD_CNT
          description: L2-Cache bus1 Next-Level-Access Counter register
          addressOffset: 864
          size: 32
          fields:
            - name: L2_DBUS1_NXTLVL_RD_CNT
              description: The register records the number of times that L2-Cache accesses external memory due to L1-DCache accessing L2-Cache due to bus1 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS1_ACS_NXTLVL_WR_CNT
          description: L2-Cache bus1 WB-Access Counter register
          addressOffset: 868
          size: 32
          fields:
            - name: L2_DBUS1_NXTLVL_WR_CNT
              description: The register records the number of write back when L1-DCache accesses L2-Cache due to bus1 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS2_ACS_HIT_CNT
          description: L2-Cache bus2 Hit-Access Counter register
          addressOffset: 872
          size: 32
          fields:
            - name: L2_DBUS2_HIT_CNT
              description: The register records the number of hits when L1-DCache accesses L2-Cache due to bus2 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS2_ACS_MISS_CNT
          description: L2-Cache bus2 Miss-Access Counter register
          addressOffset: 876
          size: 32
          fields:
            - name: L2_DBUS2_MISS_CNT
              description: The register records the number of missing when L1-DCache accesses L2-Cache due to bus2 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS2_ACS_CONFLICT_CNT
          description: L2-Cache bus2 Conflict-Access Counter register
          addressOffset: 880
          size: 32
          fields:
            - name: L2_DBUS2_CONFLICT_CNT
              description: The register records the number of access-conflicts when L1-DCache accesses L2-Cache due to bus2 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS2_ACS_NXTLVL_RD_CNT
          description: L2-Cache bus2 Next-Level-Access Counter register
          addressOffset: 884
          size: 32
          fields:
            - name: L2_DBUS2_NXTLVL_RD_CNT
              description: The register records the number of times that L2-Cache accesses external memory due to L1-DCache accessing L2-Cache due to bus2 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS2_ACS_NXTLVL_WR_CNT
          description: L2-Cache bus2 WB-Access Counter register
          addressOffset: 888
          size: 32
          fields:
            - name: L2_DBUS2_NXTLVL_WR_CNT
              description: The register records the number of write back when L1-DCache accesses L2-Cache due to bus2 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS3_ACS_HIT_CNT
          description: L2-Cache bus3 Hit-Access Counter register
          addressOffset: 892
          size: 32
          fields:
            - name: L2_DBUS3_HIT_CNT
              description: The register records the number of hits when L1-DCache accesses L2-Cache due to bus3 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS3_ACS_MISS_CNT
          description: L2-Cache bus3 Miss-Access Counter register
          addressOffset: 896
          size: 32
          fields:
            - name: L2_DBUS3_MISS_CNT
              description: The register records the number of missing when L1-DCache accesses L2-Cache due to bus3 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS3_ACS_CONFLICT_CNT
          description: L2-Cache bus3 Conflict-Access Counter register
          addressOffset: 900
          size: 32
          fields:
            - name: L2_DBUS3_CONFLICT_CNT
              description: The register records the number of access-conflicts when L1-DCache accesses L2-Cache due to bus3 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS3_ACS_NXTLVL_RD_CNT
          description: L2-Cache bus3 Next-Level-Access Counter register
          addressOffset: 904
          size: 32
          fields:
            - name: L2_DBUS3_NXTLVL_RD_CNT
              description: The register records the number of times that L2-Cache accesses external memory due to L1-DCache accessing L2-Cache due to bus3 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_DBUS3_ACS_NXTLVL_WR_CNT
          description: L2-Cache bus3 WB-Access Counter register
          addressOffset: 908
          size: 32
          fields:
            - name: L2_DBUS3_NXTLVL_WR_CNT
              description: The register records the number of write back when L1-DCache accesses L2-Cache due to bus3 accessing L1-DCache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_CACHE_ACS_FAIL_ID_ATTR
          description: L2-Cache Access Fail ID/attribution information register
          addressOffset: 912
          size: 32
          fields:
            - name: L2_CACHE_FAIL_ID
              description: The register records the ID of fail-access when L1-Cache accesses L2-Cache.
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: L2_CACHE_FAIL_ATTR
              description: The register records the attribution of fail-access when L1-Cache accesses L2-Cache due to cache accessing L1-Cache.
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: L2_CACHE_ACS_FAIL_ADDR
          description: L2-Cache Access Fail Address information register
          addressOffset: 916
          size: 32
          fields:
            - name: L2_CACHE_FAIL_ADDR
              description: The register records the address of fail-access when L1-Cache accesses L2-Cache.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_CACHE_SYNC_PRELOAD_INT_ENA
          description: L1-Cache Access Fail Interrupt enable register
          addressOffset: 920
          size: 32
          fields:
            - name: L2_CACHE_PLD_DONE_INT_ENA
              description: The bit is used to enable interrupt of L2-Cache preload-operation done.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_PLD_ERR_INT_ENA
              description: The bit is used to enable interrupt of L2-Cache preload-operation error.
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: L2_CACHE_SYNC_PRELOAD_INT_CLR
          description: Sync Preload operation Interrupt clear register
          addressOffset: 924
          size: 32
          fields:
            - name: L2_CACHE_PLD_DONE_INT_CLR
              description: The bit is used to clear interrupt that occurs only when L2-Cache preload-operation is done.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: L2_CACHE_PLD_ERR_INT_CLR
              description: The bit is used to clear interrupt of L2-Cache preload-operation error.
              bitOffset: 12
              bitWidth: 1
              access: write-only
      - register:
          name: L2_CACHE_SYNC_PRELOAD_INT_RAW
          description: Sync Preload operation Interrupt raw register
          addressOffset: 928
          size: 32
          fields:
            - name: L2_CACHE_PLD_DONE_INT_RAW
              description: The raw bit of the interrupt that occurs only when L2-Cache preload-operation is done.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_PLD_ERR_INT_RAW
              description: The raw bit of the interrupt that occurs only when L2-Cache preload-operation error occurs.
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: L2_CACHE_SYNC_PRELOAD_INT_ST
          description: L1-Cache Access Fail Interrupt status register
          addressOffset: 932
          size: 32
          fields:
            - name: L2_CACHE_PLD_DONE_INT_ST
              description: The bit indicates the status of the interrupt that occurs only when L2-Cache preload-operation is done.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: L2_CACHE_PLD_ERR_INT_ST
              description: The bit indicates the status of the interrupt of L2-Cache preload-operation error.
              bitOffset: 12
              bitWidth: 1
              access: read-only
      - register:
          name: L2_CACHE_SYNC_PRELOAD_EXCEPTION
          description: Cache Sync/Preload Operation exception register
          addressOffset: 936
          size: 32
          fields:
            - name: L2_CACHE_PLD_ERR_CODE
              description: The value 2 is Only available which means preload size is error in L2-Cache.
              bitOffset: 10
              bitWidth: 2
              access: read-only
      - register:
          name: L2_CACHE_SYNC_RST_CTRL
          description: Cache Sync Reset control register
          addressOffset: 940
          size: 32
          fields:
            - name: L2_CACHE_SYNC_RST
              description: set this bit to reset sync-logic inside L2-Cache. Recommend that this should only be used to initialize sync-logic when some fatal error of sync-logic occurs.
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: L2_CACHE_PRELOAD_RST_CTRL
          description: Cache Preload Reset control register
          addressOffset: 944
          size: 32
          fields:
            - name: L2_CACHE_PLD_RST
              description: set this bit to reset preload-logic inside L2-Cache. Recommend that this should only be used to initialize preload-logic when some fatal error of preload-logic occurs.
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: L2_CACHE_AUTOLOAD_BUF_CLR_CTRL
          description: Cache Autoload buffer clear control register
          addressOffset: 948
          size: 32
          fields:
            - name: L2_CACHE_ALD_BUF_CLR
              description: "set this bit to clear autoload-buffer inside L2-Cache. If this bit is active, autoload will not work in L2-Cache. This bit should not be active when autoload works in L2-Cache."
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: L2_UNALLOCATE_BUFFER_CLEAR
          description: Unallocate request buffer clear registers
          addressOffset: 952
          size: 32
          fields:
            - name: L2_CACHE_UNALLOC_CLR
              description: The bit is used to clear the unallocate request buffer of l2 icache where the unallocate request is responsed but not completed.
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: L2_CACHE_ACCESS_ATTR_CTRL
          description: L2 cache access attribute control register
          addressOffset: 956
          size: 32
          resetValue: 15
          fields:
            - name: L2_CACHE_ACCESS_FORCE_CC
              description: "Set this bit to force the request to l2 cache with cacheable attribute, otherwise, the attribute is propagated from L1 cache or CPU, it could be one of cacheable and non-cacheable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_ACCESS_FORCE_WB
              description: "Set this bit to force the request to l2 cache with write-back attribute, otherwise, the attribute is propagated from L1 cache or CPU, it could be one of write-back and write-through."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_ACCESS_FORCE_WMA
              description: "Set this bit to force the request to l2 cache with write-miss-allocate attribute, otherwise, the attribute is propagated from L1 cache or CPU, it could be one of write-miss-allocate and write-miss-no-allocate."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_ACCESS_FORCE_RMA
              description: "Set this bit to force the request to l2 cache with read-miss-allocate attribute, otherwise, the attribute is propagated from L1 cache or CPU, it could be one of read-miss-allocate and read-miss-no-allocate."
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: L2_CACHE_OBJECT_CTRL
          description: Cache Tag and Data memory Object control register
          addressOffset: 960
          size: 32
          fields:
            - name: L2_CACHE_TAG_OBJECT
              description: Set this bit to set L2-Cache tag memory as object. This bit should be onehot with the others fields inside this register.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: L2_CACHE_MEM_OBJECT
              description: Set this bit to set L2-Cache data memory as object. This bit should be onehot with the others fields inside this register.
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: L2_CACHE_WAY_OBJECT
          description: Cache Tag and Data memory way register
          addressOffset: 964
          size: 32
          fields:
            - name: L2_CACHE_WAY_OBJECT
              description: "Set this bits to select which way of the tag-object will be accessed. 0: way0, 1: way1, 2: way2, 3: way3, ?, 7: way7."
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: L2_CACHE_VADDR
          description: Cache Vaddr register
          addressOffset: 968
          size: 32
          resetValue: 1073741824
          fields:
            - name: L2_CACHE_VADDR
              description: Those bits stores the virtual address which will decide where inside the specified tag memory object will be accessed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L2_CACHE_DEBUG_BUS
          description: Cache Tag/data memory content register
          addressOffset: 972
          size: 32
          resetValue: 972
          fields:
            - name: L2_CACHE_DEBUG_BUS
              description: This is a constant place where we can write data to or read data from the tag/data memory on the specified cache.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LEVEL_SPLIT1
          description: USED TO SPLIT L1 CACHE AND L2 CACHE
          addressOffset: 976
          size: 32
          resetValue: 976
          fields:
            - name: LEVEL_SPLIT1
              description: Reserved
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CLOCK_GATE
          description: Clock gate control register
          addressOffset: 980
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: The bit is used to enable clock gate when access all registers in this module.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: REDUNDANCY_SIG0
          description: Cache redundancy signal 0 register
          addressOffset: 984
          size: 32
          fields:
            - name: REDCY_SIG0
              description: Those bits are prepared for ECO.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REDUNDANCY_SIG1
          description: Cache redundancy signal 1 register
          addressOffset: 988
          size: 32
          fields:
            - name: REDCY_SIG1
              description: Those bits are prepared for ECO.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REDUNDANCY_SIG2
          description: Cache redundancy signal 2 register
          addressOffset: 992
          size: 32
          fields:
            - name: REDCY_SIG2
              description: Those bits are prepared for ECO.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REDUNDANCY_SIG3
          description: Cache redundancy signal 3 register
          addressOffset: 996
          size: 32
          fields:
            - name: REDCY_SIG3
              description: Those bits are prepared for ECO.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REDUNDANCY_SIG4
          description: Cache redundancy signal 0 register
          addressOffset: 1000
          size: 32
          fields:
            - name: REDCY_SIG4
              description: Those bits are prepared for ECO.
              bitOffset: 0
              bitWidth: 4
              access: read-only
      - register:
          name: DATE
          description: Version control register
          addressOffset: 1020
          size: 32
          resetValue: 36716848
          fields:
            - name: DATE
              description: version control register. Note that this default value stored is the latest date when the hardware logic was updated.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: INTERRUPT_CORE0
    description: Interrupt Controller (Core 0)
    groupName: CORE0
    baseAddress: 1343053824
    addressBlock:
      - offset: 0
        size: 536
        usage: registers
    registers:
      - register:
          name: LP_RTC_INT_MAP
          description: NA
          addressOffset: 0
          size: 32
          fields:
            - name: CORE0_LP_RTC_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_WDT_INT_MAP
          description: NA
          addressOffset: 4
          size: 32
          fields:
            - name: CORE0_LP_WDT_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_TIMER_REG_0_INT_MAP
          description: NA
          addressOffset: 8
          size: 32
          fields:
            - name: CORE0_LP_TIMER_REG_0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_TIMER_REG_1_INT_MAP
          description: NA
          addressOffset: 12
          size: 32
          fields:
            - name: CORE0_LP_TIMER_REG_1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: MB_HP_INT_MAP
          description: NA
          addressOffset: 16
          size: 32
          fields:
            - name: CORE0_MB_HP_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: MB_LP_INT_MAP
          description: NA
          addressOffset: 20
          size: 32
          fields:
            - name: CORE0_MB_LP_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: PMU_REG_0_INT_MAP
          description: NA
          addressOffset: 24
          size: 32
          fields:
            - name: CORE0_PMU_REG_0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: PMU_REG_1_INT_MAP
          description: NA
          addressOffset: 28
          size: 32
          fields:
            - name: CORE0_PMU_REG_1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_ANAPERI_INT_MAP
          description: NA
          addressOffset: 32
          size: 32
          fields:
            - name: CORE0_LP_ANAPERI_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_ADC_INT_MAP
          description: NA
          addressOffset: 36
          size: 32
          fields:
            - name: CORE0_LP_ADC_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_GPIO_INT_MAP
          description: NA
          addressOffset: 40
          size: 32
          fields:
            - name: CORE0_LP_GPIO_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_I2C_INT_MAP
          description: NA
          addressOffset: 44
          size: 32
          fields:
            - name: CORE0_LP_I2C_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_I2S_INT_MAP
          description: NA
          addressOffset: 48
          size: 32
          fields:
            - name: CORE0_LP_I2S_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_SPI_INT_MAP
          description: NA
          addressOffset: 52
          size: 32
          fields:
            - name: CORE0_LP_SPI_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_TOUCH_INT_MAP
          description: NA
          addressOffset: 56
          size: 32
          fields:
            - name: CORE0_LP_TOUCH_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_TSENS_INT_MAP
          description: NA
          addressOffset: 60
          size: 32
          fields:
            - name: CORE0_LP_TSENS_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_UART_INT_MAP
          description: NA
          addressOffset: 64
          size: 32
          fields:
            - name: CORE0_LP_UART_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_EFUSE_INT_MAP
          description: NA
          addressOffset: 68
          size: 32
          fields:
            - name: CORE0_LP_EFUSE_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_SW_INT_MAP
          description: NA
          addressOffset: 72
          size: 32
          fields:
            - name: CORE0_LP_SW_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_SYSREG_INT_MAP
          description: NA
          addressOffset: 76
          size: 32
          fields:
            - name: CORE0_LP_SYSREG_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_HUK_INT_MAP
          description: NA
          addressOffset: 80
          size: 32
          fields:
            - name: CORE0_LP_HUK_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: SYS_ICM_INT_MAP
          description: NA
          addressOffset: 84
          size: 32
          fields:
            - name: CORE0_SYS_ICM_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: USB_DEVICE_INT_MAP
          description: NA
          addressOffset: 88
          size: 32
          fields:
            - name: CORE0_USB_DEVICE_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: SDIO_HOST_INT_MAP
          description: NA
          addressOffset: 92
          size: 32
          fields:
            - name: CORE0_SDIO_HOST_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: GDMA_INT_MAP
          description: NA
          addressOffset: 96
          size: 32
          fields:
            - name: CORE0_GDMA_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: SPI2_INT_MAP
          description: NA
          addressOffset: 100
          size: 32
          fields:
            - name: CORE0_SPI2_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: SPI3_INT_MAP
          description: NA
          addressOffset: 104
          size: 32
          fields:
            - name: CORE0_SPI3_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: I2S0_INT_MAP
          description: NA
          addressOffset: 108
          size: 32
          fields:
            - name: CORE0_I2S0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: I2S1_INT_MAP
          description: NA
          addressOffset: 112
          size: 32
          fields:
            - name: CORE0_I2S1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: I2S2_INT_MAP
          description: NA
          addressOffset: 116
          size: 32
          fields:
            - name: CORE0_I2S2_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: UHCI0_INT_MAP
          description: NA
          addressOffset: 120
          size: 32
          fields:
            - name: CORE0_UHCI0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: UART0_INT_MAP
          description: NA
          addressOffset: 124
          size: 32
          fields:
            - name: CORE0_UART0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: UART1_INT_MAP
          description: NA
          addressOffset: 128
          size: 32
          fields:
            - name: CORE0_UART1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: UART2_INT_MAP
          description: NA
          addressOffset: 132
          size: 32
          fields:
            - name: CORE0_UART2_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: UART3_INT_MAP
          description: NA
          addressOffset: 136
          size: 32
          fields:
            - name: CORE0_UART3_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: UART4_INT_MAP
          description: NA
          addressOffset: 140
          size: 32
          fields:
            - name: CORE0_UART4_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LCD_CAM_INT_MAP
          description: NA
          addressOffset: 144
          size: 32
          fields:
            - name: CORE0_LCD_CAM_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: ADC_INT_MAP
          description: NA
          addressOffset: 148
          size: 32
          fields:
            - name: CORE0_ADC_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: PWM0_INT_MAP
          description: NA
          addressOffset: 152
          size: 32
          fields:
            - name: CORE0_PWM0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: PWM1_INT_MAP
          description: NA
          addressOffset: 156
          size: 32
          fields:
            - name: CORE0_PWM1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: CAN0_INT_MAP
          description: NA
          addressOffset: 160
          size: 32
          fields:
            - name: CORE0_CAN0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: CAN1_INT_MAP
          description: NA
          addressOffset: 164
          size: 32
          fields:
            - name: CORE0_CAN1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: CAN2_INT_MAP
          description: NA
          addressOffset: 168
          size: 32
          fields:
            - name: CORE0_CAN2_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: RMT_INT_MAP
          description: NA
          addressOffset: 172
          size: 32
          fields:
            - name: CORE0_RMT_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: I2C0_INT_MAP
          description: NA
          addressOffset: 176
          size: 32
          fields:
            - name: CORE0_I2C0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: I2C1_INT_MAP
          description: NA
          addressOffset: 180
          size: 32
          fields:
            - name: CORE0_I2C1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: TIMERGRP0_T0_INT_MAP
          description: NA
          addressOffset: 184
          size: 32
          fields:
            - name: CORE0_TIMERGRP0_T0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: TIMERGRP0_T1_INT_MAP
          description: NA
          addressOffset: 188
          size: 32
          fields:
            - name: CORE0_TIMERGRP0_T1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: TIMERGRP0_WDT_INT_MAP
          description: NA
          addressOffset: 192
          size: 32
          fields:
            - name: CORE0_TIMERGRP0_WDT_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: TIMERGRP1_T0_INT_MAP
          description: NA
          addressOffset: 196
          size: 32
          fields:
            - name: CORE0_TIMERGRP1_T0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: TIMERGRP1_T1_INT_MAP
          description: NA
          addressOffset: 200
          size: 32
          fields:
            - name: CORE0_TIMERGRP1_T1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: TIMERGRP1_WDT_INT_MAP
          description: NA
          addressOffset: 204
          size: 32
          fields:
            - name: CORE0_TIMERGRP1_WDT_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LEDC_INT_MAP
          description: NA
          addressOffset: 208
          size: 32
          fields:
            - name: CORE0_LEDC_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: SYSTIMER_TARGET0_INT_MAP
          description: NA
          addressOffset: 212
          size: 32
          fields:
            - name: CORE0_SYSTIMER_TARGET0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: SYSTIMER_TARGET1_INT_MAP
          description: NA
          addressOffset: 216
          size: 32
          fields:
            - name: CORE0_SYSTIMER_TARGET1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: SYSTIMER_TARGET2_INT_MAP
          description: NA
          addressOffset: 220
          size: 32
          fields:
            - name: CORE0_SYSTIMER_TARGET2_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHB_PDMA_IN_CH0_INT_MAP
          description: NA
          addressOffset: 224
          size: 32
          fields:
            - name: CORE0_AHB_PDMA_IN_CH0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHB_PDMA_IN_CH1_INT_MAP
          description: NA
          addressOffset: 228
          size: 32
          fields:
            - name: CORE0_AHB_PDMA_IN_CH1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHB_PDMA_IN_CH2_INT_MAP
          description: NA
          addressOffset: 232
          size: 32
          fields:
            - name: CORE0_AHB_PDMA_IN_CH2_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHB_PDMA_OUT_CH0_INT_MAP
          description: NA
          addressOffset: 236
          size: 32
          fields:
            - name: CORE0_AHB_PDMA_OUT_CH0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHB_PDMA_OUT_CH1_INT_MAP
          description: NA
          addressOffset: 240
          size: 32
          fields:
            - name: CORE0_AHB_PDMA_OUT_CH1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHB_PDMA_OUT_CH2_INT_MAP
          description: NA
          addressOffset: 244
          size: 32
          fields:
            - name: CORE0_AHB_PDMA_OUT_CH2_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AXI_PDMA_IN_CH0_INT_MAP
          description: NA
          addressOffset: 248
          size: 32
          fields:
            - name: CORE0_AXI_PDMA_IN_CH0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AXI_PDMA_IN_CH1_INT_MAP
          description: NA
          addressOffset: 252
          size: 32
          fields:
            - name: CORE0_AXI_PDMA_IN_CH1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AXI_PDMA_IN_CH2_INT_MAP
          description: NA
          addressOffset: 256
          size: 32
          fields:
            - name: CORE0_AXI_PDMA_IN_CH2_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AXI_PDMA_OUT_CH0_INT_MAP
          description: NA
          addressOffset: 260
          size: 32
          fields:
            - name: CORE0_AXI_PDMA_OUT_CH0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AXI_PDMA_OUT_CH1_INT_MAP
          description: NA
          addressOffset: 264
          size: 32
          fields:
            - name: CORE0_AXI_PDMA_OUT_CH1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AXI_PDMA_OUT_CH2_INT_MAP
          description: NA
          addressOffset: 268
          size: 32
          fields:
            - name: CORE0_AXI_PDMA_OUT_CH2_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: RSA_INT_MAP
          description: NA
          addressOffset: 272
          size: 32
          fields:
            - name: CORE0_RSA_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AES_INT_MAP
          description: NA
          addressOffset: 276
          size: 32
          fields:
            - name: CORE0_AES_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: SHA_INT_MAP
          description: NA
          addressOffset: 280
          size: 32
          fields:
            - name: CORE0_SHA_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: ECC_INT_MAP
          description: NA
          addressOffset: 284
          size: 32
          fields:
            - name: CORE0_ECC_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: ECDSA_INT_MAP
          description: NA
          addressOffset: 288
          size: 32
          fields:
            - name: CORE0_ECDSA_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: KM_INT_MAP
          description: NA
          addressOffset: 292
          size: 32
          fields:
            - name: CORE0_KM_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: GPIO_INT0_MAP
          description: NA
          addressOffset: 296
          size: 32
          fields:
            - name: CORE0_GPIO_INT0_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: GPIO_INT1_MAP
          description: NA
          addressOffset: 300
          size: 32
          fields:
            - name: CORE0_GPIO_INT1_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: GPIO_INT2_MAP
          description: NA
          addressOffset: 304
          size: 32
          fields:
            - name: CORE0_GPIO_INT2_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: GPIO_INT3_MAP
          description: NA
          addressOffset: 308
          size: 32
          fields:
            - name: CORE0_GPIO_INT3_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: GPIO_PAD_COMP_INT_MAP
          description: NA
          addressOffset: 312
          size: 32
          fields:
            - name: CORE0_GPIO_PAD_COMP_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: CPU_INT_FROM_CPU_0_MAP
          description: NA
          addressOffset: 316
          size: 32
          fields:
            - name: CORE0_CPU_INT_FROM_CPU_0_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: CPU_INT_FROM_CPU_1_MAP
          description: NA
          addressOffset: 320
          size: 32
          fields:
            - name: CORE0_CPU_INT_FROM_CPU_1_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: CPU_INT_FROM_CPU_2_MAP
          description: NA
          addressOffset: 324
          size: 32
          fields:
            - name: CORE0_CPU_INT_FROM_CPU_2_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: CPU_INT_FROM_CPU_3_MAP
          description: NA
          addressOffset: 328
          size: 32
          fields:
            - name: CORE0_CPU_INT_FROM_CPU_3_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: CACHE_INT_MAP
          description: NA
          addressOffset: 332
          size: 32
          fields:
            - name: CORE0_CACHE_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: FLASH_MSPI_INT_MAP
          description: NA
          addressOffset: 336
          size: 32
          fields:
            - name: CORE0_FLASH_MSPI_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: CSI_BRIDGE_INT_MAP
          description: NA
          addressOffset: 340
          size: 32
          fields:
            - name: CORE0_CSI_BRIDGE_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: DSI_BRIDGE_INT_MAP
          description: NA
          addressOffset: 344
          size: 32
          fields:
            - name: CORE0_DSI_BRIDGE_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: CSI_INT_MAP
          description: NA
          addressOffset: 348
          size: 32
          fields:
            - name: CORE0_CSI_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: DSI_INT_MAP
          description: NA
          addressOffset: 352
          size: 32
          fields:
            - name: CORE0_DSI_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: GMII_PHY_INT_MAP
          description: NA
          addressOffset: 356
          size: 32
          fields:
            - name: CORE0_GMII_PHY_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LPI_INT_MAP
          description: NA
          addressOffset: 360
          size: 32
          fields:
            - name: CORE0_LPI_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: PMT_INT_MAP
          description: NA
          addressOffset: 364
          size: 32
          fields:
            - name: CORE0_PMT_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: SBD_INT_MAP
          description: NA
          addressOffset: 368
          size: 32
          fields:
            - name: CORE0_SBD_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: USB_OTG_INT_MAP
          description: NA
          addressOffset: 372
          size: 32
          fields:
            - name: CORE0_USB_OTG_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: USB_OTG_ENDP_MULTI_PROC_INT_MAP
          description: NA
          addressOffset: 376
          size: 32
          fields:
            - name: CORE0_USB_OTG_ENDP_MULTI_PROC_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: JPEG_INT_MAP
          description: NA
          addressOffset: 380
          size: 32
          fields:
            - name: CORE0_JPEG_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: PPA_INT_MAP
          description: NA
          addressOffset: 384
          size: 32
          fields:
            - name: CORE0_PPA_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: CORE0_TRACE_INT_MAP
          description: NA
          addressOffset: 388
          size: 32
          fields:
            - name: CORE0_CORE0_TRACE_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: CORE1_TRACE_INT_MAP
          description: NA
          addressOffset: 392
          size: 32
          fields:
            - name: CORE0_CORE1_TRACE_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: HP_CORE_CTRL_INT_MAP
          description: NA
          addressOffset: 396
          size: 32
          fields:
            - name: CORE0_HP_CORE_CTRL_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: ISP_INT_MAP
          description: NA
          addressOffset: 400
          size: 32
          fields:
            - name: CORE0_ISP_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: I3C_MST_INT_MAP
          description: NA
          addressOffset: 404
          size: 32
          fields:
            - name: CORE0_I3C_MST_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: I3C_SLV_INT_MAP
          description: NA
          addressOffset: 408
          size: 32
          fields:
            - name: CORE0_I3C_SLV_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: USB_OTG11_INT_MAP
          description: NA
          addressOffset: 412
          size: 32
          fields:
            - name: CORE0_USB_OTG11_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: DMA2D_IN_CH0_INT_MAP
          description: NA
          addressOffset: 416
          size: 32
          fields:
            - name: CORE0_DMA2D_IN_CH0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: DMA2D_IN_CH1_INT_MAP
          description: NA
          addressOffset: 420
          size: 32
          fields:
            - name: CORE0_DMA2D_IN_CH1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: DMA2D_OUT_CH0_INT_MAP
          description: NA
          addressOffset: 424
          size: 32
          fields:
            - name: CORE0_DMA2D_OUT_CH0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: DMA2D_OUT_CH1_INT_MAP
          description: NA
          addressOffset: 428
          size: 32
          fields:
            - name: CORE0_DMA2D_OUT_CH1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: DMA2D_OUT_CH2_INT_MAP
          description: NA
          addressOffset: 432
          size: 32
          fields:
            - name: CORE0_DMA2D_OUT_CH2_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: PSRAM_MSPI_INT_MAP
          description: NA
          addressOffset: 436
          size: 32
          fields:
            - name: CORE0_PSRAM_MSPI_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: HP_SYSREG_INT_MAP
          description: NA
          addressOffset: 440
          size: 32
          fields:
            - name: CORE0_HP_SYSREG_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: PCNT_INT_MAP
          description: NA
          addressOffset: 444
          size: 32
          fields:
            - name: CORE0_PCNT_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: HP_PAU_INT_MAP
          description: NA
          addressOffset: 448
          size: 32
          fields:
            - name: CORE0_HP_PAU_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: HP_PARLIO_RX_INT_MAP
          description: NA
          addressOffset: 452
          size: 32
          fields:
            - name: CORE0_HP_PARLIO_RX_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: HP_PARLIO_TX_INT_MAP
          description: NA
          addressOffset: 456
          size: 32
          fields:
            - name: CORE0_HP_PARLIO_TX_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: H264_DMA2D_OUT_CH0_INT_MAP
          description: NA
          addressOffset: 460
          size: 32
          fields:
            - name: CORE0_H264_DMA2D_OUT_CH0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: H264_DMA2D_OUT_CH1_INT_MAP
          description: NA
          addressOffset: 464
          size: 32
          fields:
            - name: CORE0_H264_DMA2D_OUT_CH1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: H264_DMA2D_OUT_CH2_INT_MAP
          description: NA
          addressOffset: 468
          size: 32
          fields:
            - name: CORE0_H264_DMA2D_OUT_CH2_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: H264_DMA2D_OUT_CH3_INT_MAP
          description: NA
          addressOffset: 472
          size: 32
          fields:
            - name: CORE0_H264_DMA2D_OUT_CH3_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: H264_DMA2D_OUT_CH4_INT_MAP
          description: NA
          addressOffset: 476
          size: 32
          fields:
            - name: CORE0_H264_DMA2D_OUT_CH4_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: H264_DMA2D_IN_CH0_INT_MAP
          description: NA
          addressOffset: 480
          size: 32
          fields:
            - name: CORE0_H264_DMA2D_IN_CH0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: H264_DMA2D_IN_CH1_INT_MAP
          description: NA
          addressOffset: 484
          size: 32
          fields:
            - name: CORE0_H264_DMA2D_IN_CH1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: H264_DMA2D_IN_CH2_INT_MAP
          description: NA
          addressOffset: 488
          size: 32
          fields:
            - name: CORE0_H264_DMA2D_IN_CH2_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: H264_DMA2D_IN_CH3_INT_MAP
          description: NA
          addressOffset: 492
          size: 32
          fields:
            - name: CORE0_H264_DMA2D_IN_CH3_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: H264_DMA2D_IN_CH4_INT_MAP
          description: NA
          addressOffset: 496
          size: 32
          fields:
            - name: CORE0_H264_DMA2D_IN_CH4_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: H264_DMA2D_IN_CH5_INT_MAP
          description: NA
          addressOffset: 500
          size: 32
          fields:
            - name: CORE0_H264_DMA2D_IN_CH5_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: H264_REG_INT_MAP
          description: NA
          addressOffset: 504
          size: 32
          fields:
            - name: CORE0_H264_REG_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: ASSIST_DEBUG_INT_MAP
          description: NA
          addressOffset: 508
          size: 32
          fields:
            - name: CORE0_ASSIST_DEBUG_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: INTR_STATUS_REG_0
          description: NA
          addressOffset: 512
          size: 32
          fields:
            - name: CORE0_INTR_STATUS_0
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INTR_STATUS_REG_1
          description: NA
          addressOffset: 516
          size: 32
          fields:
            - name: CORE0_INTR_STATUS_1
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INTR_STATUS_REG_2
          description: NA
          addressOffset: 520
          size: 32
          fields:
            - name: CORE0_INTR_STATUS_2
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INTR_STATUS_REG_3
          description: NA
          addressOffset: 524
          size: 32
          fields:
            - name: CORE0_INTR_STATUS_3
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CLOCK_GATE
          description: NA
          addressOffset: 528
          size: 32
          resetValue: 1
          fields:
            - name: CORE0_REG_CLK_EN
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: INTERRUPT_REG_DATE
          description: NA
          addressOffset: 1020
          size: 32
          resetValue: 33566752
          fields:
            - name: CORE0_INTERRUPT_REG_DATE
              description: NA
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: INTERRUPT_CORE1
    description: Interrupt Controller (Core 1)
    groupName: CORE1
    baseAddress: 1343055872
    addressBlock:
      - offset: 0
        size: 536
        usage: registers
    registers:
      - register:
          name: LP_RTC_INT_MAP
          description: NA
          addressOffset: 0
          size: 32
          fields:
            - name: CORE1_LP_RTC_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_WDT_INT_MAP
          description: NA
          addressOffset: 4
          size: 32
          fields:
            - name: CORE1_LP_WDT_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_TIMER_REG_0_INT_MAP
          description: NA
          addressOffset: 8
          size: 32
          fields:
            - name: CORE1_LP_TIMER_REG_0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_TIMER_REG_1_INT_MAP
          description: NA
          addressOffset: 12
          size: 32
          fields:
            - name: CORE1_LP_TIMER_REG_1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: MB_HP_INT_MAP
          description: NA
          addressOffset: 16
          size: 32
          fields:
            - name: CORE1_MB_HP_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: MB_LP_INT_MAP
          description: NA
          addressOffset: 20
          size: 32
          fields:
            - name: CORE1_MB_LP_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: PMU_REG_0_INT_MAP
          description: NA
          addressOffset: 24
          size: 32
          fields:
            - name: CORE1_PMU_REG_0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: PMU_REG_1_INT_MAP
          description: NA
          addressOffset: 28
          size: 32
          fields:
            - name: CORE1_PMU_REG_1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_ANAPERI_INT_MAP
          description: NA
          addressOffset: 32
          size: 32
          fields:
            - name: CORE1_LP_ANAPERI_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_ADC_INT_MAP
          description: NA
          addressOffset: 36
          size: 32
          fields:
            - name: CORE1_LP_ADC_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_GPIO_INT_MAP
          description: NA
          addressOffset: 40
          size: 32
          fields:
            - name: CORE1_LP_GPIO_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_I2C_INT_MAP
          description: NA
          addressOffset: 44
          size: 32
          fields:
            - name: CORE1_LP_I2C_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_I2S_INT_MAP
          description: NA
          addressOffset: 48
          size: 32
          fields:
            - name: CORE1_LP_I2S_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_SPI_INT_MAP
          description: NA
          addressOffset: 52
          size: 32
          fields:
            - name: CORE1_LP_SPI_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_TOUCH_INT_MAP
          description: NA
          addressOffset: 56
          size: 32
          fields:
            - name: CORE1_LP_TOUCH_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_TSENS_INT_MAP
          description: NA
          addressOffset: 60
          size: 32
          fields:
            - name: CORE1_LP_TSENS_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_UART_INT_MAP
          description: NA
          addressOffset: 64
          size: 32
          fields:
            - name: CORE1_LP_UART_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_EFUSE_INT_MAP
          description: NA
          addressOffset: 68
          size: 32
          fields:
            - name: CORE1_LP_EFUSE_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_SW_INT_MAP
          description: NA
          addressOffset: 72
          size: 32
          fields:
            - name: CORE1_LP_SW_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_SYSREG_INT_MAP
          description: NA
          addressOffset: 76
          size: 32
          fields:
            - name: CORE1_LP_SYSREG_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LP_HUK_INT_MAP
          description: NA
          addressOffset: 80
          size: 32
          fields:
            - name: CORE1_LP_HUK_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: SYS_ICM_INT_MAP
          description: NA
          addressOffset: 84
          size: 32
          fields:
            - name: CORE1_SYS_ICM_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: USB_DEVICE_INT_MAP
          description: NA
          addressOffset: 88
          size: 32
          fields:
            - name: CORE1_USB_DEVICE_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: SDIO_HOST_INT_MAP
          description: NA
          addressOffset: 92
          size: 32
          fields:
            - name: CORE1_SDIO_HOST_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: GDMA_INT_MAP
          description: NA
          addressOffset: 96
          size: 32
          fields:
            - name: CORE1_GDMA_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: SPI2_INT_MAP
          description: NA
          addressOffset: 100
          size: 32
          fields:
            - name: CORE1_SPI2_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: SPI3_INT_MAP
          description: NA
          addressOffset: 104
          size: 32
          fields:
            - name: CORE1_SPI3_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: I2S0_INT_MAP
          description: NA
          addressOffset: 108
          size: 32
          fields:
            - name: CORE1_I2S0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: I2S1_INT_MAP
          description: NA
          addressOffset: 112
          size: 32
          fields:
            - name: CORE1_I2S1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: I2S2_INT_MAP
          description: NA
          addressOffset: 116
          size: 32
          fields:
            - name: CORE1_I2S2_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: UHCI0_INT_MAP
          description: NA
          addressOffset: 120
          size: 32
          fields:
            - name: CORE1_UHCI0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: UART0_INT_MAP
          description: NA
          addressOffset: 124
          size: 32
          fields:
            - name: CORE1_UART0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: UART1_INT_MAP
          description: NA
          addressOffset: 128
          size: 32
          fields:
            - name: CORE1_UART1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: UART2_INT_MAP
          description: NA
          addressOffset: 132
          size: 32
          fields:
            - name: CORE1_UART2_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: UART3_INT_MAP
          description: NA
          addressOffset: 136
          size: 32
          fields:
            - name: CORE1_UART3_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: UART4_INT_MAP
          description: NA
          addressOffset: 140
          size: 32
          fields:
            - name: CORE1_UART4_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LCD_CAM_INT_MAP
          description: NA
          addressOffset: 144
          size: 32
          fields:
            - name: CORE1_LCD_CAM_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: ADC_INT_MAP
          description: NA
          addressOffset: 148
          size: 32
          fields:
            - name: CORE1_ADC_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: PWM0_INT_MAP
          description: NA
          addressOffset: 152
          size: 32
          fields:
            - name: CORE1_PWM0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: PWM1_INT_MAP
          description: NA
          addressOffset: 156
          size: 32
          fields:
            - name: CORE1_PWM1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: CAN0_INT_MAP
          description: NA
          addressOffset: 160
          size: 32
          fields:
            - name: CORE1_CAN0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: CAN1_INT_MAP
          description: NA
          addressOffset: 164
          size: 32
          fields:
            - name: CORE1_CAN1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: CAN2_INT_MAP
          description: NA
          addressOffset: 168
          size: 32
          fields:
            - name: CORE1_CAN2_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: RMT_INT_MAP
          description: NA
          addressOffset: 172
          size: 32
          fields:
            - name: CORE1_RMT_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: I2C0_INT_MAP
          description: NA
          addressOffset: 176
          size: 32
          fields:
            - name: CORE1_I2C0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: I2C1_INT_MAP
          description: NA
          addressOffset: 180
          size: 32
          fields:
            - name: CORE1_I2C1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: TIMERGRP0_T0_INT_MAP
          description: NA
          addressOffset: 184
          size: 32
          fields:
            - name: CORE1_TIMERGRP0_T0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: TIMERGRP0_T1_INT_MAP
          description: NA
          addressOffset: 188
          size: 32
          fields:
            - name: CORE1_TIMERGRP0_T1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: TIMERGRP0_WDT_INT_MAP
          description: NA
          addressOffset: 192
          size: 32
          fields:
            - name: CORE1_TIMERGRP0_WDT_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: TIMERGRP1_T0_INT_MAP
          description: NA
          addressOffset: 196
          size: 32
          fields:
            - name: CORE1_TIMERGRP1_T0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: TIMERGRP1_T1_INT_MAP
          description: NA
          addressOffset: 200
          size: 32
          fields:
            - name: CORE1_TIMERGRP1_T1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: TIMERGRP1_WDT_INT_MAP
          description: NA
          addressOffset: 204
          size: 32
          fields:
            - name: CORE1_TIMERGRP1_WDT_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LEDC_INT_MAP
          description: NA
          addressOffset: 208
          size: 32
          fields:
            - name: CORE1_LEDC_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: SYSTIMER_TARGET0_INT_MAP
          description: NA
          addressOffset: 212
          size: 32
          fields:
            - name: CORE1_SYSTIMER_TARGET0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: SYSTIMER_TARGET1_INT_MAP
          description: NA
          addressOffset: 216
          size: 32
          fields:
            - name: CORE1_SYSTIMER_TARGET1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: SYSTIMER_TARGET2_INT_MAP
          description: NA
          addressOffset: 220
          size: 32
          fields:
            - name: CORE1_SYSTIMER_TARGET2_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHB_PDMA_IN_CH0_INT_MAP
          description: NA
          addressOffset: 224
          size: 32
          fields:
            - name: CORE1_AHB_PDMA_IN_CH0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHB_PDMA_IN_CH1_INT_MAP
          description: NA
          addressOffset: 228
          size: 32
          fields:
            - name: CORE1_AHB_PDMA_IN_CH1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHB_PDMA_IN_CH2_INT_MAP
          description: NA
          addressOffset: 232
          size: 32
          fields:
            - name: CORE1_AHB_PDMA_IN_CH2_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHB_PDMA_OUT_CH0_INT_MAP
          description: NA
          addressOffset: 236
          size: 32
          fields:
            - name: CORE1_AHB_PDMA_OUT_CH0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHB_PDMA_OUT_CH1_INT_MAP
          description: NA
          addressOffset: 240
          size: 32
          fields:
            - name: CORE1_AHB_PDMA_OUT_CH1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AHB_PDMA_OUT_CH2_INT_MAP
          description: NA
          addressOffset: 244
          size: 32
          fields:
            - name: CORE1_AHB_PDMA_OUT_CH2_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AXI_PDMA_IN_CH0_INT_MAP
          description: NA
          addressOffset: 248
          size: 32
          fields:
            - name: CORE1_AXI_PDMA_IN_CH0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AXI_PDMA_IN_CH1_INT_MAP
          description: NA
          addressOffset: 252
          size: 32
          fields:
            - name: CORE1_AXI_PDMA_IN_CH1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AXI_PDMA_IN_CH2_INT_MAP
          description: NA
          addressOffset: 256
          size: 32
          fields:
            - name: CORE1_AXI_PDMA_IN_CH2_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AXI_PDMA_OUT_CH0_INT_MAP
          description: NA
          addressOffset: 260
          size: 32
          fields:
            - name: CORE1_AXI_PDMA_OUT_CH0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AXI_PDMA_OUT_CH1_INT_MAP
          description: NA
          addressOffset: 264
          size: 32
          fields:
            - name: CORE1_AXI_PDMA_OUT_CH1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AXI_PDMA_OUT_CH2_INT_MAP
          description: NA
          addressOffset: 268
          size: 32
          fields:
            - name: CORE1_AXI_PDMA_OUT_CH2_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: RSA_INT_MAP
          description: NA
          addressOffset: 272
          size: 32
          fields:
            - name: CORE1_RSA_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: AES_INT_MAP
          description: NA
          addressOffset: 276
          size: 32
          fields:
            - name: CORE1_AES_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: SHA_INT_MAP
          description: NA
          addressOffset: 280
          size: 32
          fields:
            - name: CORE1_SHA_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: ECC_INT_MAP
          description: NA
          addressOffset: 284
          size: 32
          fields:
            - name: CORE1_ECC_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: ECDSA_INT_MAP
          description: NA
          addressOffset: 288
          size: 32
          fields:
            - name: CORE1_ECDSA_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: KM_INT_MAP
          description: NA
          addressOffset: 292
          size: 32
          fields:
            - name: CORE1_KM_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: GPIO_INT0_MAP
          description: NA
          addressOffset: 296
          size: 32
          fields:
            - name: CORE1_GPIO_INT0_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: GPIO_INT1_MAP
          description: NA
          addressOffset: 300
          size: 32
          fields:
            - name: CORE1_GPIO_INT1_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: GPIO_INT2_MAP
          description: NA
          addressOffset: 304
          size: 32
          fields:
            - name: CORE1_GPIO_INT2_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: GPIO_INT3_MAP
          description: NA
          addressOffset: 308
          size: 32
          fields:
            - name: CORE1_GPIO_INT3_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: GPIO_PAD_COMP_INT_MAP
          description: NA
          addressOffset: 312
          size: 32
          fields:
            - name: CORE1_GPIO_PAD_COMP_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: CPU_INT_FROM_CPU_0_MAP
          description: NA
          addressOffset: 316
          size: 32
          fields:
            - name: CORE1_CPU_INT_FROM_CPU_0_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: CPU_INT_FROM_CPU_1_MAP
          description: NA
          addressOffset: 320
          size: 32
          fields:
            - name: CORE1_CPU_INT_FROM_CPU_1_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: CPU_INT_FROM_CPU_2_MAP
          description: NA
          addressOffset: 324
          size: 32
          fields:
            - name: CORE1_CPU_INT_FROM_CPU_2_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: CPU_INT_FROM_CPU_3_MAP
          description: NA
          addressOffset: 328
          size: 32
          fields:
            - name: CORE1_CPU_INT_FROM_CPU_3_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: CACHE_INT_MAP
          description: NA
          addressOffset: 332
          size: 32
          fields:
            - name: CORE1_CACHE_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: FLASH_MSPI_INT_MAP
          description: NA
          addressOffset: 336
          size: 32
          fields:
            - name: CORE1_FLASH_MSPI_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: CSI_BRIDGE_INT_MAP
          description: NA
          addressOffset: 340
          size: 32
          fields:
            - name: CORE1_CSI_BRIDGE_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: DSI_BRIDGE_INT_MAP
          description: NA
          addressOffset: 344
          size: 32
          fields:
            - name: CORE1_DSI_BRIDGE_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: CSI_INT_MAP
          description: NA
          addressOffset: 348
          size: 32
          fields:
            - name: CORE1_CSI_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: DSI_INT_MAP
          description: NA
          addressOffset: 352
          size: 32
          fields:
            - name: CORE1_DSI_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: GMII_PHY_INT_MAP
          description: NA
          addressOffset: 356
          size: 32
          fields:
            - name: CORE1_GMII_PHY_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: LPI_INT_MAP
          description: NA
          addressOffset: 360
          size: 32
          fields:
            - name: CORE1_LPI_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: PMT_INT_MAP
          description: NA
          addressOffset: 364
          size: 32
          fields:
            - name: CORE1_PMT_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: SBD_INT_MAP
          description: NA
          addressOffset: 368
          size: 32
          fields:
            - name: CORE1_SBD_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: USB_OTG_INT_MAP
          description: NA
          addressOffset: 372
          size: 32
          fields:
            - name: CORE1_USB_OTG_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: USB_OTG_ENDP_MULTI_PROC_INT_MAP
          description: NA
          addressOffset: 376
          size: 32
          fields:
            - name: CORE1_USB_OTG_ENDP_MULTI_PROC_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: JPEG_INT_MAP
          description: NA
          addressOffset: 380
          size: 32
          fields:
            - name: CORE1_JPEG_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: PPA_INT_MAP
          description: NA
          addressOffset: 384
          size: 32
          fields:
            - name: CORE1_PPA_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: CORE0_TRACE_INT_MAP
          description: NA
          addressOffset: 388
          size: 32
          fields:
            - name: CORE1_CORE0_TRACE_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: CORE1_TRACE_INT_MAP
          description: NA
          addressOffset: 392
          size: 32
          fields:
            - name: CORE1_CORE1_TRACE_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: HP_CORE_CTRL_INT_MAP
          description: NA
          addressOffset: 396
          size: 32
          fields:
            - name: CORE1_HP_CORE_CTRL_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: ISP_INT_MAP
          description: NA
          addressOffset: 400
          size: 32
          fields:
            - name: CORE1_ISP_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: I3C_MST_INT_MAP
          description: NA
          addressOffset: 404
          size: 32
          fields:
            - name: CORE1_I3C_MST_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: I3C_SLV_INT_MAP
          description: NA
          addressOffset: 408
          size: 32
          fields:
            - name: CORE1_I3C_SLV_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: USB_OTG11_INT_MAP
          description: NA
          addressOffset: 412
          size: 32
          fields:
            - name: CORE1_USB_OTG11_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: DMA2D_IN_CH0_INT_MAP
          description: NA
          addressOffset: 416
          size: 32
          fields:
            - name: CORE1_DMA2D_IN_CH0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: DMA2D_IN_CH1_INT_MAP
          description: NA
          addressOffset: 420
          size: 32
          fields:
            - name: CORE1_DMA2D_IN_CH1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: DMA2D_OUT_CH0_INT_MAP
          description: NA
          addressOffset: 424
          size: 32
          fields:
            - name: CORE1_DMA2D_OUT_CH0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: DMA2D_OUT_CH1_INT_MAP
          description: NA
          addressOffset: 428
          size: 32
          fields:
            - name: CORE1_DMA2D_OUT_CH1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: DMA2D_OUT_CH2_INT_MAP
          description: NA
          addressOffset: 432
          size: 32
          fields:
            - name: CORE1_DMA2D_OUT_CH2_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: PSRAM_MSPI_INT_MAP
          description: NA
          addressOffset: 436
          size: 32
          fields:
            - name: CORE1_PSRAM_MSPI_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: HP_SYSREG_INT_MAP
          description: NA
          addressOffset: 440
          size: 32
          fields:
            - name: CORE1_HP_SYSREG_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: PCNT_INT_MAP
          description: NA
          addressOffset: 444
          size: 32
          fields:
            - name: CORE1_PCNT_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: HP_PAU_INT_MAP
          description: NA
          addressOffset: 448
          size: 32
          fields:
            - name: CORE1_HP_PAU_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: HP_PARLIO_RX_INT_MAP
          description: NA
          addressOffset: 452
          size: 32
          fields:
            - name: CORE1_HP_PARLIO_RX_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: HP_PARLIO_TX_INT_MAP
          description: NA
          addressOffset: 456
          size: 32
          fields:
            - name: CORE1_HP_PARLIO_TX_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: H264_DMA2D_OUT_CH0_INT_MAP
          description: NA
          addressOffset: 460
          size: 32
          fields:
            - name: CORE1_H264_DMA2D_OUT_CH0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: H264_DMA2D_OUT_CH1_INT_MAP
          description: NA
          addressOffset: 464
          size: 32
          fields:
            - name: CORE1_H264_DMA2D_OUT_CH1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: H264_DMA2D_OUT_CH2_INT_MAP
          description: NA
          addressOffset: 468
          size: 32
          fields:
            - name: CORE1_H264_DMA2D_OUT_CH2_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: H264_DMA2D_OUT_CH3_INT_MAP
          description: NA
          addressOffset: 472
          size: 32
          fields:
            - name: CORE1_H264_DMA2D_OUT_CH3_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: H264_DMA2D_OUT_CH4_INT_MAP
          description: NA
          addressOffset: 476
          size: 32
          fields:
            - name: CORE1_H264_DMA2D_OUT_CH4_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: H264_DMA2D_IN_CH0_INT_MAP
          description: NA
          addressOffset: 480
          size: 32
          fields:
            - name: CORE1_H264_DMA2D_IN_CH0_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: H264_DMA2D_IN_CH1_INT_MAP
          description: NA
          addressOffset: 484
          size: 32
          fields:
            - name: CORE1_H264_DMA2D_IN_CH1_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: H264_DMA2D_IN_CH2_INT_MAP
          description: NA
          addressOffset: 488
          size: 32
          fields:
            - name: CORE1_H264_DMA2D_IN_CH2_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: H264_DMA2D_IN_CH3_INT_MAP
          description: NA
          addressOffset: 492
          size: 32
          fields:
            - name: CORE1_H264_DMA2D_IN_CH3_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: H264_DMA2D_IN_CH4_INT_MAP
          description: NA
          addressOffset: 496
          size: 32
          fields:
            - name: CORE1_H264_DMA2D_IN_CH4_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: H264_DMA2D_IN_CH5_INT_MAP
          description: NA
          addressOffset: 500
          size: 32
          fields:
            - name: CORE1_H264_DMA2D_IN_CH5_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: H264_REG_INT_MAP
          description: NA
          addressOffset: 504
          size: 32
          fields:
            - name: CORE1_H264_REG_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: ASSIST_DEBUG_INT_MAP
          description: NA
          addressOffset: 508
          size: 32
          fields:
            - name: CORE1_ASSIST_DEBUG_INT_MAP
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: INTR_STATUS_REG_0
          description: NA
          addressOffset: 512
          size: 32
          fields:
            - name: CORE1_INTR_STATUS_0
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INTR_STATUS_REG_1
          description: NA
          addressOffset: 516
          size: 32
          fields:
            - name: CORE1_INTR_STATUS_1
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INTR_STATUS_REG_2
          description: NA
          addressOffset: 520
          size: 32
          fields:
            - name: CORE1_INTR_STATUS_2
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INTR_STATUS_REG_3
          description: NA
          addressOffset: 524
          size: 32
          fields:
            - name: CORE1_INTR_STATUS_3
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CLOCK_GATE
          description: NA
          addressOffset: 528
          size: 32
          resetValue: 1
          fields:
            - name: CORE1_REG_CLK_EN
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: INTERRUPT_REG_DATE
          description: NA
          addressOffset: 1020
          size: 32
          resetValue: 33566752
          fields:
            - name: CORE1_INTERRUPT_REG_DATE
              description: NA
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: MIPI_CSI_BRIDGE
    description: MIPI Camera Interface Bridge
    groupName: CSI_BRIG
    baseAddress: 1342830592
    addressBlock:
      - offset: 0
        size: 72
        usage: registers
    interrupt:
      - name: CSI_BRIDGE
        value: 85
    registers:
      - register:
          name: CLK_EN
          description: csi bridge register mapping unit clock gating.
          addressOffset: 0
          size: 32
          fields:
            - name: CLK_EN
              description: "0: enable clock gating. 1: disable clock gating, clock always on."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CSI_EN
          description: csi bridge enable.
          addressOffset: 4
          size: 32
          fields:
            - name: CSI_BRIG_EN
              description: "0: disable csi bridge. 1: enable csi bridge."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_REQ_CFG
          description: dma request configuration.
          addressOffset: 8
          size: 32
          resetValue: 128
          fields:
            - name: DMA_BURST_LEN
              description: DMA burst length.
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: DMA_CFG_UPD_BY_BLK
              description: "1: reg_dma_burst_len & reg_dma_burst_len will be updated by dma block finish. 0: updated by frame."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DMA_FORCE_RD_STATUS
              description: "1: mask dma request when reading frame info. 0: disable mask."
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: BUF_FLOW_CTL
          description: csi bridge buffer control.
          addressOffset: 12
          size: 32
          resetValue: 2040
          fields:
            - name: CSI_BUF_AFULL_THRD
              description: buffer almost full threshold.
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: CSI_BUF_DEPTH
              description: buffer data count.
              bitOffset: 16
              bitWidth: 14
              access: read-only
      - register:
          name: DATA_TYPE_CFG
          description: pixel data type configuration.
          addressOffset: 16
          size: 32
          resetValue: 12056
          fields:
            - name: DATA_TYPE_MIN
              description: the min value of data type used for pixel filter.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: DATA_TYPE_MAX
              description: the max value of data type used for pixel filter.
              bitOffset: 8
              bitWidth: 6
              access: read-write
      - register:
          name: FRAME_CFG
          description: frame configuration.
          addressOffset: 20
          size: 32
          resetValue: 18743776
          fields:
            - name: VADR_NUM
              description: vadr of frame data.
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: HADR_NUM
              description: hadr of frame data.
              bitOffset: 12
              bitWidth: 12
              access: read-write
            - name: HAS_HSYNC_E
              description: "0: frame data doesn't contain hsync. 1: frame data contains hsync."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: VADR_NUM_CHECK
              description: "0: disable vadr check. 1: enable vadr check."
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: ENDIAN_MODE
          description: data endianness order configuration.
          addressOffset: 24
          size: 32
          fields:
            - name: BYTE_ENDIAN_ORDER
              description: "endianness order in bytes. 2'h0 is normal mode and 2'h3 is useful to YUV420(Legacy) when isp is bapassed."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: BIT_ENDIAN_ORDER
              description: N/A
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: csi bridge interrupt raw.
          addressOffset: 28
          size: 32
          fields:
            - name: VADR_NUM_GT_INT_RAW
              description: reg_vadr_num is greater than real interrupt raw.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: VADR_NUM_LT_INT_RAW
              description: reg_vadr_num is less than real interrupt raw.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DISCARD_INT_RAW
              description: an incomplete frame of data was sent interrupt raw.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CSI_BUF_OVERRUN_INT_RAW
              description: buffer overrun interrupt raw.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CSI_ASYNC_FIFO_OVF_INT_RAW
              description: buffer overflow interrupt raw.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DMA_CFG_HAS_UPDATED_INT_RAW
              description: dma configuration update complete interrupt raw.
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: csi bridge interrupt clr.
          addressOffset: 32
          size: 32
          fields:
            - name: VADR_NUM_GT_REAL_INT_CLR
              description: reg_vadr_num is greater than real interrupt clr.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: VADR_NUM_LT_REAL_INT_CLR
              description: reg_vadr_num is less than real interrupt clr.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DISCARD_INT_CLR
              description: an incomplete frame of data was sent interrupt clr.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CSI_BUF_OVERRUN_INT_CLR
              description: buffer overrun interrupt clr.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: CSI_ASYNC_FIFO_OVF_INT_CLR
              description: buffer overflow interrupt clr.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: DMA_CFG_HAS_UPDATED_INT_CLR
              description: dma configuration update complete interrupt clr.
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ST
          description: csi bridge interrupt st.
          addressOffset: 36
          size: 32
          fields:
            - name: VADR_NUM_GT_INT_ST
              description: reg_vadr_num is greater than real interrupt st.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: VADR_NUM_LT_INT_ST
              description: reg_vadr_num is less than real interrupt st.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: DISCARD_INT_ST
              description: an incomplete frame of data was sent interrupt st.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CSI_BUF_OVERRUN_INT_ST
              description: buffer overrun interrupt st.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: CSI_ASYNC_FIFO_OVF_INT_ST
              description: buffer overflow interrupt st.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: DMA_CFG_HAS_UPDATED_INT_ST
              description: dma configuration update complete interrupt st.
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: csi bridge interrupt enable.
          addressOffset: 40
          size: 32
          fields:
            - name: VADR_NUM_GT_INT_ENA
              description: reg_vadr_num is greater than real interrupt enable.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: VADR_NUM_LT_INT_ENA
              description: reg_vadr_num is less than real interrupt enable.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DISCARD_INT_ENA
              description: an incomplete frame of data was sent interrupt enable.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CSI_BUF_OVERRUN_INT_ENA
              description: buffer overrun interrupt enable.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CSI_ASYNC_FIFO_OVF_INT_ENA
              description: buffer overflow interrupt enable.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DMA_CFG_HAS_UPDATED_INT_ENA
              description: dma configuration update complete interrupt enable.
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_REQ_INTERVAL
          description: DMA interval configuration.
          addressOffset: 44
          size: 32
          resetValue: 1
          fields:
            - name: DMA_REQ_INTERVAL
              description: "16'b1: 1 cycle. 16'b11: 2 cycle. ... ... 16'hFFFF: 16 cycle."
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: DMABLK_SIZE
          description: DMA block size configuration.
          addressOffset: 48
          size: 32
          resetValue: 8191
          fields:
            - name: DMABLK_SIZE
              description: the number of reg_dma_burst_len in a block
              bitOffset: 0
              bitWidth: 13
              access: read-write
      - register:
          name: RDN_ECO_CS
          description: N/A
          addressOffset: 52
          size: 32
          fields:
            - name: RDN_ECO_EN
              description: N/A
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RDN_ECO_RESULT
              description: N/A
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: RDN_ECO_LOW
          description: N/A
          addressOffset: 56
          size: 32
          fields:
            - name: RDN_ECO_LOW
              description: N/A
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RDN_ECO_HIGH
          description: N/A
          addressOffset: 60
          size: 32
          resetValue: 4294967295
          fields:
            - name: RDN_ECO_HIGH
              description: N/A
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HOST_CTRL
          description: csi host control by csi bridge.
          addressOffset: 64
          size: 32
          resetValue: 3
          fields:
            - name: CSI_ENABLECLK
              description: enable clock lane module of csi phy.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CSI_CFG_CLK_EN
              description: enable cfg_clk of csi host module.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: LOOPBK_TEST_EN
              description: for phy test by loopback dsi phy to csi phy.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: MEM_CTRL
          description: csi bridge buffer control.
          addressOffset: 68
          size: 32
          resetValue: 9792
          fields:
            - name: CSI_BRIDGE_MEM_CLK_FORCE_ON
              description: csi bridge memory clock gating force on.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CSI_MEM_AUX_CTRL
              description: N/A
              bitOffset: 1
              bitWidth: 14
              access: read-write
  - name: MIPI_CSI_HOST
    description: MIPI Camera Interface Host
    groupName: CSI_HOST
    baseAddress: 1342828544
    addressBlock:
      - offset: 0
        size: 168
        usage: registers
    interrupt:
      - name: CSI
        value: 87
    registers:
      - register:
          name: VERSION
          description: NA
          addressOffset: 0
          size: 32
          resetValue: 825569322
          fields:
            - name: VERSION
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: N_LANES
          description: NA
          addressOffset: 4
          size: 32
          resetValue: 1
          fields:
            - name: N_LANES
              description: NA
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: CSI2_RESETN
          description: NA
          addressOffset: 8
          size: 32
          fields:
            - name: CSI2_RESETN
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST_MAIN
          description: NA
          addressOffset: 12
          size: 32
          fields:
            - name: ST_STATUS_INT_PHY_FATAL
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ST_STATUS_INT_PKT_FATAL
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ST_STATUS_INT_BNDRY_FRAME_FATAL
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: ST_STATUS_INT_SEQ_FRAME_FATAL
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: ST_STATUS_INT_CRC_FRAME_FATAL
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ST_STATUS_INT_PLD_CRC_FATAL
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ST_STATUS_INT_DATA_ID
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: ST_STATUS_INT_ECC_CORRECTED
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: ST_STATUS_INT_PHY
              description: NA
              bitOffset: 16
              bitWidth: 1
              access: read-only
      - register:
          name: PHY_SHUTDOWNZ
          description: NA
          addressOffset: 64
          size: 32
          fields:
            - name: PHY_SHUTDOWNZ
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DPHY_RSTZ
          description: NA
          addressOffset: 68
          size: 32
          fields:
            - name: DPHY_RSTZ
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: PHY_RX
          description: NA
          addressOffset: 72
          size: 32
          resetValue: 65536
          fields:
            - name: PHY_RXULPSESC_0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PHY_RXULPSESC_1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: PHY_RXULPSCLKNOT
              description: NA
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: PHY_RXCLKACTIVEHS
              description: NA
              bitOffset: 17
              bitWidth: 1
              access: read-only
      - register:
          name: PHY_STOPSTATE
          description: NA
          addressOffset: 76
          size: 32
          fields:
            - name: PHY_STOPSTATEDATA_0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PHY_STOPSTATEDATA_1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: PHY_STOPSTATECLK
              description: NA
              bitOffset: 16
              bitWidth: 1
              access: read-only
      - register:
          name: PHY_TEST_CTRL0
          description: NA
          addressOffset: 80
          size: 32
          resetValue: 1
          fields:
            - name: PHY_TESTCLR
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PHY_TESTCLK
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: PHY_TEST_CTRL1
          description: NA
          addressOffset: 84
          size: 32
          fields:
            - name: PHY_TESTDIN
              description: NA
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: PHY_TESTDOUT
              description: NA
              bitOffset: 8
              bitWidth: 8
              access: read-only
            - name: PHY_TESTEN
              description: NA
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: VC_EXTENSION
          description: NA
          addressOffset: 200
          size: 32
          fields:
            - name: VCX
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: PHY_CAL
          description: NA
          addressOffset: 204
          size: 32
          fields:
            - name: RXSKEWCALHS
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST_PHY_FATAL
          description: NA
          addressOffset: 224
          size: 32
          fields:
            - name: ST_PHY_ERRSOTSYNCHS_0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ST_PHY_ERRSOTSYNCHS_1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: INT_MSK_PHY_FATAL
          description: NA
          addressOffset: 228
          size: 32
          fields:
            - name: MASK_PHY_ERRSOTSYNCHS_0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MASK_PHY_ERRSOTSYNCHS_1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INT_FORCE_PHY_FATAL
          description: NA
          addressOffset: 232
          size: 32
          fields:
            - name: FORCE_PHY_ERRSOTSYNCHS_0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FORCE_PHY_ERRSOTSYNCHS_1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST_PKT_FATAL
          description: NA
          addressOffset: 240
          size: 32
          fields:
            - name: ST_ERR_ECC_DOUBLE
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ST_SHORTER_PAYLOAD
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: INT_MSK_PKT_FATAL
          description: NA
          addressOffset: 244
          size: 32
          fields:
            - name: MASK_ERR_ECC_DOUBLE
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MASK_SHORTER_PAYLOAD
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INT_FORCE_PKT_FATAL
          description: NA
          addressOffset: 248
          size: 32
          fields:
            - name: FORCE_ERR_ECC_DOUBLE
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FORCE_SHORTER_PAYLOAD
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST_PHY
          description: NA
          addressOffset: 272
          size: 32
          fields:
            - name: ST_PHY_ERRSOTHS_0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ST_PHY_ERRSOTHS_1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ST_PHY_ERRESC_0
              description: NA
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: ST_PHY_ERRESC_1
              description: NA
              bitOffset: 17
              bitWidth: 1
              access: read-only
      - register:
          name: INT_MSK_PHY
          description: NA
          addressOffset: 276
          size: 32
          fields:
            - name: MASK_PHY_ERRSOTHS_0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MASK_PHY_ERRSOTHS_1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MASK_PHY_ERRESC_0
              description: NA
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: MASK_PHY_ERRESC_1
              description: NA
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: INT_FORCE_PHY
          description: NA
          addressOffset: 280
          size: 32
          fields:
            - name: FORCE_PHY_ERRSOTHS_0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FORCE_PHY_ERRSOTHS_1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FORCE_PHY_ERRESC_0
              description: NA
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FORCE_PHY_ERRESC_1
              description: NA
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST_BNDRY_FRAME_FATAL
          description: NA
          addressOffset: 640
          size: 32
          fields:
            - name: ST_ERR_F_BNDRY_MATCH_VC0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_BNDRY_MATCH_VC1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_BNDRY_MATCH_VC2
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_BNDRY_MATCH_VC3
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_BNDRY_MATCH_VC4
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_BNDRY_MATCH_VC5
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_BNDRY_MATCH_VC6
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_BNDRY_MATCH_VC7
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_BNDRY_MATCH_VC8
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_BNDRY_MATCH_VC9
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_BNDRY_MATCH_VC10
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_BNDRY_MATCH_VC11
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_BNDRY_MATCH_VC12
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_BNDRY_MATCH_VC13
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_BNDRY_MATCH_VC14
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_BNDRY_MATCH_VC15
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-only
      - register:
          name: INT_MSK_BNDRY_FRAME_FATAL
          description: NA
          addressOffset: 644
          size: 32
          fields:
            - name: MASK_ERR_F_BNDRY_MATCH_VC0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_BNDRY_MATCH_VC1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_BNDRY_MATCH_VC2
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_BNDRY_MATCH_VC3
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_BNDRY_MATCH_VC4
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_BNDRY_MATCH_VC5
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_BNDRY_MATCH_VC6
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_BNDRY_MATCH_VC7
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_BNDRY_MATCH_VC8
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_BNDRY_MATCH_VC9
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_BNDRY_MATCH_VC10
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_BNDRY_MATCH_VC11
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_BNDRY_MATCH_VC12
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_BNDRY_MATCH_VC13
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_BNDRY_MATCH_VC14
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_BNDRY_MATCH_VC15
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: INT_FORCE_BNDRY_FRAME_FATAL
          description: NA
          addressOffset: 648
          size: 32
          fields:
            - name: FORCE_ERR_F_BNDRY_MATCH_VC0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_BNDRY_MATCH_VC1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_BNDRY_MATCH_VC2
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_BNDRY_MATCH_VC3
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_BNDRY_MATCH_VC4
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_BNDRY_MATCH_VC5
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_BNDRY_MATCH_VC6
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_BNDRY_MATCH_VC7
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_BNDRY_MATCH_VC8
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_BNDRY_MATCH_VC9
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_BNDRY_MATCH_VC10
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_BNDRY_MATCH_VC11
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_BNDRY_MATCH_VC12
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_BNDRY_MATCH_VC13
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_BNDRY_MATCH_VC14
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_BNDRY_MATCH_VC15
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST_SEQ_FRAME_FATAL
          description: NA
          addressOffset: 656
          size: 32
          fields:
            - name: ST_ERR_F_SEQ_VC0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_SEQ_VC1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_SEQ_VC2
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_SEQ_VC3
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_SEQ_VC4
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_SEQ_VC5
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_SEQ_VC6
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_SEQ_VC7
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_SEQ_VC8
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_SEQ_VC9
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_SEQ_VC10
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_SEQ_VC11
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_SEQ_VC12
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_SEQ_VC13
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_SEQ_VC14
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: ST_ERR_F_SEQ_VC15
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-only
      - register:
          name: INT_MSK_SEQ_FRAME_FATAL
          description: NA
          addressOffset: 660
          size: 32
          fields:
            - name: MASK_ERR_F_SEQ_VC0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_SEQ_VC1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_SEQ_VC2
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_SEQ_VC3
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_SEQ_VC4
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_SEQ_VC5
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_SEQ_VC6
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_SEQ_VC7
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_SEQ_VC8
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_SEQ_VC9
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_SEQ_VC10
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_SEQ_VC11
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_SEQ_VC12
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_SEQ_VC13
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_SEQ_VC14
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_F_SEQ_VC15
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: INT_FORCE_SEQ_FRAME_FATAL
          description: NA
          addressOffset: 664
          size: 32
          fields:
            - name: FORCE_ERR_F_SEQ_VC0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_SEQ_VC1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_SEQ_VC2
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_SEQ_VC3
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_SEQ_VC4
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_SEQ_VC5
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_SEQ_VC6
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_SEQ_VC7
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_SEQ_VC8
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_SEQ_VC9
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_SEQ_VC10
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_SEQ_VC11
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_SEQ_VC12
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_SEQ_VC13
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_SEQ_VC14
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_F_SEQ_VC15
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST_CRC_FRAME_FATAL
          description: NA
          addressOffset: 672
          size: 32
          fields:
            - name: ST_ERR_FRAME_DATA_VC0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ST_ERR_FRAME_DATA_VC1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ST_ERR_FRAME_DATA_VC2
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: ST_ERR_FRAME_DATA_VC3
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: ST_ERR_FRAME_DATA_VC4
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ST_ERR_FRAME_DATA_VC5
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ST_ERR_FRAME_DATA_VC6
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: ST_ERR_FRAME_DATA_VC7
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: ST_ERR_FRAME_DATA_VC8
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: ST_ERR_FRAME_DATA_VC9
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: ST_ERR_FRAME_DATA_VC10
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: ST_ERR_FRAME_DATA_VC11
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: ST_ERR_FRAME_DATA_VC12
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: ST_ERR_FRAME_DATA_VC13
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: ST_ERR_FRAME_DATA_VC14
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: ST_ERR_FRAME_DATA_VC15
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-only
      - register:
          name: INT_MSK_CRC_FRAME_FATAL
          description: NA
          addressOffset: 676
          size: 32
          fields:
            - name: MASK_ERR_FRAME_DATA_VC0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_FRAME_DATA_VC1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_FRAME_DATA_VC2
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_FRAME_DATA_VC3
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_FRAME_DATA_VC4
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_FRAME_DATA_VC5
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_FRAME_DATA_VC6
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_FRAME_DATA_VC7
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_FRAME_DATA_VC8
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_FRAME_DATA_VC9
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_FRAME_DATA_VC10
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_FRAME_DATA_VC11
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_FRAME_DATA_VC12
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_FRAME_DATA_VC13
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_FRAME_DATA_VC14
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_FRAME_DATA_VC15
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: INT_FORCE_CRC_FRAME_FATAL
          description: NA
          addressOffset: 680
          size: 32
          fields:
            - name: FORCE_ERR_FRAME_DATA_VC0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_FRAME_DATA_VC1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_FRAME_DATA_VC2
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_FRAME_DATA_VC3
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_FRAME_DATA_VC4
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_FRAME_DATA_VC5
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_FRAME_DATA_VC6
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_FRAME_DATA_VC7
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_FRAME_DATA_VC8
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_FRAME_DATA_VC9
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_FRAME_DATA_VC10
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_FRAME_DATA_VC11
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_FRAME_DATA_VC12
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_FRAME_DATA_VC13
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_FRAME_DATA_VC14
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_FRAME_DATA_VC15
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST_PLD_CRC_FATAL
          description: NA
          addressOffset: 688
          size: 32
          fields:
            - name: ST_ERR_CRC_VC0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ST_ERR_CRC_VC1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ST_ERR_CRC_VC2
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: ST_ERR_CRC_VC3
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: ST_ERR_CRC_VC4
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ST_ERR_CRC_VC5
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ST_ERR_CRC_VC6
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: ST_ERR_CRC_VC7
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: ST_ERR_CRC_VC8
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: ST_ERR_CRC_VC9
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: ST_ERR_CRC_VC10
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: ST_ERR_CRC_VC11
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: ST_ERR_CRC_VC12
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: ST_ERR_CRC_VC13
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: ST_ERR_CRC_VC14
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: ST_ERR_CRC_VC15
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-only
      - register:
          name: INT_MSK_PLD_CRC_FATAL
          description: NA
          addressOffset: 692
          size: 32
          fields:
            - name: MASK_ERR_CRC_VC0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_CRC_VC1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_CRC_VC2
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_CRC_VC3
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_CRC_VC4
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_CRC_VC5
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_CRC_VC6
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_CRC_VC7
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_CRC_VC8
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_CRC_VC9
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_CRC_VC10
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_CRC_VC11
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_CRC_VC12
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_CRC_VC13
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_CRC_VC14
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_CRC_VC15
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: INT_FORCE_PLD_CRC_FATAL
          description: NA
          addressOffset: 696
          size: 32
          fields:
            - name: FORCE_ERR_CRC_VC0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_CRC_VC1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_CRC_VC2
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_CRC_VC3
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_CRC_VC4
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_CRC_VC5
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_CRC_VC6
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_CRC_VC7
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_CRC_VC8
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_CRC_VC9
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_CRC_VC10
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_CRC_VC11
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_CRC_VC12
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_CRC_VC13
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_CRC_VC14
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_CRC_VC15
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST_DATA_ID
          description: NA
          addressOffset: 704
          size: 32
          fields:
            - name: ST_ERR_ID_VC0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ID_VC1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ID_VC2
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ID_VC3
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ID_VC4
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ID_VC5
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ID_VC6
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ID_VC7
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ID_VC8
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ID_VC9
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ID_VC10
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ID_VC11
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ID_VC12
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ID_VC13
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ID_VC14
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ID_VC15
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-only
      - register:
          name: INT_MSK_DATA_ID
          description: NA
          addressOffset: 708
          size: 32
          fields:
            - name: MASK_ERR_ID_VC0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ID_VC1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ID_VC2
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ID_VC3
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ID_VC4
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ID_VC5
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ID_VC6
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ID_VC7
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ID_VC8
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ID_VC9
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ID_VC10
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ID_VC11
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ID_VC12
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ID_VC13
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ID_VC14
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ID_VC15
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: INT_FORCE_DATA_ID
          description: NA
          addressOffset: 712
          size: 32
          fields:
            - name: FORCE_ERR_ID_VC0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ID_VC1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ID_VC2
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ID_VC3
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ID_VC4
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ID_VC5
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ID_VC6
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ID_VC7
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ID_VC8
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ID_VC9
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ID_VC10
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ID_VC11
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ID_VC12
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ID_VC13
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ID_VC14
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ID_VC15
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST_ECC_CORRECTED
          description: NA
          addressOffset: 720
          size: 32
          fields:
            - name: ST_ERR_ECC_CORRECTED_VC0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ECC_CORRECTED_VC1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ECC_CORRECTED_VC2
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ECC_CORRECTED_VC3
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ECC_CORRECTED_VC4
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ECC_CORRECTED_VC5
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ECC_CORRECTED_VC6
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ECC_CORRECTED_VC7
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ECC_CORRECTED_VC8
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ECC_CORRECTED_VC9
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ECC_CORRECTED_VC10
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ECC_CORRECTED_VC11
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ECC_CORRECTED_VC12
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ECC_CORRECTED_VC13
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ECC_CORRECTED_VC14
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: ST_ERR_ECC_CORRECTED_VC15
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-only
      - register:
          name: INT_MSK_ECC_CORRECTED
          description: NA
          addressOffset: 724
          size: 32
          fields:
            - name: MASK_ERR_ECC_CORRECTED_VC0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ECC_CORRECTED_VC1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ECC_CORRECTED_VC2
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ECC_CORRECTED_VC3
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ECC_CORRECTED_VC4
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ECC_CORRECTED_VC5
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ECC_CORRECTED_VC6
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ECC_CORRECTED_VC7
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ECC_CORRECTED_VC8
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ECC_CORRECTED_VC9
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ECC_CORRECTED_VC10
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ECC_CORRECTED_VC11
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ECC_CORRECTED_VC12
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ECC_CORRECTED_VC13
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ECC_CORRECTED_VC14
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: MASK_ERR_ECC_CORRECTED_VC15
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: INT_FORCE_ECC_CORRECTED
          description: NA
          addressOffset: 728
          size: 32
          fields:
            - name: FORCE_ERR_ECC_CORRECTED_VC0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ECC_CORRECTED_VC1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ECC_CORRECTED_VC2
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ECC_CORRECTED_VC3
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ECC_CORRECTED_VC4
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ECC_CORRECTED_VC5
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ECC_CORRECTED_VC6
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ECC_CORRECTED_VC7
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ECC_CORRECTED_VC8
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ECC_CORRECTED_VC9
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ECC_CORRECTED_VC10
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ECC_CORRECTED_VC11
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ECC_CORRECTED_VC12
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ECC_CORRECTED_VC13
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ECC_CORRECTED_VC14
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: FORCE_ERR_ECC_CORRECTED_VC15
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: SCRAMBLING
          description: NA
          addressOffset: 768
          size: 32
          fields:
            - name: SCRAMBLE_ENABLE
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SCRAMBLING_SEED1
          description: NA
          addressOffset: 772
          size: 32
          resetValue: 4104
          fields:
            - name: SCRAMBLE_SEED_LANE1
              description: NA
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: SCRAMBLING_SEED2
          description: NA
          addressOffset: 776
          size: 32
          resetValue: 4488
          fields:
            - name: SCRAMBLE_SEED_LANE2
              description: NA
              bitOffset: 0
              bitWidth: 16
              access: read-write
  - name: DMA
    description: DMA (Direct Memory Access) Controller
    groupName: DMAC
    baseAddress: 1342705664
    addressBlock:
      - offset: 0
        size: 564
        usage: registers
    interrupt:
      - name: DMA
        value: 24
    registers:
      - register:
          name: ID0
          description: NA
          addressOffset: 0
          size: 32
          fields:
            - name: DMAC_ID
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: COMPVER0
          description: NA
          addressOffset: 8
          size: 32
          resetValue: 842018858
          fields:
            - name: DMAC_COMPVER
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CFG0
          description: NA
          addressOffset: 16
          size: 32
          fields:
            - name: DMAC_EN
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: INT_EN
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CHEN0
          description: NA
          addressOffset: 24
          size: 32
          fields:
            - name: CH1_EN
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CH2_EN
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CH3_EN
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CH4_EN
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CH1_EN_WE
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: CH2_EN_WE
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: CH3_EN_WE
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: CH4_EN_WE
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: CH1_SUSP
              description: NA
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CH2_SUSP
              description: NA
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: CH3_SUSP
              description: NA
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: CH4_SUSP
              description: NA
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: CH1_SUSP_WE
              description: NA
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: CH2_SUSP_WE
              description: NA
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: CH3_SUSP_WE
              description: NA
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: CH4_SUSP_WE
              description: NA
              bitOffset: 27
              bitWidth: 1
              access: write-only
      - register:
          name: CHEN1
          description: NA
          addressOffset: 28
          size: 32
          fields:
            - name: CH1_ABORT
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CH2_ABORT
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CH3_ABORT
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CH4_ABORT
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CH1_ABORT_WE
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: CH2_ABORT_WE
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: CH3_ABORT_WE
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: CH4_ABORT_WE
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: write-only
      - register:
          name: INTSTATUS0
          description: NA
          addressOffset: 48
          size: 32
          fields:
            - name: CH1_INTSTAT
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CH2_INTSTAT
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CH3_INTSTAT
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CH4_INTSTAT
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: COMMONREG_INTSTAT
              description: NA
              bitOffset: 16
              bitWidth: 1
              access: read-only
      - register:
          name: COMMONREG_INTCLEAR0
          description: NA
          addressOffset: 56
          size: 32
          fields:
            - name: CLEAR_SLVIF_COMMONREG_DEC_ERR_INTSTAT
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: CLEAR_SLVIF_COMMONREG_WR2RO_ERR_INTSTAT
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CLEAR_SLVIF_COMMONREG_RD2WO_ERR_INTSTAT
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CLEAR_SLVIF_COMMONREG_WRONHOLD_ERR_INTSTAT
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: CLEAR_SLVIF_COMMONREG_WRPARITY_ERR_INTSTAT
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: CLEAR_SLVIF_UNDEFINEDREG_DEC_ERR_INTSTAT
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: CLEAR_MXIF1_RCH0_ECCPROT_CORRERR_INTSTAT
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: CLEAR_MXIF1_RCH0_ECCPROT_UNCORRERR_INTSTAT
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: CLEAR_MXIF1_RCH1_ECCPROT_CORRERR_INTSTAT
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: CLEAR_MXIF1_RCH1_ECCPROT_UNCORRERR_INTSTAT
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: CLEAR_MXIF1_BCH_ECCPROT_CORRERR_INTSTAT
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: CLEAR_MXIF1_BCH_ECCPROT_UNCORRERR_INTSTAT
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: CLEAR_MXIF2_RCH0_ECCPROT_CORRERR_INTSTAT
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: CLEAR_MXIF2_RCH0_ECCPROT_UNCORRERR_INTSTAT
              description: NA
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: CLEAR_MXIF2_RCH1_ECCPROT_CORRERR_INTSTAT
              description: NA
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: CLEAR_MXIF2_RCH1_ECCPROT_UNCORRERR_INTSTAT
              description: NA
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: CLEAR_MXIF2_BCH_ECCPROT_CORRERR_INTSTAT
              description: NA
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: CLEAR_MXIF2_BCH_ECCPROT_UNCORRERR_INTSTAT
              description: NA
              bitOffset: 20
              bitWidth: 1
              access: write-only
      - register:
          name: COMMONREG_INTSTATUS_ENABLE0
          description: NA
          addressOffset: 64
          size: 32
          resetValue: 2097039
          fields:
            - name: ENABLE_SLVIF_COMMONREG_DEC_ERR_INTSTAT
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ENABLE_SLVIF_COMMONREG_WR2RO_ERR_INTSTAT
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ENABLE_SLVIF_COMMONREG_RD2WO_ERR_INTSTAT
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ENABLE_SLVIF_COMMONREG_WRONHOLD_ERR_INTSTAT
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: ENABLE_SLVIF_COMMONREG_WRPARITY_ERR_INTSTAT
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: ENABLE_SLVIF_UNDEFINEDREG_DEC_ERR_INTSTAT
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ENABLE_MXIF1_RCH0_ECCPROT_CORRERR_INTSTAT
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: ENABLE_MXIF1_RCH0_ECCPROT_UNCORRERR_INTSTAT
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: ENABLE_MXIF1_RCH1_ECCPROT_CORRERR_INTSTAT
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: ENABLE_MXIF1_RCH1_ECCPROT_UNCORRERR_INTSTAT
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: ENABLE_MXIF1_BCH_ECCPROT_CORRERR_INTSTAT
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: ENABLE_MXIF1_BCH_ECCPROT_UNCORRERR_INTSTAT
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: ENABLE_MXIF2_RCH0_ECCPROT_CORRERR_INTSTAT
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: ENABLE_MXIF2_RCH0_ECCPROT_UNCORRERR_INTSTAT
              description: NA
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: ENABLE_MXIF2_RCH1_ECCPROT_CORRERR_INTSTAT
              description: NA
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: ENABLE_MXIF2_RCH1_ECCPROT_UNCORRERR_INTSTAT
              description: NA
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: ENABLE_MXIF2_BCH_ECCPROT_CORRERR_INTSTAT
              description: NA
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: ENABLE_MXIF2_BCH_ECCPROT_UNCORRERR_INTSTAT
              description: NA
              bitOffset: 20
              bitWidth: 1
              access: read-only
      - register:
          name: COMMONREG_INTSIGNAL_ENABLE0
          description: NA
          addressOffset: 72
          size: 32
          resetValue: 2097039
          fields:
            - name: ENABLE_SLVIF_COMMONREG_DEC_ERR_INTSIGNAL
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ENABLE_SLVIF_COMMONREG_WR2RO_ERR_INTSIGNAL
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ENABLE_SLVIF_COMMONREG_RD2WO_ERR_INTSIGNAL
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ENABLE_SLVIF_COMMONREG_WRONHOLD_ERR_INTSIGNAL
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: ENABLE_SLVIF_COMMONREG_WRPARITY_ERR_INTSIGNAL
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: ENABLE_SLVIF_UNDEFINEDREG_DEC_ERR_INTSIGNAL
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ENABLE_MXIF1_RCH0_ECCPROT_CORRERR_INTSIGNAL
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: ENABLE_MXIF1_RCH0_ECCPROT_UNCORRERR_INTSIGNAL
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: ENABLE_MXIF1_RCH1_ECCPROT_CORRERR_INTSIGNAL
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: ENABLE_MXIF1_RCH1_ECCPROT_UNCORRERR_INTSIGNAL
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: ENABLE_MXIF1_BCH_ECCPROT_CORRERR_INTSIGNAL
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: ENABLE_MXIF1_BCH_ECCPROT_UNCORRERR_INTSIGNAL
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: ENABLE_MXIF2_RCH0_ECCPROT_CORRERR_INTSIGNAL
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: ENABLE_MXIF2_RCH0_ECCPROT_UNCORRERR_INTSIGNAL
              description: NA
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: ENABLE_MXIF2_RCH1_ECCPROT_CORRERR_INTSIGNAL
              description: NA
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: ENABLE_MXIF2_RCH1_ECCPROT_UNCORRERR_INTSIGNAL
              description: NA
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: ENABLE_MXIF2_BCH_ECCPROT_CORRERR_INTSIGNAL
              description: NA
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: ENABLE_MXIF2_BCH_ECCPROT_UNCORRERR_INTSIGNAL
              description: NA
              bitOffset: 20
              bitWidth: 1
              access: read-only
      - register:
          name: COMMONREG_INTSTATUS0
          description: NA
          addressOffset: 80
          size: 32
          fields:
            - name: SLVIF_COMMONREG_DEC_ERR_INTSTAT
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SLVIF_COMMONREG_WR2RO_ERR_INTSTAT
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SLVIF_COMMONREG_RD2WO_ERR_INTSTAT
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: SLVIF_COMMONREG_WRONHOLD_ERR_INTSTAT
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SLVIF_COMMONREG_WRPARITY_ERR_INTSTAT
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: SLVIF_UNDEFINEDREG_DEC_ERR_INTSTAT
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: MXIF1_RCH0_ECCPROT_CORRERR_INTSTAT
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: MXIF1_RCH0_ECCPROT_UNCORRERR_INTSTAT
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: MXIF1_RCH1_ECCPROT_CORRERR_INTSTAT
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: MXIF1_RCH1_ECCPROT_UNCORRERR_INTSTAT
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: MXIF1_BCH_ECCPROT_CORRERR_INTSTAT
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: MXIF1_BCH_ECCPROT_UNCORRERR_INTSTAT
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: MXIF2_RCH0_ECCPROT_CORRERR_INTSTAT
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: MXIF2_RCH0_ECCPROT_UNCORRERR_INTSTAT
              description: NA
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: MXIF2_RCH1_ECCPROT_CORRERR_INTSTAT
              description: NA
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: MXIF2_RCH1_ECCPROT_UNCORRERR_INTSTAT
              description: NA
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: MXIF2_BCH_ECCPROT_CORRERR_INTSTAT
              description: NA
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: MXIF2_BCH_ECCPROT_UNCORRERR_INTSTAT
              description: NA
              bitOffset: 20
              bitWidth: 1
              access: read-only
      - register:
          name: RESET0
          description: NA
          addressOffset: 88
          size: 32
          fields:
            - name: DMAC_RST
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: LOWPOWER_CFG0
          description: NA
          addressOffset: 96
          size: 32
          resetValue: 15
          fields:
            - name: GBL_CSLP_EN
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CHNL_CSLP_EN
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SBIU_CSLP_EN
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MXIF_CSLP_EN
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: LOWPOWER_CFG1
          description: NA
          addressOffset: 100
          size: 32
          resetValue: 4210752
          fields:
            - name: GLCH_LPDLY
              description: NA
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SBIU_LPDLY
              description: NA
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: MXIF_LPDLY
              description: NA
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - cluster:
          dim: 4
          dimIncrement: 256
          dimIndex: "1,2,3,4"
          name: CH%s
          description: "Cluster CH%s, containing CH?_SAR0, CH?_SAR1, CH?_DAR0, CH?_DAR1, CH?_BLOCK_TS0, CH?_CTL0, CH?_CTL1, CH?_CFG0, CH?_CFG1, CH?_LLP0, CH?_LLP1, CH?_STATUS0, CH?_STATUS1, CH?_SWHSSRC0, CH?_SWHSDST0, CH?_BLK_TFR_RESUMEREQ0, CH?_AXI_ID0, CH?_AXI_QOS0, CH?_SSTAT0, CH?_DSTAT0, CH?_SSTATAR0, CH?_SSTATAR1, CH?_DSTATAR0, CH?_DSTATAR1, CH?_INTSTATUS_ENABLE0, CH?_INTSTATUS_ENABLE1, CH?_INTSTATUS0, CH?_INTSTATUS1, CH?_INTSIGNAL_ENABLE0, CH?_INTSIGNAL_ENABLE1, CH?_INTCLEAR0, CH?_INTCLEAR1"
          addressOffset: 256
          children:
            - register:
                name: SAR0
                description: NA
                addressOffset: 0
                size: 32
                fields:
                  - name: CH1_SAR0
                    description: NA
                    bitOffset: 0
                    bitWidth: 32
                    access: read-write
            - register:
                name: SAR1
                description: NA
                addressOffset: 4
                size: 32
                fields:
                  - name: CH1_SAR1
                    description: NA
                    bitOffset: 0
                    bitWidth: 32
                    access: read-write
            - register:
                name: DAR0
                description: NA
                addressOffset: 8
                size: 32
                fields:
                  - name: CH1_DAR0
                    description: NA
                    bitOffset: 0
                    bitWidth: 32
                    access: read-write
            - register:
                name: DAR1
                description: NA
                addressOffset: 12
                size: 32
                fields:
                  - name: CH1_DAR1
                    description: NA
                    bitOffset: 0
                    bitWidth: 32
                    access: read-write
            - register:
                name: BLOCK_TS0
                description: NA
                addressOffset: 16
                size: 32
                fields:
                  - name: CH1_BLOCK_TS
                    description: NA
                    bitOffset: 0
                    bitWidth: 22
                    access: read-write
            - register:
                name: CTL0
                description: NA
                addressOffset: 24
                size: 32
                resetValue: 4608
                fields:
                  - name: CH1_SMS
                    description: NA
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: CH1_DMS
                    description: NA
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: CH1_SINC
                    description: NA
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
                  - name: CH1_DINC
                    description: NA
                    bitOffset: 6
                    bitWidth: 1
                    access: read-write
                  - name: CH1_SRC_TR_WIDTH
                    description: NA
                    bitOffset: 8
                    bitWidth: 3
                    access: read-write
                  - name: CH1_DST_TR_WIDTH
                    description: NA
                    bitOffset: 11
                    bitWidth: 3
                    access: read-write
                  - name: CH1_SRC_MSIZE
                    description: NA
                    bitOffset: 14
                    bitWidth: 4
                    access: read-write
                  - name: CH1_DST_MSIZE
                    description: NA
                    bitOffset: 18
                    bitWidth: 4
                    access: read-write
                  - name: CH1_AR_CACHE
                    description: NA
                    bitOffset: 22
                    bitWidth: 4
                    access: read-write
                  - name: CH1_AW_CACHE
                    description: NA
                    bitOffset: 26
                    bitWidth: 4
                    access: read-write
                  - name: CH1_NONPOSTED_LASTWRITE_EN
                    description: NA
                    bitOffset: 30
                    bitWidth: 1
                    access: read-write
            - register:
                name: CTL1
                description: NA
                addressOffset: 28
                size: 32
                fields:
                  - name: CH1_AR_PROT
                    description: NA
                    bitOffset: 0
                    bitWidth: 3
                    access: read-write
                  - name: CH1_AW_PROT
                    description: NA
                    bitOffset: 3
                    bitWidth: 3
                    access: read-write
                  - name: CH1_ARLEN_EN
                    description: NA
                    bitOffset: 6
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ARLEN
                    description: NA
                    bitOffset: 7
                    bitWidth: 8
                    access: read-write
                  - name: CH1_AWLEN_EN
                    description: NA
                    bitOffset: 15
                    bitWidth: 1
                    access: read-write
                  - name: CH1_AWLEN
                    description: NA
                    bitOffset: 16
                    bitWidth: 8
                    access: read-write
                  - name: CH1_SRC_STAT_EN
                    description: NA
                    bitOffset: 24
                    bitWidth: 1
                    access: read-write
                  - name: CH1_DST_STAT_EN
                    description: NA
                    bitOffset: 25
                    bitWidth: 1
                    access: read-write
                  - name: CH1_IOC_BLKTFR
                    description: NA
                    bitOffset: 26
                    bitWidth: 1
                    access: read-write
                  - name: CH1_SHADOWREG_OR_LLI_LAST
                    description: NA
                    bitOffset: 30
                    bitWidth: 1
                    access: read-write
                  - name: CH1_SHADOWREG_OR_LLI_VALID
                    description: NA
                    bitOffset: 31
                    bitWidth: 1
                    access: read-write
            - register:
                name: CFG0
                description: NA
                addressOffset: 32
                size: 32
                fields:
                  - name: CH1_SRC_MULTBLK_TYPE
                    description: NA
                    bitOffset: 0
                    bitWidth: 2
                    access: read-write
                  - name: CH1_DST_MULTBLK_TYPE
                    description: NA
                    bitOffset: 2
                    bitWidth: 2
                    access: read-write
                  - name: CH1_RD_UID
                    description: NA
                    bitOffset: 18
                    bitWidth: 4
                    access: read-only
                  - name: CH1_WR_UID
                    description: NA
                    bitOffset: 25
                    bitWidth: 4
                    access: read-only
            - register:
                name: CFG1
                description: NA
                addressOffset: 36
                size: 32
                resetValue: 393243
                fields:
                  - name: CH1_TT_FC
                    description: NA
                    bitOffset: 0
                    bitWidth: 3
                    access: read-write
                  - name: CH1_HS_SEL_SRC
                    description: NA
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: CH1_HS_SEL_DST
                    description: NA
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
                  - name: CH1_SRC_HWHS_POL
                    description: NA
                    bitOffset: 5
                    bitWidth: 1
                    access: read-only
                  - name: CH1_DST_HWHS_POL
                    description: NA
                    bitOffset: 6
                    bitWidth: 1
                    access: read-only
                  - name: CH1_SRC_PER
                    description: NA
                    bitOffset: 7
                    bitWidth: 2
                    access: read-write
                  - name: CH1_DST_PER
                    description: NA
                    bitOffset: 12
                    bitWidth: 2
                    access: read-write
                  - name: CH1_CH_PRIOR
                    description: NA
                    bitOffset: 17
                    bitWidth: 3
                    access: read-write
                  - name: CH1_LOCK_CH
                    description: NA
                    bitOffset: 20
                    bitWidth: 1
                    access: read-only
                  - name: CH1_LOCK_CH_L
                    description: NA
                    bitOffset: 21
                    bitWidth: 2
                    access: read-only
                  - name: CH1_SRC_OSR_LMT
                    description: NA
                    bitOffset: 23
                    bitWidth: 4
                    access: read-write
                  - name: CH1_DST_OSR_LMT
                    description: NA
                    bitOffset: 27
                    bitWidth: 4
                    access: read-write
            - register:
                name: LLP0
                description: NA
                addressOffset: 40
                size: 32
                fields:
                  - name: CH1_LMS
                    description: NA
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: CH1_LOC0
                    description: NA
                    bitOffset: 6
                    bitWidth: 26
                    access: read-write
            - register:
                name: LLP1
                description: NA
                addressOffset: 44
                size: 32
                fields:
                  - name: CH1_LOC1
                    description: NA
                    bitOffset: 0
                    bitWidth: 32
                    access: read-write
            - register:
                name: STATUS0
                description: NA
                addressOffset: 48
                size: 32
                fields:
                  - name: CH1_CMPLTD_BLK_TFR_SIZE
                    description: NA
                    bitOffset: 0
                    bitWidth: 22
                    access: read-only
            - register:
                name: STATUS1
                description: NA
                addressOffset: 52
                size: 32
                fields:
                  - name: CH1_DATA_LEFT_IN_FIFO
                    description: NA
                    bitOffset: 0
                    bitWidth: 15
                    access: read-only
            - register:
                name: SWHSSRC0
                description: NA
                addressOffset: 56
                size: 32
                fields:
                  - name: CH1_SWHS_REQ_SRC
                    description: NA
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: CH1_SWHS_REQ_SRC_WE
                    description: NA
                    bitOffset: 1
                    bitWidth: 1
                    access: write-only
                  - name: CH1_SWHS_SGLREQ_SRC
                    description: NA
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: CH1_SWHS_SGLREQ_SRC_WE
                    description: NA
                    bitOffset: 3
                    bitWidth: 1
                    access: write-only
                  - name: CH1_SWHS_LST_SRC
                    description: NA
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
                  - name: CH1_SWHS_LST_SRC_WE
                    description: NA
                    bitOffset: 5
                    bitWidth: 1
                    access: write-only
            - register:
                name: SWHSDST0
                description: NA
                addressOffset: 64
                size: 32
                fields:
                  - name: CH1_SWHS_REQ_DST
                    description: NA
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: CH1_SWHS_REQ_DST_WE
                    description: NA
                    bitOffset: 1
                    bitWidth: 1
                    access: write-only
                  - name: CH1_SWHS_SGLREQ_DST
                    description: NA
                    bitOffset: 2
                    bitWidth: 1
                    access: read-write
                  - name: CH1_SWHS_SGLREQ_DST_WE
                    description: NA
                    bitOffset: 3
                    bitWidth: 1
                    access: write-only
                  - name: CH1_SWHS_LST_DST
                    description: NA
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
                  - name: CH1_SWHS_LST_DST_WE
                    description: NA
                    bitOffset: 5
                    bitWidth: 1
                    access: write-only
            - register:
                name: BLK_TFR_RESUMEREQ0
                description: NA
                addressOffset: 72
                size: 32
                fields:
                  - name: CH1_BLK_TFR_RESUMEREQ
                    description: NA
                    bitOffset: 0
                    bitWidth: 1
                    access: write-only
            - register:
                name: AXI_ID0
                description: NA
                addressOffset: 80
                size: 32
                fields:
                  - name: CH1_AXI_READ_ID_SUFFIX
                    description: NA
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: CH1_AXI_WRITE_ID_SUFFIX
                    description: NA
                    bitOffset: 16
                    bitWidth: 1
                    access: read-write
            - register:
                name: AXI_QOS0
                description: NA
                addressOffset: 88
                size: 32
                fields:
                  - name: CH1_AXI_AWQOS
                    description: NA
                    bitOffset: 0
                    bitWidth: 4
                    access: read-write
                  - name: CH1_AXI_ARQOS
                    description: NA
                    bitOffset: 4
                    bitWidth: 4
                    access: read-write
            - register:
                name: SSTAT0
                description: NA
                addressOffset: 96
                size: 32
                fields:
                  - name: CH1_SSTAT
                    description: NA
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: DSTAT0
                description: NA
                addressOffset: 104
                size: 32
                fields:
                  - name: CH1_DSTAT
                    description: NA
                    bitOffset: 0
                    bitWidth: 32
                    access: read-only
            - register:
                name: SSTATAR0
                description: NA
                addressOffset: 112
                size: 32
                fields:
                  - name: CH1_SSTATAR0
                    description: NA
                    bitOffset: 0
                    bitWidth: 32
                    access: read-write
            - register:
                name: SSTATAR1
                description: NA
                addressOffset: 116
                size: 32
                fields:
                  - name: CH1_SSTATAR1
                    description: NA
                    bitOffset: 0
                    bitWidth: 32
                    access: read-write
            - register:
                name: DSTATAR0
                description: NA
                addressOffset: 120
                size: 32
                fields:
                  - name: CH1_DSTATAR0
                    description: NA
                    bitOffset: 0
                    bitWidth: 32
                    access: read-write
            - register:
                name: DSTATAR1
                description: NA
                addressOffset: 124
                size: 32
                fields:
                  - name: CH1_DSTATAR1
                    description: NA
                    bitOffset: 0
                    bitWidth: 32
                    access: read-write
            - register:
                name: INTSTATUS_ENABLE0
                description: NA
                addressOffset: 128
                size: 32
                resetValue: 4198465531
                fields:
                  - name: CH1_ENABLE_BLOCK_TFR_DONE_INTSTAT
                    description: NA
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_DMA_TFR_DONE_INTSTAT
                    description: NA
                    bitOffset: 1
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_SRC_TRANSCOMP_INTSTAT
                    description: NA
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_DST_TRANSCOMP_INTSTAT
                    description: NA
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_SRC_DEC_ERR_INTSTAT
                    description: NA
                    bitOffset: 5
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_DST_DEC_ERR_INTSTAT
                    description: NA
                    bitOffset: 6
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_SRC_SLV_ERR_INTSTAT
                    description: NA
                    bitOffset: 7
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_DST_SLV_ERR_INTSTAT
                    description: NA
                    bitOffset: 8
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_LLI_RD_DEC_ERR_INTSTAT
                    description: NA
                    bitOffset: 9
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_LLI_WR_DEC_ERR_INTSTAT
                    description: NA
                    bitOffset: 10
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_LLI_RD_SLV_ERR_INTSTAT
                    description: NA
                    bitOffset: 11
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_LLI_WR_SLV_ERR_INTSTAT
                    description: NA
                    bitOffset: 12
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT
                    description: NA
                    bitOffset: 13
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSTAT
                    description: NA
                    bitOffset: 14
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_SLVIF_DEC_ERR_INTSTAT
                    description: NA
                    bitOffset: 16
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_SLVIF_WR2RO_ERR_INTSTAT
                    description: NA
                    bitOffset: 17
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_SLVIF_RD2RWO_ERR_INTSTAT
                    description: NA
                    bitOffset: 18
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_SLVIF_WRONCHEN_ERR_INTSTAT
                    description: NA
                    bitOffset: 19
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT
                    description: NA
                    bitOffset: 20
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_SLVIF_WRONHOLD_ERR_INTSTAT
                    description: NA
                    bitOffset: 21
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_SLVIF_WRPARITY_ERR_INTSTAT
                    description: NA
                    bitOffset: 25
                    bitWidth: 1
                    access: read-only
                  - name: CH1_ENABLE_CH_LOCK_CLEARED_INTSTAT
                    description: NA
                    bitOffset: 27
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_CH_SRC_SUSPENDED_INTSTAT
                    description: NA
                    bitOffset: 28
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_CH_SUSPENDED_INTSTAT
                    description: NA
                    bitOffset: 29
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_CH_DISABLED_INTSTAT
                    description: NA
                    bitOffset: 30
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_CH_ABORTED_INTSTAT
                    description: NA
                    bitOffset: 31
                    bitWidth: 1
                    access: read-write
            - register:
                name: INTSTATUS_ENABLE1
                description: NA
                addressOffset: 132
                size: 32
                resetValue: 15
                fields:
                  - name: CH1_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSTAT
                    description: NA
                    bitOffset: 0
                    bitWidth: 1
                    access: read-only
                  - name: CH1_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSTAT
                    description: NA
                    bitOffset: 1
                    bitWidth: 1
                    access: read-only
                  - name: CH1_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSTAT
                    description: NA
                    bitOffset: 2
                    bitWidth: 1
                    access: read-only
                  - name: CH1_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT
                    description: NA
                    bitOffset: 3
                    bitWidth: 1
                    access: read-only
            - register:
                name: INTSTATUS0
                description: NA
                addressOffset: 136
                size: 32
                fields:
                  - name: CH1_BLOCK_TFR_DONE_INTSTAT
                    description: NA
                    bitOffset: 0
                    bitWidth: 1
                    access: read-only
                  - name: CH1_DMA_TFR_DONE_INTSTAT
                    description: NA
                    bitOffset: 1
                    bitWidth: 1
                    access: read-only
                  - name: CH1_SRC_TRANSCOMP_INTSTAT
                    description: NA
                    bitOffset: 3
                    bitWidth: 1
                    access: read-only
                  - name: CH1_DST_TRANSCOMP_INTSTAT
                    description: NA
                    bitOffset: 4
                    bitWidth: 1
                    access: read-only
                  - name: CH1_SRC_DEC_ERR_INTSTAT
                    description: NA
                    bitOffset: 5
                    bitWidth: 1
                    access: read-only
                  - name: CH1_DST_DEC_ERR_INTSTAT
                    description: NA
                    bitOffset: 6
                    bitWidth: 1
                    access: read-only
                  - name: CH1_SRC_SLV_ERR_INTSTAT
                    description: NA
                    bitOffset: 7
                    bitWidth: 1
                    access: read-only
                  - name: CH1_DST_SLV_ERR_INTSTAT
                    description: NA
                    bitOffset: 8
                    bitWidth: 1
                    access: read-only
                  - name: CH1_LLI_RD_DEC_ERR_INTSTAT
                    description: NA
                    bitOffset: 9
                    bitWidth: 1
                    access: read-only
                  - name: CH1_LLI_WR_DEC_ERR_INTSTAT
                    description: NA
                    bitOffset: 10
                    bitWidth: 1
                    access: read-only
                  - name: CH1_LLI_RD_SLV_ERR_INTSTAT
                    description: NA
                    bitOffset: 11
                    bitWidth: 1
                    access: read-only
                  - name: CH1_LLI_WR_SLV_ERR_INTSTAT
                    description: NA
                    bitOffset: 12
                    bitWidth: 1
                    access: read-only
                  - name: CH1_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT
                    description: NA
                    bitOffset: 13
                    bitWidth: 1
                    access: read-only
                  - name: CH1_SLVIF_MULTIBLKTYPE_ERR_INTSTAT
                    description: NA
                    bitOffset: 14
                    bitWidth: 1
                    access: read-only
                  - name: CH1_SLVIF_DEC_ERR_INTSTAT
                    description: NA
                    bitOffset: 16
                    bitWidth: 1
                    access: read-only
                  - name: CH1_SLVIF_WR2RO_ERR_INTSTAT
                    description: NA
                    bitOffset: 17
                    bitWidth: 1
                    access: read-only
                  - name: CH1_SLVIF_RD2RWO_ERR_INTSTAT
                    description: NA
                    bitOffset: 18
                    bitWidth: 1
                    access: read-only
                  - name: CH1_SLVIF_WRONCHEN_ERR_INTSTAT
                    description: NA
                    bitOffset: 19
                    bitWidth: 1
                    access: read-only
                  - name: CH1_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT
                    description: NA
                    bitOffset: 20
                    bitWidth: 1
                    access: read-only
                  - name: CH1_SLVIF_WRONHOLD_ERR_INTSTAT
                    description: NA
                    bitOffset: 21
                    bitWidth: 1
                    access: read-only
                  - name: CH1_SLVIF_WRPARITY_ERR_INTSTAT
                    description: NA
                    bitOffset: 25
                    bitWidth: 1
                    access: read-only
                  - name: CH1_CH_LOCK_CLEARED_INTSTAT
                    description: NA
                    bitOffset: 27
                    bitWidth: 1
                    access: read-only
                  - name: CH1_CH_SRC_SUSPENDED_INTSTAT
                    description: NA
                    bitOffset: 28
                    bitWidth: 1
                    access: read-only
                  - name: CH1_CH_SUSPENDED_INTSTAT
                    description: NA
                    bitOffset: 29
                    bitWidth: 1
                    access: read-only
                  - name: CH1_CH_DISABLED_INTSTAT
                    description: NA
                    bitOffset: 30
                    bitWidth: 1
                    access: read-only
                  - name: CH1_CH_ABORTED_INTSTAT
                    description: NA
                    bitOffset: 31
                    bitWidth: 1
                    access: read-only
            - register:
                name: INTSTATUS1
                description: NA
                addressOffset: 140
                size: 32
                fields:
                  - name: CH1_ECC_PROT_CHMEM_CORRERR_INTSTAT
                    description: NA
                    bitOffset: 0
                    bitWidth: 1
                    access: read-only
                  - name: CH1_ECC_PROT_CHMEM_UNCORRERR_INTSTAT
                    description: NA
                    bitOffset: 1
                    bitWidth: 1
                    access: read-only
                  - name: CH1_ECC_PROT_UIDMEM_CORRERR_INTSTAT
                    description: NA
                    bitOffset: 2
                    bitWidth: 1
                    access: read-only
                  - name: CH1_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT
                    description: NA
                    bitOffset: 3
                    bitWidth: 1
                    access: read-only
            - register:
                name: INTSIGNAL_ENABLE0
                description: NA
                addressOffset: 144
                size: 32
                resetValue: 4198465531
                fields:
                  - name: CH1_ENABLE_BLOCK_TFR_DONE_INTSIGNAL
                    description: NA
                    bitOffset: 0
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_DMA_TFR_DONE_INTSIGNAL
                    description: NA
                    bitOffset: 1
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_SRC_TRANSCOMP_INTSIGNAL
                    description: NA
                    bitOffset: 3
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_DST_TRANSCOMP_INTSIGNAL
                    description: NA
                    bitOffset: 4
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_SRC_DEC_ERR_INTSIGNAL
                    description: NA
                    bitOffset: 5
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_DST_DEC_ERR_INTSIGNAL
                    description: NA
                    bitOffset: 6
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_SRC_SLV_ERR_INTSIGNAL
                    description: NA
                    bitOffset: 7
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_DST_SLV_ERR_INTSIGNAL
                    description: NA
                    bitOffset: 8
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_LLI_RD_DEC_ERR_INTSIGNAL
                    description: NA
                    bitOffset: 9
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_LLI_WR_DEC_ERR_INTSIGNAL
                    description: NA
                    bitOffset: 10
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_LLI_RD_SLV_ERR_INTSIGNAL
                    description: NA
                    bitOffset: 11
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_LLI_WR_SLV_ERR_INTSIGNAL
                    description: NA
                    bitOffset: 12
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_SHADOWREG_OR_LLI_INVALID_ERR_INTSIGNAL
                    description: NA
                    bitOffset: 13
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_SLVIF_MULTIBLKTYPE_ERR_INTSIGNAL
                    description: NA
                    bitOffset: 14
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_SLVIF_DEC_ERR_INTSIGNAL
                    description: NA
                    bitOffset: 16
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_SLVIF_WR2RO_ERR_INTSIGNAL
                    description: NA
                    bitOffset: 17
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_SLVIF_RD2RWO_ERR_INTSIGNAL
                    description: NA
                    bitOffset: 18
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_SLVIF_WRONCHEN_ERR_INTSIGNAL
                    description: NA
                    bitOffset: 19
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSIGNAL
                    description: NA
                    bitOffset: 20
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_SLVIF_WRONHOLD_ERR_INTSIGNAL
                    description: NA
                    bitOffset: 21
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_SLVIF_WRPARITY_ERR_INTSIGNAL
                    description: NA
                    bitOffset: 25
                    bitWidth: 1
                    access: read-only
                  - name: CH1_ENABLE_CH_LOCK_CLEARED_INTSIGNAL
                    description: NA
                    bitOffset: 27
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_CH_SRC_SUSPENDED_INTSIGNAL
                    description: NA
                    bitOffset: 28
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_CH_SUSPENDED_INTSIGNAL
                    description: NA
                    bitOffset: 29
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_CH_DISABLED_INTSIGNAL
                    description: NA
                    bitOffset: 30
                    bitWidth: 1
                    access: read-write
                  - name: CH1_ENABLE_CH_ABORTED_INTSIGNAL
                    description: NA
                    bitOffset: 31
                    bitWidth: 1
                    access: read-write
            - register:
                name: INTSIGNAL_ENABLE1
                description: NA
                addressOffset: 148
                size: 32
                resetValue: 15
                fields:
                  - name: CH1_ENABLE_ECC_PROT_CHMEM_CORRERR_INTSIGNAL
                    description: NA
                    bitOffset: 0
                    bitWidth: 1
                    access: read-only
                  - name: CH1_ENABLE_ECC_PROT_CHMEM_UNCORRERR_INTSIGNAL
                    description: NA
                    bitOffset: 1
                    bitWidth: 1
                    access: read-only
                  - name: CH1_ENABLE_ECC_PROT_UIDMEM_CORRERR_INTSIGNAL
                    description: NA
                    bitOffset: 2
                    bitWidth: 1
                    access: read-only
                  - name: CH1_ENABLE_ECC_PROT_UIDMEM_UNCORRERR_INTSIGNAL
                    description: NA
                    bitOffset: 3
                    bitWidth: 1
                    access: read-only
            - register:
                name: INTCLEAR0
                description: NA
                addressOffset: 152
                size: 32
                fields:
                  - name: CH1_CLEAR_BLOCK_TFR_DONE_INTSTAT
                    description: NA
                    bitOffset: 0
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_DMA_TFR_DONE_INTSTAT
                    description: NA
                    bitOffset: 1
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_SRC_TRANSCOMP_INTSTAT
                    description: NA
                    bitOffset: 3
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_DST_TRANSCOMP_INTSTAT
                    description: NA
                    bitOffset: 4
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_SRC_DEC_ERR_INTSTAT
                    description: NA
                    bitOffset: 5
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_DST_DEC_ERR_INTSTAT
                    description: NA
                    bitOffset: 6
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_SRC_SLV_ERR_INTSTAT
                    description: NA
                    bitOffset: 7
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_DST_SLV_ERR_INTSTAT
                    description: NA
                    bitOffset: 8
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_LLI_RD_DEC_ERR_INTSTAT
                    description: NA
                    bitOffset: 9
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_LLI_WR_DEC_ERR_INTSTAT
                    description: NA
                    bitOffset: 10
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_LLI_RD_SLV_ERR_INTSTAT
                    description: NA
                    bitOffset: 11
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_LLI_WR_SLV_ERR_INTSTAT
                    description: NA
                    bitOffset: 12
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT
                    description: NA
                    bitOffset: 13
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_SLVIF_MULTIBLKTYPE_ERR_INTSTAT
                    description: NA
                    bitOffset: 14
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_SLVIF_DEC_ERR_INTSTAT
                    description: NA
                    bitOffset: 16
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_SLVIF_WR2RO_ERR_INTSTAT
                    description: NA
                    bitOffset: 17
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_SLVIF_RD2RWO_ERR_INTSTAT
                    description: NA
                    bitOffset: 18
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_SLVIF_WRONCHEN_ERR_INTSTAT
                    description: NA
                    bitOffset: 19
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT
                    description: NA
                    bitOffset: 20
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_SLVIF_WRONHOLD_ERR_INTSTAT
                    description: NA
                    bitOffset: 21
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_SLVIF_WRPARITY_ERR_INTSTAT
                    description: NA
                    bitOffset: 25
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_CH_LOCK_CLEARED_INTSTAT
                    description: NA
                    bitOffset: 27
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_CH_SRC_SUSPENDED_INTSTAT
                    description: NA
                    bitOffset: 28
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_CH_SUSPENDED_INTSTAT
                    description: NA
                    bitOffset: 29
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_CH_DISABLED_INTSTAT
                    description: NA
                    bitOffset: 30
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_CH_ABORTED_INTSTAT
                    description: NA
                    bitOffset: 31
                    bitWidth: 1
                    access: write-only
            - register:
                name: INTCLEAR1
                description: NA
                addressOffset: 156
                size: 32
                fields:
                  - name: CH1_CLEAR_ECC_PROT_CHMEM_CORRERR_INTSTAT
                    description: NA
                    bitOffset: 0
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_ECC_PROT_CHMEM_UNCORRERR_INTSTAT
                    description: NA
                    bitOffset: 1
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_ECC_PROT_UIDMEM_CORRERR_INTSTAT
                    description: NA
                    bitOffset: 2
                    bitWidth: 1
                    access: write-only
                  - name: CH1_CLEAR_ECC_PROT_UIDMEM_UNCORRERR_INTSTAT
                    description: NA
                    bitOffset: 3
                    bitWidth: 1
                    access: write-only
  - name: DS
    description: Digital Signature
    groupName: DS
    baseAddress: 1342783488
    addressBlock:
      - offset: 0
        size: 2652
        usage: registers
    registers:
      - register:
          dim: 128
          dimIncrement: 4
          name: "Y_MEM[%s]"
          description: memory that stores Y
          addressOffset: 0
          size: 32
      - register:
          dim: 128
          dimIncrement: 4
          name: "M_MEM[%s]"
          description: memory that stores M
          addressOffset: 512
          size: 32
      - register:
          dim: 128
          dimIncrement: 4
          name: "RB_MEM[%s]"
          description: memory that stores Rb
          addressOffset: 1024
          size: 32
      - register:
          dim: 12
          dimIncrement: 4
          name: "BOX_MEM[%s]"
          description: memory that stores BOX
          addressOffset: 1536
          size: 32
      - register:
          dim: 4
          dimIncrement: 4
          name: "IV_MEM[%s]"
          description: memory that stores IV
          addressOffset: 1584
          size: 32
      - register:
          dim: 128
          dimIncrement: 4
          name: "X_MEM[%s]"
          description: memory that stores X
          addressOffset: 2048
          size: 32
      - register:
          dim: 128
          dimIncrement: 4
          name: "Z_MEM[%s]"
          description: memory that stores Z
          addressOffset: 2560
          size: 32
      - register:
          name: SET_START
          description: DS start control register
          addressOffset: 3584
          size: 32
          fields:
            - name: SET_START
              description: set this bit to start DS operation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_CONTINUE
          description: DS continue control register
          addressOffset: 3588
          size: 32
          fields:
            - name: SET_CONTINUE
              description: set this bit to continue DS operation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_FINISH
          description: DS finish control register
          addressOffset: 3592
          size: 32
          fields:
            - name: SET_FINISH
              description: Set this bit to finish DS process.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: QUERY_BUSY
          description: DS query busy register
          addressOffset: 3596
          size: 32
          fields:
            - name: QUERY_BUSY
              description: "digital signature state. 1'b0: idle, 1'b1: busy"
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: QUERY_KEY_WRONG
          description: DS query key-wrong counter register
          addressOffset: 3600
          size: 32
          fields:
            - name: QUERY_KEY_WRONG
              description: digital signature key wrong counter
              bitOffset: 0
              bitWidth: 4
              access: read-only
      - register:
          name: QUERY_CHECK
          description: DS query check result register
          addressOffset: 3604
          size: 32
          fields:
            - name: MD_ERROR
              description: "MD checkout result. 1'b0: MD check pass, 1'b1: MD check fail"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PADDING_BAD
              description: "padding checkout result. 1'b0: a good padding, 1'b1: a bad padding"
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: DS version control register
          addressOffset: 3616
          size: 32
          resetValue: 538969624
          fields:
            - name: DATE
              description: ds version information
              bitOffset: 0
              bitWidth: 30
              access: read-write
  - name: MIPI_DSI_BRIDGE
    description: MIPI Camera Interface Bridge
    groupName: DSI_BRG
    baseAddress: 1342834688
    addressBlock:
      - offset: 0
        size: 148
        usage: registers
    interrupt:
      - name: DSI_BRIDGE
        value: 86
    registers:
      - register:
          name: CLK_EN
          description: dsi bridge clk control register
          addressOffset: 0
          size: 32
          fields:
            - name: CLK_EN
              description: this bit configures force_on of dsi_bridge register clock gate
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: EN
          description: dsi bridge en register
          addressOffset: 4
          size: 32
          fields:
            - name: DSI_EN
              description: "this bit configures module enable of dsi_bridge. 0: disable, 1: enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_REQ_CFG
          description: dsi bridge dma burst len register
          addressOffset: 8
          size: 32
          resetValue: 128
          fields:
            - name: DMA_BURST_LEN
              description: "this field configures the num of 64-bit in one dma burst transfer, valid only when dsi_bridge as flow controller"
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: RAW_NUM_CFG
          description: dsi bridge raw number control register
          addressOffset: 12
          size: 32
          resetValue: 230400
          fields:
            - name: RAW_NUM_TOTAL
              description: this field configures number of total pix bits/64
              bitOffset: 0
              bitWidth: 22
              access: read-write
            - name: UNALIGN_64BIT_EN
              description: "this field configures whether the total pix bits is a multiple of 64bits. 0: align to 64-bit, 1: unalign to 64-bit"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RAW_NUM_TOTAL_SET
              description: "this bit configures enable of reload reg_raw_num_total to internal cnt. 0: disable, 1: enable. valid only when dsi_bridge as flow controller"
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: RAW_BUF_CREDIT_CTL
          description: dsi bridge credit register
          addressOffset: 16
          size: 32
          resetValue: 52429824
          fields:
            - name: CREDIT_THRD
              description: "this field configures the threshold whether dsi_bridge fifo can receive one more 64-bit, valid only when dsi_bridge as flow controller"
              bitOffset: 0
              bitWidth: 15
              access: read-write
            - name: CREDIT_BURST_THRD
              description: "this field configures the threshold whether dsi_bridge fifo can receive one more dma burst, valid only when dsi_bridge as flow controller"
              bitOffset: 16
              bitWidth: 15
              access: read-write
            - name: CREDIT_RESET
              description: "this bit configures internal credit cnt clear, 0: non, 1: reset. valid only when dsi_bridge as flow controller"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: FIFO_FLOW_STATUS
          description: dsi bridge raw buffer depth register
          addressOffset: 20
          size: 32
          fields:
            - name: RAW_BUF_DEPTH
              description: this field configures the depth of dsi_bridge fifo depth
              bitOffset: 0
              bitWidth: 14
              access: read-only
      - register:
          name: PIXEL_TYPE
          description: dsi bridge dpi type control register
          addressOffset: 24
          size: 32
          fields:
            - name: RAW_TYPE
              description: "this field configures the pixel type. 0: rgb888, 1:rgb666, 2:rgb565"
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: DPI_CONFIG
              description: this field configures the pixel arrange type of dpi interface
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DATA_IN_TYPE
              description: "input data type, 0: rgb, 1: yuv"
              bitOffset: 6
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_BLOCK_INTERVAL
          description: dsi bridge dma block interval control register
          addressOffset: 28
          size: 32
          resetValue: 805315593
          fields:
            - name: DMA_BLOCK_SLOT
              description: this field configures the max block_slot_cnt
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: DMA_BLOCK_INTERVAL
              description: "this field configures the max block_interval_cnt, block_interval_cnt increased by 1 when block_slot_cnt if full"
              bitOffset: 10
              bitWidth: 18
              access: read-write
            - name: RAW_NUM_TOTAL_AUTO_RELOAD
              description: "this bit configures enable of auto reload reg_raw_num_total, 0: disable, 1: enable"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: EN
              description: "this bit configures enable of interval between dma block transfer, 0: disable, 1: enable"
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_REQ_INTERVAL
          description: dsi bridge dma req interval control register
          addressOffset: 32
          size: 32
          resetValue: 1
          fields:
            - name: DMA_REQ_INTERVAL
              description: this field configures the interval between dma req events
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: DPI_LCD_CTL
          description: dsi bridge dpi signal control register
          addressOffset: 36
          size: 32
          fields:
            - name: DPISHUTDN
              description: this bit configures dpishutdn signal in dpi interface
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DPICOLORM
              description: this bit configures dpicolorm signal in dpi interface
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DPIUPDATECFG
              description: this bit configures dpiupdatecfg signal in dpi interface
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: DPI_RSV_DPI_DATA
          description: dsi bridge dpi reserved data register
          addressOffset: 40
          size: 32
          resetValue: 16383
          fields:
            - name: DPI_RSV_DATA
              description: this field controls the pixel data sent to dsi_host when dsi_bridge fifo underflow
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: DPI_V_CFG0
          description: dsi bridge dpi v config register 0
          addressOffset: 48
          size: 32
          resetValue: 31457805
          fields:
            - name: VTOTAL
              description: "this field configures the total length of one frame (by line) for dpi output, must meet: reg_vtotal > reg_vdisp+reg_vsync+reg_vbank"
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: VDISP
              description: this field configures the length of valid line (by line) for dpi output
              bitOffset: 16
              bitWidth: 12
              access: read-write
      - register:
          name: DPI_V_CFG1
          description: dsi bridge dpi v config register 1
          addressOffset: 52
          size: 32
          resetValue: 131105
          fields:
            - name: VBANK
              description: this field configures the length between vsync and valid line (by line) for dpi output
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: VSYNC
              description: this field configures the length of vsync (by line) for dpi output
              bitOffset: 16
              bitWidth: 12
              access: read-write
      - register:
          name: DPI_H_CFG0
          description: dsi bridge dpi h config register 0
          addressOffset: 56
          size: 32
          resetValue: 41943840
          fields:
            - name: HTOTAL
              description: "this field configures the total length of one line (by pixel num) for dpi output, must meet: reg_htotal > reg_hdisp+reg_hsync+reg_hbank"
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: HDISP
              description: this field configures the length of valid pixel data (by pixel num) for dpi output
              bitOffset: 16
              bitWidth: 12
              access: read-write
      - register:
          name: DPI_H_CFG1
          description: dsi bridge dpi h config register 1
          addressOffset: 60
          size: 32
          resetValue: 6291504
          fields:
            - name: HBANK
              description: this field configures the length between hsync and pixel data valid (by pixel num) for dpi output
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: HSYNC
              description: this field configures the length of hsync (by pixel num) for dpi output
              bitOffset: 16
              bitWidth: 12
              access: read-write
      - register:
          name: DPI_MISC_CONFIG
          description: dsi_bridge dpi misc config register
          addressOffset: 64
          size: 32
          resetValue: 6608
          fields:
            - name: DPI_EN
              description: "this bit configures enable of dpi output, 0: disable, 1: enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FIFO_UNDERRUN_DISCARD_VCNT
              description: "this field configures the underrun interrupt musk, when underrun occurs and line cnt is less then this field"
              bitOffset: 4
              bitWidth: 12
              access: read-write
      - register:
          name: DPI_CONFIG_UPDATE
          description: dsi_bridge dpi config update register
          addressOffset: 68
          size: 32
          fields:
            - name: DPI_CONFIG_UPDATE
              description: write 1 to this bit to update dpi config register MIPI_DSI_BRG_DPI_*
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ENA
          description: dsi_bridge interrupt enable register
          addressOffset: 80
          size: 32
          fields:
            - name: UNDERRUN_INT_ENA
              description: write 1 to enables dpi_underrun_int_st field of MIPI_DSI_BRG_INT_ST_REG controlled by dpi_underrun  interrupt signal
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: dsi_bridge interrupt clear register
          addressOffset: 84
          size: 32
          fields:
            - name: UNDERRUN_INT_CLR
              description: write 1 to this bit to clear dpi_underrun_int_raw field of MIPI_DSI_BRG_INT_RAW_REG
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: INT_RAW
          description: dsi_bridge raw interrupt register
          addressOffset: 88
          size: 32
          fields:
            - name: UNDERRUN_INT_RAW
              description: the raw interrupt status of dpi_underrun
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: dsi_bridge masked interrupt register
          addressOffset: 92
          size: 32
          fields:
            - name: UNDERRUN_INT_ST
              description: the masked interrupt status of dpi_underrun
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: HOST_BIST_CTL
          description: dsi_bridge host bist control register
          addressOffset: 96
          size: 32
          fields:
            - name: BISTOK
              description: bistok
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: BISTON
              description: biston
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: HOST_TRIGGER_REV
          description: dsi_bridge host trigger reverse control register
          addressOffset: 100
          size: 32
          fields:
            - name: TX_TRIGGER_REV_EN
              description: "tx_trigger reverse. 0: disable, 1: enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_TRIGGER_REV_EN
              description: "rx_trigger reverse. 0: disable, 1: enable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: BLK_RAW_NUM_CFG
          description: dsi_bridge block raw number control register
          addressOffset: 104
          size: 32
          resetValue: 230400
          fields:
            - name: BLK_RAW_NUM_TOTAL
              description: this field configures number of total block pix bits/64
              bitOffset: 0
              bitWidth: 22
              access: read-write
            - name: BLK_RAW_NUM_TOTAL_SET
              description: write 1 to reload reg_blk_raw_num_total to internal cnt
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: DMA_FRAME_INTERVAL
          description: dsi_bridge dam frame interval control register
          addressOffset: 108
          size: 32
          resetValue: 536880137
          fields:
            - name: DMA_FRAME_SLOT
              description: this field configures the max frame_slot_cnt
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: DMA_FRAME_INTERVAL
              description: "this field configures the max frame_interval_cnt, frame_interval_cnt increased by 1 when frame_slot_cnt if full"
              bitOffset: 10
              bitWidth: 18
              access: read-write
            - name: DMA_MULTIBLK_EN
              description: "this bit configures enable multi-blk transfer, 0: disable, 1: enable"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: EN
              description: "this bit configures enable interval between frame transfer, 0: disable, 1: enable"
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: MEM_AUX_CTRL
          description: dsi_bridge mem aux control register
          addressOffset: 112
          size: 32
          resetValue: 4896
          fields:
            - name: DSI_MEM_AUX_CTRL
              description: this field configures dsi_bridge fifo memory aux ctrl
              bitOffset: 0
              bitWidth: 14
              access: read-write
      - register:
          name: RDN_ECO_CS
          description: dsi_bridge rdn eco cs register
          addressOffset: 116
          size: 32
          fields:
            - name: RDN_ECO_EN
              description: rdn_eco_en
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RDN_ECO_RESULT
              description: rdn_eco_result
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: RDN_ECO_LOW
          description: dsi_bridge rdn eco all low register
          addressOffset: 120
          size: 32
          fields:
            - name: RDN_ECO_LOW
              description: rdn_eco_low
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RDN_ECO_HIGH
          description: dsi_bridge rdn eco all high register
          addressOffset: 124
          size: 32
          resetValue: 4294967295
          fields:
            - name: RDN_ECO_HIGH
              description: rdn_eco_high
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HOST_CTRL
          description: dsi_bridge host control register
          addressOffset: 128
          size: 32
          resetValue: 1
          fields:
            - name: DSI_CFG_REF_CLK_EN
              description: "this bit configures the clk enable refclk and cfg_clk of dsi_host. 0: disable, 1: enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: MEM_CLK_CTRL
          description: dsi_bridge mem force on control register
          addressOffset: 132
          size: 32
          fields:
            - name: DSI_BRIDGE_MEM_CLK_FORCE_ON
              description: "this bit configures the clock force on of dsi_bridge fifo memory. 0: disable, 1: force on"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DSI_MEM_CLK_FORCE_ON
              description: "this bit configures the clock force on of dpi fifo memory. 0: disable, 1: force on"
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_FLOW_CTRL
          description: dsi_bridge dma flow controller register
          addressOffset: 136
          size: 32
          resetValue: 17
          fields:
            - name: DSI_DMA_FLOW_CONTROLLER
              description: "this bit configures the flow controller, 0: dmac as flow controller, 1:dsi_bridge as flow controller"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DMA_FLOW_MULTIBLK_NUM
              description: this field configures the num of blocks when multi-blk is enable and dmac as flow controller
              bitOffset: 4
              bitWidth: 4
              access: read-write
      - register:
          name: RAW_BUF_ALMOST_EMPTY_THRD
          description: dsi_bridge buffer empty threshold register
          addressOffset: 140
          size: 32
          resetValue: 512
          fields:
            - name: DSI_RAW_BUF_ALMOST_EMPTY_THRD
              description: "this field configures the fifo almost empty threshold, is valid only when dmac as flow controller"
              bitOffset: 0
              bitWidth: 11
              access: read-write
      - register:
          name: YUV_CFG
          description: dsi_bridge yuv format config register
          addressOffset: 144
          size: 32
          fields:
            - name: PROTOCAL
              description: "this bit configures yuv protoocl, 0: bt.601, 1: bt.709"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: YUV_PIX_ENDIAN
              description: "this bit configures yuv pixel endian, 0: y0u0y1v1y2u2y3v3, 1: y3u3y2v2y1u1y0v0"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: YUV422_FORMAT
              description: "this field configures yuv422 store format, 0: yuyv, 1: yvyu, 2: uyvy, 3: vyuy"
              bitOffset: 2
              bitWidth: 2
              access: read-write
      - register:
          name: PHY_LP_LOOPBACK_CTRL
          description: dsi phy lp_loopback test ctrl
          addressOffset: 148
          size: 32
          fields:
            - name: PHY_LP_TXDATAESC_1
              description: txdataesc_1 ctrl when enable dsi phy lp_loopback_test
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: PHY_LP_TXREQUESTESC_1
              description: txrequestesc_1 ctrl when enable dsi phy lp_loopback_test
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: PHY_LP_TXVALIDESC_1
              description: txvalidesc_1 ctrl when enable dsi phy lp_loopback_test
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PHY_LP_TXLPDTESC_1
              description: txlpdtesc_1 ctrl when enable dsi phy lp_loopback_test
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: PHY_LP_BASEDIR_1
              description: basedir_1 ctrl when enable dsi phy lp_loopback_test
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: PHY_LP_TXDATAESC_0
              description: txdataesc_0 ctrl when enable dsi phy lp_loopback_test
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: PHY_LP_TXREQUESTESC_0
              description: txrequestesc_0 ctrl when enable dsi phy lp_loopback_test
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: PHY_LP_TXVALIDESC_0
              description: txvalidesc_0 ctrl when enable dsi phy lp_loopback_test
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: PHY_LP_TXLPDTESC_0
              description: txlpdtesc_0 ctrl when enable dsi phy lp_loopback_test
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: PHY_LP_BASEDIR_0
              description: basedir_0 ctrl when enable dsi phy lp_loopback_test
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: PHY_LP_LOOPBACK_CHECK
              description: dsi phy lp_loopback test start check
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: PHY_LP_LOOPBACK_CHECK_DONE
              description: dsi phy lp_loopback test check done
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: PHY_LP_LOOPBACK_EN
              description: dsi phy lp_loopback ctrl en
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: PHY_LP_LOOPBACK_OK
              description: result of dsi phy lp_loopback test
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: PHY_HS_LOOPBACK_CTRL
          description: dsi phy hp_loopback test ctrl
          addressOffset: 152
          size: 32
          resetValue: 512
          fields:
            - name: PHY_HS_TXDATAHS_1
              description: txdatahs_1 ctrl when enable dsi phy hs_loopback_test
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: PHY_HS_TXREQUESTDATAHS_1
              description: txrequestdatahs_1 ctrl when enable dsi phy hs_loopback_test
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: PHY_HS_BASEDIR_1
              description: basedir_1 ctrl when enable dsi phy hs_loopback_test
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PHY_HS_TXDATAHS_0
              description: txdatahs_0 ctrl when enable dsi phy hs_loopback_test
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: PHY_HS_TXREQUESTDATAHS_0
              description: txrequestdatahs_0 ctrl when enable dsi phy hs_loopback_test
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: PHY_HS_BASEDIR_0
              description: basedir_0 ctrl when enable dsi phy hs_loopback_test
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: PHY_HS_TXREQUESTHSCLK
              description: txrequesthsclk when  enable dsi phy hs_loopback_test
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: PHY_HS_LOOPBACK_CHECK
              description: dsi phy hs_loopback test start check
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: PHY_HS_LOOPBACK_CHECK_DONE
              description: dsi phy hs_loopback test check done
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: PHY_HS_LOOPBACK_EN
              description: dsi phy hs_loopback ctrl en
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: PHY_HS_LOOPBACK_OK
              description: result of dsi phy hs_loopback test
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: PHY_LOOPBACK_CNT
          description: loopback test cnt
          addressOffset: 156
          size: 32
          resetValue: 4194368
          fields:
            - name: PHY_HS_CHECK_CNT_TH
              description: hs_loopback test check cnt
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: PHY_LP_CHECK_CNT_TH
              description: lp_loopback test check cnt
              bitOffset: 16
              bitWidth: 8
              access: read-write
  - name: MIPI_DSI_HOST
    description: MIPI Display Interface Host
    groupName: DSI_HOST
    baseAddress: 1342832640
    addressBlock:
      - offset: 0
        size: 296
        usage: registers
    interrupt:
      - name: DSI
        value: 88
    registers:
      - register:
          name: VERSION
          description: NA
          addressOffset: 0
          size: 32
          resetValue: 825504042
          fields:
            - name: VERSION
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: PWR_UP
          description: NA
          addressOffset: 4
          size: 32
          fields:
            - name: SHUTDOWNZ
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CLKMGR_CFG
          description: NA
          addressOffset: 8
          size: 32
          fields:
            - name: TX_ESC_CLK_DIVISION
              description: NA
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TO_CLK_DIVISION
              description: NA
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: DPI_VCID
          description: NA
          addressOffset: 12
          size: 32
          fields:
            - name: DPI_VCID
              description: NA
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: DPI_COLOR_CODING
          description: NA
          addressOffset: 16
          size: 32
          fields:
            - name: DPI_COLOR_CODING
              description: NA
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: LOOSELY18_EN
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: DPI_CFG_POL
          description: NA
          addressOffset: 20
          size: 32
          fields:
            - name: DATAEN_ACTIVE_LOW
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: VSYNC_ACTIVE_LOW
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: HSYNC_ACTIVE_LOW
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SHUTD_ACTIVE_LOW
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: COLORM_ACTIVE_LOW
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: DPI_LP_CMD_TIM
          description: NA
          addressOffset: 24
          size: 32
          fields:
            - name: INVACT_LPCMD_TIME
              description: NA
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: OUTVACT_LPCMD_TIME
              description: NA
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: DBI_VCID
          description: NA
          addressOffset: 28
          size: 32
          fields:
            - name: DBI_VCID
              description: NA
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: DBI_CFG
          description: NA
          addressOffset: 32
          size: 32
          fields:
            - name: IN_DBI_CONF
              description: NA
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: OUT_DBI_CONF
              description: NA
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: LUT_SIZE_CONF
              description: NA
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: DBI_PARTITIONING_EN
          description: NA
          addressOffset: 36
          size: 32
          fields:
            - name: PARTITIONING_EN
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DBI_CMDSIZE
          description: NA
          addressOffset: 40
          size: 32
          fields:
            - name: WR_CMD_SIZE
              description: NA
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: ALLOWED_CMD_SIZE
              description: NA
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: PCKHDL_CFG
          description: NA
          addressOffset: 44
          size: 32
          fields:
            - name: EOTP_TX_EN
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EOTP_RX_EN
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: BTA_EN
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ECC_RX_EN
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CRC_RX_EN
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: EOTP_TX_LP_EN
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: GEN_VCID
          description: NA
          addressOffset: 48
          size: 32
          fields:
            - name: RX
              description: NA
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: TEAR_AUTO
              description: NA
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: TX_AUTO
              description: NA
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: MODE_CFG
          description: NA
          addressOffset: 52
          size: 32
          resetValue: 1
          fields:
            - name: CMD_VIDEO_MODE
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: VID_MODE_CFG
          description: NA
          addressOffset: 56
          size: 32
          fields:
            - name: VID_MODE_TYPE
              description: NA
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: LP_VSA_EN
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: LP_VBP_EN
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: LP_VFP_EN
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: LP_VACT_EN
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: LP_HBP_EN
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: LP_HFP_EN
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FRAME_BTA_ACK_EN
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: LP_CMD_EN
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: VPG_EN
              description: NA
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: VPG_MODE
              description: NA
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: VPG_ORIENTATION
              description: NA
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: VID_PKT_SIZE
          description: NA
          addressOffset: 60
          size: 32
          fields:
            - name: VID_PKT_SIZE
              description: NA
              bitOffset: 0
              bitWidth: 14
              access: read-write
      - register:
          name: VID_NUM_CHUNKS
          description: NA
          addressOffset: 64
          size: 32
          fields:
            - name: VID_NUM_CHUNKS
              description: NA
              bitOffset: 0
              bitWidth: 13
              access: read-write
      - register:
          name: VID_NULL_SIZE
          description: NA
          addressOffset: 68
          size: 32
          fields:
            - name: VID_NULL_SIZE
              description: NA
              bitOffset: 0
              bitWidth: 13
              access: read-write
      - register:
          name: VID_HSA_TIME
          description: NA
          addressOffset: 72
          size: 32
          fields:
            - name: VID_HSA_TIME
              description: NA
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: VID_HBP_TIME
          description: NA
          addressOffset: 76
          size: 32
          fields:
            - name: VID_HBP_TIME
              description: NA
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: VID_HLINE_TIME
          description: NA
          addressOffset: 80
          size: 32
          fields:
            - name: VID_HLINE_TIME
              description: NA
              bitOffset: 0
              bitWidth: 15
              access: read-write
      - register:
          name: VID_VSA_LINES
          description: NA
          addressOffset: 84
          size: 32
          fields:
            - name: VSA_LINES
              description: NA
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: VID_VBP_LINES
          description: NA
          addressOffset: 88
          size: 32
          fields:
            - name: VBP_LINES
              description: NA
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: VID_VFP_LINES
          description: NA
          addressOffset: 92
          size: 32
          fields:
            - name: VFP_LINES
              description: NA
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: VID_VACTIVE_LINES
          description: NA
          addressOffset: 96
          size: 32
          fields:
            - name: V_ACTIVE_LINES
              description: NA
              bitOffset: 0
              bitWidth: 14
              access: read-write
      - register:
          name: EDPI_CMD_SIZE
          description: NA
          addressOffset: 100
          size: 32
          fields:
            - name: EDPI_ALLOWED_CMD_SIZE
              description: NA
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: CMD_MODE_CFG
          description: NA
          addressOffset: 104
          size: 32
          fields:
            - name: TEAR_FX_EN
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ACK_RQST_EN
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: GEN_SW_0P_TX
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: GEN_SW_1P_TX
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: GEN_SW_2P_TX
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GEN_SR_0P_TX
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: GEN_SR_1P_TX
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: GEN_SR_2P_TX
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: GEN_LW_TX
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DCS_SW_0P_TX
              description: NA
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DCS_SW_1P_TX
              description: NA
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: DCS_SR_0P_TX
              description: NA
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: DCS_LW_TX
              description: NA
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: MAX_RD_PKT_SIZE
              description: NA
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: GEN_HDR
          description: NA
          addressOffset: 108
          size: 32
          fields:
            - name: GEN_DT
              description: NA
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: GEN_VC
              description: NA
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: GEN_WC_LSBYTE
              description: NA
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: GEN_WC_MSBYTE
              description: NA
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: GEN_PLD_DATA
          description: NA
          addressOffset: 112
          size: 32
          fields:
            - name: GEN_PLD_B1
              description: NA
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: GEN_PLD_B2
              description: NA
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: GEN_PLD_B3
              description: NA
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: GEN_PLD_B4
              description: NA
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: CMD_PKT_STATUS
          description: NA
          addressOffset: 116
          size: 32
          resetValue: 327701
          fields:
            - name: GEN_CMD_EMPTY
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: GEN_CMD_FULL
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: GEN_PLD_W_EMPTY
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: GEN_PLD_W_FULL
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: GEN_PLD_R_EMPTY
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: GEN_PLD_R_FULL
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: GEN_RD_CMD_BUSY
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: GEN_BUFF_CMD_EMPTY
              description: NA
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: GEN_BUFF_CMD_FULL
              description: NA
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: GEN_BUFF_PLD_EMPTY
              description: NA
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: GEN_BUFF_PLD_FULL
              description: NA
              bitOffset: 19
              bitWidth: 1
              access: read-only
      - register:
          name: TO_CNT_CFG
          description: NA
          addressOffset: 120
          size: 32
          fields:
            - name: LPRX_TO_CNT
              description: NA
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: HSTX_TO_CNT
              description: NA
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: HS_RD_TO_CNT
          description: NA
          addressOffset: 124
          size: 32
          fields:
            - name: HS_RD_TO_CNT
              description: NA
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: LP_RD_TO_CNT
          description: NA
          addressOffset: 128
          size: 32
          fields:
            - name: LP_RD_TO_CNT
              description: NA
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: HS_WR_TO_CNT
          description: NA
          addressOffset: 132
          size: 32
          fields:
            - name: HS_WR_TO_CNT
              description: NA
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: LP_WR_TO_CNT
          description: NA
          addressOffset: 136
          size: 32
          fields:
            - name: LP_WR_TO_CNT
              description: NA
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: BTA_TO_CNT
          description: NA
          addressOffset: 140
          size: 32
          fields:
            - name: BTA_TO_CNT
              description: NA
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: SDF_3D
          description: NA
          addressOffset: 144
          size: 32
          fields:
            - name: MODE_3D
              description: NA
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: FORMAT_3D
              description: NA
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: SECOND_VSYNC
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RIGHT_FIRST
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SEND_3D_CFG
              description: NA
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: LPCLK_CTRL
          description: NA
          addressOffset: 148
          size: 32
          fields:
            - name: PHY_TXREQUESTCLKHS
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: AUTO_CLKLANE_CTRL
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: PHY_TMR_LPCLK_CFG
          description: NA
          addressOffset: 152
          size: 32
          fields:
            - name: PHY_CLKLP2HS_TIME
              description: NA
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: PHY_CLKHS2LP_TIME
              description: NA
              bitOffset: 16
              bitWidth: 10
              access: read-write
      - register:
          name: PHY_TMR_CFG
          description: NA
          addressOffset: 156
          size: 32
          fields:
            - name: PHY_LP2HS_TIME
              description: NA
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: PHY_HS2LP_TIME
              description: NA
              bitOffset: 16
              bitWidth: 10
              access: read-write
      - register:
          name: PHY_RSTZ
          description: NA
          addressOffset: 160
          size: 32
          fields:
            - name: PHY_SHUTDOWNZ
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PHY_RSTZ
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PHY_ENABLECLK
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PHY_FORCEPLL
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: PHY_IF_CFG
          description: NA
          addressOffset: 164
          size: 32
          resetValue: 1
          fields:
            - name: N_LANES
              description: NA
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: PHY_STOP_WAIT_TIME
              description: NA
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: PHY_ULPS_CTRL
          description: NA
          addressOffset: 168
          size: 32
          fields:
            - name: PHY_TXREQULPSCLK
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PHY_TXEXITULPSCLK
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PHY_TXREQULPSLAN
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PHY_TXEXITULPSLAN
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: PHY_TX_TRIGGERS
          description: NA
          addressOffset: 172
          size: 32
          fields:
            - name: PHY_TX_TRIGGERS
              description: NA
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: PHY_STATUS
          description: NA
          addressOffset: 176
          size: 32
          resetValue: 320
          fields:
            - name: PHY_LOCK
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PHY_DIRECTION
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: PHY_STOPSTATECLKLANE
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: PHY_ULPSACTIVENOTCLK
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: PHY_STOPSTATE0LANE
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: PHY_ULPSACTIVENOT0LANE
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: PHY_RXULPSESC0LANE
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: PHY_STOPSTATE1LANE
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: PHY_ULPSACTIVENOT1LANE
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: PHY_TST_CTRL0
          description: NA
          addressOffset: 180
          size: 32
          resetValue: 1
          fields:
            - name: PHY_TESTCLR
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PHY_TESTCLK
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: PHY_TST_CTRL1
          description: NA
          addressOffset: 184
          size: 32
          fields:
            - name: PHY_TESTDIN
              description: NA
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: PHT_TESTDOUT
              description: NA
              bitOffset: 8
              bitWidth: 8
              access: read-only
            - name: PHY_TESTEN
              description: NA
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST0
          description: NA
          addressOffset: 188
          size: 32
          fields:
            - name: ACK_WITH_ERR_0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ACK_WITH_ERR_1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ACK_WITH_ERR_2
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: ACK_WITH_ERR_3
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: ACK_WITH_ERR_4
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ACK_WITH_ERR_5
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ACK_WITH_ERR_6
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: ACK_WITH_ERR_7
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: ACK_WITH_ERR_8
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: ACK_WITH_ERR_9
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: ACK_WITH_ERR_10
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: ACK_WITH_ERR_11
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: ACK_WITH_ERR_12
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: ACK_WITH_ERR_13
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: ACK_WITH_ERR_14
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: ACK_WITH_ERR_15
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: DPHY_ERRORS_0
              description: NA
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: DPHY_ERRORS_1
              description: NA
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: DPHY_ERRORS_2
              description: NA
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: DPHY_ERRORS_3
              description: NA
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: DPHY_ERRORS_4
              description: NA
              bitOffset: 20
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST1
          description: NA
          addressOffset: 192
          size: 32
          fields:
            - name: TO_HS_TX
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TO_LP_RX
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ECC_SINGLE_ERR
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: ECC_MILTI_ERR
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: CRC_ERR
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: PKT_SIZE_ERR
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: EOPT_ERR
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: DPI_PLD_WR_ERR
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: GEN_CMD_WR_ERR
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: GEN_PLD_WR_ERR
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: GEN_PLD_SEND_ERR
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: GEN_PLD_RD_ERR
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: GEN_PLD_RECEV_ERR
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: DPI_BUFF_PLD_UNDER
              description: NA
              bitOffset: 19
              bitWidth: 1
              access: read-only
      - register:
          name: INT_MSK0
          description: NA
          addressOffset: 196
          size: 32
          fields:
            - name: MASK_ACK_WITH_ERR_0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MASK_ACK_WITH_ERR_1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MASK_ACK_WITH_ERR_2
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MASK_ACK_WITH_ERR_3
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MASK_ACK_WITH_ERR_4
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MASK_ACK_WITH_ERR_5
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: MASK_ACK_WITH_ERR_6
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: MASK_ACK_WITH_ERR_7
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: MASK_ACK_WITH_ERR_8
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: MASK_ACK_WITH_ERR_9
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: MASK_ACK_WITH_ERR_10
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: MASK_ACK_WITH_ERR_11
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: MASK_ACK_WITH_ERR_12
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: MASK_ACK_WITH_ERR_13
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: MASK_ACK_WITH_ERR_14
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: MASK_ACK_WITH_ERR_15
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: MASK_DPHY_ERRORS_0
              description: NA
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: MASK_DPHY_ERRORS_1
              description: NA
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: MASK_DPHY_ERRORS_2
              description: NA
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: MASK_DPHY_ERRORS_3
              description: NA
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: MASK_DPHY_ERRORS_4
              description: NA
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: INT_MSK1
          description: NA
          addressOffset: 200
          size: 32
          fields:
            - name: MASK_TO_HS_TX
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MASK_TO_LP_RX
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MASK_ECC_SINGLE_ERR
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MASK_ECC_MILTI_ERR
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MASK_CRC_ERR
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MASK_PKT_SIZE_ERR
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: MASK_EOPT_ERR
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: MASK_DPI_PLD_WR_ERR
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: MASK_GEN_CMD_WR_ERR
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: MASK_GEN_PLD_WR_ERR
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: MASK_GEN_PLD_SEND_ERR
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: MASK_GEN_PLD_RD_ERR
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: MASK_GEN_PLD_RECEV_ERR
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: MASK_DPI_BUFF_PLD_UNDER
              description: NA
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: PHY_CAL
          description: NA
          addressOffset: 204
          size: 32
          fields:
            - name: TXSKEWCALHS
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: INT_FORCE0
          description: NA
          addressOffset: 216
          size: 32
          fields:
            - name: FORCE_ACK_WITH_ERR_0
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FORCE_ACK_WITH_ERR_1
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FORCE_ACK_WITH_ERR_2
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FORCE_ACK_WITH_ERR_3
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FORCE_ACK_WITH_ERR_4
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FORCE_ACK_WITH_ERR_5
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FORCE_ACK_WITH_ERR_6
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FORCE_ACK_WITH_ERR_7
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FORCE_ACK_WITH_ERR_8
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FORCE_ACK_WITH_ERR_9
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FORCE_ACK_WITH_ERR_10
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FORCE_ACK_WITH_ERR_11
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FORCE_ACK_WITH_ERR_12
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FORCE_ACK_WITH_ERR_13
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FORCE_ACK_WITH_ERR_14
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: FORCE_ACK_WITH_ERR_15
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: FORCE_DPHY_ERRORS_0
              description: NA
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FORCE_DPHY_ERRORS_1
              description: NA
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: FORCE_DPHY_ERRORS_2
              description: NA
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: FORCE_DPHY_ERRORS_3
              description: NA
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: FORCE_DPHY_ERRORS_4
              description: NA
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: INT_FORCE1
          description: NA
          addressOffset: 220
          size: 32
          fields:
            - name: FORCE_TO_HS_TX
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FORCE_TO_LP_RX
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FORCE_ECC_SINGLE_ERR
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FORCE_ECC_MILTI_ERR
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FORCE_CRC_ERR
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FORCE_PKT_SIZE_ERR
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FORCE_EOPT_ERR
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FORCE_DPI_PLD_WR_ERR
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FORCE_GEN_CMD_WR_ERR
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FORCE_GEN_PLD_WR_ERR
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FORCE_GEN_PLD_SEND_ERR
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FORCE_GEN_PLD_RD_ERR
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FORCE_GEN_PLD_RECEV_ERR
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FORCE_DPI_BUFF_PLD_UNDER
              description: NA
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: DSC_PARAMETER
          description: NA
          addressOffset: 240
          size: 32
          fields:
            - name: COMPRESSION_MODE
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: COMPRESS_ALGO
              description: NA
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: PPS_SEL
              description: NA
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: PHY_TMR_RD_CFG
          description: NA
          addressOffset: 244
          size: 32
          fields:
            - name: MAX_RD_TIME
              description: NA
              bitOffset: 0
              bitWidth: 15
              access: read-write
      - register:
          name: VID_SHADOW_CTRL
          description: NA
          addressOffset: 256
          size: 32
          fields:
            - name: VID_SHADOW_EN
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: VID_SHADOW_REQ
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: VID_SHADOW_PIN_REQ
              description: NA
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: DPI_VCID_ACT
          description: NA
          addressOffset: 268
          size: 32
          fields:
            - name: DPI_VCID_ACT
              description: NA
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          name: DPI_COLOR_CODING_ACT
          description: NA
          addressOffset: 272
          size: 32
          fields:
            - name: DPI_COLOR_CODING_ACT
              description: NA
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: LOOSELY18_EN_ACT
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: DPI_LP_CMD_TIM_ACT
          description: NA
          addressOffset: 280
          size: 32
          fields:
            - name: INVACT_LPCMD_TIME_ACT
              description: NA
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: OUTVACT_LPCMD_TIME_ACT
              description: NA
              bitOffset: 16
              bitWidth: 8
              access: read-only
      - register:
          name: EDPI_TE_HW_CFG
          description: NA
          addressOffset: 284
          size: 32
          fields:
            - name: HW_TEAR_EFFECT_ON
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: HW_TEAR_EFFECT_GEN
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: HW_SET_SCAN_LINE
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SCAN_LINE_PARAMETER
              description: NA
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: VID_MODE_CFG_ACT
          description: NA
          addressOffset: 312
          size: 32
          fields:
            - name: VID_MODE_TYPE_ACT
              description: NA
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: LP_VSA_EN_ACT
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: LP_VBP_EN_ACT
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: LP_VFP_EN_ACT
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: LP_VACT_EN_ACT
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: LP_HBP_EN_ACT
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: LP_HFP_EN_ACT
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: FRAME_BTA_ACK_EN_ACT
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: LP_CMD_EN_ACT
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-only
      - register:
          name: VID_PKT_SIZE_ACT
          description: NA
          addressOffset: 316
          size: 32
          fields:
            - name: VID_PKT_SIZE_ACT
              description: NA
              bitOffset: 0
              bitWidth: 14
              access: read-only
      - register:
          name: VID_NUM_CHUNKS_ACT
          description: NA
          addressOffset: 320
          size: 32
          fields:
            - name: VID_NUM_CHUNKS_ACT
              description: NA
              bitOffset: 0
              bitWidth: 13
              access: read-only
      - register:
          name: VID_NULL_SIZE_ACT
          description: NA
          addressOffset: 324
          size: 32
          fields:
            - name: VID_NULL_SIZE_ACT
              description: NA
              bitOffset: 0
              bitWidth: 13
              access: read-only
      - register:
          name: VID_HSA_TIME_ACT
          description: NA
          addressOffset: 328
          size: 32
          fields:
            - name: VID_HSA_TIME_ACT
              description: NA
              bitOffset: 0
              bitWidth: 12
              access: read-only
      - register:
          name: VID_HBP_TIME_ACT
          description: NA
          addressOffset: 332
          size: 32
          fields:
            - name: VID_HBP_TIME_ACT
              description: NA
              bitOffset: 0
              bitWidth: 12
              access: read-only
      - register:
          name: VID_HLINE_TIME_ACT
          description: NA
          addressOffset: 336
          size: 32
          fields:
            - name: VID_HLINE_TIME_ACT
              description: NA
              bitOffset: 0
              bitWidth: 15
              access: read-only
      - register:
          name: VID_VSA_LINES_ACT
          description: NA
          addressOffset: 340
          size: 32
          fields:
            - name: VSA_LINES_ACT
              description: NA
              bitOffset: 0
              bitWidth: 10
              access: read-only
      - register:
          name: VID_VBP_LINES_ACT
          description: NA
          addressOffset: 344
          size: 32
          fields:
            - name: VBP_LINES_ACT
              description: NA
              bitOffset: 0
              bitWidth: 10
              access: read-only
      - register:
          name: VID_VFP_LINES_ACT
          description: NA
          addressOffset: 348
          size: 32
          fields:
            - name: VFP_LINES_ACT
              description: NA
              bitOffset: 0
              bitWidth: 10
              access: read-only
      - register:
          name: VID_VACTIVE_LINES_ACT
          description: NA
          addressOffset: 352
          size: 32
          fields:
            - name: V_ACTIVE_LINES_ACT
              description: NA
              bitOffset: 0
              bitWidth: 14
              access: read-only
      - register:
          name: VID_PKT_STATUS
          description: NA
          addressOffset: 360
          size: 32
          resetValue: 65541
          fields:
            - name: DPI_CMD_W_EMPTY
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DPI_CMD_W_FULL
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: DPI_PLD_W_EMPTY
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: DPI_PLD_W_FULL
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: DPI_BUFF_PLD_EMPTY
              description: NA
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: DPI_BUFF_PLD_FULL
              description: NA
              bitOffset: 17
              bitWidth: 1
              access: read-only
      - register:
          name: SDF_3D_ACT
          description: NA
          addressOffset: 400
          size: 32
          fields:
            - name: MODE_3D_ACT
              description: NA
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: FORMAT_3D_ACT
              description: NA
              bitOffset: 2
              bitWidth: 2
              access: read-only
            - name: SECOND_VSYNC_ACT
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: RIGHT_FIRST_ACT
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: SEND_3D_CFG_ACT
              description: NA
              bitOffset: 16
              bitWidth: 1
              access: read-only
  - name: ECC
    description: ECC (ECC Hardware Accelerator)
    groupName: ECC
    baseAddress: 1342779392
    addressBlock:
      - offset: 0
        size: 120
        usage: registers
    interrupt:
      - name: ECC
        value: 71
    registers:
      - register:
          name: MULT_INT_RAW
          description: "ECC interrupt raw register, valid in level."
          addressOffset: 12
          size: 32
          fields:
            - name: CALC_DONE_INT_RAW
              description: The raw interrupt status bit  for the ecc_calc_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: MULT_INT_ST
          description: ECC interrupt status register.
          addressOffset: 16
          size: 32
          fields:
            - name: CALC_DONE_INT_ST
              description: The masked interrupt status bit  for the ecc_calc_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: MULT_INT_ENA
          description: ECC interrupt enable register.
          addressOffset: 20
          size: 32
          fields:
            - name: CALC_DONE_INT_ENA
              description: The interrupt enable bit  for the ecc_calc_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: MULT_INT_CLR
          description: ECC interrupt clear register.
          addressOffset: 24
          size: 32
          fields:
            - name: CALC_DONE_INT_CLR
              description: Set this bit to clear the ecc_calc_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: MULT_CONF
          description: ECC configure register
          addressOffset: 28
          size: 32
          fields:
            - name: START
              description: Write 1 to start caculation of ECC Accelerator. This bit will be self-cleared after the caculatrion is done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RESET
              description: Write 1 to reset ECC Accelerator.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: KEY_LENGTH
              description: "The key length mode bit of ECC Accelerator.  0: P-192.  1: P-256."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MOD_BASE
              description: "The mod base of mod operation, only valid in work_mode 8-11. 0: n(order of curve). 1: p(mod base of curve)"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: WORK_MODE
              description: "The work mode bits of ECC Accelerator. 0: Point Mult Mode. 1: Reserved. 2: Point verification mode. 3: Point Verif+mult mode. 4: Jacobian Point Mult Mode. 5: Point Add Mode. 6: Jacobian Point Verification Mode. 7: Point Verif + Jacobian Mult Mode. 8: mod addition. 9. mod substraction. 10: mod multiplication. 11: mod division."
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: SECURITY_MODE
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: VERIFICATION_RESULT
              description: "The verification result bit of ECC Accelerator, only valid when calculation is done."
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: CLK_EN
              description: Write 1 to force on register clock gate.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: MEM_CLOCK_GATE_FORCE_ON
              description: ECC memory clock gate force on register
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: MULT_DATE
          description: Version control register
          addressOffset: 252
          size: 32
          resetValue: 36720704
          fields:
            - name: DATE
              description: ECC mult version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          dim: 8
          dimIncrement: 4
          name: "K_MEM[%s]"
          description: The memory that stores k.
          addressOffset: 256
          size: 32
      - register:
          dim: 8
          dimIncrement: 4
          name: "PX_MEM[%s]"
          description: The memory that stores Px.
          addressOffset: 288
          size: 32
      - register:
          dim: 8
          dimIncrement: 4
          name: "PY_MEM[%s]"
          description: The memory that stores Py.
          addressOffset: 320
          size: 32
  - name: ECDSA
    description: ECDSA (Elliptic Curve Digital Signature Algorithm) Accelerator
    groupName: ECDSA
    baseAddress: 1342791680
    addressBlock:
      - offset: 0
        size: 248
        usage: registers
    registers:
      - register:
          name: CONF
          description: ECDSA configure register
          addressOffset: 4
          size: 32
          fields:
            - name: WORK_MODE
              description: "The work mode bits of ECDSA Accelerator. 0: Signature Verify Mode. 1: Signature Generate Mode. 2: Export Public Key Mode. 3: invalid."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: ECC_CURVE
              description: "The ecc curve select bit of ECDSA Accelerator.  0: P-192.  1: P-256."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SOFTWARE_SET_K
              description: "The source of k select bit. 0: k is automatically generated by hardware. 1: k is written by software."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SOFTWARE_SET_Z
              description: "The source of z select bit. 0: z is generated from SHA result. 1: z is written by software."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DETERMINISTIC_K
              description: "The source of hardware generated k. 0: k is generated by TRNG. 1: k is generated by deterministic derivation algorithm."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DETERMINISTIC_LOOP
              description: The (loop number - 1) value in the deterministic derivation algorithm to derive k.
              bitOffset: 6
              bitWidth: 16
              access: read-write
      - register:
          name: CLK
          description: ECDSA clock gate register
          addressOffset: 8
          size: 32
          fields:
            - name: GATE_FORCE_ON
              description: Write 1 to force on register clock gate.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: "ECDSA interrupt raw register, valid in level."
          addressOffset: 12
          size: 32
          fields:
            - name: CALC_DONE_INT_RAW
              description: The raw interrupt status bit  for the ecdsa_calc_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SHA_RELEASE_INT_RAW
              description: The raw interrupt status bit  for the ecdsa_sha_release_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: ECDSA interrupt status register.
          addressOffset: 16
          size: 32
          fields:
            - name: CALC_DONE_INT_ST
              description: The masked interrupt status bit  for the ecdsa_calc_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SHA_RELEASE_INT_ST
              description: The masked interrupt status bit  for the ecdsa_sha_release_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: ECDSA interrupt enable register.
          addressOffset: 20
          size: 32
          fields:
            - name: CALC_DONE_INT_ENA
              description: The interrupt enable bit  for the ecdsa_calc_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SHA_RELEASE_INT_ENA
              description: The interrupt enable bit  for the ecdsa_sha_release_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: ECDSA interrupt clear register.
          addressOffset: 24
          size: 32
          fields:
            - name: CALC_DONE_INT_CLR
              description: Set this bit to clear the ecdsa_calc_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SHA_RELEASE_INT_CLR
              description: Set this bit to clear the ecdsa_sha_release_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: START
          description: ECDSA start register
          addressOffset: 28
          size: 32
          fields:
            - name: START
              description: Write 1 to start caculation of ECDSA Accelerator. This bit will be self-cleared after configuration.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: LOAD_DONE
              description: Write 1 to input load done signal of ECDSA Accelerator. This bit will be self-cleared after configuration.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: GET_DONE
              description: Write 1 to input get done signal of ECDSA Accelerator. This bit will be self-cleared after configuration.
              bitOffset: 2
              bitWidth: 1
              access: write-only
      - register:
          name: STATE
          description: ECDSA status register
          addressOffset: 32
          size: 32
          fields:
            - name: BUSY
              description: "The status bits of ECDSA Accelerator. ECDSA is at 0: IDLE, 1: LOAD, 2: GET, 3: BUSY state."
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          name: RESULT
          description: ECDSA result register
          addressOffset: 36
          size: 32
          fields:
            - name: OPERATION_RESULT
              description: "The operation result bit of ECDSA Accelerator, only valid when ECDSA calculation is done."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: K_VALUE_WARNING
              description: "The k value warning bit of ECDSA Accelerator, valid when k value is bigger than the curve order, then actually taken k = k mod n."
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: Version control register
          addressOffset: 252
          size: 32
          resetValue: 36716656
          fields:
            - name: DATE
              description: ECDSA version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: SHA_MODE
          description: ECDSA control SHA register
          addressOffset: 512
          size: 32
          fields:
            - name: SHA_MODE
              description: "The work mode bits of SHA Calculator in ECDSA Accelerator. 1: SHA-224. 2: SHA-256. Others: invalid."
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: SHA_START
          description: ECDSA control SHA register
          addressOffset: 528
          size: 32
          fields:
            - name: SHA_START
              description: Write 1 to start the first caculation of SHA Calculator in ECDSA Accelerator. This bit will be self-cleared after configuration.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SHA_CONTINUE
          description: ECDSA control SHA register
          addressOffset: 532
          size: 32
          fields:
            - name: SHA_CONTINUE
              description: Write 1 to start the latter caculation of SHA Calculator in ECDSA Accelerator. This bit will be self-cleared after configuration.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SHA_BUSY
          description: ECDSA status register
          addressOffset: 536
          size: 32
          fields:
            - name: SHA_BUSY
              description: "The busy status bit of SHA Calculator in ECDSA Accelerator. 1:SHA is in calculation. 0: SHA is idle."
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          dim: 8
          dimIncrement: 4
          name: "MESSAGE_MEM[%s]"
          description: The memory that stores message.
          addressOffset: 640
          size: 32
      - register:
          dim: 8
          dimIncrement: 4
          name: "R_MEM[%s]"
          description: The memory that stores r.
          addressOffset: 2560
          size: 32
      - register:
          dim: 8
          dimIncrement: 4
          name: "S_MEM[%s]"
          description: The memory that stores s.
          addressOffset: 2592
          size: 32
      - register:
          dim: 8
          dimIncrement: 4
          name: "Z_MEM[%s]"
          description: The memory that stores software written z.
          addressOffset: 2624
          size: 32
      - register:
          dim: 8
          dimIncrement: 4
          name: "QAX_MEM[%s]"
          description: The memory that stores x coordinates of QA or software written k.
          addressOffset: 2656
          size: 32
      - register:
          dim: 8
          dimIncrement: 4
          name: "QAY_MEM[%s]"
          description: The memory that stores y coordinates of QA.
          addressOffset: 2688
          size: 32
  - name: EFUSE
    description: eFuse Controller
    groupName: EFUSE
    baseAddress: 1343410176
    addressBlock:
      - offset: 0
        size: 984
        usage: registers
    registers:
      - register:
          name: PGM_DATA0
          description: Register 0 that stores data to be programmed.
          addressOffset: 0
          size: 32
          fields:
            - name: PGM_DATA_0
              description: Configures the 0th 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA1
          description: Register 1 that stores data to be programmed.
          addressOffset: 4
          size: 32
          fields:
            - name: PGM_DATA_1
              description: Configures the 1st 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA2
          description: Register 2 that stores data to be programmed.
          addressOffset: 8
          size: 32
          fields:
            - name: PGM_DATA_2
              description: Configures the 2nd 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA3
          description: Register 3 that stores data to be programmed.
          addressOffset: 12
          size: 32
          fields:
            - name: PGM_DATA_3
              description: Configures the 3rd 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA4
          description: Register 4 that stores data to be programmed.
          addressOffset: 16
          size: 32
          fields:
            - name: PGM_DATA_4
              description: Configures the 4th 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA5
          description: Register 5 that stores data to be programmed.
          addressOffset: 20
          size: 32
          fields:
            - name: PGM_DATA_5
              description: Configures the 5th 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA6
          description: Register 6 that stores data to be programmed.
          addressOffset: 24
          size: 32
          fields:
            - name: PGM_DATA_6
              description: Configures the 6th 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_DATA7
          description: Register 7 that stores data to be programmed.
          addressOffset: 28
          size: 32
          fields:
            - name: PGM_DATA_7
              description: Configures the 7th 32-bit data to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_CHECK_VALUE0
          description: Register 0 that stores the RS code to be programmed.
          addressOffset: 32
          size: 32
          fields:
            - name: PGM_RS_DATA_0
              description: Configures the 0th 32-bit RS code to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_CHECK_VALUE1
          description: Register 1 that stores the RS code to be programmed.
          addressOffset: 36
          size: 32
          fields:
            - name: PGM_RS_DATA_1
              description: Configures the 1st 32-bit RS code to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PGM_CHECK_VALUE2
          description: Register 2 that stores the RS code to be programmed.
          addressOffset: 40
          size: 32
          fields:
            - name: PGM_RS_DATA_2
              description: Configures the 2nd 32-bit RS code to be programmed.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RD_WR_DIS
          description: BLOCK0 data register 0.
          addressOffset: 44
          size: 32
          fields:
            - name: WR_DIS
              description: "Represents whether programming of individual eFuse memory bit is disabled or enabled. 1: Disabled. 0 Enabled."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_REPEAT_DATA0
          description: BLOCK0 data register 1.
          addressOffset: 48
          size: 32
          fields:
            - name: RD_DIS
              description: "Represents whether reading of individual eFuse block(block4~block10) is disabled or enabled. 1: disabled. 0: enabled."
              bitOffset: 0
              bitWidth: 7
              access: read-only
            - name: USB_DEVICE_EXCHG_PINS
              description: Enable usb device exchange pins of D+ and D-.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: USB_OTG11_EXCHG_PINS
              description: Enable usb otg11 exchange pins of D+ and D-.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DIS_USB_JTAG
              description: "Represents whether the function of usb switch to jtag is disabled or enabled. 1: disabled. 0: enabled."
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: POWERGLITCH_EN
              description: "Represents whether power glitch function is enabled. 1: enabled. 0: disabled."
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: DIS_USB_SERIAL_JTAG
              description: "Represents whether USB-Serial-JTAG is disabled or enabled. 1: disabled. 0: enabled."
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: DIS_FORCE_DOWNLOAD
              description: "Represents whether the function that forces chip into download mode is disabled or enabled. 1: disabled. 0: enabled."
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SPI_DOWNLOAD_MSPI_DIS
              description: Set this bit to disable accessing MSPI flash/MSPI ram by SYS AXI matrix during boot_mode_download.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: DIS_TWAI
              description: "Represents whether TWAI function is disabled or enabled. 1: disabled. 0: enabled."
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: JTAG_SEL_ENABLE
              description: "Represents whether the selection between usb_to_jtag and pad_to_jtag through strapping gpio15 when both EFUSE_DIS_PAD_JTAG and EFUSE_DIS_USB_JTAG are equal to 0 is enabled or disabled. 1: enabled. 0: disabled."
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SOFT_DIS_JTAG
              description: "Represents whether JTAG is disabled in soft way. Odd number: disabled. Even number: enabled."
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: DIS_PAD_JTAG
              description: "Represents whether JTAG is disabled in the hard way(permanently). 1: disabled. 0: enabled."
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_MANUAL_ENCRYPT
              description: "Represents whether flash encrypt function is disabled or enabled(except in SPI boot mode). 1: disabled. 0: enabled."
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: USB_DEVICE_DREFH
              description: "USB intphy of usb device signle-end input high threshold, 1.76V to 2V. Step by 80mV"
              bitOffset: 21
              bitWidth: 2
              access: read-only
            - name: USB_OTG11_DREFH
              description: "USB intphy of usb otg11 signle-end input high threshold, 1.76V to 2V. Step by 80mV"
              bitOffset: 23
              bitWidth: 2
              access: read-only
            - name: USB_PHY_SEL
              description: TBD
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: KM_HUK_GEN_STATE_LOW
              description: "Set this bit to control validation of HUK generate mode. Odd of 1 is invalid, even of 1 is valid."
              bitOffset: 26
              bitWidth: 6
              access: read-only
      - register:
          name: RD_REPEAT_DATA1
          description: BLOCK0 data register 2.
          addressOffset: 52
          size: 32
          fields:
            - name: KM_HUK_GEN_STATE_HIGH
              description: "Set this bit to control validation of HUK generate mode. Odd of 1 is invalid, even of 1 is valid."
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: KM_RND_SWITCH_CYCLE
              description: "Set bits to control key manager random number switch cycle. 0: control by register. 1: 8 km clk cycles. 2: 16 km cycles. 3: 32 km cycles."
              bitOffset: 3
              bitWidth: 2
              access: read-only
            - name: KM_DEPLOY_ONLY_ONCE
              description: "Set each bit to control whether corresponding key can only be deployed once. 1 is true, 0 is false. Bit0: ecdsa. Bit1: xts. Bit2: hmac. Bit3: ds."
              bitOffset: 5
              bitWidth: 4
              access: read-only
            - name: FORCE_USE_KEY_MANAGER_KEY
              description: "Set each bit to control whether corresponding key must come from key manager.. 1 is true, 0 is false. Bit0: ecdsa. Bit1: xts. Bit2: hmac. Bit3: ds."
              bitOffset: 9
              bitWidth: 4
              access: read-only
            - name: FORCE_DISABLE_SW_INIT_KEY
              description: "Set this bit to disable software written init key, and force use efuse_init_key."
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: XTS_KEY_LENGTH_256
              description: "Set this bit to configure flash encryption use xts-128 key, else use xts-256 key."
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: WDT_DELAY_SEL
              description: "Represents whether RTC watchdog timeout threshold is selected at startup. 1: selected. 0: not selected."
              bitOffset: 16
              bitWidth: 2
              access: read-only
            - name: SPI_BOOT_CRYPT_CNT
              description: "Represents whether SPI boot encrypt/decrypt is disabled or enabled. Odd number of 1: enabled. Even number of 1: disabled."
              bitOffset: 18
              bitWidth: 3
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE0
              description: "Represents whether revoking first secure boot key is enabled or disabled. 1: enabled. 0: disabled."
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE1
              description: "Represents whether revoking second secure boot key is enabled or disabled. 1: enabled. 0: disabled."
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE2
              description: "Represents whether revoking third secure boot key is enabled or disabled. 1: enabled. 0: disabled."
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: KEY_PURPOSE_0
              description: Represents the purpose of Key0.
              bitOffset: 24
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_1
              description: Represents the purpose of Key1.
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: RD_REPEAT_DATA2
          description: BLOCK0 data register 3.
          addressOffset: 56
          size: 32
          resetValue: 524288
          fields:
            - name: KEY_PURPOSE_2
              description: Represents the purpose of Key2.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_3
              description: Represents the purpose of Key3.
              bitOffset: 4
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_4
              description: Represents the purpose of Key4.
              bitOffset: 8
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_5
              description: Represents the purpose of Key5.
              bitOffset: 12
              bitWidth: 4
              access: read-only
            - name: SEC_DPA_LEVEL
              description: Represents the spa secure level by configuring the clock random divide mode.
              bitOffset: 16
              bitWidth: 2
              access: read-only
            - name: ECDSA_ENABLE_SOFT_K
              description: "Represents whether hardware random number k is forced used in ESDCA. 1: force used. 0: not force used."
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: CRYPT_DPA_ENABLE
              description: "Represents whether anti-dpa attack is enabled. 1:enabled. 0: disabled."
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_EN
              description: "Represents whether secure boot is enabled or disabled. 1: enabled. 0: disabled."
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_AGGRESSIVE_REVOKE
              description: "Represents whether revoking aggressive secure boot is enabled or disabled. 1: enabled. 0: disabled."
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: FLASH_TYPE
              description: "The type of interfaced flash. 0: four data lines, 1: eight data lines."
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: FLASH_PAGE_SIZE
              description: Set flash page size.
              bitOffset: 24
              bitWidth: 2
              access: read-only
            - name: FLASH_ECC_EN
              description: Set this bit to enable ecc for flash boot.
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: DIS_USB_OTG_DOWNLOAD_MODE
              description: Set this bit to disable download via USB-OTG.
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: FLASH_TPUW
              description: "Represents the flash waiting time after power-up, in unit of ms. When the value less than 15, the waiting time is the programmed value. Otherwise, the waiting time is 2 times the programmed value."
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: RD_REPEAT_DATA3
          description: BLOCK0 data register 4.
          addressOffset: 60
          size: 32
          fields:
            - name: DIS_DOWNLOAD_MODE
              description: "Represents whether Download mode is disabled or enabled. 1: disabled. 0: enabled."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DIS_DIRECT_BOOT
              description: "Represents whether direct boot mode is disabled or enabled. 1: disabled. 0: enabled."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: DIS_USB_SERIAL_JTAG_ROM_PRINT
              description: "Represents whether print from USB-Serial-JTAG is disabled or enabled. 1: disabled. 0: enabled."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: LOCK_KM_KEY
              description: TBD
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE
              description: "Represents whether the USB-Serial-JTAG download function is disabled or enabled. 1: disabled. 0: enabled."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ENABLE_SECURITY_DOWNLOAD
              description: "Represents whether security download is enabled or disabled. 1: enabled. 0: disabled."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: UART_PRINT_CONTROL
              description: "Represents the type of UART printing. 00: force enable printing. 01: enable printing when GPIO8 is reset at low level. 10: enable printing when GPIO8 is reset at high level. 11: force disable printing."
              bitOffset: 6
              bitWidth: 2
              access: read-only
            - name: FORCE_SEND_RESUME
              description: "Represents whether ROM code is forced to send a resume command during SPI boot. 1: forced. 0:not forced."
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SECURE_VERSION
              description: Represents the version used by ESP-IDF anti-rollback feature.
              bitOffset: 9
              bitWidth: 16
              access: read-only
            - name: SECURE_BOOT_DISABLE_FAST_WAKE
              description: "Represents whether FAST VERIFY ON WAKE is disabled or enabled when Secure Boot is enabled. 1: disabled. 0: enabled."
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: HYS_EN_PAD
              description: "Represents whether the hysteresis function of corresponding PAD is enabled. 1: enabled. 0:disabled."
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: DCDC_VSET
              description: Set the dcdc voltage default.
              bitOffset: 27
              bitWidth: 5
              access: read-only
      - register:
          name: RD_REPEAT_DATA4
          description: BLOCK0 data register 5.
          addressOffset: 64
          size: 32
          fields:
            - name: _0PXA_TIEH_SEL_0
              description: TBD
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: _0PXA_TIEH_SEL_1
              description: TBD.
              bitOffset: 2
              bitWidth: 2
              access: read-only
            - name: _0PXA_TIEH_SEL_2
              description: TBD.
              bitOffset: 4
              bitWidth: 2
              access: read-only
            - name: _0PXA_TIEH_SEL_3
              description: TBD.
              bitOffset: 6
              bitWidth: 2
              access: read-only
            - name: KM_DISABLE_DEPLOY_MODE
              description: TBD.
              bitOffset: 8
              bitWidth: 4
              access: read-only
            - name: USB_DEVICE_DREFL
              description: "Represents the usb device single-end input low threhold, 0.8 V to 1.04 V with step of 80 mV."
              bitOffset: 12
              bitWidth: 2
              access: read-only
            - name: USB_OTG11_DREFL
              description: "Represents the usb otg11 single-end input low threhold, 0.8 V to 1.04 V with step of 80 mV."
              bitOffset: 14
              bitWidth: 2
              access: read-only
            - name: HP_PWR_SRC_SEL
              description: "HP system power source select. 0:LDO. 1: DCDC."
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: DCDC_VSET_EN
              description: Select dcdc vset use efuse_dcdc_vset.
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: DIS_WDT
              description: Set this bit to disable watch dog.
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: DIS_SWD
              description: Set this bit to disable super-watchdog.
              bitOffset: 21
              bitWidth: 1
              access: read-only
      - register:
          name: RD_MAC_SYS_0
          description: BLOCK1 data register $n.
          addressOffset: 68
          size: 32
          fields:
            - name: MAC_0
              description: Stores the low 32 bits of MAC address.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_MAC_SYS_1
          description: BLOCK1 data register $n.
          addressOffset: 72
          size: 32
          fields:
            - name: MAC_1
              description: Stores the high 16 bits of MAC address.
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: MAC_EXT
              description: Stores the extended bits of MAC address.
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: RD_MAC_SYS_2
          description: BLOCK1 data register $n.
          addressOffset: 76
          size: 32
          fields:
            - name: MAC_RESERVED_1
              description: Reserved.
              bitOffset: 0
              bitWidth: 14
              access: read-only
            - name: MAC_RESERVED_0
              description: Reserved.
              bitOffset: 14
              bitWidth: 18
              access: read-only
      - register:
          name: RD_MAC_SYS_3
          description: BLOCK1 data register $n.
          addressOffset: 80
          size: 32
          fields:
            - name: MAC_RESERVED_2
              description: Reserved.
              bitOffset: 0
              bitWidth: 18
              access: read-only
            - name: SYS_DATA_PART0_0
              description: Stores the first 14 bits of the zeroth part of system data.
              bitOffset: 18
              bitWidth: 14
              access: read-only
      - register:
          name: RD_MAC_SYS_4
          description: BLOCK1 data register $n.
          addressOffset: 84
          size: 32
          fields:
            - name: SYS_DATA_PART0_1
              description: Stores the first 32 bits of the zeroth part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_MAC_SYS_5
          description: BLOCK1 data register $n.
          addressOffset: 88
          size: 32
          fields:
            - name: SYS_DATA_PART0_2
              description: Stores the second 32 bits of the zeroth part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA0
          description: Register $n of BLOCK2 (system).
          addressOffset: 92
          size: 32
          fields:
            - name: SYS_DATA_PART1_0
              description: Stores the zeroth 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA1
          description: Register $n of BLOCK2 (system).
          addressOffset: 96
          size: 32
          fields:
            - name: SYS_DATA_PART1_1
              description: Stores the first 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA2
          description: Register $n of BLOCK2 (system).
          addressOffset: 100
          size: 32
          fields:
            - name: SYS_DATA_PART1_2
              description: Stores the second 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA3
          description: Register $n of BLOCK2 (system).
          addressOffset: 104
          size: 32
          fields:
            - name: SYS_DATA_PART1_3
              description: Stores the third 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA4
          description: Register $n of BLOCK2 (system).
          addressOffset: 108
          size: 32
          fields:
            - name: SYS_DATA_PART1_4
              description: Stores the fourth 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA5
          description: Register $n of BLOCK2 (system).
          addressOffset: 112
          size: 32
          fields:
            - name: SYS_DATA_PART1_5
              description: Stores the fifth 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA6
          description: Register $n of BLOCK2 (system).
          addressOffset: 116
          size: 32
          fields:
            - name: SYS_DATA_PART1_6
              description: Stores the sixth 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART1_DATA7
          description: Register $n of BLOCK2 (system).
          addressOffset: 120
          size: 32
          fields:
            - name: SYS_DATA_PART1_7
              description: Stores the seventh 32 bits of the first part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA0
          description: Register $n of BLOCK3 (user).
          addressOffset: 124
          size: 32
          fields:
            - name: USR_DATA0
              description: Stores the zeroth 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA1
          description: Register $n of BLOCK3 (user).
          addressOffset: 128
          size: 32
          fields:
            - name: USR_DATA1
              description: Stores the first 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA2
          description: Register $n of BLOCK3 (user).
          addressOffset: 132
          size: 32
          fields:
            - name: USR_DATA2
              description: Stores the second 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA3
          description: Register $n of BLOCK3 (user).
          addressOffset: 136
          size: 32
          fields:
            - name: USR_DATA3
              description: Stores the third 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA4
          description: Register $n of BLOCK3 (user).
          addressOffset: 140
          size: 32
          fields:
            - name: USR_DATA4
              description: Stores the fourth 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA5
          description: Register $n of BLOCK3 (user).
          addressOffset: 144
          size: 32
          fields:
            - name: USR_DATA5
              description: Stores the fifth 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA6
          description: Register $n of BLOCK3 (user).
          addressOffset: 148
          size: 32
          fields:
            - name: USR_DATA6
              description: Stores the sixth 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_USR_DATA7
          description: Register $n of BLOCK3 (user).
          addressOffset: 152
          size: 32
          fields:
            - name: USR_DATA7
              description: Stores the seventh 32 bits of BLOCK3 (user).
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA0
          description: Register $n of BLOCK4 (KEY0).
          addressOffset: 156
          size: 32
          fields:
            - name: KEY0_DATA0
              description: Stores the zeroth 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA1
          description: Register $n of BLOCK4 (KEY0).
          addressOffset: 160
          size: 32
          fields:
            - name: KEY0_DATA1
              description: Stores the first 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA2
          description: Register $n of BLOCK4 (KEY0).
          addressOffset: 164
          size: 32
          fields:
            - name: KEY0_DATA2
              description: Stores the second 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA3
          description: Register $n of BLOCK4 (KEY0).
          addressOffset: 168
          size: 32
          fields:
            - name: KEY0_DATA3
              description: Stores the third 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA4
          description: Register $n of BLOCK4 (KEY0).
          addressOffset: 172
          size: 32
          fields:
            - name: KEY0_DATA4
              description: Stores the fourth 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA5
          description: Register $n of BLOCK4 (KEY0).
          addressOffset: 176
          size: 32
          fields:
            - name: KEY0_DATA5
              description: Stores the fifth 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA6
          description: Register $n of BLOCK4 (KEY0).
          addressOffset: 180
          size: 32
          fields:
            - name: KEY0_DATA6
              description: Stores the sixth 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY0_DATA7
          description: Register $n of BLOCK4 (KEY0).
          addressOffset: 184
          size: 32
          fields:
            - name: KEY0_DATA7
              description: Stores the seventh 32 bits of KEY0.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA0
          description: Register $n of BLOCK5 (KEY1).
          addressOffset: 188
          size: 32
          fields:
            - name: KEY1_DATA0
              description: Stores the zeroth 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA1
          description: Register $n of BLOCK5 (KEY1).
          addressOffset: 192
          size: 32
          fields:
            - name: KEY1_DATA1
              description: Stores the first 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA2
          description: Register $n of BLOCK5 (KEY1).
          addressOffset: 196
          size: 32
          fields:
            - name: KEY1_DATA2
              description: Stores the second 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA3
          description: Register $n of BLOCK5 (KEY1).
          addressOffset: 200
          size: 32
          fields:
            - name: KEY1_DATA3
              description: Stores the third 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA4
          description: Register $n of BLOCK5 (KEY1).
          addressOffset: 204
          size: 32
          fields:
            - name: KEY1_DATA4
              description: Stores the fourth 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA5
          description: Register $n of BLOCK5 (KEY1).
          addressOffset: 208
          size: 32
          fields:
            - name: KEY1_DATA5
              description: Stores the fifth 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA6
          description: Register $n of BLOCK5 (KEY1).
          addressOffset: 212
          size: 32
          fields:
            - name: KEY1_DATA6
              description: Stores the sixth 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY1_DATA7
          description: Register $n of BLOCK5 (KEY1).
          addressOffset: 216
          size: 32
          fields:
            - name: KEY1_DATA7
              description: Stores the seventh 32 bits of KEY1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA0
          description: Register $n of BLOCK6 (KEY2).
          addressOffset: 220
          size: 32
          fields:
            - name: KEY2_DATA0
              description: Stores the zeroth 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA1
          description: Register $n of BLOCK6 (KEY2).
          addressOffset: 224
          size: 32
          fields:
            - name: KEY2_DATA1
              description: Stores the first 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA2
          description: Register $n of BLOCK6 (KEY2).
          addressOffset: 228
          size: 32
          fields:
            - name: KEY2_DATA2
              description: Stores the second 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA3
          description: Register $n of BLOCK6 (KEY2).
          addressOffset: 232
          size: 32
          fields:
            - name: KEY2_DATA3
              description: Stores the third 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA4
          description: Register $n of BLOCK6 (KEY2).
          addressOffset: 236
          size: 32
          fields:
            - name: KEY2_DATA4
              description: Stores the fourth 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA5
          description: Register $n of BLOCK6 (KEY2).
          addressOffset: 240
          size: 32
          fields:
            - name: KEY2_DATA5
              description: Stores the fifth 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA6
          description: Register $n of BLOCK6 (KEY2).
          addressOffset: 244
          size: 32
          fields:
            - name: KEY2_DATA6
              description: Stores the sixth 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY2_DATA7
          description: Register $n of BLOCK6 (KEY2).
          addressOffset: 248
          size: 32
          fields:
            - name: KEY2_DATA7
              description: Stores the seventh 32 bits of KEY2.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA0
          description: Register $n of BLOCK7 (KEY3).
          addressOffset: 252
          size: 32
          fields:
            - name: KEY3_DATA0
              description: Stores the zeroth 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA1
          description: Register $n of BLOCK7 (KEY3).
          addressOffset: 256
          size: 32
          fields:
            - name: KEY3_DATA1
              description: Stores the first 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA2
          description: Register $n of BLOCK7 (KEY3).
          addressOffset: 260
          size: 32
          fields:
            - name: KEY3_DATA2
              description: Stores the second 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA3
          description: Register $n of BLOCK7 (KEY3).
          addressOffset: 264
          size: 32
          fields:
            - name: KEY3_DATA3
              description: Stores the third 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA4
          description: Register $n of BLOCK7 (KEY3).
          addressOffset: 268
          size: 32
          fields:
            - name: KEY3_DATA4
              description: Stores the fourth 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA5
          description: Register $n of BLOCK7 (KEY3).
          addressOffset: 272
          size: 32
          fields:
            - name: KEY3_DATA5
              description: Stores the fifth 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA6
          description: Register $n of BLOCK7 (KEY3).
          addressOffset: 276
          size: 32
          fields:
            - name: KEY3_DATA6
              description: Stores the sixth 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY3_DATA7
          description: Register $n of BLOCK7 (KEY3).
          addressOffset: 280
          size: 32
          fields:
            - name: KEY3_DATA7
              description: Stores the seventh 32 bits of KEY3.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA0
          description: Register $n of BLOCK8 (KEY4).
          addressOffset: 284
          size: 32
          fields:
            - name: KEY4_DATA0
              description: Stores the zeroth 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA1
          description: Register $n of BLOCK8 (KEY4).
          addressOffset: 288
          size: 32
          fields:
            - name: KEY4_DATA1
              description: Stores the first 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA2
          description: Register $n of BLOCK8 (KEY4).
          addressOffset: 292
          size: 32
          fields:
            - name: KEY4_DATA2
              description: Stores the second 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA3
          description: Register $n of BLOCK8 (KEY4).
          addressOffset: 296
          size: 32
          fields:
            - name: KEY4_DATA3
              description: Stores the third 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA4
          description: Register $n of BLOCK8 (KEY4).
          addressOffset: 300
          size: 32
          fields:
            - name: KEY4_DATA4
              description: Stores the fourth 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA5
          description: Register $n of BLOCK8 (KEY4).
          addressOffset: 304
          size: 32
          fields:
            - name: KEY4_DATA5
              description: Stores the fifth 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA6
          description: Register $n of BLOCK8 (KEY4).
          addressOffset: 308
          size: 32
          fields:
            - name: KEY4_DATA6
              description: Stores the sixth 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY4_DATA7
          description: Register $n of BLOCK8 (KEY4).
          addressOffset: 312
          size: 32
          fields:
            - name: KEY4_DATA7
              description: Stores the seventh 32 bits of KEY4.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA0
          description: Register $n of BLOCK9 (KEY5).
          addressOffset: 316
          size: 32
          fields:
            - name: KEY5_DATA0
              description: Stores the zeroth 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA1
          description: Register $n of BLOCK9 (KEY5).
          addressOffset: 320
          size: 32
          fields:
            - name: KEY5_DATA1
              description: Stores the first 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA2
          description: Register $n of BLOCK9 (KEY5).
          addressOffset: 324
          size: 32
          fields:
            - name: KEY5_DATA2
              description: Stores the second 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA3
          description: Register $n of BLOCK9 (KEY5).
          addressOffset: 328
          size: 32
          fields:
            - name: KEY5_DATA3
              description: Stores the third 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA4
          description: Register $n of BLOCK9 (KEY5).
          addressOffset: 332
          size: 32
          fields:
            - name: KEY5_DATA4
              description: Stores the fourth 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA5
          description: Register $n of BLOCK9 (KEY5).
          addressOffset: 336
          size: 32
          fields:
            - name: KEY5_DATA5
              description: Stores the fifth 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA6
          description: Register $n of BLOCK9 (KEY5).
          addressOffset: 340
          size: 32
          fields:
            - name: KEY5_DATA6
              description: Stores the sixth 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_KEY5_DATA7
          description: Register $n of BLOCK9 (KEY5).
          addressOffset: 344
          size: 32
          fields:
            - name: KEY5_DATA7
              description: Stores the seventh 32 bits of KEY5.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA0
          description: Register $n of BLOCK10 (system).
          addressOffset: 348
          size: 32
          fields:
            - name: SYS_DATA_PART2_0
              description: Stores the 0th 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA1
          description: Register $n of BLOCK9 (KEY5).
          addressOffset: 352
          size: 32
          fields:
            - name: SYS_DATA_PART2_1
              description: Stores the 0th 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA2
          description: Register $n of BLOCK10 (system).
          addressOffset: 356
          size: 32
          fields:
            - name: SYS_DATA_PART2_2
              description: Stores the 0th 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA3
          description: Register $n of BLOCK10 (system).
          addressOffset: 360
          size: 32
          fields:
            - name: SYS_DATA_PART2_3
              description: Stores the 0th 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA4
          description: Register $n of BLOCK10 (system).
          addressOffset: 364
          size: 32
          fields:
            - name: SYS_DATA_PART2_4
              description: Stores the 0th 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA5
          description: Register $n of BLOCK10 (system).
          addressOffset: 368
          size: 32
          fields:
            - name: SYS_DATA_PART2_5
              description: Stores the 0th 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA6
          description: Register $n of BLOCK10 (system).
          addressOffset: 372
          size: 32
          fields:
            - name: SYS_DATA_PART2_6
              description: Stores the 0th 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_SYS_PART2_DATA7
          description: Register $n of BLOCK10 (system).
          addressOffset: 376
          size: 32
          fields:
            - name: SYS_DATA_PART2_7
              description: Stores the 0th 32 bits of the 2nd part of system data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RD_REPEAT_ERR0
          description: Programming error record register 0 of BLOCK0.
          addressOffset: 380
          size: 32
          fields:
            - name: RD_DIS_ERR
              description: Indicates a programming error of RD_DIS.
              bitOffset: 0
              bitWidth: 7
              access: read-only
            - name: DIS_USB_DEVICE_EXCHG_PINS_ERR
              description: Indicates a programming error of DIS_USB_DEVICE_EXCHG_PINS.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: DIS_USB_OTG11_EXCHG_PINS_ERR
              description: Indicates a programming error of DIS_USB_OTG11_EXCHG_PINS.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DIS_USB_JTAG_ERR
              description: Indicates a programming error of DIS_USB_JTAG.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: POWERGLITCH_EN_ERR
              description: Indicates a programming error of POWERGLITCH_EN.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: DIS_USB_SERIAL_JTAG_ERR
              description: Indicates a programming error of DIS_USB_SERIAL_JTAG.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: DIS_FORCE_DOWNLOAD_ERR
              description: Indicates a programming error of DIS_FORCE_DOWNLOAD.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SPI_DOWNLOAD_MSPI_DIS_ERR
              description: Indicates a programming error of SPI_DOWNLOAD_MSPI_DIS.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: DIS_TWAI_ERR
              description: Indicates a programming error of DIS_TWAI.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: JTAG_SEL_ENABLE_ERR
              description: Indicates a programming error of JTAG_SEL_ENABLE.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SOFT_DIS_JTAG_ERR
              description: Indicates a programming error of SOFT_DIS_JTAG.
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: DIS_PAD_JTAG_ERR
              description: Indicates a programming error of DIS_PAD_JTAG.
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR
              description: Indicates a programming error of DIS_DOWNLOAD_MANUAL_ENCRYPT.
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: USB_DEVICE_DREFH_ERR
              description: Indicates a programming error of USB_DEVICE_DREFH.
              bitOffset: 21
              bitWidth: 2
              access: read-only
            - name: USB_OTG11_DREFH_ERR
              description: Indicates a programming error of USB_OTG11_DREFH.
              bitOffset: 23
              bitWidth: 2
              access: read-only
            - name: USB_PHY_SEL_ERR
              description: Indicates a programming error of USB_PHY_SEL.
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: HUK_GEN_STATE_LOW_ERR
              description: Indicates a programming error of HUK_GEN_STATE_LOW.
              bitOffset: 26
              bitWidth: 6
              access: read-only
      - register:
          name: RD_REPEAT_ERR1
          description: Programming error record register 1 of BLOCK0.
          addressOffset: 384
          size: 32
          fields:
            - name: KM_HUK_GEN_STATE_HIGH_ERR
              description: Indicates a programming error of HUK_GEN_STATE_HIGH.
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: KM_RND_SWITCH_CYCLE_ERR
              description: Indicates a programming error of KM_RND_SWITCH_CYCLE.
              bitOffset: 3
              bitWidth: 2
              access: read-only
            - name: KM_DEPLOY_ONLY_ONCE_ERR
              description: Indicates a programming error of KM_DEPLOY_ONLY_ONCE.
              bitOffset: 5
              bitWidth: 4
              access: read-only
            - name: FORCE_USE_KEY_MANAGER_KEY_ERR
              description: Indicates a programming error of FORCE_USE_KEY_MANAGER_KEY.
              bitOffset: 9
              bitWidth: 4
              access: read-only
            - name: FORCE_DISABLE_SW_INIT_KEY_ERR
              description: Indicates a programming error of FORCE_DISABLE_SW_INIT_KEY.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: XTS_KEY_LENGTH_256_ERR
              description: Indicates a programming error of XTS_KEY_LENGTH_256.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: WDT_DELAY_SEL_ERR
              description: Indicates a programming error of WDT_DELAY_SEL.
              bitOffset: 16
              bitWidth: 2
              access: read-only
            - name: SPI_BOOT_CRYPT_CNT_ERR
              description: Indicates a programming error of SPI_BOOT_CRYPT_CNT.
              bitOffset: 18
              bitWidth: 3
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE0_ERR
              description: Indicates a programming error of SECURE_BOOT_KEY_REVOKE0.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE1_ERR
              description: Indicates a programming error of SECURE_BOOT_KEY_REVOKE1.
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_KEY_REVOKE2_ERR
              description: Indicates a programming error of SECURE_BOOT_KEY_REVOKE2.
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: KEY_PURPOSE_0_ERR
              description: Indicates a programming error of KEY_PURPOSE_0.
              bitOffset: 24
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_1_ERR
              description: Indicates a programming error of KEY_PURPOSE_1.
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: RD_REPEAT_ERR2
          description: Programming error record register 2 of BLOCK0.
          addressOffset: 388
          size: 32
          fields:
            - name: KEY_PURPOSE_2_ERR
              description: Indicates a programming error of KEY_PURPOSE_2.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_3_ERR
              description: Indicates a programming error of KEY_PURPOSE_3.
              bitOffset: 4
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_4_ERR
              description: Indicates a programming error of KEY_PURPOSE_4.
              bitOffset: 8
              bitWidth: 4
              access: read-only
            - name: KEY_PURPOSE_5_ERR
              description: Indicates a programming error of KEY_PURPOSE_5.
              bitOffset: 12
              bitWidth: 4
              access: read-only
            - name: SEC_DPA_LEVEL_ERR
              description: Indicates a programming error of SEC_DPA_LEVEL.
              bitOffset: 16
              bitWidth: 2
              access: read-only
            - name: ECDSA_ENABLE_SOFT_K_ERR
              description: Indicates a programming error of ECDSA_FORCE_USE_HARDWARE_K.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: CRYPT_DPA_ENABLE_ERR
              description: Indicates a programming error of CRYPT_DPA_ENABLE.
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_EN_ERR
              description: Indicates a programming error of SECURE_BOOT_EN.
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: SECURE_BOOT_AGGRESSIVE_REVOKE_ERR
              description: Indicates a programming error of SECURE_BOOT_AGGRESSIVE_REVOKE.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: FLASH_TYPE_ERR
              description: Indicates a programming error of FLASH_TYPE.
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: FLASH_PAGE_SIZE_ERR
              description: Indicates a programming error of FLASH_PAGE_SIZE.
              bitOffset: 24
              bitWidth: 2
              access: read-only
            - name: FLASH_ECC_EN_ERR
              description: Indicates a programming error of FLASH_ECC_EN.
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: DIS_USB_OTG_DOWNLOAD_MODE_ERR
              description: Indicates a programming error of DIS_USB_OTG_DOWNLOAD_MODE.
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: FLASH_TPUW_ERR
              description: Indicates a programming error of FLASH_TPUW.
              bitOffset: 28
              bitWidth: 4
              access: read-only
      - register:
          name: RD_REPEAT_ERR3
          description: Programming error record register 3 of BLOCK0.
          addressOffset: 392
          size: 32
          fields:
            - name: DIS_DOWNLOAD_MODE_ERR
              description: Indicates a programming error of DIS_DOWNLOAD_MODE.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DIS_DIRECT_BOOT_ERR
              description: Indicates a programming error of DIS_DIRECT_BOOT.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: DIS_USB_SERIAL_JTAG_ROM_PRINT_ERR
              description: Indicates a programming error of DIS_USB_SERIAL_JTAG_ROM_PRINT_ERR.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: LOCK_KM_KEY_ERR
              description: TBD
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE_ERR
              description: Indicates a programming error of DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ENABLE_SECURITY_DOWNLOAD_ERR
              description: Indicates a programming error of ENABLE_SECURITY_DOWNLOAD.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: UART_PRINT_CONTROL_ERR
              description: Indicates a programming error of UART_PRINT_CONTROL.
              bitOffset: 6
              bitWidth: 2
              access: read-only
            - name: FORCE_SEND_RESUME_ERR
              description: Indicates a programming error of FORCE_SEND_RESUME.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SECURE_VERSION_ERR
              description: Indicates a programming error of SECURE VERSION.
              bitOffset: 9
              bitWidth: 16
              access: read-only
            - name: SECURE_BOOT_DISABLE_FAST_WAKE_ERR
              description: Indicates a programming error of SECURE_BOOT_DISABLE_FAST_WAKE.
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: HYS_EN_PAD_ERR
              description: Indicates a programming error of HYS_EN_PAD.
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: DCDC_VSET_ERR
              description: Indicates a programming error of DCDC_VSET.
              bitOffset: 27
              bitWidth: 5
              access: read-only
      - register:
          name: RD_REPEAT_ERR4
          description: Programming error record register 4 of BLOCK0.
          addressOffset: 396
          size: 32
          fields:
            - name: _0PXA_TIEH_SEL_0_ERR
              description: Indicates a programming error of 0PXA_TIEH_SEL_0.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: _0PXA_TIEH_SEL_1_ERR
              description: Indicates a programming error of 0PXA_TIEH_SEL_1.
              bitOffset: 2
              bitWidth: 2
              access: read-only
            - name: _0PXA_TIEH_SEL_2_ERR
              description: Indicates a programming error of 0PXA_TIEH_SEL_2.
              bitOffset: 4
              bitWidth: 2
              access: read-only
            - name: _0PXA_TIEH_SEL_3_ERR
              description: Indicates a programming error of 0PXA_TIEH_SEL_3.
              bitOffset: 6
              bitWidth: 2
              access: read-only
            - name: KM_DISABLE_DEPLOY_MODE_ERR
              description: TBD.
              bitOffset: 8
              bitWidth: 4
              access: read-only
            - name: USB_DEVICE_DREFL_ERR
              description: Indicates a programming error of USB_DEVICE_DREFL.
              bitOffset: 12
              bitWidth: 2
              access: read-only
            - name: USB_OTG11_DREFL_ERR
              description: Indicates a programming error of USB_OTG11_DREFL.
              bitOffset: 14
              bitWidth: 2
              access: read-only
            - name: HP_PWR_SRC_SEL_ERR
              description: Indicates a programming error of HP_PWR_SRC_SEL.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: DCDC_VSET_EN_ERR
              description: Indicates a programming error of DCDC_VSET_EN.
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: DIS_WDT_ERR
              description: Indicates a programming error of DIS_WDT.
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: DIS_SWD_ERR
              description: Indicates a programming error of DIS_SWD.
              bitOffset: 21
              bitWidth: 1
              access: read-only
      - register:
          name: RD_RS_ERR0
          description: Programming error record register 0 of BLOCK1-10.
          addressOffset: 448
          size: 32
          fields:
            - name: MAC_SYS_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: MAC_SYS_FAIL
              description: "0: Means no failure and that the data of MAC_SPI_8M is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SYS_PART1_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 4
              bitWidth: 3
              access: read-only
            - name: SYS_PART1_FAIL
              description: "0: Means no failure and that the data of system part1 is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: USR_DATA_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 8
              bitWidth: 3
              access: read-only
            - name: USR_DATA_FAIL
              description: "0: Means no failure and that the user data is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: KEY0_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 12
              bitWidth: 3
              access: read-only
            - name: KEY0_FAIL
              description: "0: Means no failure and that the data of key0 is reliable 1: Means that programming key0 failed and the number of error bytes is over 6."
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: KEY1_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: KEY1_FAIL
              description: "0: Means no failure and that the data of key1 is reliable 1: Means that programming key1 failed and the number of error bytes is over 6."
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: KEY2_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 20
              bitWidth: 3
              access: read-only
            - name: KEY2_FAIL
              description: "0: Means no failure and that the data of key2 is reliable 1: Means that programming key2 failed and the number of error bytes is over 6."
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: KEY3_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 24
              bitWidth: 3
              access: read-only
            - name: KEY3_FAIL
              description: "0: Means no failure and that the data of key3 is reliable 1: Means that programming key3 failed and the number of error bytes is over 6."
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: KEY4_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 28
              bitWidth: 3
              access: read-only
            - name: KEY4_FAIL
              description: "0: Means no failure and that the data of key4 is reliable 1: Means that programming key4 failed and the number of error bytes is over 6."
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: RD_RS_ERR1
          description: Programming error record register 1 of BLOCK1-10.
          addressOffset: 452
          size: 32
          fields:
            - name: KEY5_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: KEY5_FAIL
              description: "0: Means no failure and that the data of key5 is reliable 1: Means that programming key5 failed and the number of error bytes is over 6."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SYS_PART2_ERR_NUM
              description: The value of this signal means the number of error bytes.
              bitOffset: 4
              bitWidth: 3
              access: read-only
            - name: SYS_PART2_FAIL
              description: "0: Means no failure and that the data of system part2 is reliable 1: Means that programming user data failed and the number of error bytes is over 6."
              bitOffset: 7
              bitWidth: 1
              access: read-only
      - register:
          name: CLK
          description: eFuse clcok configuration register.
          addressOffset: 456
          size: 32
          fields:
            - name: MEM_FORCE_PD
              description: Set this bit to force eFuse SRAM into power-saving mode.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MEM_CLK_FORCE_ON
              description: Set this bit and force to activate clock signal of eFuse SRAM.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MEM_FORCE_PU
              description: Set this bit to force eFuse SRAM into working mode.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: EN
              description: Set this bit to force enable eFuse register configuration clock signal.
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: CONF
          description: eFuse operation mode configuraiton register
          addressOffset: 460
          size: 32
          fields:
            - name: OP_CODE
              description: "0x5A5A:  programming operation command 0x5AA5: read operation command."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CFG_ECDSA_BLK
              description: Configures which block to use for ECDSA key output.
              bitOffset: 16
              bitWidth: 4
              access: read-write
      - register:
          name: STATUS
          description: eFuse status register.
          addressOffset: 464
          size: 32
          fields:
            - name: STATE
              description: Indicates the state of the eFuse state machine.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: OTP_LOAD_SW
              description: The value of OTP_LOAD_SW.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: OTP_VDDQ_C_SYNC2
              description: The value of OTP_VDDQ_C_SYNC2.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: OTP_STROBE_SW
              description: The value of OTP_STROBE_SW.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OTP_CSB_SW
              description: The value of OTP_CSB_SW.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: OTP_PGENB_SW
              description: The value of OTP_PGENB_SW.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: OTP_VDDQ_IS_SW
              description: The value of OTP_VDDQ_IS_SW.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: BLK0_VALID_BIT_CNT
              description: Indicates the number of block valid bit.
              bitOffset: 10
              bitWidth: 10
              access: read-only
            - name: CUR_ECDSA_BLK
              description: Indicates which block is used for ECDSA key output.
              bitOffset: 20
              bitWidth: 4
              access: read-only
      - register:
          name: CMD
          description: eFuse command register.
          addressOffset: 468
          size: 32
          fields:
            - name: READ_CMD
              description: Set this bit to send read command.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PGM_CMD
              description: Set this bit to send programming command.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: BLK_NUM
              description: "The serial number of the block to be programmed. Value 0-10 corresponds to block number 0-10, respectively."
              bitOffset: 2
              bitWidth: 4
              access: read-write
      - register:
          name: INT_RAW
          description: eFuse raw interrupt register.
          addressOffset: 472
          size: 32
          fields:
            - name: READ_DONE_INT_RAW
              description: The raw bit signal for read_done interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PGM_DONE_INT_RAW
              description: The raw bit signal for pgm_done interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: eFuse interrupt status register.
          addressOffset: 476
          size: 32
          fields:
            - name: READ_DONE_INT_ST
              description: The status signal for read_done interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PGM_DONE_INT_ST
              description: The status signal for pgm_done interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: eFuse interrupt enable register.
          addressOffset: 480
          size: 32
          fields:
            - name: READ_DONE_INT_ENA
              description: The enable signal for read_done interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PGM_DONE_INT_ENA
              description: The enable signal for pgm_done interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: eFuse interrupt clear register.
          addressOffset: 484
          size: 32
          fields:
            - name: READ_DONE_INT_CLR
              description: The clear signal for read_done interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: PGM_DONE_INT_CLR
              description: The clear signal for pgm_done interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: DAC_CONF
          description: Controls the eFuse programming voltage.
          addressOffset: 488
          size: 32
          resetValue: 130583
          fields:
            - name: DAC_CLK_DIV
              description: Controls the division factor of the rising clock of the programming voltage.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: DAC_CLK_PAD_SEL
              description: "Don't care."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DAC_NUM
              description: Controls the rising period of the programming voltage.
              bitOffset: 9
              bitWidth: 8
              access: read-write
            - name: OE_CLR
              description: Reduces the power supply of the programming voltage.
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: RD_TIM_CONF
          description: Configures read timing parameters.
          addressOffset: 492
          size: 32
          resetValue: 251724289
          fields:
            - name: THR_A
              description: Configures the read hold time.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TRD
              description: Configures the read time.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: TSUR_A
              description: Configures the read setup time.
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: READ_INIT_NUM
              description: Configures the waiting time of reading eFuse memory.
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: WR_TIM_CONF1
          description: Configurarion register 1 of eFuse programming timing parameters.
          addressOffset: 496
          size: 32
          resetValue: 19293953
          fields:
            - name: TSUP_A
              description: Configures the programming setup time.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: PWR_ON_NUM
              description: Configures the power up time for VDDQ.
              bitOffset: 8
              bitWidth: 16
              access: read-write
            - name: THP_A
              description: Configures the programming hold time.
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: WR_TIM_CONF2
          description: Configurarion register 2 of eFuse programming timing parameters.
          addressOffset: 500
          size: 32
          resetValue: 10486080
          fields:
            - name: PWR_OFF_NUM
              description: Configures the power outage time for VDDQ.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: TPGM
              description: Configures the active programming time.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: WR_TIM_CONF0_RS_BYPASS
          description: Configurarion register0 of eFuse programming time parameters and rs bypass operation.
          addressOffset: 504
          size: 32
          resetValue: 8192
          fields:
            - name: BYPASS_RS_CORRECTION
              description: Set this bit to bypass reed solomon correction step.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: BYPASS_RS_BLK_NUM
              description: Configures block number of programming twice operation.
              bitOffset: 1
              bitWidth: 11
              access: read-write
            - name: UPDATE
              description: Set this bit to update multi-bit register signals.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: TPGM_INACTIVE
              description: Configures the inactive programming time.
              bitOffset: 13
              bitWidth: 8
              access: read-write
      - register:
          name: DATE
          description: eFuse version register.
          addressOffset: 508
          size: 32
          resetValue: 36720720
          fields:
            - name: DATE
              description: Stores eFuse version.
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: APB2OTP_WR_DIS
          description: eFuse apb2otp block0 data register1.
          addressOffset: 2048
          size: 32
          fields:
            - name: APB2OTP_BLOCK0_WR_DIS
              description: Otp block0 write disable data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK0_BACKUP1_W1
          description: eFuse apb2otp block0 data register2.
          addressOffset: 2052
          size: 32
          fields:
            - name: APB2OTP_BLOCK0_BACKUP1_W1
              description: Otp block0 backup1 word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK0_BACKUP1_W2
          description: eFuse apb2otp block0 data register3.
          addressOffset: 2056
          size: 32
          fields:
            - name: APB2OTP_BLOCK0_BACKUP1_W2
              description: Otp block0 backup1 word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK0_BACKUP1_W3
          description: eFuse apb2otp block0 data register4.
          addressOffset: 2060
          size: 32
          fields:
            - name: APB2OTP_BLOCK0_BACKUP1_W3
              description: Otp block0 backup1 word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK0_BACKUP1_W4
          description: eFuse apb2otp block0 data register5.
          addressOffset: 2064
          size: 32
          fields:
            - name: APB2OTP_BLOCK0_BACKUP1_W4
              description: Otp block0 backup1 word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK0_BACKUP1_W5
          description: eFuse apb2otp block0 data register6.
          addressOffset: 2068
          size: 32
          fields:
            - name: APB2OTP_BLOCK0_BACKUP1_W5
              description: Otp block0 backup1 word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK0_BACKUP2_W1
          description: eFuse apb2otp block0 data register7.
          addressOffset: 2072
          size: 32
          fields:
            - name: APB2OTP_BLOCK0_BACKUP2_W1
              description: Otp block0 backup2 word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK0_BACKUP2_W2
          description: eFuse apb2otp block0 data register8.
          addressOffset: 2076
          size: 32
          fields:
            - name: APB2OTP_BLOCK0_BACKUP2_W2
              description: Otp block0 backup2 word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK0_BACKUP2_W3
          description: eFuse apb2otp block0 data register9.
          addressOffset: 2080
          size: 32
          fields:
            - name: APB2OTP_BLOCK0_BACKUP2_W3
              description: Otp block0 backup2 word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK0_BACKUP2_W4
          description: eFuse apb2otp block0 data register10.
          addressOffset: 2084
          size: 32
          fields:
            - name: APB2OTP_BLOCK0_BACKUP2_W4
              description: Otp block0 backup2 word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK0_BACKUP2_W5
          description: eFuse apb2otp block0 data register11.
          addressOffset: 2088
          size: 32
          fields:
            - name: APB2OTP_BLOCK0_BACKUP2_W5
              description: Otp block0 backup2 word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK0_BACKUP3_W1
          description: eFuse apb2otp block0 data register12.
          addressOffset: 2092
          size: 32
          fields:
            - name: APB2OTP_BLOCK0_BACKUP3_W1
              description: Otp block0 backup3 word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK0_BACKUP3_W2
          description: eFuse apb2otp block0 data register13.
          addressOffset: 2096
          size: 32
          fields:
            - name: APB2OTP_BLOCK0_BACKUP3_W2
              description: Otp block0 backup3 word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK0_BACKUP3_W3
          description: eFuse apb2otp block0 data register14.
          addressOffset: 2100
          size: 32
          fields:
            - name: APB2OTP_BLOCK0_BACKUP3_W3
              description: Otp block0 backup3 word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK0_BACKUP3_W4
          description: eFuse apb2otp block0 data register15.
          addressOffset: 2104
          size: 32
          fields:
            - name: APB2OTP_BLOCK0_BACKUP3_W4
              description: Otp block0 backup3 word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK0_BACKUP3_W5
          description: eFuse apb2otp block0 data register16.
          addressOffset: 2108
          size: 32
          fields:
            - name: APB2OTP_BLOCK0_BACKUP3_W5
              description: Otp block0 backup3 word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK0_BACKUP4_W1
          description: eFuse apb2otp block0 data register17.
          addressOffset: 2112
          size: 32
          fields:
            - name: APB2OTP_BLOCK0_BACKUP4_W1
              description: Otp block0 backup4 word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK0_BACKUP4_W2
          description: eFuse apb2otp block0 data register18.
          addressOffset: 2116
          size: 32
          fields:
            - name: APB2OTP_BLOCK0_BACKUP4_W2
              description: Otp block0 backup4 word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK0_BACKUP4_W3
          description: eFuse apb2otp block0 data register19.
          addressOffset: 2120
          size: 32
          fields:
            - name: APB2OTP_BLOCK0_BACKUP4_W3
              description: Otp block0 backup4 word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK0_BACKUP4_W4
          description: eFuse apb2otp block0 data register20.
          addressOffset: 2124
          size: 32
          fields:
            - name: APB2OTP_BLOCK0_BACKUP4_W4
              description: Otp block0 backup4 word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK0_BACKUP4_W5
          description: eFuse apb2otp block0 data register21.
          addressOffset: 2128
          size: 32
          fields:
            - name: APB2OTP_BLOCK0_BACKUP4_W5
              description: Otp block0 backup4 word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK1_W1
          description: eFuse apb2otp block1 data register1.
          addressOffset: 2132
          size: 32
          fields:
            - name: APB2OTP_BLOCK1_W1
              description: Otp block1  word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK1_W2
          description: eFuse apb2otp block1 data register2.
          addressOffset: 2136
          size: 32
          fields:
            - name: APB2OTP_BLOCK1_W2
              description: Otp block1  word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK1_W3
          description: eFuse apb2otp block1 data register3.
          addressOffset: 2140
          size: 32
          fields:
            - name: APB2OTP_BLOCK1_W3
              description: Otp block1  word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK1_W4
          description: eFuse apb2otp block1 data register4.
          addressOffset: 2144
          size: 32
          fields:
            - name: APB2OTP_BLOCK1_W4
              description: Otp block1  word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK1_W5
          description: eFuse apb2otp block1 data register5.
          addressOffset: 2148
          size: 32
          fields:
            - name: APB2OTP_BLOCK1_W5
              description: Otp block1  word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK1_W6
          description: eFuse apb2otp block1 data register6.
          addressOffset: 2152
          size: 32
          fields:
            - name: APB2OTP_BLOCK1_W6
              description: Otp block1  word6 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK1_W7
          description: eFuse apb2otp block1 data register7.
          addressOffset: 2156
          size: 32
          fields:
            - name: APB2OTP_BLOCK1_W7
              description: Otp block1  word7 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK1_W8
          description: eFuse apb2otp block1 data register8.
          addressOffset: 2160
          size: 32
          fields:
            - name: APB2OTP_BLOCK1_W8
              description: Otp block1  word8 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK1_W9
          description: eFuse apb2otp block1 data register9.
          addressOffset: 2164
          size: 32
          fields:
            - name: APB2OTP_BLOCK1_W9
              description: Otp block1  word9 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK2_W1
          description: eFuse apb2otp block2 data register1.
          addressOffset: 2168
          size: 32
          fields:
            - name: APB2OTP_BLOCK2_W1
              description: Otp block2 word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK2_W2
          description: eFuse apb2otp block2 data register2.
          addressOffset: 2172
          size: 32
          fields:
            - name: APB2OTP_BLOCK2_W2
              description: Otp block2 word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK2_W3
          description: eFuse apb2otp block2 data register3.
          addressOffset: 2176
          size: 32
          fields:
            - name: APB2OTP_BLOCK2_W3
              description: Otp block2 word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK2_W4
          description: eFuse apb2otp block2 data register4.
          addressOffset: 2180
          size: 32
          fields:
            - name: APB2OTP_BLOCK2_W4
              description: Otp block2 word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK2_W5
          description: eFuse apb2otp block2 data register5.
          addressOffset: 2184
          size: 32
          fields:
            - name: APB2OTP_BLOCK2_W5
              description: Otp block2 word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK2_W6
          description: eFuse apb2otp block2 data register6.
          addressOffset: 2188
          size: 32
          fields:
            - name: APB2OTP_BLOCK2_W6
              description: Otp block2 word6 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK2_W7
          description: eFuse apb2otp block2 data register7.
          addressOffset: 2192
          size: 32
          fields:
            - name: APB2OTP_BLOCK2_W7
              description: Otp block2 word7 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK2_W8
          description: eFuse apb2otp block2 data register8.
          addressOffset: 2196
          size: 32
          fields:
            - name: APB2OTP_BLOCK2_W8
              description: Otp block2 word8 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK2_W9
          description: eFuse apb2otp block2 data register9.
          addressOffset: 2200
          size: 32
          fields:
            - name: APB2OTP_BLOCK2_W9
              description: Otp block2 word9 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK2_W10
          description: eFuse apb2otp block2 data register10.
          addressOffset: 2204
          size: 32
          fields:
            - name: APB2OTP_BLOCK2_W10
              description: Otp block2 word10 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK2_W11
          description: eFuse apb2otp block2 data register11.
          addressOffset: 2208
          size: 32
          fields:
            - name: APB2OTP_BLOCK2_W11
              description: Otp block2 word11 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK3_W1
          description: eFuse apb2otp block3 data register1.
          addressOffset: 2212
          size: 32
          fields:
            - name: APB2OTP_BLOCK3_W1
              description: Otp block3 word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK3_W2
          description: eFuse apb2otp block3 data register2.
          addressOffset: 2216
          size: 32
          fields:
            - name: APB2OTP_BLOCK3_W2
              description: Otp block3 word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK3_W3
          description: eFuse apb2otp block3 data register3.
          addressOffset: 2220
          size: 32
          fields:
            - name: APB2OTP_BLOCK3_W3
              description: Otp block3 word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK3_W4
          description: eFuse apb2otp block3 data register4.
          addressOffset: 2224
          size: 32
          fields:
            - name: APB2OTP_BLOCK3_W4
              description: Otp block3 word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK3_W5
          description: eFuse apb2otp block3 data register5.
          addressOffset: 2228
          size: 32
          fields:
            - name: APB2OTP_BLOCK3_W5
              description: Otp block3 word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK3_W6
          description: eFuse apb2otp block3 data register6.
          addressOffset: 2232
          size: 32
          fields:
            - name: APB2OTP_BLOCK3_W6
              description: Otp block3 word6 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK3_W7
          description: eFuse apb2otp block3 data register7.
          addressOffset: 2236
          size: 32
          fields:
            - name: APB2OTP_BLOCK3_W7
              description: Otp block3 word7 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK3_W8
          description: eFuse apb2otp block3 data register8.
          addressOffset: 2240
          size: 32
          fields:
            - name: APB2OTP_BLOCK3_W8
              description: Otp block3 word8 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK3_W9
          description: eFuse apb2otp block3 data register9.
          addressOffset: 2244
          size: 32
          fields:
            - name: APB2OTP_BLOCK3_W9
              description: Otp block3 word9 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK3_W10
          description: eFuse apb2otp block3 data register10.
          addressOffset: 2248
          size: 32
          fields:
            - name: APB2OTP_BLOCK3_W10
              description: Otp block3 word10 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK3_W11
          description: eFuse apb2otp block3 data register11.
          addressOffset: 2252
          size: 32
          fields:
            - name: APB2OTP_BLOCK3_W11
              description: Otp block3 word11 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK4_W1
          description: eFuse apb2otp block4 data register1.
          addressOffset: 2256
          size: 32
          fields:
            - name: APB2OTP_BLOCK4_W1
              description: Otp block4 word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK4_W2
          description: eFuse apb2otp block4 data register2.
          addressOffset: 2260
          size: 32
          fields:
            - name: APB2OTP_BLOCK4_W2
              description: Otp block4 word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK4_W3
          description: eFuse apb2otp block4 data register3.
          addressOffset: 2264
          size: 32
          fields:
            - name: APB2OTP_BLOCK4_W3
              description: Otp block4 word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK4_W4
          description: eFuse apb2otp block4 data register4.
          addressOffset: 2268
          size: 32
          fields:
            - name: APB2OTP_BLOCK4_W4
              description: Otp block4 word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK4_W5
          description: eFuse apb2otp block4 data register5.
          addressOffset: 2272
          size: 32
          fields:
            - name: APB2OTP_BLOCK4_W5
              description: Otp block4 word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK4_W6
          description: eFuse apb2otp block4 data register6.
          addressOffset: 2276
          size: 32
          fields:
            - name: APB2OTP_BLOCK4_W6
              description: Otp block4 word6 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK4_W7
          description: eFuse apb2otp block4 data register7.
          addressOffset: 2280
          size: 32
          fields:
            - name: APB2OTP_BLOCK4_W7
              description: Otp block4 word7 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK4_W8
          description: eFuse apb2otp block4 data register8.
          addressOffset: 2284
          size: 32
          fields:
            - name: APB2OTP_BLOCK4_W8
              description: Otp block4 word8 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK4_W9
          description: eFuse apb2otp block4 data register9.
          addressOffset: 2288
          size: 32
          fields:
            - name: APB2OTP_BLOCK4_W9
              description: Otp block4 word9 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK4_W10
          description: eFuse apb2otp block4 data registe10.
          addressOffset: 2292
          size: 32
          fields:
            - name: APB2OTP_BLOCK4_W10
              description: Otp block4 word10 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK4_W11
          description: eFuse apb2otp block4 data register11.
          addressOffset: 2296
          size: 32
          fields:
            - name: APB2OTP_BLOCK4_W11
              description: Otp block4 word11 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK5_W1
          description: eFuse apb2otp block5 data register1.
          addressOffset: 2300
          size: 32
          fields:
            - name: APB2OTP_BLOCK5_W1
              description: Otp block5 word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK5_W2
          description: eFuse apb2otp block5 data register2.
          addressOffset: 2304
          size: 32
          fields:
            - name: APB2OTP_BLOCK5_W2
              description: Otp block5 word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK5_W3
          description: eFuse apb2otp block5 data register3.
          addressOffset: 2308
          size: 32
          fields:
            - name: APB2OTP_BLOCK5_W3
              description: Otp block5 word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK5_W4
          description: eFuse apb2otp block5 data register4.
          addressOffset: 2312
          size: 32
          fields:
            - name: APB2OTP_BLOCK5_W4
              description: Otp block5 word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK5_W5
          description: eFuse apb2otp block5 data register5.
          addressOffset: 2316
          size: 32
          fields:
            - name: APB2OTP_BLOCK5_W5
              description: Otp block5 word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK5_W6
          description: eFuse apb2otp block5 data register6.
          addressOffset: 2320
          size: 32
          fields:
            - name: APB2OTP_BLOCK5_W6
              description: Otp block5 word6 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK5_W7
          description: eFuse apb2otp block5 data register7.
          addressOffset: 2324
          size: 32
          fields:
            - name: APB2OTP_BLOCK5_W7
              description: Otp block5 word7 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK5_W8
          description: eFuse apb2otp block5 data register8.
          addressOffset: 2328
          size: 32
          fields:
            - name: APB2OTP_BLOCK5_W8
              description: Otp block5 word8 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK5_W9
          description: eFuse apb2otp block5 data register9.
          addressOffset: 2332
          size: 32
          fields:
            - name: APB2OTP_BLOCK5_W9
              description: Otp block5 word9 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK5_W10
          description: eFuse apb2otp block5 data register10.
          addressOffset: 2336
          size: 32
          fields:
            - name: APB2OTP_BLOCK5_W10
              description: Otp block5 word10 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK5_W11
          description: eFuse apb2otp block5 data register11.
          addressOffset: 2340
          size: 32
          fields:
            - name: APB2OTP_BLOCK5_W11
              description: Otp block5 word11 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK6_W1
          description: eFuse apb2otp block6 data register1.
          addressOffset: 2344
          size: 32
          fields:
            - name: APB2OTP_BLOCK6_W1
              description: Otp block6 word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK6_W2
          description: eFuse apb2otp block6 data register2.
          addressOffset: 2348
          size: 32
          fields:
            - name: APB2OTP_BLOCK6_W2
              description: Otp block6 word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK6_W3
          description: eFuse apb2otp block6 data register3.
          addressOffset: 2352
          size: 32
          fields:
            - name: APB2OTP_BLOCK6_W3
              description: Otp block6 word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK6_W4
          description: eFuse apb2otp block6 data register4.
          addressOffset: 2356
          size: 32
          fields:
            - name: APB2OTP_BLOCK6_W4
              description: Otp block6 word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK6_W5
          description: eFuse apb2otp block6 data register5.
          addressOffset: 2360
          size: 32
          fields:
            - name: APB2OTP_BLOCK6_W5
              description: Otp block6 word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK6_W6
          description: eFuse apb2otp block6 data register6.
          addressOffset: 2364
          size: 32
          fields:
            - name: APB2OTP_BLOCK6_W6
              description: Otp block6 word6 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK6_W7
          description: eFuse apb2otp block6 data register7.
          addressOffset: 2368
          size: 32
          fields:
            - name: APB2OTP_BLOCK6_W7
              description: Otp block6 word7 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK6_W8
          description: eFuse apb2otp block6 data register8.
          addressOffset: 2372
          size: 32
          fields:
            - name: APB2OTP_BLOCK6_W8
              description: Otp block6 word8 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK6_W9
          description: eFuse apb2otp block6 data register9.
          addressOffset: 2376
          size: 32
          fields:
            - name: APB2OTP_BLOCK6_W9
              description: Otp block6 word9 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK6_W10
          description: eFuse apb2otp block6 data register10.
          addressOffset: 2380
          size: 32
          fields:
            - name: APB2OTP_BLOCK6_W10
              description: Otp block6 word10 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK6_W11
          description: eFuse apb2otp block6 data register11.
          addressOffset: 2384
          size: 32
          fields:
            - name: APB2OTP_BLOCK6_W11
              description: Otp block6 word11 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK7_W1
          description: eFuse apb2otp block7 data register1.
          addressOffset: 2388
          size: 32
          fields:
            - name: APB2OTP_BLOCK7_W1
              description: Otp block7 word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK7_W2
          description: eFuse apb2otp block7 data register2.
          addressOffset: 2392
          size: 32
          fields:
            - name: APB2OTP_BLOCK7_W2
              description: Otp block7 word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK7_W3
          description: eFuse apb2otp block7 data register3.
          addressOffset: 2396
          size: 32
          fields:
            - name: APB2OTP_BLOCK7_W3
              description: Otp block7 word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK7_W4
          description: eFuse apb2otp block7 data register4.
          addressOffset: 2400
          size: 32
          fields:
            - name: APB2OTP_BLOCK7_W4
              description: Otp block7 word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK7_W5
          description: eFuse apb2otp block7 data register5.
          addressOffset: 2404
          size: 32
          fields:
            - name: APB2OTP_BLOCK7_W5
              description: Otp block7 word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK7_W6
          description: eFuse apb2otp block7 data register6.
          addressOffset: 2408
          size: 32
          fields:
            - name: APB2OTP_BLOCK7_W6
              description: Otp block7 word6 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK7_W7
          description: eFuse apb2otp block7 data register7.
          addressOffset: 2412
          size: 32
          fields:
            - name: APB2OTP_BLOCK7_W7
              description: Otp block7 word7 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK7_W8
          description: eFuse apb2otp block7 data register8.
          addressOffset: 2416
          size: 32
          fields:
            - name: APB2OTP_BLOCK7_W8
              description: Otp block7 word8 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK7_W9
          description: eFuse apb2otp block7 data register9.
          addressOffset: 2420
          size: 32
          fields:
            - name: APB2OTP_BLOCK7_W9
              description: Otp block7 word9 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK7_W10
          description: eFuse apb2otp block7 data register10.
          addressOffset: 2424
          size: 32
          fields:
            - name: APB2OTP_BLOCK7_W10
              description: Otp block7 word10 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK7_W11
          description: eFuse apb2otp block7 data register11.
          addressOffset: 2428
          size: 32
          fields:
            - name: APB2OTP_BLOCK7_W11
              description: Otp block7 word11 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK8_W1
          description: eFuse apb2otp block8 data register1.
          addressOffset: 2432
          size: 32
          fields:
            - name: APB2OTP_BLOCK8_W1
              description: Otp block8 word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK8_W2
          description: eFuse apb2otp block8 data register2.
          addressOffset: 2436
          size: 32
          fields:
            - name: APB2OTP_BLOCK8_W2
              description: Otp block8 word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK8_W3
          description: eFuse apb2otp block8 data register3.
          addressOffset: 2440
          size: 32
          fields:
            - name: APB2OTP_BLOCK8_W3
              description: Otp block8 word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK8_W4
          description: eFuse apb2otp block8 data register4.
          addressOffset: 2444
          size: 32
          fields:
            - name: APB2OTP_BLOCK8_W4
              description: Otp block8 word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK8_W5
          description: eFuse apb2otp block8 data register5.
          addressOffset: 2448
          size: 32
          fields:
            - name: APB2OTP_BLOCK8_W5
              description: Otp block8 word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK8_W6
          description: eFuse apb2otp block8 data register6.
          addressOffset: 2452
          size: 32
          fields:
            - name: APB2OTP_BLOCK8_W6
              description: Otp block8 word6 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK8_W7
          description: eFuse apb2otp block8 data register7.
          addressOffset: 2456
          size: 32
          fields:
            - name: APB2OTP_BLOCK8_W7
              description: Otp block8 word7 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK8_W8
          description: eFuse apb2otp block8 data register8.
          addressOffset: 2460
          size: 32
          fields:
            - name: APB2OTP_BLOCK8_W8
              description: Otp block8 word8 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK8_W9
          description: eFuse apb2otp block8 data register9.
          addressOffset: 2464
          size: 32
          fields:
            - name: APB2OTP_BLOCK8_W9
              description: Otp block8 word9 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK8_W10
          description: eFuse apb2otp block8 data register10.
          addressOffset: 2468
          size: 32
          fields:
            - name: APB2OTP_BLOCK8_W10
              description: Otp block8 word10 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK8_W11
          description: eFuse apb2otp block8 data register11.
          addressOffset: 2472
          size: 32
          fields:
            - name: APB2OTP_BLOCK8_W11
              description: Otp block8 word11 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK9_W1
          description: eFuse apb2otp block9 data register1.
          addressOffset: 2476
          size: 32
          fields:
            - name: APB2OTP_BLOCK9_W1
              description: Otp block9 word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK9_W2
          description: eFuse apb2otp block9 data register2.
          addressOffset: 2480
          size: 32
          fields:
            - name: APB2OTP_BLOCK9_W2
              description: Otp block9 word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK9_W3
          description: eFuse apb2otp block9 data register3.
          addressOffset: 2484
          size: 32
          fields:
            - name: APB2OTP_BLOCK9_W3
              description: Otp block9 word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK9_W4
          description: eFuse apb2otp block9 data register4.
          addressOffset: 2488
          size: 32
          fields:
            - name: APB2OTP_BLOCK9_W4
              description: Otp block9 word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK9_W5
          description: eFuse apb2otp block9 data register5.
          addressOffset: 2492
          size: 32
          fields:
            - name: APB2OTP_BLOCK9_W5
              description: Otp block9 word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK9_W6
          description: eFuse apb2otp block9 data register6.
          addressOffset: 2496
          size: 32
          fields:
            - name: APB2OTP_BLOCK9_W6
              description: Otp block9 word6 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK9_W7
          description: eFuse apb2otp block9 data register7.
          addressOffset: 2500
          size: 32
          fields:
            - name: APB2OTP_BLOCK9_W7
              description: Otp block9 word7 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK9_W8
          description: eFuse apb2otp block9 data register8.
          addressOffset: 2504
          size: 32
          fields:
            - name: APB2OTP_BLOCK9_W8
              description: Otp block9 word8 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK9_W9
          description: eFuse apb2otp block9 data register9.
          addressOffset: 2508
          size: 32
          fields:
            - name: APB2OTP_BLOCK9_W9
              description: Otp block9 word9 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK9_W10
          description: eFuse apb2otp block9 data register10.
          addressOffset: 2512
          size: 32
          fields:
            - name: APB2OTP_BLOCK9_W10
              description: Otp block9 word10 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK9_W11
          description: eFuse apb2otp block9 data register11.
          addressOffset: 2516
          size: 32
          fields:
            - name: APB2OTP_BLOCK9_W11
              description: Otp block9 word11 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK10_W1
          description: eFuse apb2otp block10 data register1.
          addressOffset: 2520
          size: 32
          fields:
            - name: APB2OTP_BLOCK10_W1
              description: Otp block10 word1 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK10_W2
          description: eFuse apb2otp block10 data register2.
          addressOffset: 2524
          size: 32
          fields:
            - name: APB2OTP_BLOCK10_W2
              description: Otp block10 word2 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK10_W3
          description: eFuse apb2otp block10 data register3.
          addressOffset: 2528
          size: 32
          fields:
            - name: APB2OTP_BLOCK10_W3
              description: Otp block10 word3 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK10_W4
          description: eFuse apb2otp block10 data register4.
          addressOffset: 2532
          size: 32
          fields:
            - name: APB2OTP_BLOCK10_W4
              description: Otp block10 word4 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK10_W5
          description: eFuse apb2otp block10 data register5.
          addressOffset: 2536
          size: 32
          fields:
            - name: APB2OTP_BLOCK10_W5
              description: Otp block10 word5 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK10_W6
          description: eFuse apb2otp block10 data register6.
          addressOffset: 2540
          size: 32
          fields:
            - name: APB2OTP_BLOCK10_W6
              description: Otp block10 word6 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK10_W7
          description: eFuse apb2otp block10 data register7.
          addressOffset: 2544
          size: 32
          fields:
            - name: APB2OTP_BLOCK10_W7
              description: Otp block10 word7 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK10_W8
          description: eFuse apb2otp block10 data register8.
          addressOffset: 2548
          size: 32
          fields:
            - name: APB2OTP_BLOCK10_W8
              description: Otp block10 word8 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK10_W9
          description: eFuse apb2otp block10 data register9.
          addressOffset: 2552
          size: 32
          fields:
            - name: APB2OTP_BLOCK10_W9
              description: Otp block10 word9 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK10_W10
          description: eFuse apb2otp block10 data register10.
          addressOffset: 2556
          size: 32
          fields:
            - name: APB2OTP_BLOCK19_W10
              description: Otp block10 word10 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_BLK10_W11
          description: eFuse apb2otp block10 data register11.
          addressOffset: 2560
          size: 32
          fields:
            - name: APB2OTP_BLOCK10_W11
              description: Otp block10 word11 data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: APB2OTP_EN
          description: eFuse apb2otp enable configuration register.
          addressOffset: 2568
          size: 32
          fields:
            - name: APB2OTP_APB2OTP_EN
              description: Apb2otp mode enable signal.
              bitOffset: 0
              bitWidth: 1
              access: read-write
  - name: GPIO
    description: General Purpose Input/Output
    groupName: GPIO
    baseAddress: 1343094784
    addressBlock:
      - offset: 0
        size: 1528
        usage: registers
    interrupt:
      - name: GPIO
        value: 74
      - name: GPIO_INT1
        value: 75
      - name: GPIO_INT2
        value: 76
      - name: GPIO_INT3
        value: 77
      - name: GPIO_PAD_COMP
        value: 78
    registers:
      - register:
          name: BT_SELECT
          description: GPIO bit select register
          addressOffset: 0
          size: 32
          fields:
            - name: BT_SEL
              description: GPIO bit select register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: OUT
          description: GPIO output register for GPIO0-31
          addressOffset: 4
          size: 32
          fields:
            - name: DATA_ORIG
              description: GPIO output register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: OUT_W1TS
          description: GPIO output set register for GPIO0-31
          addressOffset: 8
          size: 32
          fields:
            - name: OUT_W1TS
              description: GPIO output set register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: OUT_W1TC
          description: GPIO output clear register for GPIO0-31
          addressOffset: 12
          size: 32
          fields:
            - name: OUT_W1TC
              description: GPIO output clear register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: OUT1
          description: GPIO output register for GPIO32-56
          addressOffset: 16
          size: 32
          fields:
            - name: DATA_ORIG
              description: GPIO output register for GPIO32-56
              bitOffset: 0
              bitWidth: 25
              access: read-write
      - register:
          name: OUT1_W1TS
          description: GPIO output set register for GPIO32-56
          addressOffset: 20
          size: 32
          fields:
            - name: OUT1_W1TS
              description: GPIO output set register for GPIO32-56
              bitOffset: 0
              bitWidth: 25
              access: write-only
      - register:
          name: OUT1_W1TC
          description: GPIO output clear register for GPIO32-56
          addressOffset: 24
          size: 32
          fields:
            - name: OUT1_W1TC
              description: GPIO output clear register for GPIO32-56
              bitOffset: 0
              bitWidth: 25
              access: write-only
      - register:
          name: ENABLE
          description: GPIO output enable register for GPIO0-31
          addressOffset: 32
          size: 32
          fields:
            - name: DATA
              description: GPIO output enable register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ENABLE_W1TS
          description: GPIO output enable set register for GPIO0-31
          addressOffset: 36
          size: 32
          fields:
            - name: ENABLE_W1TS
              description: GPIO output enable set register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: ENABLE_W1TC
          description: GPIO output enable clear register for GPIO0-31
          addressOffset: 40
          size: 32
          fields:
            - name: ENABLE_W1TC
              description: GPIO output enable clear register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: ENABLE1
          description: GPIO output enable register for GPIO32-56
          addressOffset: 44
          size: 32
          fields:
            - name: DATA
              description: GPIO output enable register for GPIO32-56
              bitOffset: 0
              bitWidth: 25
              access: read-write
      - register:
          name: ENABLE1_W1TS
          description: GPIO output enable set register for GPIO32-56
          addressOffset: 48
          size: 32
          fields:
            - name: ENABLE1_W1TS
              description: GPIO output enable set register for GPIO32-56
              bitOffset: 0
              bitWidth: 25
              access: write-only
      - register:
          name: ENABLE1_W1TC
          description: GPIO output enable clear register for GPIO32-56
          addressOffset: 52
          size: 32
          fields:
            - name: ENABLE1_W1TC
              description: GPIO output enable clear register for GPIO32-56
              bitOffset: 0
              bitWidth: 25
              access: write-only
      - register:
          name: STRAP
          description: pad strapping register
          addressOffset: 56
          size: 32
          fields:
            - name: STRAPPING
              description: pad strapping register
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: IN
          description: GPIO input register for GPIO0-31
          addressOffset: 60
          size: 32
          fields:
            - name: DATA_NEXT
              description: GPIO input register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN1
          description: GPIO input register for GPIO32-56
          addressOffset: 64
          size: 32
          fields:
            - name: DATA_NEXT
              description: GPIO input register for GPIO32-56
              bitOffset: 0
              bitWidth: 25
              access: read-only
      - register:
          name: STATUS
          description: GPIO interrupt status register for GPIO0-31
          addressOffset: 68
          size: 32
          fields:
            - name: INTERRUPT
              description: GPIO interrupt status register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STATUS_W1TS
          description: GPIO interrupt status set register for GPIO0-31
          addressOffset: 72
          size: 32
          fields:
            - name: STATUS_W1TS
              description: GPIO interrupt status set register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: STATUS_W1TC
          description: GPIO interrupt status clear register for GPIO0-31
          addressOffset: 76
          size: 32
          fields:
            - name: STATUS_W1TC
              description: GPIO interrupt status clear register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: STATUS1
          description: GPIO interrupt status register for GPIO32-56
          addressOffset: 80
          size: 32
          fields:
            - name: INTERRUPT
              description: GPIO interrupt status register for GPIO32-56
              bitOffset: 0
              bitWidth: 25
              access: read-write
      - register:
          name: STATUS1_W1TS
          description: GPIO interrupt status set register for GPIO32-56
          addressOffset: 84
          size: 32
          fields:
            - name: STATUS1_W1TS
              description: GPIO interrupt status set register for GPIO32-56
              bitOffset: 0
              bitWidth: 25
              access: write-only
      - register:
          name: STATUS1_W1TC
          description: GPIO interrupt status clear register for GPIO32-56
          addressOffset: 88
          size: 32
          fields:
            - name: STATUS1_W1TC
              description: GPIO interrupt status clear register for GPIO32-56
              bitOffset: 0
              bitWidth: 25
              access: write-only
      - register:
          name: INTR_0
          description: GPIO interrupt 0 status register for GPIO0-31
          addressOffset: 92
          size: 32
          fields:
            - name: INT_0
              description: GPIO interrupt 0 status register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INTR1_0
          description: GPIO interrupt 0 status register for GPIO32-56
          addressOffset: 96
          size: 32
          fields:
            - name: INT1_0
              description: GPIO interrupt 0 status register for GPIO32-56
              bitOffset: 0
              bitWidth: 25
              access: read-only
      - register:
          name: INTR_1
          description: GPIO interrupt 1 status register for GPIO0-31
          addressOffset: 100
          size: 32
          fields:
            - name: INT_1
              description: GPIO interrupt 1 status register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INTR1_1
          description: GPIO interrupt 1 status register for GPIO32-56
          addressOffset: 104
          size: 32
          fields:
            - name: INT1_1
              description: GPIO interrupt 1 status register for GPIO32-56
              bitOffset: 0
              bitWidth: 25
              access: read-only
      - register:
          name: STATUS_NEXT
          description: GPIO interrupt source register for GPIO0-31
          addressOffset: 108
          size: 32
          fields:
            - name: STATUS_INTERRUPT_NEXT
              description: GPIO interrupt source register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: STATUS_NEXT1
          description: GPIO interrupt source register for GPIO32-56
          addressOffset: 112
          size: 32
          fields:
            - name: STATUS_INTERRUPT_NEXT1
              description: GPIO interrupt source register for GPIO32-56
              bitOffset: 0
              bitWidth: 25
              access: read-only
      - register:
          dim: 57
          dimIncrement: 4
          name: PIN%s
          description: GPIO pin configuration register
          addressOffset: 116
          size: 32
          fields:
            - name: SYNC2_BYPASS
              description: "set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at posedge."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: PAD_DRIVER
              description: "set this bit to select pad driver. 1:open-drain. 0:normal."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SYNC1_BYPASS
              description: "set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at posedge."
              bitOffset: 3
              bitWidth: 2
              access: read-write
            - name: INT_TYPE
              description: "set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid at high level"
              bitOffset: 7
              bitWidth: 3
              access: read-write
            - name: WAKEUP_ENABLE
              description: set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CONFIG
              description: reserved
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: INT_ENA
              description: set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded) interrupt.
              bitOffset: 13
              bitWidth: 5
              access: read-write
      - register:
          dim: 57
          dimIncrement: 4
          name: FUNC%s_OUT_SEL_CFG
          description: GPIO output function select register
          addressOffset: 1368
          size: 32
          resetValue: 256
          fields:
            - name: OUT_SEL
              description: "The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-255: output of GPIO[n] equals input of peripheral[s]. s=256: output of GPIO[n] equals GPIO_OUT_REG[n]."
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: INV_SEL
              description: "set this bit to invert output signal.1:invert.0:not invert."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OEN_SEL
              description: "set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output enable signal.0:use peripheral output enable signal."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: OEN_INV_SEL
              description: "set this bit to invert output enable signal.1:invert.0:not invert."
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: INTR_2
          description: GPIO interrupt 2 status register for GPIO0-31
          addressOffset: 1596
          size: 32
          fields:
            - name: INT_2
              description: GPIO interrupt 2 status register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INTR1_2
          description: GPIO interrupt 2 status register for GPIO32-56
          addressOffset: 1600
          size: 32
          fields:
            - name: INT1_2
              description: GPIO interrupt 2 status register for GPIO32-56
              bitOffset: 0
              bitWidth: 25
              access: read-only
      - register:
          name: INTR_3
          description: GPIO interrupt 3 status register for GPIO0-31
          addressOffset: 1604
          size: 32
          fields:
            - name: INT_3
              description: GPIO interrupt 3 status register for GPIO0-31
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: INTR1_3
          description: GPIO interrupt 3 status register for GPIO32-56
          addressOffset: 1608
          size: 32
          fields:
            - name: INT1_3
              description: GPIO interrupt 3 status register for GPIO32-56
              bitOffset: 0
              bitWidth: 25
              access: read-only
      - register:
          name: CLOCK_GATE
          description: GPIO clock gate register
          addressOffset: 1612
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: set this bit to enable GPIO clock gate
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: analog comparator interrupt raw
          addressOffset: 1792
          size: 32
          fields:
            - name: COMP0_NEG_INT_RAW
              description: analog comparator pos edge interrupt raw
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: COMP0_POS_INT_RAW
              description: analog comparator neg edge interrupt raw
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: COMP0_ALL_INT_RAW
              description: analog comparator neg or pos edge interrupt raw
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: COMP1_NEG_INT_RAW
              description: analog comparator pos edge interrupt raw
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: COMP1_POS_INT_RAW
              description: analog comparator neg edge interrupt raw
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: COMP1_ALL_INT_RAW
              description: analog comparator neg or pos edge interrupt raw
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: BISTOK_INT_RAW
              description: pad bistok interrupt raw
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BISTFAIL_INT_RAW
              description: pad bistfail interrupt raw
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: analog comparator interrupt status
          addressOffset: 1796
          size: 32
          fields:
            - name: COMP0_NEG_INT_ST
              description: analog comparator pos edge interrupt status
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: COMP0_POS_INT_ST
              description: analog comparator neg edge interrupt status
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: COMP0_ALL_INT_ST
              description: analog comparator neg or pos edge interrupt status
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: COMP1_NEG_INT_ST
              description: analog comparator pos edge interrupt status
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: COMP1_POS_INT_ST
              description: analog comparator neg edge interrupt status
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: COMP1_ALL_INT_ST
              description: analog comparator neg or pos edge interrupt status
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: BISTOK_INT_ST
              description: pad bistok interrupt status
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: BISTFAIL_INT_ST
              description: pad bistfail interrupt status
              bitOffset: 7
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: analog comparator interrupt enable
          addressOffset: 1800
          size: 32
          resetValue: 255
          fields:
            - name: COMP0_NEG_INT_ENA
              description: analog comparator pos edge interrupt enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: COMP0_POS_INT_ENA
              description: analog comparator neg edge interrupt enable
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: COMP0_ALL_INT_ENA
              description: analog comparator neg or pos edge interrupt enable
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: COMP1_NEG_INT_ENA
              description: analog comparator pos edge interrupt enable
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: COMP1_POS_INT_ENA
              description: analog comparator neg edge interrupt enable
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: COMP1_ALL_INT_ENA
              description: analog comparator neg or pos edge interrupt enable
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: BISTOK_INT_ENA
              description: pad bistok interrupt enable
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BISTFAIL_INT_ENA
              description: pad bistfail interrupt enable
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: analog comparator interrupt clear
          addressOffset: 1804
          size: 32
          fields:
            - name: COMP0_NEG_INT_CLR
              description: analog comparator pos edge interrupt clear
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: COMP0_POS_INT_CLR
              description: analog comparator neg edge interrupt clear
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: COMP0_ALL_INT_CLR
              description: analog comparator neg or pos edge interrupt clear
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: COMP1_NEG_INT_CLR
              description: analog comparator pos edge interrupt clear
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: COMP1_POS_INT_CLR
              description: analog comparator neg edge interrupt clear
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: COMP1_ALL_INT_CLR
              description: analog comparator neg or pos edge interrupt clear
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: BISTOK_INT_CLR
              description: pad bistok interrupt enable
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: BISTFAIL_INT_CLR
              description: pad bistfail interrupt enable
              bitOffset: 7
              bitWidth: 1
              access: write-only
      - register:
          name: ZERO_DET0_FILTER_CNT
          description: GPIO analog comparator zero detect filter count
          addressOffset: 1808
          size: 32
          resetValue: 4294967295
          fields:
            - name: ZERO_DET0_FILTER_CNT
              description: GPIO analog comparator zero detect filter count
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ZERO_DET1_FILTER_CNT
          description: GPIO analog comparator zero detect filter count
          addressOffset: 1812
          size: 32
          resetValue: 4294967295
          fields:
            - name: ZERO_DET1_FILTER_CNT
              description: GPIO analog comparator zero detect filter count
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SEND_SEQ
          description: High speed sdio pad bist send sequence
          addressOffset: 1816
          size: 32
          resetValue: 305419896
          fields:
            - name: SEND_SEQ
              description: High speed sdio pad bist send sequence
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RECIVE_SEQ
          description: High speed sdio pad bist recive sequence
          addressOffset: 1820
          size: 32
          fields:
            - name: RECIVE_SEQ
              description: High speed sdio pad bist recive sequence
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BISTIN_SEL
          description: High speed sdio pad bist in pad sel
          addressOffset: 1824
          size: 32
          resetValue: 15
          fields:
            - name: BISTIN_SEL
              description: "High speed sdio pad bist in pad sel 0:pad39, 1: pad40..."
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: BIST_CTRL
          description: High speed sdio pad bist control
          addressOffset: 1828
          size: 32
          resetValue: 1
          fields:
            - name: BIST_PAD_OE
              description: High speed sdio pad bist out pad oe
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: BIST_START
              description: High speed sdio pad bist start
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: DATE
          description: GPIO version register
          addressOffset: 2044
          size: 32
          resetValue: 2294787
          fields:
            - name: DATE
              description: version register
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          dim: 254
          dimIncrement: 4
          dimIndex: "1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,250,251,252,253,254"
          name: FUNC%s_IN_SEL_CFG
          description: GPIO input function configuration register
          addressOffset: 348
          size: 32
          access: read-write
          fields:
            - name: IN_SEL
              description: "set this value: s=0-56: connect GPIO[s] to this port. s=0x3F: set this port always high level. s=0x3E: set this port always low level."
              bitOffset: 0
              bitWidth: 6
            - name: IN_INV_SEL
              description: "set this bit to invert input signal. 1:invert. 0:not invert."
              bitOffset: 6
              bitWidth: 1
            - name: SEL
              description: "set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO."
              bitOffset: 7
              bitWidth: 1
  - name: GPIO_SD
    description: Sigma-Delta Modulation
    groupName: GPIOSD
    baseAddress: 1343098624
    addressBlock:
      - offset: 0
        size: 164
        usage: registers
    registers:
      - register:
          dim: 8
          dimIncrement: 4
          name: SIGMADELTA%s
          description: Duty Cycle Configure Register of SDM%s
          addressOffset: 0
          size: 32
          resetValue: 65280
          fields:
            - name: SD_IN
              description: This field is used to configure the duty cycle of sigma delta modulation output.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SD_PRESCALE
              description: This field is used to set a divider value to divide APB clock.
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: CLOCK_GATE
          description: Clock Gating Configure Register
          addressOffset: 32
          size: 32
          fields:
            - name: CLK_EN
              description: Clock enable bit of configuration registers for sigma delta modulation.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SIGMADELTA_MISC
          description: MISC Register
          addressOffset: 36
          size: 32
          fields:
            - name: FUNCTION_CLK_EN
              description: Clock enable bit of sigma delta modulation.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SPI_SWAP
              description: Reserved.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          dim: 8
          dimIncrement: 4
          name: GLITCH_FILTER_CH%s
          description: Glitch Filter Configure Register of Channel%s
          addressOffset: 48
          size: 32
          fields:
            - name: FILTER_CH0_EN
              description: Glitch Filter channel enable bit.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FILTER_CH0_INPUT_IO_NUM
              description: Glitch Filter input io number.
              bitOffset: 1
              bitWidth: 6
              access: read-write
            - name: FILTER_CH0_WINDOW_THRES
              description: Glitch Filter window threshold.
              bitOffset: 7
              bitWidth: 6
              access: read-write
            - name: FILTER_CH0_WINDOW_WIDTH
              description: Glitch Filter window width.
              bitOffset: 13
              bitWidth: 6
              access: read-write
      - register:
          dim: 8
          dimIncrement: 4
          name: ETM_EVENT_CH%s_CFG
          description: Etm Config register of Channel%s
          addressOffset: 96
          size: 32
          fields:
            - name: ETM_CH0_EVENT_SEL
              description: Etm event channel select gpio.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: ETM_CH0_EVENT_EN
              description: Etm event send enable bit.
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: ETM_TASK_P0_CFG
          description: Etm Configure Register to decide which GPIO been chosen
          addressOffset: 160
          size: 32
          fields:
            - name: ETM_TASK_GPIO0_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO0_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO1_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO1_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO2_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO2_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO3_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO3_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 25
              bitWidth: 3
              access: read-write
      - register:
          name: ETM_TASK_P1_CFG
          description: Etm Configure Register to decide which GPIO been chosen
          addressOffset: 164
          size: 32
          fields:
            - name: ETM_TASK_GPIO4_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO4_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO5_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO5_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO6_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO6_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO7_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO7_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 25
              bitWidth: 3
              access: read-write
      - register:
          name: ETM_TASK_P2_CFG
          description: Etm Configure Register to decide which GPIO been chosen
          addressOffset: 168
          size: 32
          fields:
            - name: ETM_TASK_GPIO8_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO8_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO9_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO9_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO10_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO10_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO11_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO11_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 25
              bitWidth: 3
              access: read-write
      - register:
          name: ETM_TASK_P3_CFG
          description: Etm Configure Register to decide which GPIO been chosen
          addressOffset: 172
          size: 32
          fields:
            - name: ETM_TASK_GPIO12_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO12_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO13_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO13_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO14_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO14_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO15_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO15_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 25
              bitWidth: 3
              access: read-write
      - register:
          name: ETM_TASK_P4_CFG
          description: Etm Configure Register to decide which GPIO been chosen
          addressOffset: 176
          size: 32
          fields:
            - name: ETM_TASK_GPIO16_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO16_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO17_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO17_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO18_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO18_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO19_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO19_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 25
              bitWidth: 3
              access: read-write
      - register:
          name: ETM_TASK_P5_CFG
          description: Etm Configure Register to decide which GPIO been chosen
          addressOffset: 180
          size: 32
          fields:
            - name: ETM_TASK_GPIO20_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO20_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO21_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO21_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO22_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO22_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO23_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO23_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 25
              bitWidth: 3
              access: read-write
      - register:
          name: ETM_TASK_P6_CFG
          description: Etm Configure Register to decide which GPIO been chosen
          addressOffset: 184
          size: 32
          fields:
            - name: ETM_TASK_GPIO24_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO24_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO25_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO25_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO26_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO26_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO27_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO27_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 25
              bitWidth: 3
              access: read-write
      - register:
          name: ETM_TASK_P7_CFG
          description: Etm Configure Register to decide which GPIO been chosen
          addressOffset: 188
          size: 32
          fields:
            - name: ETM_TASK_GPIO28_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO28_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO29_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO29_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO30_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO30_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO31_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO31_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 25
              bitWidth: 3
              access: read-write
      - register:
          name: ETM_TASK_P8_CFG
          description: Etm Configure Register to decide which GPIO been chosen
          addressOffset: 192
          size: 32
          fields:
            - name: ETM_TASK_GPIO32_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO32_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO33_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO33_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO34_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO34_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO35_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO35_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 25
              bitWidth: 3
              access: read-write
      - register:
          name: ETM_TASK_P9_CFG
          description: Etm Configure Register to decide which GPIO been chosen
          addressOffset: 196
          size: 32
          fields:
            - name: ETM_TASK_GPIO36_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO36_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO37_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO37_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO38_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO38_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO39_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO39_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 25
              bitWidth: 3
              access: read-write
      - register:
          name: ETM_TASK_P10_CFG
          description: Etm Configure Register to decide which GPIO been chosen
          addressOffset: 200
          size: 32
          fields:
            - name: ETM_TASK_GPIO40_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO40_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO41_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO41_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO42_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO42_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO43_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO43_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 25
              bitWidth: 3
              access: read-write
      - register:
          name: ETM_TASK_P11_CFG
          description: Etm Configure Register to decide which GPIO been chosen
          addressOffset: 204
          size: 32
          fields:
            - name: ETM_TASK_GPIO44_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO44_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO45_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO45_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO46_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO46_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO47_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO47_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 25
              bitWidth: 3
              access: read-write
      - register:
          name: ETM_TASK_P12_CFG
          description: Etm Configure Register to decide which GPIO been chosen
          addressOffset: 208
          size: 32
          fields:
            - name: ETM_TASK_GPIO48_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO48_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO49_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO49_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO50_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO50_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO51_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO51_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 25
              bitWidth: 3
              access: read-write
      - register:
          name: ETM_TASK_P13_CFG
          description: Etm Configure Register to decide which GPIO been chosen
          addressOffset: 212
          size: 32
          fields:
            - name: ETM_TASK_GPIO52_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO52_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO53_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO53_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: ETM_TASK_GPIO54_EN
              description: Enable bit of GPIO response etm task.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_GPIO54_SEL
              description: GPIO choose a etm task channel.
              bitOffset: 17
              bitWidth: 3
              access: read-write
      - register:
          name: VERSION
          description: Version Control Register
          addressOffset: 252
          size: 32
          resetValue: 35663952
          fields:
            - name: GPIO_SD_DATE
              description: Version control register.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: H264
    description: H264 Encoder (Core)
    groupName: H264
    baseAddress: 1342717952
    addressBlock:
      - offset: 0
        size: 244
        usage: registers
    interrupt:
      - name: H264_REG
        value: 126
    registers:
      - register:
          name: SYS_CTRL
          description: H264 system level control register.
          addressOffset: 0
          size: 32
          fields:
            - name: FRAME_START
              description: "Configures whether or not to start encoding one frame.\\\\0: Invalid. No effect\\\\1: Start encoding one frame"
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: DMA_MOVE_START
              description: "Configures whether or not to start moving reference data from external mem.\\\\0: Invalid. No effect\\\\1: H264 start moving two MB lines of reference frame from external mem to internal mem"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: FRAME_MODE
              description: "Configures H264 running mode. When field H264_DUAL_STREAM_MODE is set to 1, this field must be set to 1 too.\\\\0: GOP mode. Before every GOP first frame start, need reconfig reference frame DMA\\\\1: Frame mode. Before every frame start, need reconfig reference frame DMA"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SYS_RST_PULSE
              description: "Configures whether or not to reset H264 ip.\\\\0: Invalid. No effect\\\\1: Reset H264 ip"
              bitOffset: 3
              bitWidth: 1
              access: write-only
      - register:
          name: GOP_CONF
          description: GOP related configuration register.
          addressOffset: 4
          size: 32
          fields:
            - name: DUAL_STREAM_MODE
              description: "Configures whether or not to enable dual stream mode. When this field is set to 1,  H264_FRAME_MODE field must be set to 1 too.\\\\0: Normal mode\\\\1: Dual stream mode"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: GOP_NUM
              description: "Configures the frame number of one GOP.\\\\0: The frame number of one GOP is infinite\\\\Others: Actual frame number of one GOP"
              bitOffset: 1
              bitWidth: 8
              access: read-write
      - register:
          name: A_SYS_MB_RES
          description: Video A horizontal and vertical MB resolution register.
          addressOffset: 8
          size: 32
          fields:
            - name: A_SYS_TOTAL_MB_Y
              description: Configures video A vertical MB resolution.
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: A_SYS_TOTAL_MB_X
              description: Configures video A horizontal MB resolution.
              bitOffset: 7
              bitWidth: 7
              access: read-write
      - register:
          name: A_SYS_CONF
          description: Video A system level configuration register.
          addressOffset: 12
          size: 32
          resetValue: 515
          fields:
            - name: A_DB_TMP_READY_TRIGGER_MB_NUM
              description: "Configures when to trigger  video A H264_DB_TMP_READY_INT. When the (MB number of written db temp+1) is greater than this filed in first MB line, trigger H264_DB_TMP_READY_INT. Min is 3."
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: A_REC_READY_TRIGGER_MB_LINES
              description: "Configures when to trigger  video A H264_REC_READY_INT. When the MB line number of generated reconstruct pixel is greater than this filed, trigger H264_REC_READY_INT. Min is 4."
              bitOffset: 7
              bitWidth: 7
              access: read-write
            - name: A_INTRA_COST_CMP_OFFSET
              description: Configures video A intra cost offset when I MB compared with P MB.
              bitOffset: 14
              bitWidth: 16
              access: read-write
      - register:
          name: A_DECI_SCORE
          description: Video A luma and chroma MB decimate score Register.
          addressOffset: 16
          size: 32
          fields:
            - name: A_C_DECI_SCORE
              description: "Configures video A chroma MB decimate score. When chroma score is smaller than it, chroma decimate will be enable."
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: A_L_DECI_SCORE
              description: "Configures video A luma MB decimate score. When luma score is smaller than it, luma decimate will be enable."
              bitOffset: 10
              bitWidth: 10
              access: read-write
      - register:
          name: A_DECI_SCORE_OFFSET
          description: Video A luma and chroma MB decimate score offset Register.
          addressOffset: 20
          size: 32
          fields:
            - name: A_I16X16_DECI_SCORE_OFFSET
              description: Configures video A i16x16 MB decimate score offset. This offset will be added to i16x16 MB score.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: A_I_CHROMA_DECI_SCORE_OFFSET
              description: Configures video A I chroma MB decimate score offset. This offset will be added to I chroma MB score.
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: A_P16X16_DECI_SCORE_OFFSET
              description: Configures video A p16x16 MB decimate score offset. This offset will be added to p16x16 MB score.
              bitOffset: 12
              bitWidth: 6
              access: read-write
            - name: A_P_CHROMA_DECI_SCORE_OFFSET
              description: Configures video A p chroma MB decimate score offset. This offset will be added to p chroma MB score.
              bitOffset: 18
              bitWidth: 6
              access: read-write
      - register:
          name: A_RC_CONF0
          description: Video A rate control configuration register0.
          addressOffset: 24
          size: 32
          fields:
            - name: A_QP
              description: Configures video A frame level initial luma QP value.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: A_RATE_CTRL_U
              description: Configures video A parameter U value. U = int((float) u << 8).
              bitOffset: 6
              bitWidth: 16
              access: read-write
            - name: A_MB_RATE_CTRL_EN
              description: "Configures video A whether or not to open macro block rate ctrl.\\\\1:Open the macro block rate ctrl\\\\1:Close the macro block rate ctrl."
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: A_RC_CONF1
          description: Video A rate control configuration register1.
          addressOffset: 28
          size: 32
          fields:
            - name: A_CHROMA_DC_QP_DELTA
              description: Configures video A chroma DC QP offset based on Chroma QP. Chroma DC QP = Chroma QP(after map) + reg_chroma_dc_qp_delta.
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: A_CHROMA_QP_DELTA
              description: Configures video A chroma QP offset based on luma QP. Chroma QP(before map) = Luma QP + reg_chroma_qp_delta.
              bitOffset: 3
              bitWidth: 4
              access: read-write
            - name: A_QP_MIN
              description: Configures video A allowed luma QP min value.
              bitOffset: 7
              bitWidth: 6
              access: read-write
            - name: A_QP_MAX
              description: Configures video A allowed luma QP max value.
              bitOffset: 13
              bitWidth: 6
              access: read-write
            - name: A_MAD_FRAME_PRED
              description: Configures vdieo A frame level predicted MB MAD value.
              bitOffset: 19
              bitWidth: 12
              access: read-write
      - register:
          name: A_DB_BYPASS
          description: Video A Deblocking bypass register
          addressOffset: 32
          size: 32
          fields:
            - name: A_BYPASS_DB_FILTER
              description: "Configures whether or not to bypass video A deblcoking filter. \\\\0: Open the deblock filter\\\\1: Close the deblock filter"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: A_ROI_REGION0
          description: Video A H264 ROI region0 range configure register.
          addressOffset: 36
          size: 32
          fields:
            - name: X
              description: Configures the horizontal start macroblocks of region 0 in Video A.
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: Y
              description: Configures the  vertical start macroblocks of region 0 in Video A.
              bitOffset: 7
              bitWidth: 7
              access: read-write
            - name: X_LEN
              description: Configures the number of  macroblocks in horizontal direction of  the region 0 in Video A.
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: Y_LEN
              description: Configures the number of  macroblocks in vertical direction of  the region 0 in Video A.
              bitOffset: 21
              bitWidth: 7
              access: read-write
            - name: EN
              description: "Configures whether or not to open Video A ROI of region 0 .\\\\0:Close ROI\\\\1:Open ROI."
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: A_ROI_REGION1
          description: Video A H264 ROI region1 range configure register.
          addressOffset: 40
          size: 32
          fields:
            - name: X
              description: Configures the horizontal start macroblocks of region 1 in Video A.
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: Y
              description: Configures the  vertical start macroblocks of region 1 in Video A.
              bitOffset: 7
              bitWidth: 7
              access: read-write
            - name: X_LEN
              description: Configures the number of  macroblocks in horizontal direction of  the region 1 in Video A.
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: Y_LEN
              description: Configures the number of  macroblocks in vertical direction of  the region 1 in Video A.
              bitOffset: 21
              bitWidth: 7
              access: read-write
            - name: EN
              description: "Configures whether or not to open Video A ROI of region 1 .\\\\0:Close ROI\\\\1:Open ROI."
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: A_ROI_REGION2
          description: Video A H264 ROI region2 range configure register.
          addressOffset: 44
          size: 32
          fields:
            - name: X
              description: Configures the horizontal start macroblocks of region 2 in Video A.
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: Y
              description: Configures the  vertical start macroblocks of region 2 in Video A.
              bitOffset: 7
              bitWidth: 7
              access: read-write
            - name: X_LEN
              description: Configures the number of  macroblocks in horizontal direction of  the region 2 in Video A.
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: Y_LEN
              description: Configures the number of  macroblocks in vertical direction of  the region 2 in Video A.
              bitOffset: 21
              bitWidth: 7
              access: read-write
            - name: EN
              description: "Configures whether or not to open Video A ROI of region 2 .\\\\0:Close ROI\\\\1:Open ROI."
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: A_ROI_REGION3
          description: Video A H264 ROI region3 range configure register.
          addressOffset: 48
          size: 32
          fields:
            - name: X
              description: Configures the horizontal start macroblocks of region 3 in Video A.
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: Y
              description: Configures the  vertical start macroblocks of region 3 in Video A.
              bitOffset: 7
              bitWidth: 7
              access: read-write
            - name: X_LEN
              description: Configures the number of  macroblocks in horizontal direction of  the region 3 in video A.
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: Y_LEN
              description: Configures the number of  macroblocks in vertical direction of  the region 3 in video A.
              bitOffset: 21
              bitWidth: 7
              access: read-write
            - name: EN
              description: "Configures whether or not to open Video A ROI of region 3 .\\\\0:Close ROI\\\\1:Open ROI."
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: A_ROI_REGION4
          description: Video A H264 ROI region4 range configure register.
          addressOffset: 52
          size: 32
          fields:
            - name: X
              description: Configures the horizontal start macroblocks of region 4 in Video A.
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: Y
              description: Configures the  vertical start macroblocks of region 4 in Video A.
              bitOffset: 7
              bitWidth: 7
              access: read-write
            - name: X_LEN
              description: Configures the number of  macroblocks in horizontal direction of  the region 4 in video A.
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: Y_LEN
              description: Configures the number of  macroblocks in vertical direction of  the region 4 in video A.
              bitOffset: 21
              bitWidth: 7
              access: read-write
            - name: EN
              description: "Configures whether or not to open Video A ROI of region 4 .\\\\0:Close ROI\\\\1:Open ROI."
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: A_ROI_REGION5
          description: Video A H264 ROI region5 range configure register.
          addressOffset: 56
          size: 32
          fields:
            - name: X
              description: Configures the horizontial start macroblocks of region 5 video A.
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: Y
              description: Configures the  vertical start macroblocks of region 5 video A.
              bitOffset: 7
              bitWidth: 7
              access: read-write
            - name: X_LEN
              description: Configures the number of  macroblocks in horizontal direction of  the region 5 video A.
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: Y_LEN
              description: Configures the number of  macroblocks in vertical direction of  the region 5 in video A.
              bitOffset: 21
              bitWidth: 7
              access: read-write
            - name: EN
              description: "Configures whether or not to open Video A ROI of region 5 .\\\\0:Close ROI\\\\1:Open ROI."
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: A_ROI_REGION6
          description: Video A H264 ROI region6 range configure register.
          addressOffset: 60
          size: 32
          fields:
            - name: X
              description: Configures the horizontial start macroblocks of region 6 video A.
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: Y
              description: Configures the  vertical start macroblocks of region 6 in video A.
              bitOffset: 7
              bitWidth: 7
              access: read-write
            - name: X_LEN
              description: Configures the number of  macroblocks in horizontal direction of  the region 6 in video A.
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: Y_LEN
              description: Configures the number of  macroblocks in vertical direction of  the region 6 in video A.
              bitOffset: 21
              bitWidth: 7
              access: read-write
            - name: EN
              description: "Configures whether or not to open Video A ROI of region 6 .\\\\0:Close ROI\\\\1:Open ROI."
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: A_ROI_REGION7
          description: Video A H264 ROI region7 range configure register.
          addressOffset: 64
          size: 32
          fields:
            - name: X
              description: Configures the horizontal start macroblocks of region 7 in video A.
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: Y
              description: Configures the  vertical start macroblocks of region 7 in video A.
              bitOffset: 7
              bitWidth: 7
              access: read-write
            - name: X_LEN
              description: Configures the number of  macroblocks in horizontal direction of  the region 7 in video A.
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: Y_LEN
              description: Configures the number of  macroblocks in vertical direction of  the region 7 in video A.
              bitOffset: 21
              bitWidth: 7
              access: read-write
            - name: EN
              description: "Configures whether or not to open Video A ROI of region 7 .\\\\0:Close ROI\\\\1:Open ROI."
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: A_ROI_REGION0_3_QP
          description: "Video A H264 ROI region0, region1,region2,region3 QP register."
          addressOffset: 68
          size: 32
          fields:
            - name: A_ROI_REGION0_QP
              description: "Configure H264 ROI region0 qp in video A,fixed qp or delta qp."
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: A_ROI_REGION1_QP
              description: "Configure H264 ROI region1 qp in video A,fixed qp or delta qp."
              bitOffset: 7
              bitWidth: 7
              access: read-write
            - name: A_ROI_REGION2_QP
              description: "Configure H264 ROI region2 qp in video A,fixed qp or delta qp."
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: A_ROI_REGION3_QP
              description: "Configure H264 ROI region3 qp in video A,fixed qp or delta qp."
              bitOffset: 21
              bitWidth: 7
              access: read-write
      - register:
          name: A_ROI_REGION4_7_QP
          description: "Video A H264 ROI region4, region5,region6,region7 QP register."
          addressOffset: 72
          size: 32
          fields:
            - name: A_ROI_REGION4_QP
              description: "Configure H264 ROI region4 qp in video A,fixed qp or delta qp."
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: A_ROI_REGION5_QP
              description: "Configure H264 ROI region5 qp in video A,fixed qp or delta qp."
              bitOffset: 7
              bitWidth: 7
              access: read-write
            - name: A_ROI_REGION6_QP
              description: "Configure H264 ROI region6 qp in video A,fixed qp or delta qp."
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: A_ROI_REGION7_QP
              description: "Configure H264 ROI region7 qp in video A,fixed qp or delta qp."
              bitOffset: 21
              bitWidth: 7
              access: read-write
      - register:
          name: A_NO_ROI_REGION_QP_OFFSET
          description: Video A H264 no roi region QP register.
          addressOffset: 76
          size: 32
          fields:
            - name: A_NO_ROI_REGION_QP
              description: "Configure H264 no region qp in video A, delta qp."
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: A_ROI_CONFIG
          description: Video A H264 ROI configure register.
          addressOffset: 80
          size: 32
          fields:
            - name: A_ROI_EN
              description: "Configure whether or not to enable ROI in video A.\\\\0:not enable ROI\\\\1:enable ROI."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: A_ROI_MODE
              description: "Configure the mode of ROI in video A.\\\\0:fixed qp\\\\1:delta qp."
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: B_SYS_MB_RES
          description: Video B horizontal and vertical MB resolution register.
          addressOffset: 84
          size: 32
          fields:
            - name: B_SYS_TOTAL_MB_Y
              description: Configures video B vertical MB resolution.
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: B_SYS_TOTAL_MB_X
              description: Configures video B horizontal MB resolution.
              bitOffset: 7
              bitWidth: 7
              access: read-write
      - register:
          name: B_SYS_CONF
          description: Video B system level configuration register.
          addressOffset: 88
          size: 32
          resetValue: 515
          fields:
            - name: B_DB_TMP_READY_TRIGGER_MB_NUM
              description: "Configures when to trigger  video B H264_DB_TMP_READY_INT. When the (MB number of written db temp+1) is greater than this filed in first MB line, trigger H264_DB_TMP_READY_INT. Min is 3."
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: B_REC_READY_TRIGGER_MB_LINES
              description: "Configures when to trigger  video B H264_REC_READY_INT. When the MB line number of generated reconstruct pixel is greater than this filed, trigger H264_REC_READY_INT. Min is 4."
              bitOffset: 7
              bitWidth: 7
              access: read-write
            - name: B_INTRA_COST_CMP_OFFSET
              description: Configures video B intra cost offset when I MB compared with P MB.
              bitOffset: 14
              bitWidth: 16
              access: read-write
      - register:
          name: B_DECI_SCORE
          description: Video B luma and chroma MB decimate score Register.
          addressOffset: 92
          size: 32
          fields:
            - name: B_C_DECI_SCORE
              description: "Configures video B chroma MB decimate score. When chroma score is smaller than it, chroma decimate will be enable."
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: B_L_DECI_SCORE
              description: "Configures video B luma MB decimate score. When luma score is smaller than it, luma decimate will be enable."
              bitOffset: 10
              bitWidth: 10
              access: read-write
      - register:
          name: B_DECI_SCORE_OFFSET
          description: Video B luma and chroma MB decimate score offset Register.
          addressOffset: 96
          size: 32
          fields:
            - name: B_I16X16_DECI_SCORE_OFFSET
              description: Configures video B i16x16 MB decimate score offset. This offset will be added to i16x16 MB score.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: B_I_CHROMA_DECI_SCORE_OFFSET
              description: Configures video B I chroma MB decimate score offset. This offset will be added to I chroma MB score.
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: B_P16X16_DECI_SCORE_OFFSET
              description: Configures video B p16x16 MB decimate score offset. This offset will be added to p16x16 MB score.
              bitOffset: 12
              bitWidth: 6
              access: read-write
            - name: B_P_CHROMA_DECI_SCORE_OFFSET
              description: Configures video B p chroma MB decimate score offset. This offset will be added to p chroma MB score.
              bitOffset: 18
              bitWidth: 6
              access: read-write
      - register:
          name: B_RC_CONF0
          description: Video B rate control configuration register0.
          addressOffset: 100
          size: 32
          fields:
            - name: B_QP
              description: Configures video B frame level initial luma QP value.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: B_RATE_CTRL_U
              description: Configures video B parameter U value. U = int((float) u << 8).
              bitOffset: 6
              bitWidth: 16
              access: read-write
            - name: B_MB_RATE_CTRL_EN
              description: "Configures video A whether or not to open macro block rate ctrl.\\\\1:Open the macro block rate ctrl\\\\1:Close the macro block rate ctrl."
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: B_RC_CONF1
          description: Video B rate control configuration register1.
          addressOffset: 104
          size: 32
          fields:
            - name: B_CHROMA_DC_QP_DELTA
              description: Configures video B chroma DC QP offset based on Chroma QP. Chroma DC QP = Chroma QP(after map) + reg_chroma_dc_qp_delta.
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: B_CHROMA_QP_DELTA
              description: Configures video B chroma QP offset based on luma QP. Chroma QP(before map) = Luma QP + reg_chroma_qp_delta.
              bitOffset: 3
              bitWidth: 4
              access: read-write
            - name: B_QP_MIN
              description: Configures video B allowed luma QP min value.
              bitOffset: 7
              bitWidth: 6
              access: read-write
            - name: B_QP_MAX
              description: Configures video B allowed luma QP max value.
              bitOffset: 13
              bitWidth: 6
              access: read-write
            - name: B_MAD_FRAME_PRED
              description: Configures vdieo B frame level predicted MB MAD value.
              bitOffset: 19
              bitWidth: 12
              access: read-write
      - register:
          name: B_DB_BYPASS
          description: Video B Deblocking bypass register
          addressOffset: 108
          size: 32
          fields:
            - name: B_BYPASS_DB_FILTER
              description: "Configures whether or not to bypass video B deblcoking filter. \\\\0: Open the deblock filter\\\\1: Close the deblock filter"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: B_ROI_REGION0
          description: Video B H264 ROI region0 range configure register.
          addressOffset: 112
          size: 32
          fields:
            - name: X
              description: Configures the horizontal start macroblocks of region 0 in Video B.
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: Y
              description: Configures the  vertical start macroblocks of region 0 in Video B.
              bitOffset: 7
              bitWidth: 7
              access: read-write
            - name: X_LEN
              description: Configures the number of  macroblocks in horizontal direction of  the region 0 in Video B.
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: Y_LEN
              description: Configures the number of  macroblocks in vertical direction of  the region 0 in Video B.
              bitOffset: 21
              bitWidth: 7
              access: read-write
            - name: EN
              description: "Configures whether or not to open Video B ROI of region 0 .\\\\0:Close ROI\\\\1:Open ROI."
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: B_ROI_REGION1
          description: Video B H264 ROI region1 range configure register.
          addressOffset: 116
          size: 32
          fields:
            - name: X
              description: Configures the horizontal start macroblocks of region 1 in Video B.
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: Y
              description: Configures the  vertical start macroblocks of region 1 in Video B.
              bitOffset: 7
              bitWidth: 7
              access: read-write
            - name: X_LEN
              description: Configures the number of  macroblocks in horizontal direction of  the region 1 in Video B.
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: Y_LEN
              description: Configures the number of  macroblocks in vertical direction of  the region 1 in Video B.
              bitOffset: 21
              bitWidth: 7
              access: read-write
            - name: EN
              description: "Configures whether or not to open Video B ROI of region 1 .\\\\0:Close ROI\\\\1:Open ROI."
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: B_ROI_REGION2
          description: Video B H264 ROI region2 range configure register.
          addressOffset: 120
          size: 32
          fields:
            - name: X
              description: Configures the horizontal start macroblocks of region 2 in Video B.
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: Y
              description: Configures the  vertical start macroblocks of region 2 in Video B.
              bitOffset: 7
              bitWidth: 7
              access: read-write
            - name: X_LEN
              description: Configures the number of  macroblocks in horizontal direction of  the region 2 in Video B.
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: Y_LEN
              description: Configures the number of  macroblocks in vertical direction of  the region 2 in Video B.
              bitOffset: 21
              bitWidth: 7
              access: read-write
            - name: EN
              description: "Configures whether or not to open Video B ROI of region 2 .\\\\0:Close ROI\\\\1:Open ROI."
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: B_ROI_REGION3
          description: Video B H264 ROI region3 range configure register.
          addressOffset: 124
          size: 32
          fields:
            - name: X
              description: Configures the horizontal start macroblocks of region 3 in Video B.
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: Y
              description: Configures the  vertical start macroblocks of region 3 in Video B.
              bitOffset: 7
              bitWidth: 7
              access: read-write
            - name: X_LEN
              description: Configures the number of  macroblocks in horizontal direction of  the region 3 in video B.
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: Y_LEN
              description: Configures the number of  macroblocks in vertical direction of  the region 3 in video B.
              bitOffset: 21
              bitWidth: 7
              access: read-write
            - name: EN
              description: "Configures whether or not to open Video B ROI of region 3 .\\\\0:Close ROI\\\\1:Open ROI."
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: B_ROI_REGION4
          description: Video B H264 ROI region4 range configure register.
          addressOffset: 128
          size: 32
          fields:
            - name: X
              description: Configures the horizontal start macroblocks of region 4 in Video B.
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: Y
              description: Configures the  vertical start macroblocks of region 4 in Video B.
              bitOffset: 7
              bitWidth: 7
              access: read-write
            - name: X_LEN
              description: Configures the number of  macroblocks in horizontal direction of  the region 4 in video B.
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: Y_LEN
              description: Configures the number of  macroblocks in vertical direction of  the region 4 in video B.
              bitOffset: 21
              bitWidth: 7
              access: read-write
            - name: EN
              description: "Configures whether or not to open Video B ROI of region 4 .\\\\0:Close ROI\\\\1:Open ROI."
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: B_ROI_REGION5
          description: Video B H264 ROI region5 range configure register.
          addressOffset: 132
          size: 32
          fields:
            - name: X
              description: Configures the horizontial start macroblocks of region 5 video B.
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: Y
              description: Configures the  vertical start macroblocks of region 5 video B.
              bitOffset: 7
              bitWidth: 7
              access: read-write
            - name: X_LEN
              description: Configures the number of  macroblocks in horizontal direction of  the region 5 video B.
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: Y_LEN
              description: Configures the number of  macroblocks in vertical direction of  the region 5 in video B.
              bitOffset: 21
              bitWidth: 7
              access: read-write
            - name: EN
              description: "Configures whether or not to open Video B ROI of region 5 .\\\\0:Close ROI\\\\1:Open ROI."
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: B_ROI_REGION6
          description: Video B H264 ROI region6 range configure register.
          addressOffset: 136
          size: 32
          fields:
            - name: X
              description: Configures the horizontial start macroblocks of region 6 video B.
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: Y
              description: Configures the  vertical start macroblocks of region 6 in video B.
              bitOffset: 7
              bitWidth: 7
              access: read-write
            - name: X_LEN
              description: Configures the number of  macroblocks in horizontal direction of  the region 6 in video B.
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: Y_LEN
              description: Configures the number of  macroblocks in vertical direction of  the region 6 in video B.
              bitOffset: 21
              bitWidth: 7
              access: read-write
            - name: EN
              description: "Configures whether or not to open Video B ROI of region 6 .\\\\0:Close ROI\\\\1:Open ROI."
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: B_ROI_REGION7
          description: Video B H264 ROI region7 range configure register.
          addressOffset: 140
          size: 32
          fields:
            - name: X
              description: Configures the horizontal start macroblocks of region 7 in video B.
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: Y
              description: Configures the  vertical start macroblocks of region 7 in video B.
              bitOffset: 7
              bitWidth: 7
              access: read-write
            - name: X_LEN
              description: Configures the number of  macroblocks in horizontal direction of  the region 7 in video B.
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: Y_LEN
              description: Configures the number of  macroblocks in vertical direction of  the region 7 in video B.
              bitOffset: 21
              bitWidth: 7
              access: read-write
            - name: EN
              description: "Configures whether or not to open Video B ROI of region 7 .\\\\0:Close ROI\\\\1:Open ROI."
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: B_ROI_REGION0_3_QP
          description: "Video B H264 ROI region0, region1,region2,region3 QP register."
          addressOffset: 144
          size: 32
          fields:
            - name: B_ROI_REGION0_QP
              description: "Configure H264 ROI region0 qp in video B,fixed qp or delta qp."
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: B_ROI_REGION1_QP
              description: "Configure H264 ROI region1 qp in video B,fixed qp or delta qp."
              bitOffset: 7
              bitWidth: 7
              access: read-write
            - name: B_ROI_REGION2_QP
              description: "Configure H264 ROI region2 qp in video B,fixed qp or delta qp."
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: B_ROI_REGION3_QP
              description: "Configure H264 ROI region3 qp in video B,fixed qp or delta qp."
              bitOffset: 21
              bitWidth: 7
              access: read-write
      - register:
          name: B_ROI_REGION4_7_QP
          description: "Video B H264 ROI region4, region5,region6,region7 QP register."
          addressOffset: 148
          size: 32
          fields:
            - name: B_ROI_REGION4_QP
              description: "Configure H264 ROI region4 qp in video B,fixed qp or delta qp."
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: B_ROI_REGION5_QP
              description: "Configure H264 ROI region5 qp in video B,fixed qp or delta qp."
              bitOffset: 7
              bitWidth: 7
              access: read-write
            - name: B_ROI_REGION6_QP
              description: "Configure H264 ROI region6 qp in video B,fixed qp or delta qp."
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: B_ROI_REGION7_QP
              description: "Configure H264 ROI region7 qp in video B,fixed qp or delta qp."
              bitOffset: 21
              bitWidth: 7
              access: read-write
      - register:
          name: B_NO_ROI_REGION_QP_OFFSET
          description: Video B H264 no roi region QP register.
          addressOffset: 152
          size: 32
          fields:
            - name: B_NO_ROI_REGION_QP
              description: "Configure H264 no region qp in video B, delta qp."
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: B_ROI_CONFIG
          description: Video B H264 ROI configure register.
          addressOffset: 156
          size: 32
          fields:
            - name: B_ROI_EN
              description: "Configure whether or not to enable ROI in video B.\\\\0:not enable ROI\\\\1:enable ROI."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: B_ROI_MODE
              description: "Configure the mode of ROI in video B.\\\\0:fixed qp\\\\1:delta qp."
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: RC_STATUS0
          description: Rate control status register0.
          addressOffset: 160
          size: 32
          fields:
            - name: FRAME_MAD_SUM
              description: Represents all MB actual MAD sum value of one frame.
              bitOffset: 0
              bitWidth: 21
              access: read-only
      - register:
          name: RC_STATUS1
          description: Rate control status register1.
          addressOffset: 164
          size: 32
          fields:
            - name: FRAME_ENC_BITS
              description: Represents all MB actual encoding bits sum value of one frame.
              bitOffset: 0
              bitWidth: 27
              access: read-only
      - register:
          name: RC_STATUS2
          description: Rate control status register2.
          addressOffset: 168
          size: 32
          fields:
            - name: FRAME_QP_SUM
              description: Represents all MB actual luma QP sum value of one frame.
              bitOffset: 0
              bitWidth: 19
              access: read-only
      - register:
          name: SLICE_HEADER_REMAIN
          description: Frame Slice Header remain bit register.
          addressOffset: 172
          size: 32
          fields:
            - name: SLICE_REMAIN_BITLENGTH
              description: Configures Slice Header remain bit number
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: SLICE_REMAIN_BIT
              description: Configures Slice Header remain bit
              bitOffset: 3
              bitWidth: 8
              access: read-write
      - register:
          name: SLICE_HEADER_BYTE_LENGTH
          description: Frame Slice Header byte length register.
          addressOffset: 176
          size: 32
          fields:
            - name: SLICE_BYTE_LENGTH
              description: Configures Slice Header byte number
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: BS_THRESHOLD
          description: Bitstream buffer overflow threshold register
          addressOffset: 180
          size: 32
          resetValue: 48
          fields:
            - name: BS_BUFFER_THRESHOLD
              description: Configures bitstream buffer overflow threshold. This value should be bigger than the encode bytes of one 4x4 submb.
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: SLICE_HEADER_BYTE0
          description: Frame Slice Header byte low 32 bit  register.
          addressOffset: 184
          size: 32
          fields:
            - name: SLICE_BYTE_LSB
              description: Configures Slice Header low 32 bit
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SLICE_HEADER_BYTE1
          description: Frame Slice Header byte high 32 bit  register.
          addressOffset: 188
          size: 32
          fields:
            - name: SLICE_BYTE_MSB
              description: Configures Slice Header high 32 bit
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: INT_RAW
          description: Interrupt raw status register
          addressOffset: 192
          size: 32
          fields:
            - name: DB_TMP_READY_INT_RAW
              description: "Raw status bit: The raw interrupt status of  H264_DB_TMP_READY_INT. Triggered when H264 written enough db tmp pixel."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REC_READY_INT_RAW
              description: "Raw status bit: The raw interrupt status of  H264_REC_READY_INT. Triggered when H264 encoding enough reconstruct pixel."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FRAME_DONE_INT_RAW
              description: "Raw status bit: The raw interrupt status of  H264_FRAME_DONE_INT. Triggered when H264 encoding one frame done."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DMA_MOVE_2MB_LINE_DONE_INT_RAW
              description: "Raw status bit: The raw interrupt status of H264_DMA_MOVE_2MB_LINE_DONE_INT. Triggered when H264 move two MB lines of reference frame from external mem to internal mem done."
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Interrupt masked status register
          addressOffset: 196
          size: 32
          fields:
            - name: DB_TMP_READY_INT_ST
              description: The masked interrupt status of H264_DB_TMP_READY_INT. Valid only when the H264_DB_TMP_READY_INT_ENA is set to 1.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: REC_READY_INT_ST
              description: The masked interrupt status of H264_REC_READY_INT. Valid only when the H264_REC_READY_INT_ENA is set to 1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: FRAME_DONE_INT_ST
              description: The masked interrupt status of H264_FRAME_DONE_INT. Valid only when the H264_FRAME_DONE_INT_ENA is set to 1.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: DMA_MOVE_2MB_LINE_DONE_INT_ST
              description: "Masked status bit: The masked interrupt status of H264_DMA_MOVE_2MB_LINE_DONE_INT. Valid only when the H264_DMA_MOVE_2MB_LINE_DONE_INT_ENA is set to 1."
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable register
          addressOffset: 200
          size: 32
          fields:
            - name: DB_TMP_READY_INT_ENA
              description: Write 1 to enable H264_DB_TMP_READY_INT.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REC_READY_INT_ENA
              description: Write 1 to enable H264_REC_READY_INT.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FRAME_DONE_INT_ENA
              description: Write 1 to enable H264_FRAME_DONE_INT.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DMA_MOVE_2MB_LINE_DONE_INT_ENA
              description: "Enable bit: Write 1 to enable H264_DMA_MOVE_2MB_LINE_DONE_INT."
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear register
          addressOffset: 204
          size: 32
          fields:
            - name: DB_TMP_READY_INT_CLR
              description: Write 1 to clear H264_DB_TMP_READY_INT.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: REC_READY_INT_CLR
              description: Write 1 to clear H264_REC_READY_INT.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: FRAME_DONE_INT_CLR
              description: Write 1 to clear H264_FRAME_DONE_INT.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: DMA_MOVE_2MB_LINE_DONE_INT_CLR
              description: "Clear bit: Write 1 to clear H264_DMA_MOVE_2MB_LINE_DONE_INT."
              bitOffset: 3
              bitWidth: 1
              access: write-only
      - register:
          name: CONF
          description: General configuration register.
          addressOffset: 208
          size: 32
          fields:
            - name: CLK_EN
              description: "Configures whether or not to open register clock gate.\\\\0: Open the clock gate only when application writes registers\\\\1: Force open the clock gate for register"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REC_RAM_CLK_EN2
              description: "Configures whether or not to open the clock gate for rec ram2.\\\\0: Open the clock gate only when application writes or reads rec ram2\\\\1: Force open the clock gate for rec ram2"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REC_RAM_CLK_EN1
              description: "Configures whether or not to open the clock gate for rec ram1.\\\\0: Open the clock gate only when application writes or reads rec ram1\\\\1: Force open the clock gate for rec ram1"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: QUANT_RAM_CLK_EN2
              description: "Configures whether or not to open the clock gate for quant ram2.\\\\0: Open the clock gate only when application writes or reads quant ram2\\\\1: Force open the clock gate for quant ram2"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: QUANT_RAM_CLK_EN1
              description: "Configures whether or not to open the clock gate for quant ram1.\\\\0: Open the clock gate only when application writes or reads quant ram1\\\\1: Force open the clock gate for quant ram1"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: PRE_RAM_CLK_EN
              description: "Configures whether or not to open the clock gate for pre ram.\\\\0: Open the clock gate only when application writes or reads pre ram\\\\1: Force open the clock gate for pre ram"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: MVD_RAM_CLK_EN
              description: "Configures whether or not to open the clock gate for mvd ram.\\\\0: Open the clock gate only when application writes or reads mvd ram\\\\1: Force open the clock gate for mvd ram"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: MC_RAM_CLK_EN
              description: "Configures whether or not to open the clock gate for mc ram.\\\\0: Open the clock gate only when application writes or reads mc ram\\\\1: Force open the clock gate for mc ram"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: REF_RAM_CLK_EN
              description: "Configures whether or not to open the clock gate for ref ram.\\\\0: Open the clock gate only when application writes or reads ref ram\\\\1: Force open the clock gate for ref ram"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: I4X4_REF_RAM_CLK_EN
              description: "Configures whether or not to open the clock gate for i4x4_mode ram.\\\\0: Open the clock gate only when application writes or reads i4x4_mode ram\\\\1: Force open the clock gate for i4x4_mode ram"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: IME_RAM_CLK_EN
              description: "Configures whether or not to open the clock gate for ime ram.\\\\0: Open the clock gate only when application writes or reads ime ram\\\\1: Force open the clock gate for ime ram"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FME_RAM_CLK_EN
              description: "Configures whether or not to open the clock gate for fme ram.\\\\0: Open the clock gate only when application writes or readsfme ram\\\\1: Force open the clock gate for fme ram"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FETCH_RAM_CLK_EN
              description: "Configures whether or not to open the clock gate for fetch ram.\\\\0: Open the clock gate only when application writes or reads fetch ram\\\\1: Force open the clock gate for fetch ram"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DB_RAM_CLK_EN
              description: "Configures whether or not to open the clock gate for db ram.\\\\0: Open the clock gate only when application writes or reads db ram\\\\1: Force open the clock gate for db ram"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: CUR_MB_RAM_CLK_EN
              description: "Configures whether or not to open the clock gate for cur_mb ram.\\\\0: Open the clock gate only when application writes or reads cur_mb ram\\\\1: Force open the clock gate for cur_mb ram"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: CAVLC_RAM_CLK_EN
              description: "Configures whether or not to open the clock gate for cavlc ram.\\\\0: Open the clock gate only when application writes or reads cavlc ram\\\\1: Force open the clock gate for cavlc ram"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: IME_CLK_EN
              description: "Configures whether or not to open the clock gate for ime.\\\\0: Open the clock gate only when ime work\\\\1: Force open the clock gate for ime"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FME_CLK_EN
              description: "Configures whether or not to open the clock gate for fme.\\\\0: Open the clock gate only when fme work\\\\1: Force open the clock gate for fme"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: MC_CLK_EN
              description: "Configures whether or not to open the clock gate for mc.\\\\0: Open the clock gate only when mc work\\\\1: Force open the clock gate for mc"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: INTERPOLATOR_CLK_EN
              description: "Configures whether or not to open the clock gate for interpolator.\\\\0: Open the clock gate only when interpolator work\\\\1: Force open the clock gate for interpolator"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: DB_CLK_EN
              description: "Configures whether or not to open the clock gate for deblocking filter.\\\\0: Open the clock gate only when deblocking filter work\\\\1: Force open the clock gate for deblocking filter"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CLAVLC_CLK_EN
              description: "Configures whether or not to open the clock gate for cavlc.\\\\0: Open the clock gate only when cavlc work\\\\1: Force open the clock gate for cavlc"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: INTRA_CLK_EN
              description: "Configures whether or not to open the clock gate for intra.\\\\0: Open the clock gate only when intra work\\\\1: Force open the clock gate for intra"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: DECI_CLK_EN
              description: "Configures whether or not to open the clock gate for decimate.\\\\0: Open the clock gate only when decimate work\\\\1: Force open the clock gate for decimate"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: BS_CLK_EN
              description: "Configures whether or not to open the clock gate for bs buffer.\\\\0: Open the clock gate only when bs buffer work\\\\1: Force open the clock gate for bs buffer"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: MV_MERGE_CLK_EN
              description: "Configures whether or not to open the clock gate for mv merge.\\\\0: Open the clock gate only when mv merge work\\\\1: Force open the clock gate for mv merge"
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: MV_MERGE_CONFIG
          description: Mv merge configuration register.
          addressOffset: 212
          size: 32
          fields:
            - name: MV_MERGE_TYPE
              description: "Configure mv merge type.\\\\0: merge p16x16 mv\\\\1: merge min mv\\\\2: merge max mv\\\\3: not valid."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: INT_MV_OUT_EN
              description: "Configure mv merge output integer part not zero mv or all part not zero mv.\\\\0: output all part not zero mv\\\\1: output integer part not zero mv."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: A_MV_MERGE_EN
              description: "Configure whether or not to enable video A mv merge.\\\\0: disable\\\\1: enable."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: B_MV_MERGE_EN
              description: "Configure whether or not to enable video B mv merge.\\\\0: disable\\\\1: enable."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MB_VALID_NUM
              description: Represents the valid mb number of mv merge output.
              bitOffset: 5
              bitWidth: 13
              access: read-only
      - register:
          name: DEBUG_DMA_SEL
          description: Debug H264 DMA select register
          addressOffset: 216
          size: 32
          fields:
            - name: DBG_DMA_SEL
              description: Every bit represents a dma in h264
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: SYS_STATUS
          description: System status register.
          addressOffset: 220
          size: 32
          fields:
            - name: FRAME_NUM
              description: Represents current frame number.
              bitOffset: 0
              bitWidth: 9
              access: read-only
            - name: DUAL_STREAM_SEL
              description: "Represents which register group is used for cur frame.\\\\0: Register group A is used\\\\1: Register group B is used."
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: INTRA_FLAG
              description: "Represents the type of current encoding frame.\\\\0: P frame\\\\1: I frame."
              bitOffset: 10
              bitWidth: 1
              access: read-only
      - register:
          name: FRAME_CODE_LENGTH
          description: Frame code byte length register.
          addressOffset: 224
          size: 32
          fields:
            - name: FRAME_CODE_LENGTH
              description: Represents current frame code byte length.
              bitOffset: 0
              bitWidth: 24
              access: read-only
      - register:
          name: DEBUG_INFO0
          description: Debug information register0.
          addressOffset: 228
          size: 32
          fields:
            - name: TOP_CTRL_INTER_DEBUG_STATE
              description: Represents top_ctrl_inter module FSM info.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: TOP_CTRL_INTRA_DEBUG_STATE
              description: Represents top_ctrl_intra module FSM info.
              bitOffset: 4
              bitWidth: 3
              access: read-only
            - name: P_I_CMP_DEBUG_STATE
              description: Represents p_i_cmp module FSM info.
              bitOffset: 7
              bitWidth: 3
              access: read-only
            - name: MVD_DEBUG_STATE
              description: Represents mvd module FSM info.
              bitOffset: 10
              bitWidth: 3
              access: read-only
            - name: MC_CHROMA_IP_DEBUG_STATE
              description: Represents mc_chroma_ip module FSM info.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: INTRA_16X16_CHROMA_CTRL_DEBUG_STATE
              description: Represents intra_16x16_chroma_ctrl module FSM info.
              bitOffset: 14
              bitWidth: 4
              access: read-only
            - name: INTRA_4X4_CTRL_DEBUG_STATE
              description: Represents intra_4x4_ctrl module FSM info.
              bitOffset: 18
              bitWidth: 4
              access: read-only
            - name: INTRA_TOP_CTRL_DEBUG_STATE
              description: Represents intra_top_ctrl module FSM info.
              bitOffset: 22
              bitWidth: 3
              access: read-only
            - name: IME_CTRL_DEBUG_STATE
              description: Represents ime_ctrl module FSM info.
              bitOffset: 25
              bitWidth: 3
              access: read-only
      - register:
          name: DEBUG_INFO1
          description: Debug information register1.
          addressOffset: 232
          size: 32
          fields:
            - name: FME_CTRL_DEBUG_STATE
              description: Represents fme_ctrl module FSM info.
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: DECI_CALC_DEBUG_STATE
              description: "Represents deci_calc module's FSM info. DEV use only."
              bitOffset: 3
              bitWidth: 2
              access: read-only
            - name: DB_DEBUG_STATE
              description: Represents db module FSM info.
              bitOffset: 5
              bitWidth: 3
              access: read-only
            - name: CAVLC_ENC_DEBUG_STATE
              description: Represents cavlc module enc FSM info.
              bitOffset: 8
              bitWidth: 4
              access: read-only
            - name: CAVLC_SCAN_DEBUG_STATE
              description: Represents cavlc module scan FSM info.
              bitOffset: 12
              bitWidth: 4
              access: read-only
            - name: CAVLC_CTRL_DEBUG_STATE
              description: Represents cavlc module ctrl FSM info.
              bitOffset: 16
              bitWidth: 2
              access: read-only
            - name: BS_BUFFER_DEBUG_STATE
              description: Represents bs buffer overflow info.
              bitOffset: 18
              bitWidth: 1
              access: read-only
      - register:
          name: DEBUG_INFO2
          description: Debug information register2.
          addressOffset: 236
          size: 32
          fields:
            - name: P_RC_DONE_DEBUG_FLAG
              description: "Represents p rate ctrl done status.\\\\0: not done\\\\1: done."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: P_P_I_CMP_DONE_DEBUG_FLAG
              description: "Represents p p_i_cmp done status.\\\\0: not done\\\\1: done."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: P_MV_MERGE_DONE_DEBUG_FLAG
              description: "Represents p mv merge done status.\\\\0: not done\\\\1: done."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: P_MOVE_ORI_DONE_DEBUG_FLAG
              description: "Represents p move origin done status.\\\\0: not done\\\\1: done."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: P_MC_DONE_DEBUG_FLAG
              description: "Represents p mc done status.\\\\0: not done\\\\1: done."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: P_IME_DONE_DEBUG_FLAG
              description: "Represents p ime done status.\\\\0: not done\\\\1: done."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: P_GET_ORI_DONE_DEBUG_FLAG
              description: "Represents p get origin done status.\\\\0: not done\\\\1: done."
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: P_FME_DONE_DEBUG_FLAG
              description: "Represents p fme done status.\\\\0: not done\\\\1: done."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: P_FETCH_DONE_DEBUG_FLAG
              description: "Represents p fetch done status.\\\\0: not done\\\\1: done."
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: P_DB_DONE_DEBUG_FLAG
              description: "Represents p deblocking done status.\\\\0: not done\\\\1: done."
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: P_BS_BUF_DONE_DEBUG_FLAG
              description: "Represents p bitstream buffer done status.\\\\0: not done\\\\1: done."
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: REF_MOVE_2MB_LINE_DONE_DEBUG_FLAG
              description: "Represents dma move 2 ref mb line done status.\\\\0: not done\\\\1: done."
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: I_P_I_CMP_DONE_DEBUG_FLAG
              description: "Represents I p_i_cmp done status.\\\\0: not done\\\\1: done."
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: I_MOVE_ORI_DONE_DEBUG_FLAG
              description: "Represents I move origin done status.\\\\0: not done\\\\1: done."
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: I_GET_ORI_DONE_DEBUG_FLAG
              description: "Represents I get origin done status.\\\\0: not done\\\\1: done."
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: I_EC_DONE_DEBUG_FLAG
              description: "Represents I encoder done status.\\\\0: not done\\\\1: done."
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: I_DB_DONE_DEBUG_FLAG
              description: "Represents I deblocking done status.\\\\0: not done\\\\1: done."
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: I_BS_BUF_DONE_DEBUG_FLAG
              description: "Represents I bitstream buffer done status.\\\\0: not done\\\\1: done."
              bitOffset: 17
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: Version control register
          addressOffset: 240
          size: 32
          resetValue: 36717120
          fields:
            - name: LEDC_DATE
              description: Configures the version.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: H264_DMA
    description: H264 Encoder (DMA)
    groupName: H264_DMA
    baseAddress: 1342861312
    addressBlock:
      - offset: 0
        size: 988
        usage: registers
    interrupt:
      - name: H264_DMA2D_OUT_CH0
        value: 115
      - name: H264_DMA2D_OUT_CH1
        value: 116
      - name: H264_DMA2D_OUT_CH2
        value: 117
      - name: H264_DMA2D_OUT_CH3
        value: 118
      - name: H264_DMA2D_OUT_CH4
        value: 119
      - name: H264_DMA2D_IN_CH0
        value: 120
      - name: H264_DMA2D_IN_CH1
        value: 121
      - name: H264_DMA2D_IN_CH2
        value: 122
      - name: H264_DMA2D_IN_CH3
        value: 123
      - name: H264_DMA2D_IN_CH4
        value: 124
      - name: H264_DMA2D_IN_CH5
        value: 125
    registers:
      - register:
          name: OUT_CONF0_CH0
          description: TX CH0 config0 register
          addressOffset: 0
          size: 32
          resetValue: 2
          fields:
            - name: OUT_AUTO_WRBACK_CH0
              description: Set this bit to enable automatic outlink-writeback when all the data pointed by outlink descriptor has been received.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_MODE_CH0
              description: "EOF flag generation mode when receiving data. 1: EOF flag for Tx channel 0 is generated when data need to read has been popped from FIFO in DMA"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OUTDSCR_BURST_EN_CH0
              description: Set this bit to 1 to enable INCR burst transfer for Tx channel 0 reading link descriptor when accessing internal SRAM.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OUT_ECC_AES_EN_CH0
              description: "When access address space is ecc/aes area, this bit should be set to 1. In this case, the start address of square should be 16-bit aligned. The width of square multiply byte number of one pixel should be 16-bit aligned."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUT_CHECK_OWNER_CH0
              description: Set this bit to enable checking the owner attribute of the link descriptor.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: OUT_MEM_BURST_LENGTH_CH0
              description: "Block size of Tx channel 0. 0: single      1: 16 bytes      2: 32 bytes    3: 64 bytes    4: 128 bytes"
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: OUT_PAGE_BOUND_EN_CH0
              description: "Set this bit to 1 to make sure AXI read data don't cross the address boundary which define by mem_burst_length"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: OUT_REORDER_EN_CH0
              description: "Enable TX channel 0 macro block reorder when set to 1, only channel0 have this selection"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: OUT_RST_CH0
              description: Write 1 then write 0 to this bit to reset TX channel
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: OUT_CMD_DISABLE_CH0
              description: Write 1 before reset and write 0 after reset
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: OUT_ARB_WEIGHT_OPT_DIS_CH0
              description: Set this bit to 1 to disable arbiter optimum weight function.
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: OUT_INT_RAW_CH0
          description: TX CH0  interrupt raw register
          addressOffset: 4
          size: 32
          fields:
            - name: OUT_DONE_CH0_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel 0.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_CH0_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel 0.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_ERR_CH0_INT_RAW
              description: "The raw interrupt bit turns to high level when detecting outlink descriptor error, including owner error, the second and third word error of outlink descriptor for Tx channel 0."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OUT_TOTAL_EOF_CH0_INT_RAW
              description: The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel 0.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_OVF_L1_CH0_INT_RAW
              description: The raw interrupt bit turns to high level when fifo is overflow.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_UDF_L1_CH0_INT_RAW
              description: The raw interrupt bit turns to high level when fifo is underflow.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_OVF_L2_CH0_INT_RAW
              description: The raw interrupt bit turns to high level when fifo is overflow.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_UDF_L2_CH0_INT_RAW
              description: The raw interrupt bit turns to high level when fifo is underflow.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_TASK_OVF_CH0_INT_RAW
              description: The raw interrupt bit turns to high level when dscr ready task fifo is overflow.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: OUT_INT_ENA_CH0
          description: TX CH0  interrupt ena register
          addressOffset: 8
          size: 32
          fields:
            - name: OUT_DONE_CH0_INT_ENA
              description: The interrupt enable bit for the OUT_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_CH0_INT_ENA
              description: The interrupt enable bit for the OUT_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_ERR_CH0_INT_ENA
              description: The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OUT_TOTAL_EOF_CH0_INT_ENA
              description: The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_OVF_L1_CH0_INT_ENA
              description: The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_UDF_L1_CH0_INT_ENA
              description: The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_OVF_L2_CH0_INT_ENA
              description: The interrupt enable bit for the OUTFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_UDF_L2_CH0_INT_ENA
              description: The interrupt enable bit for the OUTFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_TASK_OVF_CH0_INT_ENA
              description: The interrupt enable bit for the OUT_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: OUT_INT_ST_CH0
          description: TX CH0  interrupt st register
          addressOffset: 12
          size: 32
          fields:
            - name: OUT_DONE_CH0_INT_ST
              description: The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: OUT_EOF_CH0_INT_ST
              description: The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: OUT_DSCR_ERR_CH0_INT_ST
              description: The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: OUT_TOTAL_EOF_CH0_INT_ST
              description: The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_OVF_L1_CH0_INT_ST
              description: The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_UDF_L1_CH0_INT_ST
              description: The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_OVF_L2_CH0_INT_ST
              description: The raw interrupt status bit for the OUTFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_UDF_L2_CH0_INT_ST
              description: The raw interrupt status bit for the OUTFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: OUT_DSCR_TASK_OVF_CH0_INT_ST
              description: The raw interrupt status bit for the OUT_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: OUT_INT_CLR_CH0
          description: TX CH0  interrupt clr register
          addressOffset: 16
          size: 32
          fields:
            - name: OUT_DONE_CH0_INT_CLR
              description: Set this bit to clear the OUT_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: OUT_EOF_CH0_INT_CLR
              description: Set this bit to clear the OUT_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: OUT_DSCR_ERR_CH0_INT_CLR
              description: Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: OUT_TOTAL_EOF_CH0_INT_CLR
              description: Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: OUTFIFO_OVF_L1_CH0_INT_CLR
              description: Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: OUTFIFO_UDF_L1_CH0_INT_CLR
              description: Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: OUTFIFO_OVF_L2_CH0_INT_CLR
              description: Set this bit to clear the OUTFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: OUTFIFO_UDF_L2_CH0_INT_CLR
              description: Set this bit to clear the OUTFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: OUT_DSCR_TASK_OVF_CH0_INT_CLR
              description: Set this bit to clear the OUT_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
      - register:
          name: OUTFIFO_STATUS_CH0
          description: TX CH0 outfifo status register
          addressOffset: 20
          size: 32
          resetValue: 131202
          fields:
            - name: OUTFIFO_FULL_L2_CH0
              description: Tx FIFO full signal for Tx channel 0.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_EMPTY_L2_CH0
              description: Tx FIFO empty signal for Tx channel 0.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_CNT_L2_CH0
              description: The register stores the byte number of the data in Tx FIFO for Tx channel 0.
              bitOffset: 2
              bitWidth: 4
              access: read-only
            - name: OUTFIFO_FULL_L1_CH0
              description: Tx FIFO full signal for Tx channel 0.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_EMPTY_L1_CH0
              description: Tx FIFO empty signal for Tx channel 0.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_CNT_L1_CH0
              description: The register stores the byte number of the data in Tx FIFO for Tx channel 0.
              bitOffset: 8
              bitWidth: 5
              access: read-only
            - name: OUTFIFO_FULL_L3_CH0
              description: Tx FIFO full signal for Tx channel 0.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_EMPTY_L3_CH0
              description: Tx FIFO empty signal for Tx channel 0.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_CNT_L3_CH0
              description: The register stores the 8byte number of the data in Tx FIFO for Tx channel 0.
              bitOffset: 18
              bitWidth: 2
              access: read-only
      - register:
          name: OUT_PUSH_CH0
          description: TX CH0 outfifo push register
          addressOffset: 24
          size: 32
          fields:
            - name: OUTFIFO_WDATA_CH0
              description: This register stores the data that need to be pushed into DMA Tx FIFO.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: OUTFIFO_PUSH_CH0
              description: Set this bit to push data into DMA Tx FIFO.
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: OUT_LINK_CONF_CH0
          description: TX CH0 out_link dscr ctrl register
          addressOffset: 28
          size: 32
          resetValue: 8388608
          fields:
            - name: OUTLINK_STOP_CH0
              description: Set this bit to stop dealing with the outlink descriptors.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: OUTLINK_START_CH0
              description: Set this bit to start dealing with the outlink descriptors.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: OUTLINK_RESTART_CH0
              description: Set this bit to restart a new outlink from the last address.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: OUTLINK_PARK_CH0
              description: "1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working."
              bitOffset: 23
              bitWidth: 1
              access: read-only
      - register:
          name: OUT_LINK_ADDR_CH0
          description: TX CH0 out_link dscr addr register
          addressOffset: 32
          size: 32
          fields:
            - name: OUTLINK_ADDR_CH0
              description: "This register stores the first outlink descriptor's address."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: OUT_STATE_CH0
          description: TX CH0 state register
          addressOffset: 36
          size: 32
          resetValue: 16777216
          fields:
            - name: OUTLINK_DSCR_ADDR_CH0
              description: "This register stores the current outlink descriptor's address."
              bitOffset: 0
              bitWidth: 18
              access: read-only
            - name: OUT_DSCR_STATE_CH0
              description: This register stores the current descriptor state machine state.
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: OUT_STATE_CH0
              description: This register stores the current control module state machine state.
              bitOffset: 20
              bitWidth: 4
              access: read-only
            - name: OUT_RESET_AVAIL_CH0
              description: This register indicate that if the channel reset is safety.
              bitOffset: 24
              bitWidth: 1
              access: read-only
      - register:
          name: OUT_EOF_DES_ADDR_CH0
          description: TX CH0 eof des addr register
          addressOffset: 40
          size: 32
          fields:
            - name: OUT_EOF_DES_ADDR_CH0
              description: This register stores the address of the outlink descriptor when the EOF bit in this descriptor is 1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_DSCR_CH0
          description: TX CH0 next dscr addr register
          addressOffset: 44
          size: 32
          fields:
            - name: OUTLINK_DSCR_CH0
              description: The address of the next outlink descriptor address y.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_DSCR_BF0_CH0
          description: TX CH0 last dscr addr register
          addressOffset: 48
          size: 32
          fields:
            - name: OUTLINK_DSCR_BF0_CH0
              description: "The address of the last outlink descriptor's next address y-1."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_DSCR_BF1_CH0
          description: TX CH0 second-to-last dscr addr register
          addressOffset: 52
          size: 32
          fields:
            - name: OUTLINK_DSCR_BF1_CH0
              description: "The address of the second-to-last outlink descriptor's next address y-2."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_ARB_CH0
          description: TX CH0 arb register
          addressOffset: 60
          size: 32
          resetValue: 17
          fields:
            - name: OUT_ARB_TOKEN_NUM_CH0
              description: Set the max number of token count of arbiter
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: EXTER_OUT_ARB_PRIORITY_CH0
              description: Set the priority of channel
              bitOffset: 4
              bitWidth: 2
              access: read-write
      - register:
          name: OUT_RO_STATUS_CH0
          description: TX CH0 reorder status register
          addressOffset: 64
          size: 32
          resetValue: 2048
          fields:
            - name: OUTFIFO_RO_CNT_CH0
              description: The register stores the 8byte number of the data in reorder Tx FIFO for channel 0.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: OUT_RO_WR_STATE_CH0
              description: The register stores the state of read ram of reorder
              bitOffset: 6
              bitWidth: 2
              access: read-only
            - name: OUT_RO_RD_STATE_CH0
              description: The register stores the state of write ram of reorder
              bitOffset: 8
              bitWidth: 2
              access: read-only
            - name: OUT_PIXEL_BYTE_CH0
              description: "the number of bytes contained in a pixel at TX channel     0: 1byte     1: 1.5bytes     2 : 2bytes     3: 2.5bytes     4: 3bytes     5: 4bytes"
              bitOffset: 10
              bitWidth: 4
              access: read-only
            - name: OUT_BURST_BLOCK_NUM_CH0
              description: the number of macro blocks contained in a burst of data at TX channel
              bitOffset: 14
              bitWidth: 4
              access: read-only
      - register:
          name: OUT_RO_PD_CONF_CH0
          description: TX CH0 reorder power config register
          addressOffset: 68
          size: 32
          resetValue: 32
          fields:
            - name: OUT_RO_RAM_FORCE_PD_CH0
              description: dma reorder ram power down
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: OUT_RO_RAM_FORCE_PU_CH0
              description: dma reorder ram power up
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUT_RO_RAM_CLK_FO_CH0
              description: "1: Force to open the clock and bypass the gate-clock when accessing the RAM in DMA. 0: A gate-clock will be used when accessing the RAM in DMA."
              bitOffset: 6
              bitWidth: 1
              access: read-write
      - register:
          name: OUT_MODE_ENABLE_CH0
          description: tx CH0 mode enable register
          addressOffset: 80
          size: 32
          fields:
            - name: OUT_TEST_MODE_ENABLE_CH0
              description: "tx CH0 test mode enable.0 : H264_DMA work in normal mode.1 : H264_DMA work in test mode"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: OUT_MODE_YUV_CH0
          description: tx CH0 test mode yuv value register
          addressOffset: 84
          size: 32
          fields:
            - name: OUT_TEST_Y_VALUE_CH0
              description: tx CH0 test mode y value
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: OUT_TEST_U_VALUE_CH0
              description: tx CH0 test mode u value
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: OUT_TEST_V_VALUE_CH0
              description: tx CH0 test mode v value
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: OUT_ETM_CONF_CH0
          description: TX CH0 ETM config register
          addressOffset: 104
          size: 32
          resetValue: 4
          fields:
            - name: OUT_ETM_EN_CH0
              description: Set this bit to 1 to enable ETM task function
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUT_ETM_LOOP_EN_CH0
              description: "when this bit is 1, dscr can be processed after receiving a task"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_TASK_MAK_CH0
              description: ETM dscr_ready maximum cache numbers
              bitOffset: 2
              bitWidth: 2
              access: read-write
      - register:
          name: OUT_BUF_LEN_CH0
          description: tx CH0 buf len register
          addressOffset: 112
          size: 32
          fields:
            - name: OUT_CMDFIFO_BUF_LEN_HB_CH0
              description: only for debug
              bitOffset: 0
              bitWidth: 13
              access: read-only
      - register:
          name: OUT_FIFO_BCNT_CH0
          description: tx CH0 fifo byte cnt register
          addressOffset: 116
          size: 32
          fields:
            - name: OUT_CMDFIFO_OUTFIFO_BCNT_CH0
              description: only for debug
              bitOffset: 0
              bitWidth: 10
              access: read-only
      - register:
          name: OUT_PUSH_BYTECNT_CH0
          description: tx CH0 push byte cnt register
          addressOffset: 120
          size: 32
          resetValue: 255
          fields:
            - name: OUT_CMDFIFO_PUSH_BYTECNT_CH0
              description: only for debug
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: OUT_XADDR_CH0
          description: tx CH0 xaddr register
          addressOffset: 124
          size: 32
          fields:
            - name: OUT_CMDFIFO_XADDR_CH0
              description: only for debug
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_CONF0_CH1
          description: TX CH1 config0 register
          addressOffset: 256
          size: 32
          resetValue: 2
          fields:
            - name: OUT_AUTO_WRBACK_CH1
              description: Set this bit to enable automatic outlink-writeback when all the data pointed by outlink descriptor has been received.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_MODE_CH1
              description: "EOF flag generation mode when receiving data. 1: EOF flag for Tx channel 0 is generated when data need to read has been popped from FIFO in DMA"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OUTDSCR_BURST_EN_CH1
              description: Set this bit to 1 to enable INCR burst transfer for Tx channel 0 reading link descriptor when accessing internal SRAM.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OUT_ECC_AES_EN_CH1
              description: "When access address space is ecc/aes area, this bit should be set to 1. In this case, the start address of square should be 16-bit aligned. The width of square multiply byte number of one pixel should be 16-bit aligned."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUT_CHECK_OWNER_CH1
              description: Set this bit to enable checking the owner attribute of the link descriptor.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: OUT_MEM_BURST_LENGTH_CH1
              description: "Block size of Tx channel 1. 0: single      1: 16 bytes      2: 32 bytes    3: 64 bytes    4: 128 64 bytes"
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: OUT_PAGE_BOUND_EN_CH1
              description: "Set this bit to 1 to make sure AXI read data don't cross the address boundary which define by mem_burst_length"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: OUT_RST_CH1
              description: Write 1 then write 0 to this bit to reset TX channel
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: OUT_CMD_DISABLE_CH1
              description: Write 1 before reset and write 0 after reset
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: OUT_ARB_WEIGHT_OPT_DIS_CH1
              description: Set this bit to 1 to disable arbiter optimum weight function.
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: OUT_INT_RAW_CH1
          description: TX CH1  interrupt raw register
          addressOffset: 260
          size: 32
          fields:
            - name: OUT_DONE_CH1_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel 0.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_CH1_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel 0.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_ERR_CH1_INT_RAW
              description: "The raw interrupt bit turns to high level when detecting outlink descriptor error, including owner error, the second and third word error of outlink descriptor for Tx channel 0."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OUT_TOTAL_EOF_CH1_INT_RAW
              description: The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel 0.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_OVF_L1_CH1_INT_RAW
              description: The raw interrupt bit turns to high level when fifo is overflow.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_UDF_L1_CH1_INT_RAW
              description: The raw interrupt bit turns to high level when fifo is underflow.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_OVF_L2_CH1_INT_RAW
              description: The raw interrupt bit turns to high level when fifo is overflow.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_UDF_L2_CH1_INT_RAW
              description: The raw interrupt bit turns to high level when fifo is underflow.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_TASK_OVF_CH1_INT_RAW
              description: The raw interrupt bit turns to high level when dscr ready task fifo is overflow.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: OUT_INT_ENA_CH1
          description: TX CH1  interrupt ena register
          addressOffset: 264
          size: 32
          fields:
            - name: OUT_DONE_CH1_INT_ENA
              description: The interrupt enable bit for the OUT_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_CH1_INT_ENA
              description: The interrupt enable bit for the OUT_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_ERR_CH1_INT_ENA
              description: The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OUT_TOTAL_EOF_CH1_INT_ENA
              description: The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_OVF_L1_CH1_INT_ENA
              description: The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_UDF_L1_CH1_INT_ENA
              description: The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_OVF_L2_CH1_INT_ENA
              description: The interrupt enable bit for the OUTFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_UDF_L2_CH1_INT_ENA
              description: The interrupt enable bit for the OUTFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_TASK_OVF_CH1_INT_ENA
              description: The interrupt enable bit for the OUT_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: OUT_INT_ST_CH1
          description: TX CH1  interrupt st register
          addressOffset: 268
          size: 32
          fields:
            - name: OUT_DONE_CH1_INT_ST
              description: The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: OUT_EOF_CH1_INT_ST
              description: The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: OUT_DSCR_ERR_CH1_INT_ST
              description: The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: OUT_TOTAL_EOF_CH1_INT_ST
              description: The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_OVF_L1_CH1_INT_ST
              description: The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_UDF_L1_CH1_INT_ST
              description: The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_OVF_L2_CH1_INT_ST
              description: The raw interrupt status bit for the OUTFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_UDF_L2_CH1_INT_ST
              description: The raw interrupt status bit for the OUTFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: OUT_DSCR_TASK_OVF_CH1_INT_ST
              description: The raw interrupt status bit for the OUT_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: OUT_INT_CLR_CH1
          description: TX CH1  interrupt clr register
          addressOffset: 272
          size: 32
          fields:
            - name: OUT_DONE_CH1_INT_CLR
              description: Set this bit to clear the OUT_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: OUT_EOF_CH1_INT_CLR
              description: Set this bit to clear the OUT_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: OUT_DSCR_ERR_CH1_INT_CLR
              description: Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: OUT_TOTAL_EOF_CH1_INT_CLR
              description: Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: OUTFIFO_OVF_L1_CH1_INT_CLR
              description: Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: OUTFIFO_UDF_L1_CH1_INT_CLR
              description: Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: OUTFIFO_OVF_L2_CH1_INT_CLR
              description: Set this bit to clear the OUTFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: OUTFIFO_UDF_L2_CH1_INT_CLR
              description: Set this bit to clear the OUTFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: OUT_DSCR_TASK_OVF_CH1_INT_CLR
              description: Set this bit to clear the OUT_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
      - register:
          name: OUTFIFO_STATUS_CH1
          description: TX CH1 outfifo status register
          addressOffset: 276
          size: 32
          resetValue: 131202
          fields:
            - name: OUTFIFO_FULL_L2_CH1
              description: Tx FIFO full signal for Tx channel 1.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_EMPTY_L2_CH1
              description: Tx FIFO empty signal for Tx channel 1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_CNT_L2_CH1
              description: The register stores the byte number of the data in Tx FIFO for Tx channel 1.
              bitOffset: 2
              bitWidth: 4
              access: read-only
            - name: OUTFIFO_FULL_L1_CH1
              description: Tx FIFO full signal for Tx channel 1.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_EMPTY_L1_CH1
              description: Tx FIFO empty signal for Tx channel 1.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_CNT_L1_CH1
              description: The register stores the byte number of the data in Tx FIFO for Tx channel 1.
              bitOffset: 8
              bitWidth: 5
              access: read-only
            - name: OUTFIFO_FULL_L3_CH1
              description: Tx FIFO full signal for Tx channel 1.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_EMPTY_L3_CH1
              description: Tx FIFO empty signal for Tx channel 1.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_CNT_L3_CH1
              description: The register stores the byte number of the data in Tx FIFO for Tx channel 1.
              bitOffset: 18
              bitWidth: 2
              access: read-only
      - register:
          name: OUT_PUSH_CH1
          description: TX CH1 outfifo push register
          addressOffset: 280
          size: 32
          fields:
            - name: OUTFIFO_WDATA_CH1
              description: This register stores the data that need to be pushed into DMA Tx FIFO.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: OUTFIFO_PUSH_CH1
              description: Set this bit to push data into DMA Tx FIFO.
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: OUT_LINK_CONF_CH1
          description: TX CH1 out_link dscr ctrl register
          addressOffset: 284
          size: 32
          resetValue: 8388608
          fields:
            - name: OUTLINK_STOP_CH1
              description: Set this bit to stop dealing with the outlink descriptors.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: OUTLINK_START_CH1
              description: Set this bit to start dealing with the outlink descriptors.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: OUTLINK_RESTART_CH1
              description: Set this bit to restart a new outlink from the last address.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: OUTLINK_PARK_CH1
              description: "1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working."
              bitOffset: 23
              bitWidth: 1
              access: read-only
      - register:
          name: OUT_LINK_ADDR_CH1
          description: TX CH1 out_link dscr addr register
          addressOffset: 288
          size: 32
          fields:
            - name: OUTLINK_ADDR_CH1
              description: "This register stores the first outlink descriptor's address."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: OUT_STATE_CH1
          description: TX CH1 state register
          addressOffset: 292
          size: 32
          resetValue: 16777216
          fields:
            - name: OUTLINK_DSCR_ADDR_CH1
              description: "This register stores the current outlink descriptor's address."
              bitOffset: 0
              bitWidth: 18
              access: read-only
            - name: OUT_DSCR_STATE_CH1
              description: This register stores the current descriptor state machine state.
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: OUT_STATE_CH1
              description: This register stores the current control module state machine state.
              bitOffset: 20
              bitWidth: 4
              access: read-only
            - name: OUT_RESET_AVAIL_CH1
              description: This register indicate that if the channel reset is safety.
              bitOffset: 24
              bitWidth: 1
              access: read-only
      - register:
          name: OUT_EOF_DES_ADDR_CH1
          description: TX CH1 eof des addr register
          addressOffset: 296
          size: 32
          fields:
            - name: OUT_EOF_DES_ADDR_CH1
              description: This register stores the address of the outlink descriptor when the EOF bit in this descriptor is 1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_DSCR_CH1
          description: TX CH1 next dscr addr register
          addressOffset: 300
          size: 32
          fields:
            - name: OUTLINK_DSCR_CH1
              description: The address of the next outlink descriptor address y.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_DSCR_BF0_CH1
          description: TX CH1 last dscr addr register
          addressOffset: 304
          size: 32
          fields:
            - name: OUTLINK_DSCR_BF0_CH1
              description: "The address of the last outlink descriptor's next address y-1."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_DSCR_BF1_CH1
          description: TX CH1 second-to-last dscr addr register
          addressOffset: 308
          size: 32
          fields:
            - name: OUTLINK_DSCR_BF1_CH1
              description: "The address of the second-to-last outlink descriptor's next address y-2."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_ARB_CH1
          description: TX CH1 arb register
          addressOffset: 316
          size: 32
          resetValue: 65
          fields:
            - name: OUT_ARB_TOKEN_NUM_CH1
              description: Set the max number of token count of arbiter
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: INTER_OUT_ARB_PRIORITY_CH1
              description: Set the priority of channel
              bitOffset: 6
              bitWidth: 1
              access: read-write
      - register:
          name: OUT_ETM_CONF_CH1
          description: TX CH1 ETM config register
          addressOffset: 360
          size: 32
          resetValue: 4
          fields:
            - name: OUT_ETM_EN_CH1
              description: Set this bit to 1 to enable ETM task function
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUT_ETM_LOOP_EN_CH1
              description: "when this bit is 1, dscr can be processed after receiving a task"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_TASK_MAK_CH1
              description: ETM dscr_ready maximum cache numbers
              bitOffset: 2
              bitWidth: 2
              access: read-write
      - register:
          name: OUT_BUF_LEN_CH1
          description: tx CH1 buf len register
          addressOffset: 368
          size: 32
          fields:
            - name: OUT_CMDFIFO_BUF_LEN_HB_CH1
              description: only for debug
              bitOffset: 0
              bitWidth: 13
              access: read-only
      - register:
          name: OUT_FIFO_BCNT_CH1
          description: tx CH1 fifo byte cnt register
          addressOffset: 372
          size: 32
          fields:
            - name: OUT_CMDFIFO_OUTFIFO_BCNT_CH1
              description: only for debug
              bitOffset: 0
              bitWidth: 10
              access: read-only
      - register:
          name: OUT_PUSH_BYTECNT_CH1
          description: tx CH1 push byte cnt register
          addressOffset: 376
          size: 32
          resetValue: 255
          fields:
            - name: OUT_CMDFIFO_PUSH_BYTECNT_CH1
              description: only for debug
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: OUT_XADDR_CH1
          description: tx CH1 xaddr register
          addressOffset: 380
          size: 32
          fields:
            - name: OUT_CMDFIFO_XADDR_CH1
              description: only for debug
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_CONF0_CH2
          description: TX CH2 config0 register
          addressOffset: 512
          size: 32
          resetValue: 2
          fields:
            - name: OUT_AUTO_WRBACK_CH2
              description: Set this bit to enable automatic outlink-writeback when all the data pointed by outlink descriptor has been received.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_MODE_CH2
              description: "EOF flag generation mode when receiving data. 1: EOF flag for Tx channel 0 is generated when data need to read has been popped from FIFO in DMA"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OUTDSCR_BURST_EN_CH2
              description: Set this bit to 1 to enable INCR burst transfer for Tx channel 0 reading link descriptor when accessing internal SRAM.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OUT_ECC_AES_EN_CH2
              description: "When access address space is ecc/aes area, this bit should be set to 1. In this case, the start address of square should be 16-bit aligned. The width of square multiply byte number of one pixel should be 16-bit aligned."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUT_CHECK_OWNER_CH2
              description: Set this bit to enable checking the owner attribute of the link descriptor.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: OUT_MEM_BURST_LENGTH_CH2
              description: "Block size of Tx channel 2. 0: single      1: 16 bytes      2: 32 bytes    3: 64 bytes    4: 128 bytes"
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: OUT_PAGE_BOUND_EN_CH2
              description: "Set this bit to 1 to make sure AXI read data don't cross the address boundary which define by mem_burst_length"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: OUT_RST_CH2
              description: Write 1 then write 0 to this bit to reset TX channel
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: OUT_CMD_DISABLE_CH2
              description: Write 1 before reset and write 0 after reset
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: OUT_ARB_WEIGHT_OPT_DIS_CH2
              description: Set this bit to 1 to disable arbiter optimum weight function.
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: OUT_INT_RAW_CH2
          description: TX CH2  interrupt raw register
          addressOffset: 516
          size: 32
          fields:
            - name: OUT_DONE_CH2_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel 0.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_CH2_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel 0.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_ERR_CH2_INT_RAW
              description: "The raw interrupt bit turns to high level when detecting outlink descriptor error, including owner error, the second and third word error of outlink descriptor for Tx channel 0."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OUT_TOTAL_EOF_CH2_INT_RAW
              description: The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel 0.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_OVF_L1_CH2_INT_RAW
              description: The raw interrupt bit turns to high level when fifo is overflow.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_UDF_L1_CH2_INT_RAW
              description: The raw interrupt bit turns to high level when fifo is underflow.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_OVF_L2_CH2_INT_RAW
              description: The raw interrupt bit turns to high level when fifo is overflow.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_UDF_L2_CH2_INT_RAW
              description: The raw interrupt bit turns to high level when fifo is underflow.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_TASK_OVF_CH2_INT_RAW
              description: The raw interrupt bit turns to high level when dscr ready task fifo is overflow.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: OUT_INT_ENA_CH2
          description: TX CH2  interrupt ena register
          addressOffset: 520
          size: 32
          fields:
            - name: OUT_DONE_CH2_INT_ENA
              description: The interrupt enable bit for the OUT_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_CH2_INT_ENA
              description: The interrupt enable bit for the OUT_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_ERR_CH2_INT_ENA
              description: The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OUT_TOTAL_EOF_CH2_INT_ENA
              description: The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_OVF_L1_CH2_INT_ENA
              description: The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_UDF_L1_CH2_INT_ENA
              description: The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_OVF_L2_CH2_INT_ENA
              description: The interrupt enable bit for the OUTFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_UDF_L2_CH2_INT_ENA
              description: The interrupt enable bit for the OUTFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_TASK_OVF_CH2_INT_ENA
              description: The interrupt enable bit for the OUT_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: OUT_INT_ST_CH2
          description: TX CH2  interrupt st register
          addressOffset: 524
          size: 32
          fields:
            - name: OUT_DONE_CH2_INT_ST
              description: The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: OUT_EOF_CH2_INT_ST
              description: The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: OUT_DSCR_ERR_CH2_INT_ST
              description: The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: OUT_TOTAL_EOF_CH2_INT_ST
              description: The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_OVF_L1_CH2_INT_ST
              description: The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_UDF_L1_CH2_INT_ST
              description: The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_OVF_L2_CH2_INT_ST
              description: The raw interrupt status bit for the OUTFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_UDF_L2_CH2_INT_ST
              description: The raw interrupt status bit for the OUTFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: OUT_DSCR_TASK_OVF_CH2_INT_ST
              description: The raw interrupt status bit for the OUT_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: OUT_INT_CLR_CH2
          description: TX CH2  interrupt clr register
          addressOffset: 528
          size: 32
          fields:
            - name: OUT_DONE_CH2_INT_CLR
              description: Set this bit to clear the OUT_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: OUT_EOF_CH2_INT_CLR
              description: Set this bit to clear the OUT_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: OUT_DSCR_ERR_CH2_INT_CLR
              description: Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: OUT_TOTAL_EOF_CH2_INT_CLR
              description: Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: OUTFIFO_OVF_L1_CH2_INT_CLR
              description: Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: OUTFIFO_UDF_L1_CH2_INT_CLR
              description: Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: OUTFIFO_OVF_L2_CH2_INT_CLR
              description: Set this bit to clear the OUTFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: OUTFIFO_UDF_L2_CH2_INT_CLR
              description: Set this bit to clear the OUTFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: OUT_DSCR_TASK_OVF_CH2_INT_CLR
              description: Set this bit to clear the OUT_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
      - register:
          name: OUTFIFO_STATUS_CH2
          description: TX CH2 outfifo status register
          addressOffset: 532
          size: 32
          resetValue: 131202
          fields:
            - name: OUTFIFO_FULL_L2_CH2
              description: Tx FIFO full signal for Tx channel 2.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_EMPTY_L2_CH2
              description: Tx FIFO empty signal for Tx channel 2.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_CNT_L2_CH2
              description: The register stores the byte number of the data in Tx FIFO for Tx channel 2.
              bitOffset: 2
              bitWidth: 4
              access: read-only
            - name: OUTFIFO_FULL_L1_CH2
              description: Tx FIFO full signal for Tx channel 2.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_EMPTY_L1_CH2
              description: Tx FIFO empty signal for Tx channel 2.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_CNT_L1_CH2
              description: The register stores the byte number of the data in Tx FIFO for Tx channel 2.
              bitOffset: 8
              bitWidth: 5
              access: read-only
            - name: OUTFIFO_FULL_L3_CH2
              description: Tx FIFO full signal for Tx channel 2.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_EMPTY_L3_CH2
              description: Tx FIFO empty signal for Tx channel 2.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_CNT_L3_CH2
              description: The register stores the byte number of the data in Tx FIFO for Tx channel 2.
              bitOffset: 18
              bitWidth: 2
              access: read-only
      - register:
          name: OUT_PUSH_CH2
          description: TX CH2 outfifo push register
          addressOffset: 536
          size: 32
          fields:
            - name: OUTFIFO_WDATA_CH2
              description: This register stores the data that need to be pushed into DMA Tx FIFO.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: OUTFIFO_PUSH_CH2
              description: Set this bit to push data into DMA Tx FIFO.
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: OUT_LINK_CONF_CH2
          description: TX CH2 out_link dscr ctrl register
          addressOffset: 540
          size: 32
          resetValue: 8388608
          fields:
            - name: OUTLINK_STOP_CH2
              description: Set this bit to stop dealing with the outlink descriptors.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: OUTLINK_START_CH2
              description: Set this bit to start dealing with the outlink descriptors.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: OUTLINK_RESTART_CH2
              description: Set this bit to restart a new outlink from the last address.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: OUTLINK_PARK_CH2
              description: "1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working."
              bitOffset: 23
              bitWidth: 1
              access: read-only
      - register:
          name: OUT_LINK_ADDR_CH2
          description: TX CH2 out_link dscr addr register
          addressOffset: 544
          size: 32
          fields:
            - name: OUTLINK_ADDR_CH2
              description: "This register stores the first outlink descriptor's address."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: OUT_STATE_CH2
          description: TX CH2 state register
          addressOffset: 548
          size: 32
          resetValue: 16777216
          fields:
            - name: OUTLINK_DSCR_ADDR_CH2
              description: "This register stores the current outlink descriptor's address."
              bitOffset: 0
              bitWidth: 18
              access: read-only
            - name: OUT_DSCR_STATE_CH2
              description: This register stores the current descriptor state machine state.
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: OUT_STATE_CH2
              description: This register stores the current control module state machine state.
              bitOffset: 20
              bitWidth: 4
              access: read-only
            - name: OUT_RESET_AVAIL_CH2
              description: This register indicate that if the channel reset is safety.
              bitOffset: 24
              bitWidth: 1
              access: read-only
      - register:
          name: OUT_EOF_DES_ADDR_CH2
          description: TX CH2 eof des addr register
          addressOffset: 552
          size: 32
          fields:
            - name: OUT_EOF_DES_ADDR_CH2
              description: This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_DSCR_CH2
          description: TX CH2 next dscr addr register
          addressOffset: 556
          size: 32
          fields:
            - name: OUTLINK_DSCR_CH2
              description: The address of the next outlink descriptor address y.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_DSCR_BF0_CH2
          description: TX CH2 last dscr addr register
          addressOffset: 560
          size: 32
          fields:
            - name: OUTLINK_DSCR_BF0_CH2
              description: "The address of the last outlink descriptor's next address y-1."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_DSCR_BF1_CH2
          description: TX CH2 second-to-last dscr addr register
          addressOffset: 564
          size: 32
          fields:
            - name: OUTLINK_DSCR_BF1_CH2
              description: "The address of the second-to-last outlink descriptor's next address y-2."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_ARB_CH2
          description: TX CH2 arb register
          addressOffset: 572
          size: 32
          resetValue: 65
          fields:
            - name: OUT_ARB_TOKEN_NUM_CH2
              description: Set the max number of token count of arbiter
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: INTER_OUT_ARB_PRIORITY_CH2
              description: Set the priority of channel
              bitOffset: 6
              bitWidth: 1
              access: read-write
      - register:
          name: OUT_ETM_CONF_CH2
          description: TX CH2 ETM config register
          addressOffset: 616
          size: 32
          resetValue: 4
          fields:
            - name: OUT_ETM_EN_CH2
              description: Set this bit to 1 to enable ETM task function
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUT_ETM_LOOP_EN_CH2
              description: "when this bit is 1, dscr can be processed after receiving a task"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_TASK_MAK_CH2
              description: ETM dscr_ready maximum cache numbers
              bitOffset: 2
              bitWidth: 2
              access: read-write
      - register:
          name: OUT_BUF_LEN_CH2
          description: tx CH2 buf len register
          addressOffset: 624
          size: 32
          fields:
            - name: OUT_CMDFIFO_BUF_LEN_HB_CH2
              description: only for debug
              bitOffset: 0
              bitWidth: 13
              access: read-only
      - register:
          name: OUT_FIFO_BCNT_CH2
          description: tx CH2 fifo byte cnt register
          addressOffset: 628
          size: 32
          fields:
            - name: OUT_CMDFIFO_OUTFIFO_BCNT_CH2
              description: only for debug
              bitOffset: 0
              bitWidth: 10
              access: read-only
      - register:
          name: OUT_PUSH_BYTECNT_CH2
          description: tx CH2 push byte cnt register
          addressOffset: 632
          size: 32
          resetValue: 255
          fields:
            - name: OUT_CMDFIFO_PUSH_BYTECNT_CH2
              description: only for debug
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: OUT_XADDR_CH2
          description: tx CH2 xaddr register
          addressOffset: 636
          size: 32
          fields:
            - name: OUT_CMDFIFO_XADDR_CH2
              description: only for debug
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_CONF0_CH3
          description: TX CH3 config0 register
          addressOffset: 768
          size: 32
          resetValue: 2
          fields:
            - name: OUT_AUTO_WRBACK_CH3
              description: Set this bit to enable automatic outlink-writeback when all the data pointed by outlink descriptor has been received.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_MODE_CH3
              description: "EOF flag generation mode when receiving data. 1: EOF flag for Tx channel 0 is generated when data need to read has been popped from FIFO in DMA"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OUTDSCR_BURST_EN_CH3
              description: Set this bit to 1 to enable INCR burst transfer for Tx channel 0 reading link descriptor when accessing internal SRAM.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OUT_ECC_AES_EN_CH3
              description: "When access address space is ecc/aes area, this bit should be set to 1. In this case, the start address of square should be 16-bit aligned. The width of square multiply byte number of one pixel should be 16-bit aligned."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUT_CHECK_OWNER_CH3
              description: Set this bit to enable checking the owner attribute of the link descriptor.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: OUT_MEM_BURST_LENGTH_CH3
              description: "Block size of Tx channel 3. 0: single      1: 16 bytes      2: 32 bytes    3: 64 bytes    4: 128 bytes"
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: OUT_PAGE_BOUND_EN_CH3
              description: "Set this bit to 1 to make sure AXI read data don't cross the address boundary which define by mem_burst_length"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: OUT_ARB_WEIGHT_OPT_DIS_CH3
              description: Set this bit to 1 to disable arbiter optimum weight function.
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: OUT_INT_RAW_CH3
          description: TX CH3  interrupt raw register
          addressOffset: 772
          size: 32
          fields:
            - name: OUT_DONE_CH3_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel 0.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_CH3_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel 0.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_ERR_CH3_INT_RAW
              description: "The raw interrupt bit turns to high level when detecting outlink descriptor error, including owner error, the second and third word error of outlink descriptor for Tx channel 0."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OUT_TOTAL_EOF_CH3_INT_RAW
              description: The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel 0.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_OVF_L1_CH3_INT_RAW
              description: The raw interrupt bit turns to high level when fifo is overflow.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_UDF_L1_CH3_INT_RAW
              description: The raw interrupt bit turns to high level when fifo is underflow.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_OVF_L2_CH3_INT_RAW
              description: The raw interrupt bit turns to high level when fifo is overflow.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_UDF_L2_CH3_INT_RAW
              description: The raw interrupt bit turns to high level when fifo is underflow.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_TASK_OVF_CH3_INT_RAW
              description: The raw interrupt bit turns to high level when dscr ready task fifo is overflow.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: OUT_INT_ENA_CH3
          description: TX CH3  interrupt ena register
          addressOffset: 776
          size: 32
          fields:
            - name: OUT_DONE_CH3_INT_ENA
              description: The interrupt enable bit for the OUT_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_CH3_INT_ENA
              description: The interrupt enable bit for the OUT_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_ERR_CH3_INT_ENA
              description: The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OUT_TOTAL_EOF_CH3_INT_ENA
              description: The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_OVF_L1_CH3_INT_ENA
              description: The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_UDF_L1_CH3_INT_ENA
              description: The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_OVF_L2_CH3_INT_ENA
              description: The interrupt enable bit for the OUTFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_UDF_L2_CH3_INT_ENA
              description: The interrupt enable bit for the OUTFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_TASK_OVF_CH3_INT_ENA
              description: The interrupt enable bit for the OUT_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: OUT_INT_ST_CH3
          description: TX CH3  interrupt st register
          addressOffset: 780
          size: 32
          fields:
            - name: OUT_DONE_CH3_INT_ST
              description: The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: OUT_EOF_CH3_INT_ST
              description: The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: OUT_DSCR_ERR_CH3_INT_ST
              description: The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: OUT_TOTAL_EOF_CH3_INT_ST
              description: The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_OVF_L1_CH3_INT_ST
              description: The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_UDF_L1_CH3_INT_ST
              description: The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_OVF_L2_CH3_INT_ST
              description: The raw interrupt status bit for the OUTFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_UDF_L2_CH3_INT_ST
              description: The raw interrupt status bit for the OUTFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: OUT_DSCR_TASK_OVF_CH3_INT_ST
              description: The raw interrupt status bit for the OUT_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: OUT_INT_CLR_CH3
          description: TX CH3  interrupt clr register
          addressOffset: 784
          size: 32
          fields:
            - name: OUT_DONE_CH3_INT_CLR
              description: Set this bit to clear the OUT_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: OUT_EOF_CH3_INT_CLR
              description: Set this bit to clear the OUT_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: OUT_DSCR_ERR_CH3_INT_CLR
              description: Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: OUT_TOTAL_EOF_CH3_INT_CLR
              description: Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: OUTFIFO_OVF_L1_CH3_INT_CLR
              description: Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: OUTFIFO_UDF_L1_CH3_INT_CLR
              description: Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: OUTFIFO_OVF_L2_CH3_INT_CLR
              description: Set this bit to clear the OUTFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: OUTFIFO_UDF_L2_CH3_INT_CLR
              description: Set this bit to clear the OUTFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: OUT_DSCR_TASK_OVF_CH3_INT_CLR
              description: Set this bit to clear the OUT_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
      - register:
          name: OUTFIFO_STATUS_CH3
          description: TX CH3 outfifo status register
          addressOffset: 788
          size: 32
          resetValue: 131202
          fields:
            - name: OUTFIFO_FULL_L2_CH3
              description: Tx FIFO full signal for Tx channel 2.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_EMPTY_L2_CH3
              description: Tx FIFO empty signal for Tx channel 2.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_CNT_L2_CH3
              description: The register stores the byte number of the data in Tx FIFO for Tx channel 2.
              bitOffset: 2
              bitWidth: 4
              access: read-only
            - name: OUTFIFO_FULL_L1_CH3
              description: Tx FIFO full signal for Tx channel 2.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_EMPTY_L1_CH3
              description: Tx FIFO empty signal for Tx channel 2.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_CNT_L1_CH3
              description: The register stores the byte number of the data in Tx FIFO for Tx channel 2.
              bitOffset: 8
              bitWidth: 5
              access: read-only
            - name: OUTFIFO_FULL_L3_CH3
              description: Tx FIFO full signal for Tx channel 2.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_EMPTY_L3_CH3
              description: Tx FIFO empty signal for Tx channel 2.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_CNT_L3_CH3
              description: The register stores the byte number of the data in Tx FIFO for Tx channel 2.
              bitOffset: 18
              bitWidth: 2
              access: read-only
      - register:
          name: OUT_PUSH_CH3
          description: TX CH3 outfifo push register
          addressOffset: 792
          size: 32
          fields:
            - name: OUTFIFO_WDATA_CH3
              description: This register stores the data that need to be pushed into DMA Tx FIFO.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: OUTFIFO_PUSH_CH3
              description: Set this bit to push data into DMA Tx FIFO.
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: OUT_LINK_CONF_CH3
          description: TX CH3 out_link dscr ctrl register
          addressOffset: 796
          size: 32
          resetValue: 8388608
          fields:
            - name: OUTLINK_STOP_CH3
              description: Set this bit to stop dealing with the outlink descriptors.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: OUTLINK_START_CH3
              description: Set this bit to start dealing with the outlink descriptors.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: OUTLINK_RESTART_CH3
              description: Set this bit to restart a new outlink from the last address.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: OUTLINK_PARK_CH3
              description: "1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working."
              bitOffset: 23
              bitWidth: 1
              access: read-only
      - register:
          name: OUT_LINK_ADDR_CH3
          description: TX CH3 out_link dscr addr register
          addressOffset: 800
          size: 32
          fields:
            - name: OUTLINK_ADDR_CH3
              description: "This register stores the first outlink descriptor's address."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: OUT_STATE_CH3
          description: TX CH3 state register
          addressOffset: 804
          size: 32
          fields:
            - name: OUTLINK_DSCR_ADDR_CH3
              description: "This register stores the current outlink descriptor's address."
              bitOffset: 0
              bitWidth: 18
              access: read-only
            - name: OUT_DSCR_STATE_CH3
              description: This register stores the current descriptor state machine state.
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: OUT_STATE_CH3
              description: This register stores the current control module state machine state.
              bitOffset: 20
              bitWidth: 4
              access: read-only
      - register:
          name: OUT_EOF_DES_ADDR_CH3
          description: TX CH3 eof des addr register
          addressOffset: 808
          size: 32
          fields:
            - name: OUT_EOF_DES_ADDR_CH3
              description: This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_DSCR_CH3
          description: TX CH3 next dscr addr register
          addressOffset: 812
          size: 32
          fields:
            - name: OUTLINK_DSCR_CH3
              description: The address of the next outlink descriptor address y.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_DSCR_BF0_CH3
          description: TX CH3 last dscr addr register
          addressOffset: 816
          size: 32
          fields:
            - name: OUTLINK_DSCR_BF0_CH3
              description: "The address of the last outlink descriptor's next address y-1."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_DSCR_BF1_CH3
          description: TX CH3 second-to-last dscr addr register
          addressOffset: 820
          size: 32
          fields:
            - name: OUTLINK_DSCR_BF1_CH3
              description: "The address of the second-to-last outlink descriptor's next address y-2."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_ARB_CH3
          description: TX CH3 arb register
          addressOffset: 828
          size: 32
          resetValue: 17
          fields:
            - name: OUT_ARB_TOKEN_NUM_CH3
              description: Set the max number of token count of arbiter
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: EXTER_OUT_ARB_PRIORITY_CH3
              description: Set the priority of channel
              bitOffset: 4
              bitWidth: 2
              access: read-write
      - register:
          name: OUT_ETM_CONF_CH3
          description: TX CH3 ETM config register
          addressOffset: 872
          size: 32
          resetValue: 4
          fields:
            - name: OUT_ETM_EN_CH3
              description: Set this bit to 1 to enable ETM task function
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUT_ETM_LOOP_EN_CH3
              description: "when this bit is 1, dscr can be processed after receiving a task"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_TASK_MAK_CH3
              description: ETM dscr_ready maximum cache numbers
              bitOffset: 2
              bitWidth: 2
              access: read-write
      - register:
          name: OUT_BUF_LEN_CH3
          description: tx CH3 buf len register
          addressOffset: 880
          size: 32
          fields:
            - name: OUT_CMDFIFO_BUF_LEN_HB_CH3
              description: only for debug
              bitOffset: 0
              bitWidth: 13
              access: read-only
      - register:
          name: OUT_FIFO_BCNT_CH3
          description: tx CH3 fifo byte cnt register
          addressOffset: 884
          size: 32
          fields:
            - name: OUT_CMDFIFO_OUTFIFO_BCNT_CH3
              description: only for debug
              bitOffset: 0
              bitWidth: 10
              access: read-only
      - register:
          name: OUT_PUSH_BYTECNT_CH3
          description: tx CH3 push byte cnt register
          addressOffset: 888
          size: 32
          resetValue: 63
          fields:
            - name: OUT_CMDFIFO_PUSH_BYTECNT_CH3
              description: only for debug
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: OUT_XADDR_CH3
          description: tx CH3 xaddr register
          addressOffset: 892
          size: 32
          fields:
            - name: OUT_CMDFIFO_XADDR_CH3
              description: only for debug
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_BLOCK_BUF_LEN_CH3
          description: tx CH3 block buf len register
          addressOffset: 896
          size: 32
          fields:
            - name: OUT_BLOCK_BUF_LEN_CH3
              description: only for debug
              bitOffset: 0
              bitWidth: 28
              access: read-only
      - register:
          name: OUT_CONF0_CH4
          description: TX CH4 config0 register
          addressOffset: 1024
          size: 32
          resetValue: 2
          fields:
            - name: OUT_AUTO_WRBACK_CH4
              description: Set this bit to enable automatic outlink-writeback when all the data pointed by outlink descriptor has been received.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_MODE_CH4
              description: "EOF flag generation mode when receiving data. 1: EOF flag for Tx channel 0 is generated when data need to read has been popped from FIFO in DMA"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OUTDSCR_BURST_EN_CH4
              description: Set this bit to 1 to enable INCR burst transfer for Tx channel 0 reading link descriptor when accessing internal SRAM.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OUT_ECC_AES_EN_CH4
              description: "When access address space is ecc/aes area, this bit should be set to 1. In this case, the start address of square should be 16-bit aligned. The width of square multiply byte number of one pixel should be 16-bit aligned."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUT_CHECK_OWNER_CH4
              description: Set this bit to enable checking the owner attribute of the link descriptor.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: OUT_MEM_BURST_LENGTH_CH4
              description: "Block size of Tx channel 4. 0: single      1: 16 bytes      2: 32 bytes    3: 64 bytes    4: 128 bytes"
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: OUT_PAGE_BOUND_EN_CH4
              description: "Set this bit to 1 to make sure AXI read data don't cross the address boundary which define by mem_burst_length"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: OUT_ARB_WEIGHT_OPT_DIS_CH4
              description: Set this bit to 1 to disable arbiter optimum weight function.
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: OUT_INT_RAW_CH4
          description: TX CH4  interrupt raw register
          addressOffset: 1028
          size: 32
          fields:
            - name: OUT_DONE_CH4_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been transmitted to peripherals for Tx channel 0.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_CH4_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one outlink descriptor has been read from memory for Tx channel 0.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_ERR_CH4_INT_RAW
              description: "The raw interrupt bit turns to high level when detecting outlink descriptor error, including owner error, the second and third word error of outlink descriptor for Tx channel 0."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OUT_TOTAL_EOF_CH4_INT_RAW
              description: The raw interrupt bit turns to high level when data corresponding a outlink (includes one link descriptor or few link descriptors) is transmitted out for Tx channel 0.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_OVF_L1_CH4_INT_RAW
              description: The raw interrupt bit turns to high level when fifo is overflow.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_UDF_L1_CH4_INT_RAW
              description: The raw interrupt bit turns to high level when fifo is underflow.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_OVF_L2_CH4_INT_RAW
              description: The raw interrupt bit turns to high level when fifo is overflow.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_UDF_L2_CH4_INT_RAW
              description: The raw interrupt bit turns to high level when fifo is underflow.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_TASK_OVF_CH4_INT_RAW
              description: The raw interrupt bit turns to high level when dscr ready task fifo is overflow.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: OUT_INT_ENA_CH4
          description: TX CH4  interrupt ena register
          addressOffset: 1032
          size: 32
          fields:
            - name: OUT_DONE_CH4_INT_ENA
              description: The interrupt enable bit for the OUT_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_CH4_INT_ENA
              description: The interrupt enable bit for the OUT_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_ERR_CH4_INT_ENA
              description: The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OUT_TOTAL_EOF_CH4_INT_ENA
              description: The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_OVF_L1_CH4_INT_ENA
              description: The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_UDF_L1_CH4_INT_ENA
              description: The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_OVF_L2_CH4_INT_ENA
              description: The interrupt enable bit for the OUTFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OUTFIFO_UDF_L2_CH4_INT_ENA
              description: The interrupt enable bit for the OUTFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_TASK_OVF_CH4_INT_ENA
              description: The interrupt enable bit for the OUT_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: OUT_INT_ST_CH4
          description: TX CH4  interrupt st register
          addressOffset: 1036
          size: 32
          fields:
            - name: OUT_DONE_CH4_INT_ST
              description: The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: OUT_EOF_CH4_INT_ST
              description: The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: OUT_DSCR_ERR_CH4_INT_ST
              description: The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: OUT_TOTAL_EOF_CH4_INT_ST
              description: The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_OVF_L1_CH4_INT_ST
              description: The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_UDF_L1_CH4_INT_ST
              description: The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_OVF_L2_CH4_INT_ST
              description: The raw interrupt status bit for the OUTFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_UDF_L2_CH4_INT_ST
              description: The raw interrupt status bit for the OUTFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: OUT_DSCR_TASK_OVF_CH4_INT_ST
              description: The raw interrupt status bit for the OUT_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: OUT_INT_CLR_CH4
          description: TX CH4  interrupt clr register
          addressOffset: 1040
          size: 32
          fields:
            - name: OUT_DONE_CH4_INT_CLR
              description: Set this bit to clear the OUT_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: OUT_EOF_CH4_INT_CLR
              description: Set this bit to clear the OUT_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: OUT_DSCR_ERR_CH4_INT_CLR
              description: Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: OUT_TOTAL_EOF_CH4_INT_CLR
              description: Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: OUTFIFO_OVF_L1_CH4_INT_CLR
              description: Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: OUTFIFO_UDF_L1_CH4_INT_CLR
              description: Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: OUTFIFO_OVF_L2_CH4_INT_CLR
              description: Set this bit to clear the OUTFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: OUTFIFO_UDF_L2_CH4_INT_CLR
              description: Set this bit to clear the OUTFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: OUT_DSCR_TASK_OVF_CH4_INT_CLR
              description: Set this bit to clear the OUT_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
      - register:
          name: OUTFIFO_STATUS_CH4
          description: TX CH4 outfifo status register
          addressOffset: 1044
          size: 32
          resetValue: 131202
          fields:
            - name: OUTFIFO_FULL_L2_CH4
              description: Tx FIFO full signal for Tx channel 2.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_EMPTY_L2_CH4
              description: Tx FIFO empty signal for Tx channel 2.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_CNT_L2_CH4
              description: The register stores the byte number of the data in Tx FIFO for Tx channel 2.
              bitOffset: 2
              bitWidth: 4
              access: read-only
            - name: OUTFIFO_FULL_L1_CH4
              description: Tx FIFO full signal for Tx channel 2.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_EMPTY_L1_CH4
              description: Tx FIFO empty signal for Tx channel 2.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_CNT_L1_CH4
              description: The register stores the byte number of the data in Tx FIFO for Tx channel 2.
              bitOffset: 8
              bitWidth: 5
              access: read-only
            - name: OUTFIFO_FULL_L3_CH4
              description: Tx FIFO full signal for Tx channel 2.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_EMPTY_L3_CH4
              description: Tx FIFO empty signal for Tx channel 2.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: OUTFIFO_CNT_L3_CH4
              description: The register stores the byte number of the data in Tx FIFO for Tx channel 2.
              bitOffset: 18
              bitWidth: 2
              access: read-only
      - register:
          name: OUT_PUSH_CH4
          description: TX CH4 outfifo push register
          addressOffset: 1048
          size: 32
          fields:
            - name: OUTFIFO_WDATA_CH4
              description: This register stores the data that need to be pushed into DMA Tx FIFO.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: OUTFIFO_PUSH_CH4
              description: Set this bit to push data into DMA Tx FIFO.
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: OUT_LINK_CONF_CH4
          description: TX CH4 out_link dscr ctrl register
          addressOffset: 1052
          size: 32
          resetValue: 8388608
          fields:
            - name: OUTLINK_STOP_CH4
              description: Set this bit to stop dealing with the outlink descriptors.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: OUTLINK_START_CH4
              description: Set this bit to start dealing with the outlink descriptors.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: OUTLINK_RESTART_CH4
              description: Set this bit to restart a new outlink from the last address.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: OUTLINK_PARK_CH4
              description: "1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM is working."
              bitOffset: 23
              bitWidth: 1
              access: read-only
      - register:
          name: OUT_LINK_ADDR_CH4
          description: TX CH4 out_link dscr addr register
          addressOffset: 1056
          size: 32
          fields:
            - name: OUTLINK_ADDR_CH4
              description: "This register stores the first outlink descriptor's address."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: OUT_STATE_CH4
          description: TX CH4 state register
          addressOffset: 1060
          size: 32
          fields:
            - name: OUTLINK_DSCR_ADDR_CH4
              description: "This register stores the current outlink descriptor's address."
              bitOffset: 0
              bitWidth: 18
              access: read-only
            - name: OUT_DSCR_STATE_CH4
              description: This register stores the current descriptor state machine state.
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: OUT_STATE_CH4
              description: This register stores the current control module state machine state.
              bitOffset: 20
              bitWidth: 4
              access: read-only
      - register:
          name: OUT_EOF_DES_ADDR_CH4
          description: TX CH4 eof des addr register
          addressOffset: 1064
          size: 32
          fields:
            - name: OUT_EOF_DES_ADDR_CH4
              description: This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_DSCR_CH4
          description: TX CH4 next dscr addr register
          addressOffset: 1068
          size: 32
          fields:
            - name: OUTLINK_DSCR_CH4
              description: The address of the next outlink descriptor address y.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_DSCR_BF0_CH4
          description: TX CH4 last dscr addr register
          addressOffset: 1072
          size: 32
          fields:
            - name: OUTLINK_DSCR_BF0_CH4
              description: "The address of the last outlink descriptor's next address y-1."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_DSCR_BF1_CH4
          description: TX CH4 second-to-last dscr addr register
          addressOffset: 1076
          size: 32
          fields:
            - name: OUTLINK_DSCR_BF1_CH4
              description: "The address of the second-to-last outlink descriptor's next address y-2."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_ARB_CH4
          description: TX CH4 arb register
          addressOffset: 1084
          size: 32
          resetValue: 17
          fields:
            - name: OUT_ARB_TOKEN_NUM_CH4
              description: Set the max number of token count of arbiter
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: EXTER_OUT_ARB_PRIORITY_CH4
              description: Set the priority of channel
              bitOffset: 4
              bitWidth: 2
              access: read-write
      - register:
          name: OUT_ETM_CONF_CH4
          description: TX CH4 ETM config register
          addressOffset: 1128
          size: 32
          resetValue: 4
          fields:
            - name: OUT_ETM_EN_CH4
              description: Set this bit to 1 to enable ETM task function
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: OUT_ETM_LOOP_EN_CH4
              description: "when this bit is 1, dscr can be processed after receiving a task"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OUT_DSCR_TASK_MAK_CH4
              description: ETM dscr_ready maximum cache numbers
              bitOffset: 2
              bitWidth: 2
              access: read-write
      - register:
          name: OUT_BUF_LEN_CH4
          description: tx CH4 buf len register
          addressOffset: 1136
          size: 32
          fields:
            - name: OUT_CMDFIFO_BUF_LEN_HB_CH4
              description: only for debug
              bitOffset: 0
              bitWidth: 13
              access: read-only
      - register:
          name: OUT_FIFO_BCNT_CH4
          description: tx CH4 fifo byte cnt register
          addressOffset: 1140
          size: 32
          fields:
            - name: OUT_CMDFIFO_OUTFIFO_BCNT_CH4
              description: only for debug
              bitOffset: 0
              bitWidth: 10
              access: read-only
      - register:
          name: OUT_PUSH_BYTECNT_CH4
          description: tx CH4 push byte cnt register
          addressOffset: 1144
          size: 32
          resetValue: 63
          fields:
            - name: OUT_CMDFIFO_PUSH_BYTECNT_CH4
              description: only for debug
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: OUT_XADDR_CH4
          description: tx CH4 xaddr register
          addressOffset: 1148
          size: 32
          fields:
            - name: OUT_CMDFIFO_XADDR_CH4
              description: only for debug
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: OUT_BLOCK_BUF_LEN_CH4
          description: tx CH4 block buf len register
          addressOffset: 1152
          size: 32
          fields:
            - name: OUT_BLOCK_BUF_LEN_CH4
              description: only for debug
              bitOffset: 0
              bitWidth: 28
              access: read-only
      - register:
          name: IN_CONF0_CH0
          description: RX CH0 config0 register
          addressOffset: 1280
          size: 32
          fields:
            - name: INDSCR_BURST_EN_CH0
              description: Set this bit to 1 to enable INCR burst transfer for Rx transmitting link descriptor when accessing SRAM.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IN_ECC_AES_EN_CH0
              description: "When access address space is ecc/aes area, this bit should be set to 1. In this case, the start address of square should be 16-bit aligned. The width of square multiply byte number of one pixel should be 16-bit aligned."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: IN_CHECK_OWNER_CH0
              description: Set this bit to enable checking the owner attribute of the link descriptor.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: IN_MEM_BURST_LENGTH_CH0
              description: "Block size of Rx channel 0. 0: single      1: 16 bytes      2: 32 bytes    3: 64 bytes    4: 128 bytes"
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: IN_PAGE_BOUND_EN_CH0
              description: "Set this bit to 1 to make sure AXI write data don't cross the address boundary which define by mem_burst_length"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: IN_RST_CH0
              description: Write 1 then write 0 to this bit to reset Rx channel
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: IN_CMD_DISABLE_CH0
              description: Write 1 before reset and write 0 after reset
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: IN_ARB_WEIGHT_OPT_DIS_CH0
              description: Set this bit to 1 to disable arbiter optimum weight function.
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: IN_INT_RAW_CH0
          description: RX CH0  interrupt raw register
          addressOffset: 1284
          size: 32
          fields:
            - name: IN_DONE_CH0_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been transmitted to peripherals for Rx channel 0.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: IN_SUC_EOF_CH0_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 0.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: IN_ERR_EOF_CH0_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and data error is detected
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_ERR_CH0_INT_RAW
              description: "The raw interrupt bit turns to high level when detecting inlink descriptor error, including owner error, the second and third word error of inlink descriptor for Rx channel 0."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: INFIFO_OVF_L1_CH0_INT_RAW
              description: The raw interrupt bit turns to high level when fifo of Rx channel is overflow.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: INFIFO_UDF_L1_CH0_INT_RAW
              description: The raw interrupt bit turns to high level when fifo of Rx channel is underflow.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: INFIFO_OVF_L2_CH0_INT_RAW
              description: The raw interrupt bit turns to high level when fifo of Rx channel is overflow.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: INFIFO_UDF_L2_CH0_INT_RAW
              description: The raw interrupt bit turns to high level when fifo of Rx channel is underflow.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_EMPTY_CH0_INT_RAW
              description: The raw interrupt bit turns to high level when the last descriptor is done but fifo also remain data.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_TASK_OVF_CH0_INT_RAW
              description: The raw interrupt bit turns to high level when dscr ready task fifo is overflow.
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: IN_INT_ENA_CH0
          description: RX CH0  interrupt ena register
          addressOffset: 1288
          size: 32
          fields:
            - name: IN_DONE_CH0_INT_ENA
              description: The interrupt enable bit for the IN_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: IN_SUC_EOF_CH0_INT_ENA
              description: The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: IN_ERR_EOF_CH0_INT_ENA
              description: The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_ERR_CH0_INT_ENA
              description: The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: INFIFO_OVF_L1_CH0_INT_ENA
              description: The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: INFIFO_UDF_L1_CH0_INT_ENA
              description: The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: INFIFO_OVF_L2_CH0_INT_ENA
              description: The interrupt enable bit for the INFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: INFIFO_UDF_L2_CH0_INT_ENA
              description: The interrupt enable bit for the INFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_EMPTY_CH0_INT_ENA
              description: The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_TASK_OVF_CH0_INT_ENA
              description: The interrupt enable bit for the IN_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: IN_INT_ST_CH0
          description: RX CH0  interrupt st register
          addressOffset: 1292
          size: 32
          fields:
            - name: IN_DONE_CH0_INT_ST
              description: The raw interrupt status bit for the IN_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: IN_SUC_EOF_CH0_INT_ST
              description: The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: IN_ERR_EOF_CH0_INT_ST
              description: The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_ERR_CH0_INT_ST
              description: The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: INFIFO_OVF_L1_CH0_INT_ST
              description: The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: INFIFO_UDF_L1_CH0_INT_ST
              description: The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: INFIFO_OVF_L2_CH0_INT_ST
              description: The raw interrupt status bit for the INFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: INFIFO_UDF_L2_CH0_INT_ST
              description: The raw interrupt status bit for the INFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_EMPTY_CH0_INT_ST
              description: The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_TASK_OVF_CH0_INT_ST
              description: The raw interrupt status bit for the IN_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
      - register:
          name: IN_INT_CLR_CH0
          description: RX CH0  interrupt clr register
          addressOffset: 1296
          size: 32
          fields:
            - name: IN_DONE_CH0_INT_CLR
              description: Set this bit to clear the IN_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: IN_SUC_EOF_CH0_INT_CLR
              description: Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: IN_ERR_EOF_CH0_INT_CLR
              description: Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: IN_DSCR_ERR_CH0_INT_CLR
              description: Set this bit to clear the INDSCR_ERR_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: INFIFO_OVF_L1_CH0_INT_CLR
              description: Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: INFIFO_UDF_L1_CH0_INT_CLR
              description: Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: INFIFO_OVF_L2_CH0_INT_CLR
              description: Set this bit to clear the INFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: INFIFO_UDF_L2_CH0_INT_CLR
              description: Set this bit to clear the INFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: IN_DSCR_EMPTY_CH0_INT_CLR
              description: Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: IN_DSCR_TASK_OVF_CH0_INT_CLR
              description: Set this bit to clear the IN_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
      - register:
          name: INFIFO_STATUS_CH0
          description: RX CH0 INFIFO status register
          addressOffset: 1300
          size: 32
          resetValue: 131202
          fields:
            - name: INFIFO_FULL_L2_CH0
              description: Rx FIFO full signal for Rx channel.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: INFIFO_EMPTY_L2_CH0
              description: Rx FIFO empty signal for Rx channel.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: INFIFO_CNT_L2_CH0
              description: The register stores the byte number of the data in Rx FIFO for Rx channel.
              bitOffset: 2
              bitWidth: 4
              access: read-only
            - name: INFIFO_FULL_L1_CH0
              description: Tx FIFO full signal for Tx channel 0.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: INFIFO_EMPTY_L1_CH0
              description: Tx FIFO empty signal for Tx channel 0.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: INFIFO_CNT_L1_CH0
              description: The register stores the byte number of the data in Tx FIFO for Tx channel 0.
              bitOffset: 8
              bitWidth: 5
              access: read-only
            - name: INFIFO_FULL_L3_CH0
              description: Tx FIFO full signal for Tx channel 0.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: INFIFO_EMPTY_L3_CH0
              description: Tx FIFO empty signal for Tx channel 0.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: INFIFO_CNT_L3_CH0
              description: The register stores the 8byte number of the data in Tx FIFO for Tx channel 0.
              bitOffset: 18
              bitWidth: 2
              access: read-only
      - register:
          name: IN_POP_CH0
          description: RX CH0 INFIFO pop register
          addressOffset: 1304
          size: 32
          resetValue: 1024
          fields:
            - name: INFIFO_RDATA_CH0
              description: This register stores the data popping from DMA Rx FIFO.
              bitOffset: 0
              bitWidth: 11
              access: read-only
            - name: INFIFO_POP_CH0
              description: Set this bit to pop data from DMA Rx FIFO.
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: IN_LINK_CONF_CH0
          description: RX CH0 in_link dscr ctrl register
          addressOffset: 1308
          size: 32
          resetValue: 17825792
          fields:
            - name: INLINK_AUTO_RET_CH0
              description: "Set this bit to return to current inlink descriptor's address, when there are some errors in current receiving data."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: INLINK_STOP_CH0
              description: Set this bit to stop dealing with the inlink descriptors.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: INLINK_START_CH0
              description: Set this bit to start dealing with the inlink descriptors.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: INLINK_RESTART_CH0
              description: Set this bit to mount a new inlink descriptor.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: INLINK_PARK_CH0
              description: "1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working."
              bitOffset: 24
              bitWidth: 1
              access: read-only
      - register:
          name: IN_LINK_ADDR_CH0
          description: RX CH0 in_link dscr addr register
          addressOffset: 1312
          size: 32
          fields:
            - name: INLINK_ADDR_CH0
              description: "This register stores the first inlink descriptor's address."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: IN_STATE_CH0
          description: RX CH0 state register
          addressOffset: 1316
          size: 32
          resetValue: 8388608
          fields:
            - name: INLINK_DSCR_ADDR_CH0
              description: "This register stores the current inlink descriptor's address."
              bitOffset: 0
              bitWidth: 18
              access: read-only
            - name: IN_DSCR_STATE_CH0
              description: This register stores the current descriptor state machine state.
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: IN_STATE_CH0
              description: This register stores the current control module state machine state.
              bitOffset: 20
              bitWidth: 3
              access: read-only
            - name: IN_RESET_AVAIL_CH0
              description: This register indicate that if the channel reset is safety.
              bitOffset: 23
              bitWidth: 1
              access: read-only
      - register:
          name: IN_SUC_EOF_DES_ADDR_CH0
          description: RX CH0 eof des addr register
          addressOffset: 1320
          size: 32
          fields:
            - name: IN_SUC_EOF_DES_ADDR_CH0
              description: This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_ERR_EOF_DES_ADDR_CH0
          description: RX CH0 err eof des addr register
          addressOffset: 1324
          size: 32
          fields:
            - name: IN_ERR_EOF_DES_ADDR_CH0
              description: This register stores the address of the inlink descriptor when there are some errors in current receiving data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_DSCR_CH0
          description: RX CH0 next dscr addr register
          addressOffset: 1328
          size: 32
          fields:
            - name: INLINK_DSCR_CH0
              description: The address of the next inlink descriptor address x.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_DSCR_BF0_CH0
          description: RX CH0 last dscr addr register
          addressOffset: 1332
          size: 32
          fields:
            - name: INLINK_DSCR_BF0_CH0
              description: "The address of the last inlink descriptor's next address x-1."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_DSCR_BF1_CH0
          description: RX CH0 second-to-last dscr addr register
          addressOffset: 1336
          size: 32
          fields:
            - name: INLINK_DSCR_BF1_CH0
              description: "The address of the second-to-last inlink descriptor's next address x-2."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_ARB_CH0
          description: RX CH0 arb register
          addressOffset: 1344
          size: 32
          resetValue: 81
          fields:
            - name: IN_ARB_TOKEN_NUM_CH0
              description: Set the max number of token count of arbiter
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: EXTER_IN_ARB_PRIORITY_CH0
              description: Set the priority of channel
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: INTER_IN_ARB_PRIORITY_CH0
              description: Set the priority of channel
              bitOffset: 6
              bitWidth: 3
              access: read-write
      - register:
          name: IN_RO_PD_CONF_CH0
          description: RX CH0 reorder power config register
          addressOffset: 1352
          size: 32
          fields:
            - name: IN_RO_RAM_CLK_FO_CH0
              description: "1: Force to open the clock and bypass the gate-clock when accessing the RAM in DMA. 0: A gate-clock will be used when accessing the RAM in DMA."
              bitOffset: 6
              bitWidth: 1
              access: read-write
      - register:
          name: IN_ETM_CONF_CH0
          description: RX CH0 ETM config register
          addressOffset: 1388
          size: 32
          resetValue: 4
          fields:
            - name: IN_ETM_EN_CH0
              description: Set this bit to 1 to enable ETM task function
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: IN_ETM_LOOP_EN_CH0
              description: "when this bit is 1, dscr can be processed after receiving a task"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_TASK_MAK_CH0
              description: ETM dscr_ready maximum cache numbers
              bitOffset: 2
              bitWidth: 2
              access: read-write
      - register:
          name: IN_FIFO_CNT_CH0
          description: rx CH0 fifo cnt register
          addressOffset: 1408
          size: 32
          fields:
            - name: IN_CMDFIFO_INFIFO_CNT_CH0
              description: only for debug
              bitOffset: 0
              bitWidth: 10
              access: read-only
      - register:
          name: IN_POP_DATA_CNT_CH0
          description: rx CH0 pop data cnt register
          addressOffset: 1412
          size: 32
          resetValue: 7
          fields:
            - name: IN_CMDFIFO_POP_DATA_CNT_CH0
              description: only for debug
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: IN_XADDR_CH0
          description: rx CH0 xaddr register
          addressOffset: 1416
          size: 32
          fields:
            - name: IN_CMDFIFO_XADDR_CH0
              description: only for debug
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_BUF_HB_RCV_CH0
          description: rx CH0 buf len hb rcv register
          addressOffset: 1420
          size: 32
          fields:
            - name: IN_CMDFIFO_BUF_HB_RCV_CH0
              description: only for debug
              bitOffset: 0
              bitWidth: 29
              access: read-only
      - register:
          name: IN_CONF0_CH1
          description: RX CH1 config0 register
          addressOffset: 1536
          size: 32
          fields:
            - name: INDSCR_BURST_EN_CH1
              description: Set this bit to 1 to enable INCR burst transfer for Rx transmitting link descriptor when accessing SRAM.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IN_ECC_AES_EN_CH1
              description: "When access address space is ecc/aes area, this bit should be set to 1. In this case, the start address of square should be 16-bit aligned. The width of square multiply byte number of one pixel should be 16-bit aligned."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: IN_CHECK_OWNER_CH1
              description: Set this bit to enable checking the owner attribute of the link descriptor.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: IN_MEM_BURST_LENGTH_CH1
              description: "Block size of Rx channel 1. 0: single      1: 16 bytes      2: 32 bytes    3: 64 bytes    4: 128 bytes"
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: IN_PAGE_BOUND_EN_CH1
              description: "Set this bit to 1 to make sure AXI write data don't cross the address boundary which define by mem_burst_length"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: IN_RST_CH1
              description: Write 1 then write 0 to this bit to reset Rx channel
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: IN_CMD_DISABLE_CH1
              description: Write 1 before reset and write 0 after reset
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: IN_ARB_WEIGHT_OPT_DIS_CH1
              description: Set this bit to 1 to disable arbiter optimum weight function.
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: IN_INT_RAW_CH1
          description: RX CH1  interrupt raw register
          addressOffset: 1540
          size: 32
          fields:
            - name: IN_DONE_CH1_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been transmitted to peripherals for Rx channel 1.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: IN_SUC_EOF_CH1_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 1.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: IN_ERR_EOF_CH1_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and data error is detected
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_ERR_CH1_INT_RAW
              description: "The raw interrupt bit turns to high level when detecting inlink descriptor error, including owner error, the second and third word error of inlink descriptor for Rx channel 1."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: INFIFO_OVF_L1_CH1_INT_RAW
              description: This raw interrupt bit turns to high level when fifo of Rx channel is overflow.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: INFIFO_UDF_L1_CH1_INT_RAW
              description: This raw interrupt bit turns to high level when fifo of Rx channel is underflow.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: INFIFO_OVF_L2_CH1_INT_RAW
              description: This raw interrupt bit turns to high level when fifo of Rx channel is overflow.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: INFIFO_UDF_L2_CH1_INT_RAW
              description: This raw interrupt bit turns to high level when fifo of Rx channel is underflow.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_EMPTY_CH1_INT_RAW
              description: The raw interrupt bit turns to high level when the last descriptor is done but fifo also remain data.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_TASK_OVF_CH1_INT_RAW
              description: The raw interrupt bit turns to high level when dscr ready task fifo is overflow.
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: IN_INT_ENA_CH1
          description: RX CH1  interrupt ena register
          addressOffset: 1544
          size: 32
          fields:
            - name: IN_DONE_CH1_INT_ENA
              description: The interrupt enable bit for the IN_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: IN_SUC_EOF_CH1_INT_ENA
              description: The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: IN_ERR_EOF_CH1_INT_ENA
              description: The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_ERR_CH1_INT_ENA
              description: The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: INFIFO_OVF_L1_CH1_INT_ENA
              description: The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: INFIFO_UDF_L1_CH1_INT_ENA
              description: The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: INFIFO_OVF_L2_CH1_INT_ENA
              description: The interrupt enable bit for the INFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: INFIFO_UDF_L2_CH1_INT_ENA
              description: The interrupt enable bit for the INFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_EMPTY_CH1_INT_ENA
              description: The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_TASK_OVF_CH1_INT_ENA
              description: The interrupt enable bit for the IN_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: IN_INT_ST_CH1
          description: RX CH1  interrupt st register
          addressOffset: 1548
          size: 32
          fields:
            - name: IN_DONE_CH1_INT_ST
              description: The raw interrupt status bit for the IN_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: IN_SUC_EOF_CH1_INT_ST
              description: The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: IN_ERR_EOF_CH1_INT_ST
              description: The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_ERR_CH1_INT_ST
              description: The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: INFIFO_OVF_L1_CH1_INT_ST
              description: The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: INFIFO_UDF_L1_CH1_INT_ST
              description: The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: INFIFO_OVF_L2_CH1_INT_ST
              description: The raw interrupt status bit for the INFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: INFIFO_UDF_L2_CH1_INT_ST
              description: The raw interrupt status bit for the INFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_EMPTY_CH1_INT_ST
              description: The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_TASK_OVF_CH1_INT_ST
              description: The raw interrupt status bit for the IN_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
      - register:
          name: IN_INT_CLR_CH1
          description: RX CH1  interrupt clr register
          addressOffset: 1552
          size: 32
          fields:
            - name: IN_DONE_CH1_INT_CLR
              description: Set this bit to clear the IN_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: IN_SUC_EOF_CH1_INT_CLR
              description: Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: IN_ERR_EOF_CH1_INT_CLR
              description: Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: IN_DSCR_ERR_CH1_INT_CLR
              description: Set this bit to clear the INDSCR_ERR_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: INFIFO_OVF_L1_CH1_INT_CLR
              description: Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: INFIFO_UDF_L1_CH1_INT_CLR
              description: Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: INFIFO_OVF_L2_CH1_INT_CLR
              description: Set this bit to clear the INFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: INFIFO_UDF_L2_CH1_INT_CLR
              description: Set this bit to clear the INFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: IN_DSCR_EMPTY_CH1_INT_CLR
              description: Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: IN_DSCR_TASK_OVF_CH1_INT_CLR
              description: Set this bit to clear the IN_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
      - register:
          name: INFIFO_STATUS_CH1
          description: RX CH1 INFIFO status register
          addressOffset: 1556
          size: 32
          resetValue: 131202
          fields:
            - name: INFIFO_FULL_L2_CH1
              description: Rx FIFO full signal for Rx channel.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: INFIFO_EMPTY_L2_CH1
              description: Rx FIFO empty signal for Rx channel.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: INFIFO_CNT_L2_CH1
              description: The register stores the byte number of the data in Rx FIFO for Rx channel.
              bitOffset: 2
              bitWidth: 4
              access: read-only
            - name: INFIFO_FULL_L1_CH1
              description: Tx FIFO full signal for Tx channel 1.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: INFIFO_EMPTY_L1_CH1
              description: Tx FIFO empty signal for Tx channel 1.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: INFIFO_CNT_L1_CH1
              description: The register stores the byte number of the data in Tx FIFO for Tx channel 1.
              bitOffset: 8
              bitWidth: 5
              access: read-only
            - name: INFIFO_FULL_L3_CH1
              description: Tx FIFO full signal for Tx channel 1.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: INFIFO_EMPTY_L3_CH1
              description: Tx FIFO empty signal for Tx channel 1.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: INFIFO_CNT_L3_CH1
              description: The register stores the byte number of the data in Tx FIFO for Tx channel 1.
              bitOffset: 18
              bitWidth: 2
              access: read-only
      - register:
          name: IN_POP_CH1
          description: RX CH1 INFIFO pop register
          addressOffset: 1560
          size: 32
          resetValue: 1024
          fields:
            - name: INFIFO_RDATA_CH1
              description: This register stores the data popping from DMA Rx FIFO.
              bitOffset: 0
              bitWidth: 11
              access: read-only
            - name: INFIFO_POP_CH1
              description: Set this bit to pop data from DMA Rx FIFO.
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: IN_LINK_CONF_CH1
          description: RX CH1 in_link dscr ctrl register
          addressOffset: 1564
          size: 32
          resetValue: 17825792
          fields:
            - name: INLINK_AUTO_RET_CH1
              description: "Set this bit to return to current inlink descriptor's address, when there are some errors in current receiving data."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: INLINK_STOP_CH1
              description: Set this bit to stop dealing with the inlink descriptors.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: INLINK_START_CH1
              description: Set this bit to start dealing with the inlink descriptors.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: INLINK_RESTART_CH1
              description: Set this bit to mount a new inlink descriptor.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: INLINK_PARK_CH1
              description: "1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working."
              bitOffset: 24
              bitWidth: 1
              access: read-only
      - register:
          name: IN_LINK_ADDR_CH1
          description: RX CH1 in_link dscr addr register
          addressOffset: 1568
          size: 32
          fields:
            - name: INLINK_ADDR_CH1
              description: "This register stores the first inlink descriptor's address."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: IN_STATE_CH1
          description: RX CH1 state register
          addressOffset: 1572
          size: 32
          resetValue: 8388608
          fields:
            - name: INLINK_DSCR_ADDR_CH1
              description: "This register stores the current inlink descriptor's address."
              bitOffset: 0
              bitWidth: 18
              access: read-only
            - name: IN_DSCR_STATE_CH1
              description: This register stores the current descriptor state machine state.
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: IN_STATE_CH1
              description: This register stores the current control module state machine state.
              bitOffset: 20
              bitWidth: 3
              access: read-only
            - name: IN_RESET_AVAIL_CH1
              description: This register indicate that if the channel reset is safety.
              bitOffset: 23
              bitWidth: 1
              access: read-only
      - register:
          name: IN_SUC_EOF_DES_ADDR_CH1
          description: RX CH1 eof des addr register
          addressOffset: 1576
          size: 32
          fields:
            - name: IN_SUC_EOF_DES_ADDR_CH1
              description: This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_ERR_EOF_DES_ADDR_CH1
          description: RX CH1 err eof des addr register
          addressOffset: 1580
          size: 32
          fields:
            - name: IN_ERR_EOF_DES_ADDR_CH1
              description: This register stores the address of the inlink descriptor when there are some errors in current receiving data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_DSCR_CH1
          description: RX CH1 next dscr addr register
          addressOffset: 1584
          size: 32
          fields:
            - name: INLINK_DSCR_CH1
              description: The address of the next inlink descriptor address x.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_DSCR_BF0_CH1
          description: RX CH1 last dscr addr register
          addressOffset: 1588
          size: 32
          fields:
            - name: INLINK_DSCR_BF0_CH1
              description: "The address of the last inlink descriptor's next address x-1."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_DSCR_BF1_CH1
          description: RX CH1 second-to-last dscr addr register
          addressOffset: 1592
          size: 32
          fields:
            - name: INLINK_DSCR_BF1_CH1
              description: "The address of the second-to-last inlink descriptor's next address x-2."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_ARB_CH1
          description: RX CH1 arb register
          addressOffset: 1600
          size: 32
          resetValue: 81
          fields:
            - name: IN_ARB_TOKEN_NUM_CH1
              description: Set the max number of token count of arbiter
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: EXTER_IN_ARB_PRIORITY_CH1
              description: Set the priority of channel
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: INTER_IN_ARB_PRIORITY_CH1
              description: Set the priority of channel
              bitOffset: 6
              bitWidth: 3
              access: read-write
      - register:
          name: IN_ETM_CONF_CH1
          description: RX CH1 ETM config register
          addressOffset: 1608
          size: 32
          resetValue: 4
          fields:
            - name: IN_ETM_EN_CH1
              description: Set this bit to 1 to enable ETM task function
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: IN_ETM_LOOP_EN_CH1
              description: "when this bit is 1, dscr can be processed after receiving a task"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_TASK_MAK_CH1
              description: ETM dscr_ready maximum cache numbers
              bitOffset: 2
              bitWidth: 2
              access: read-write
      - register:
          name: IN_FIFO_CNT_CH1
          description: rx CH1 fifo cnt register
          addressOffset: 1664
          size: 32
          fields:
            - name: IN_CMDFIFO_INFIFO_CNT_CH1
              description: only for debug
              bitOffset: 0
              bitWidth: 10
              access: read-only
      - register:
          name: IN_POP_DATA_CNT_CH1
          description: rx CH1 pop data cnt register
          addressOffset: 1668
          size: 32
          resetValue: 7
          fields:
            - name: IN_CMDFIFO_POP_DATA_CNT_CH1
              description: only for debug
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: IN_XADDR_CH1
          description: rx CH1 xaddr register
          addressOffset: 1672
          size: 32
          fields:
            - name: IN_CMDFIFO_XADDR_CH1
              description: only for debug
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_BUF_HB_RCV_CH1
          description: rx CH1 buf len hb rcv register
          addressOffset: 1676
          size: 32
          fields:
            - name: IN_CMDFIFO_BUF_HB_RCV_CH1
              description: only for debug
              bitOffset: 0
              bitWidth: 29
              access: read-only
      - register:
          name: IN_CONF0_CH2
          description: RX CH2 config0 register
          addressOffset: 1792
          size: 32
          fields:
            - name: INDSCR_BURST_EN_CH2
              description: Set this bit to 1 to enable INCR burst transfer for Rx transmitting link descriptor when accessing SRAM.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IN_ECC_AES_EN_CH2
              description: "When access address space is ecc/aes area, this bit should be set to 1. In this case, the start address of square should be 16-bit aligned. The width of square multiply byte number of one pixel should be 16-bit aligned."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: IN_CHECK_OWNER_CH2
              description: Set this bit to enable checking the owner attribute of the link descriptor.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: IN_MEM_BURST_LENGTH_CH2
              description: "Block size of Rx channel 2. 0: single      1: 16 bytes      2: 32 bytes    3: 64 bytes    4: 128 bytes"
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: IN_PAGE_BOUND_EN_CH2
              description: "Set this bit to 1 to make sure AXI write data don't cross the address boundary which define by mem_burst_length"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: IN_RST_CH2
              description: Write 1 then write 0 to this bit to reset Rx channel
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: IN_CMD_DISABLE_CH2
              description: Write 1 before reset and write 0 after reset
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: IN_ARB_WEIGHT_OPT_DIS_CH2
              description: Set this bit to 1 to disable arbiter optimum weight function.
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: IN_INT_RAW_CH2
          description: RX CH2  interrupt raw register
          addressOffset: 1796
          size: 32
          fields:
            - name: IN_DONE_CH2_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been transmitted to peripherals for Rx channel 1.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: IN_SUC_EOF_CH2_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 1.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: IN_ERR_EOF_CH2_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and data error is detected
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_ERR_CH2_INT_RAW
              description: "The raw interrupt bit turns to high level when detecting inlink descriptor error, including owner error, the second and third word error of inlink descriptor for Rx channel 1."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: INFIFO_OVF_L1_CH2_INT_RAW
              description: This raw interrupt bit turns to high level when fifo of Rx channel is overflow.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: INFIFO_UDF_L1_CH2_INT_RAW
              description: This raw interrupt bit turns to high level when fifo of Rx channel is underflow.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: INFIFO_OVF_L2_CH2_INT_RAW
              description: This raw interrupt bit turns to high level when fifo of Rx channel is overflow.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: INFIFO_UDF_L2_CH2_INT_RAW
              description: This raw interrupt bit turns to high level when fifo of Rx channel is underflow.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_EMPTY_CH2_INT_RAW
              description: The raw interrupt bit turns to high level when the last descriptor is done but fifo also remain data.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_TASK_OVF_CH2_INT_RAW
              description: The raw interrupt bit turns to high level when dscr ready task fifo is overflow.
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: IN_INT_ENA_CH2
          description: RX CH2  interrupt ena register
          addressOffset: 1800
          size: 32
          fields:
            - name: IN_DONE_CH2_INT_ENA
              description: The interrupt enable bit for the IN_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: IN_SUC_EOF_CH2_INT_ENA
              description: The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: IN_ERR_EOF_CH2_INT_ENA
              description: The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_ERR_CH2_INT_ENA
              description: The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: INFIFO_OVF_L1_CH2_INT_ENA
              description: The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: INFIFO_UDF_L1_CH2_INT_ENA
              description: The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: INFIFO_OVF_L2_CH2_INT_ENA
              description: The interrupt enable bit for the INFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: INFIFO_UDF_L2_CH2_INT_ENA
              description: The interrupt enable bit for the INFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_EMPTY_CH2_INT_ENA
              description: The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_TASK_OVF_CH2_INT_ENA
              description: The interrupt enable bit for the IN_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: IN_INT_ST_CH2
          description: RX CH2  interrupt st register
          addressOffset: 1804
          size: 32
          fields:
            - name: IN_DONE_CH2_INT_ST
              description: The raw interrupt status bit for the IN_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: IN_SUC_EOF_CH2_INT_ST
              description: The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: IN_ERR_EOF_CH2_INT_ST
              description: The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_ERR_CH2_INT_ST
              description: The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: INFIFO_OVF_L1_CH2_INT_ST
              description: The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: INFIFO_UDF_L1_CH2_INT_ST
              description: The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: INFIFO_OVF_L2_CH2_INT_ST
              description: The raw interrupt status bit for the INFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: INFIFO_UDF_L2_CH2_INT_ST
              description: The raw interrupt status bit for the INFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_EMPTY_CH2_INT_ST
              description: The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_TASK_OVF_CH2_INT_ST
              description: The raw interrupt status bit for the IN_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
      - register:
          name: IN_INT_CLR_CH2
          description: RX CH2  interrupt clr register
          addressOffset: 1808
          size: 32
          fields:
            - name: IN_DONE_CH2_INT_CLR
              description: Set this bit to clear the IN_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: IN_SUC_EOF_CH2_INT_CLR
              description: Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: IN_ERR_EOF_CH2_INT_CLR
              description: Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: IN_DSCR_ERR_CH2_INT_CLR
              description: Set this bit to clear the INDSCR_ERR_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: INFIFO_OVF_L1_CH2_INT_CLR
              description: Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: INFIFO_UDF_L1_CH2_INT_CLR
              description: Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: INFIFO_OVF_L2_CH2_INT_CLR
              description: Set this bit to clear the INFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: INFIFO_UDF_L2_CH2_INT_CLR
              description: Set this bit to clear the INFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: IN_DSCR_EMPTY_CH2_INT_CLR
              description: Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: IN_DSCR_TASK_OVF_CH2_INT_CLR
              description: Set this bit to clear the IN_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
      - register:
          name: INFIFO_STATUS_CH2
          description: RX CH2 INFIFO status register
          addressOffset: 1812
          size: 32
          resetValue: 131202
          fields:
            - name: INFIFO_FULL_L2_CH2
              description: Rx FIFO full signal for Rx channel.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: INFIFO_EMPTY_L2_CH2
              description: Rx FIFO empty signal for Rx channel.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: INFIFO_CNT_L2_CH2
              description: The register stores the byte number of the data in Rx FIFO for Rx channel.
              bitOffset: 2
              bitWidth: 4
              access: read-only
            - name: INFIFO_FULL_L1_CH2
              description: Tx FIFO full signal for Tx channel 1.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: INFIFO_EMPTY_L1_CH2
              description: Tx FIFO empty signal for Tx channel 1.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: INFIFO_CNT_L1_CH2
              description: The register stores the byte number of the data in Tx FIFO for Tx channel 1.
              bitOffset: 8
              bitWidth: 5
              access: read-only
            - name: INFIFO_FULL_L3_CH2
              description: Tx FIFO full signal for Tx channel 1.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: INFIFO_EMPTY_L3_CH2
              description: Tx FIFO empty signal for Tx channel 1.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: INFIFO_CNT_L3_CH2
              description: The register stores the byte number of the data in Tx FIFO for Tx channel 1.
              bitOffset: 18
              bitWidth: 2
              access: read-only
      - register:
          name: IN_POP_CH2
          description: RX CH2 INFIFO pop register
          addressOffset: 1816
          size: 32
          resetValue: 1024
          fields:
            - name: INFIFO_RDATA_CH2
              description: This register stores the data popping from DMA Rx FIFO.
              bitOffset: 0
              bitWidth: 11
              access: read-only
            - name: INFIFO_POP_CH2
              description: Set this bit to pop data from DMA Rx FIFO.
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: IN_LINK_CONF_CH2
          description: RX CH2 in_link dscr ctrl register
          addressOffset: 1820
          size: 32
          resetValue: 17825792
          fields:
            - name: INLINK_AUTO_RET_CH2
              description: "Set this bit to return to current inlink descriptor's address, when there are some errors in current receiving data."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: INLINK_STOP_CH2
              description: Set this bit to stop dealing with the inlink descriptors.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: INLINK_START_CH2
              description: Set this bit to start dealing with the inlink descriptors.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: INLINK_RESTART_CH2
              description: Set this bit to mount a new inlink descriptor.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: INLINK_PARK_CH2
              description: "1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working."
              bitOffset: 24
              bitWidth: 1
              access: read-only
      - register:
          name: IN_LINK_ADDR_CH2
          description: RX CH2 in_link dscr addr register
          addressOffset: 1824
          size: 32
          fields:
            - name: INLINK_ADDR_CH2
              description: "This register stores the first inlink descriptor's address."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: IN_STATE_CH2
          description: RX CH2 state register
          addressOffset: 1828
          size: 32
          resetValue: 8388608
          fields:
            - name: INLINK_DSCR_ADDR_CH2
              description: "This register stores the current inlink descriptor's address."
              bitOffset: 0
              bitWidth: 18
              access: read-only
            - name: IN_DSCR_STATE_CH2
              description: This register stores the current descriptor state machine state.
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: IN_STATE_CH2
              description: This register stores the current control module state machine state.
              bitOffset: 20
              bitWidth: 3
              access: read-only
            - name: IN_RESET_AVAIL_CH2
              description: This register indicate that if the channel reset is safety.
              bitOffset: 23
              bitWidth: 1
              access: read-only
      - register:
          name: IN_SUC_EOF_DES_ADDR_CH2
          description: RX CH2 eof des addr register
          addressOffset: 1832
          size: 32
          fields:
            - name: IN_SUC_EOF_DES_ADDR_CH2
              description: This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_ERR_EOF_DES_ADDR_CH2
          description: RX CH2 err eof des addr register
          addressOffset: 1836
          size: 32
          fields:
            - name: IN_ERR_EOF_DES_ADDR_CH2
              description: This register stores the address of the inlink descriptor when there are some errors in current receiving data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_DSCR_CH2
          description: RX CH2 next dscr addr register
          addressOffset: 1840
          size: 32
          fields:
            - name: INLINK_DSCR_CH2
              description: The address of the next inlink descriptor address x.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_DSCR_BF0_CH2
          description: RX CH2 last dscr addr register
          addressOffset: 1844
          size: 32
          fields:
            - name: INLINK_DSCR_BF0_CH2
              description: "The address of the last inlink descriptor's next address x-1."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_DSCR_BF1_CH2
          description: RX CH2 second-to-last dscr addr register
          addressOffset: 1848
          size: 32
          fields:
            - name: INLINK_DSCR_BF1_CH2
              description: "The address of the second-to-last inlink descriptor's next address x-2."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_ARB_CH2
          description: RX CH2 arb register
          addressOffset: 1856
          size: 32
          resetValue: 65
          fields:
            - name: IN_ARB_TOKEN_NUM_CH2
              description: Set the max number of token count of arbiter
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: INTER_IN_ARB_PRIORITY_CH2
              description: Set the priority of channel
              bitOffset: 6
              bitWidth: 3
              access: read-write
      - register:
          name: IN_ETM_CONF_CH2
          description: RX CH2 ETM config register
          addressOffset: 1864
          size: 32
          resetValue: 4
          fields:
            - name: IN_ETM_EN_CH2
              description: Set this bit to 1 to enable ETM task function
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: IN_ETM_LOOP_EN_CH2
              description: "when this bit is 1, dscr can be processed after receiving a task"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_TASK_MAK_CH2
              description: ETM dscr_ready maximum cache numbers
              bitOffset: 2
              bitWidth: 2
              access: read-write
      - register:
          name: IN_FIFO_CNT_CH2
          description: rx CH2 fifo cnt register
          addressOffset: 1920
          size: 32
          fields:
            - name: IN_CMDFIFO_INFIFO_CNT_CH2
              description: only for debug
              bitOffset: 0
              bitWidth: 10
              access: read-only
      - register:
          name: IN_POP_DATA_CNT_CH2
          description: rx CH2 pop data cnt register
          addressOffset: 1924
          size: 32
          resetValue: 7
          fields:
            - name: IN_CMDFIFO_POP_DATA_CNT_CH2
              description: only for debug
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: IN_XADDR_CH2
          description: rx CH2 xaddr register
          addressOffset: 1928
          size: 32
          fields:
            - name: IN_CMDFIFO_XADDR_CH2
              description: only for debug
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_BUF_HB_RCV_CH2
          description: rx CH2 buf len hb rcv register
          addressOffset: 1932
          size: 32
          fields:
            - name: IN_CMDFIFO_BUF_HB_RCV_CH2
              description: only for debug
              bitOffset: 0
              bitWidth: 29
              access: read-only
      - register:
          name: IN_CONF0_CH3
          description: RX CH3 config0 register
          addressOffset: 2048
          size: 32
          fields:
            - name: INDSCR_BURST_EN_CH3
              description: Set this bit to 1 to enable INCR burst transfer for Rx transmitting link descriptor when accessing SRAM.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IN_ECC_AES_EN_CH3
              description: "When access address space is ecc/aes area, this bit should be set to 1. In this case, the start address of square should be 16-bit aligned. The width of square multiply byte number of one pixel should be 16-bit aligned."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: IN_CHECK_OWNER_CH3
              description: Set this bit to enable checking the owner attribute of the link descriptor.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: IN_MEM_BURST_LENGTH_CH3
              description: "Block size of Rx channel 1. 0: single      1: 16 bytes      2: 32 bytes    3: 64 bytes    4: 128 bytes"
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: IN_PAGE_BOUND_EN_CH3
              description: "Set this bit to 1 to make sure AXI write data don't cross the address boundary which define by mem_burst_length"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: IN_RST_CH3
              description: Write 1 then write 0 to this bit to reset Rx channel
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: IN_CMD_DISABLE_CH3
              description: Write 1 before reset and write 0 after reset
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: IN_ARB_WEIGHT_OPT_DIS_CH3
              description: Set this bit to 1 to disable arbiter optimum weight function.
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: IN_INT_RAW_CH3
          description: RX CH3  interrupt raw register
          addressOffset: 2052
          size: 32
          fields:
            - name: IN_DONE_CH3_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been transmitted to peripherals for Rx channel 1.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: IN_SUC_EOF_CH3_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 1.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: IN_ERR_EOF_CH3_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and data error is detected
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_ERR_CH3_INT_RAW
              description: "The raw interrupt bit turns to high level when detecting inlink descriptor error, including owner error, the second and third word error of inlink descriptor for Rx channel 1."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: INFIFO_OVF_L1_CH3_INT_RAW
              description: This raw interrupt bit turns to high level when fifo of Rx channel is overflow.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: INFIFO_UDF_L1_CH3_INT_RAW
              description: This raw interrupt bit turns to high level when fifo of Rx channel is underflow.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: INFIFO_OVF_L2_CH3_INT_RAW
              description: This raw interrupt bit turns to high level when fifo of Rx channel is overflow.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: INFIFO_UDF_L2_CH3_INT_RAW
              description: This raw interrupt bit turns to high level when fifo of Rx channel is underflow.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_EMPTY_CH3_INT_RAW
              description: The raw interrupt bit turns to high level when the last descriptor is done but fifo also remain data.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_TASK_OVF_CH3_INT_RAW
              description: The raw interrupt bit turns to high level when dscr ready task fifo is overflow.
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: IN_INT_ENA_CH3
          description: RX CH3  interrupt ena register
          addressOffset: 2056
          size: 32
          fields:
            - name: IN_DONE_CH3_INT_ENA
              description: The interrupt enable bit for the IN_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: IN_SUC_EOF_CH3_INT_ENA
              description: The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: IN_ERR_EOF_CH3_INT_ENA
              description: The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_ERR_CH3_INT_ENA
              description: The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: INFIFO_OVF_L1_CH3_INT_ENA
              description: The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: INFIFO_UDF_L1_CH3_INT_ENA
              description: The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: INFIFO_OVF_L2_CH3_INT_ENA
              description: The interrupt enable bit for the INFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: INFIFO_UDF_L2_CH3_INT_ENA
              description: The interrupt enable bit for the INFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_EMPTY_CH3_INT_ENA
              description: The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_TASK_OVF_CH3_INT_ENA
              description: The interrupt enable bit for the IN_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: IN_INT_ST_CH3
          description: RX CH3  interrupt st register
          addressOffset: 2060
          size: 32
          fields:
            - name: IN_DONE_CH3_INT_ST
              description: The raw interrupt status bit for the IN_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: IN_SUC_EOF_CH3_INT_ST
              description: The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: IN_ERR_EOF_CH3_INT_ST
              description: The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_ERR_CH3_INT_ST
              description: The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: INFIFO_OVF_L1_CH3_INT_ST
              description: The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: INFIFO_UDF_L1_CH3_INT_ST
              description: The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: INFIFO_OVF_L2_CH3_INT_ST
              description: The raw interrupt status bit for the INFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: INFIFO_UDF_L2_CH3_INT_ST
              description: The raw interrupt status bit for the INFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_EMPTY_CH3_INT_ST
              description: The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_TASK_OVF_CH3_INT_ST
              description: The raw interrupt status bit for the IN_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
      - register:
          name: IN_INT_CLR_CH3
          description: RX CH3  interrupt clr register
          addressOffset: 2064
          size: 32
          fields:
            - name: IN_DONE_CH3_INT_CLR
              description: Set this bit to clear the IN_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: IN_SUC_EOF_CH3_INT_CLR
              description: Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: IN_ERR_EOF_CH3_INT_CLR
              description: Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: IN_DSCR_ERR_CH3_INT_CLR
              description: Set this bit to clear the INDSCR_ERR_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: INFIFO_OVF_L1_CH3_INT_CLR
              description: Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: INFIFO_UDF_L1_CH3_INT_CLR
              description: Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: INFIFO_OVF_L2_CH3_INT_CLR
              description: Set this bit to clear the INFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: INFIFO_UDF_L2_CH3_INT_CLR
              description: Set this bit to clear the INFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: IN_DSCR_EMPTY_CH3_INT_CLR
              description: Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: IN_DSCR_TASK_OVF_CH3_INT_CLR
              description: Set this bit to clear the IN_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
      - register:
          name: INFIFO_STATUS_CH3
          description: RX CH3 INFIFO status register
          addressOffset: 2068
          size: 32
          resetValue: 131202
          fields:
            - name: INFIFO_FULL_L2_CH3
              description: Rx FIFO full signal for Rx channel.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: INFIFO_EMPTY_L2_CH3
              description: Rx FIFO empty signal for Rx channel.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: INFIFO_CNT_L2_CH3
              description: The register stores the byte number of the data in Rx FIFO for Rx channel.
              bitOffset: 2
              bitWidth: 4
              access: read-only
            - name: INFIFO_FULL_L1_CH3
              description: Tx FIFO full signal for Tx channel 1.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: INFIFO_EMPTY_L1_CH3
              description: Tx FIFO empty signal for Tx channel 1.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: INFIFO_CNT_L1_CH3
              description: The register stores the byte number of the data in Tx FIFO for Tx channel 1.
              bitOffset: 8
              bitWidth: 5
              access: read-only
            - name: INFIFO_FULL_L3_CH3
              description: Tx FIFO full signal for Tx channel 1.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: INFIFO_EMPTY_L3_CH3
              description: Tx FIFO empty signal for Tx channel 1.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: INFIFO_CNT_L3_CH3
              description: The register stores the byte number of the data in Tx FIFO for Tx channel 1.
              bitOffset: 18
              bitWidth: 2
              access: read-only
      - register:
          name: IN_POP_CH3
          description: RX CH3 INFIFO pop register
          addressOffset: 2072
          size: 32
          resetValue: 1024
          fields:
            - name: INFIFO_RDATA_CH3
              description: This register stores the data popping from DMA Rx FIFO.
              bitOffset: 0
              bitWidth: 11
              access: read-only
            - name: INFIFO_POP_CH3
              description: Set this bit to pop data from DMA Rx FIFO.
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: IN_LINK_CONF_CH3
          description: RX CH3 in_link dscr ctrl register
          addressOffset: 2076
          size: 32
          resetValue: 17825792
          fields:
            - name: INLINK_AUTO_RET_CH3
              description: "Set this bit to return to current inlink descriptor's address, when there are some errors in current receiving data."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: INLINK_STOP_CH3
              description: Set this bit to stop dealing with the inlink descriptors.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: INLINK_START_CH3
              description: Set this bit to start dealing with the inlink descriptors.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: INLINK_RESTART_CH3
              description: Set this bit to mount a new inlink descriptor.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: INLINK_PARK_CH3
              description: "1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working."
              bitOffset: 24
              bitWidth: 1
              access: read-only
      - register:
          name: IN_LINK_ADDR_CH3
          description: RX CH3 in_link dscr addr register
          addressOffset: 2080
          size: 32
          fields:
            - name: INLINK_ADDR_CH3
              description: "This register stores the first inlink descriptor's address."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: IN_STATE_CH3
          description: RX CH3 state register
          addressOffset: 2084
          size: 32
          resetValue: 8388608
          fields:
            - name: INLINK_DSCR_ADDR_CH3
              description: "This register stores the current inlink descriptor's address."
              bitOffset: 0
              bitWidth: 18
              access: read-only
            - name: IN_DSCR_STATE_CH3
              description: This register stores the current descriptor state machine state.
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: IN_STATE_CH3
              description: This register stores the current control module state machine state.
              bitOffset: 20
              bitWidth: 3
              access: read-only
            - name: IN_RESET_AVAIL_CH3
              description: This register indicate that if the channel reset is safety.
              bitOffset: 23
              bitWidth: 1
              access: read-only
      - register:
          name: IN_SUC_EOF_DES_ADDR_CH3
          description: RX CH3 eof des addr register
          addressOffset: 2088
          size: 32
          fields:
            - name: IN_SUC_EOF_DES_ADDR_CH3
              description: This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_ERR_EOF_DES_ADDR_CH3
          description: RX CH3 err eof des addr register
          addressOffset: 2092
          size: 32
          fields:
            - name: IN_ERR_EOF_DES_ADDR_CH3
              description: This register stores the address of the inlink descriptor when there are some errors in current receiving data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_DSCR_CH3
          description: RX CH3 next dscr addr register
          addressOffset: 2096
          size: 32
          fields:
            - name: INLINK_DSCR_CH3
              description: The address of the next inlink descriptor address x.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_DSCR_BF0_CH3
          description: RX CH3 last dscr addr register
          addressOffset: 2100
          size: 32
          fields:
            - name: INLINK_DSCR_BF0_CH3
              description: "The address of the last inlink descriptor's next address x-1."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_DSCR_BF1_CH3
          description: RX CH3 second-to-last dscr addr register
          addressOffset: 2104
          size: 32
          fields:
            - name: INLINK_DSCR_BF1_CH3
              description: "The address of the second-to-last inlink descriptor's next address x-2."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_ARB_CH3
          description: RX CH3 arb register
          addressOffset: 2112
          size: 32
          resetValue: 65
          fields:
            - name: IN_ARB_TOKEN_NUM_CH3
              description: Set the max number of token count of arbiter
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: INTER_IN_ARB_PRIORITY_CH3
              description: Set the priority of channel
              bitOffset: 6
              bitWidth: 3
              access: read-write
      - register:
          name: IN_ETM_CONF_CH3
          description: RX CH3 ETM config register
          addressOffset: 2120
          size: 32
          resetValue: 4
          fields:
            - name: IN_ETM_EN_CH3
              description: Set this bit to 1 to enable ETM task function
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: IN_ETM_LOOP_EN_CH3
              description: "when this bit is 1, dscr can be processed after receiving a task"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_TASK_MAK_CH3
              description: ETM dscr_ready maximum cache numbers
              bitOffset: 2
              bitWidth: 2
              access: read-write
      - register:
          name: IN_FIFO_CNT_CH3
          description: rx CH3 fifo cnt register
          addressOffset: 2176
          size: 32
          fields:
            - name: IN_CMDFIFO_INFIFO_CNT_CH3
              description: only for debug
              bitOffset: 0
              bitWidth: 10
              access: read-only
      - register:
          name: IN_POP_DATA_CNT_CH3
          description: rx CH3 pop data cnt register
          addressOffset: 2180
          size: 32
          resetValue: 7
          fields:
            - name: IN_CMDFIFO_POP_DATA_CNT_CH3
              description: only for debug
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: IN_XADDR_CH3
          description: rx CH3 xaddr register
          addressOffset: 2184
          size: 32
          fields:
            - name: IN_CMDFIFO_XADDR_CH3
              description: only for debug
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_BUF_HB_RCV_CH3
          description: rx CH3 buf len hb rcv register
          addressOffset: 2188
          size: 32
          fields:
            - name: IN_CMDFIFO_BUF_HB_RCV_CH3
              description: only for debug
              bitOffset: 0
              bitWidth: 29
              access: read-only
      - register:
          name: IN_CONF0_CH4
          description: RX CH4 config0 register
          addressOffset: 2304
          size: 32
          fields:
            - name: INDSCR_BURST_EN_CH4
              description: Set this bit to 1 to enable INCR burst transfer for Rx transmitting link descriptor when accessing SRAM.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IN_ECC_AES_EN_CH4
              description: "When access address space is ecc/aes area, this bit should be set to 1. In this case, the start address of square should be 16-bit aligned. The width of square multiply byte number of one pixel should be 16-bit aligned."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: IN_CHECK_OWNER_CH4
              description: Set this bit to enable checking the owner attribute of the link descriptor.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: IN_MEM_BURST_LENGTH_CH4
              description: "Block size of Rx channel 1. 0: single      1: 16 bytes      2: 32 bytes    3: 64 bytes    4: 128 bytes"
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: IN_PAGE_BOUND_EN_CH4
              description: "Set this bit to 1 to make sure AXI write data don't cross the address boundary which define by mem_burst_length"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: IN_RST_CH4
              description: Write 1 then write 0 to this bit to reset Rx channel
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: IN_CMD_DISABLE_CH4
              description: Write 1 before reset and write 0 after reset
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: IN_ARB_WEIGHT_OPT_DIS_CH4
              description: Set this bit to 1 to disable arbiter optimum weight function.
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: IN_INT_RAW_CH4
          description: RX CH4  interrupt raw register
          addressOffset: 2308
          size: 32
          fields:
            - name: IN_DONE_CH4_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been transmitted to peripherals for Rx channel 1.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: IN_SUC_EOF_CH4_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 1.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: IN_ERR_EOF_CH4_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and data error is detected
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_ERR_CH4_INT_RAW
              description: "The raw interrupt bit turns to high level when detecting inlink descriptor error, including owner error, the second and third word error of inlink descriptor for Rx channel 1."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: INFIFO_OVF_L1_CH4_INT_RAW
              description: This raw interrupt bit turns to high level when fifo of Rx channel is overflow.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: INFIFO_UDF_L1_CH4_INT_RAW
              description: This raw interrupt bit turns to high level when fifo of Rx channel is underflow.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: INFIFO_OVF_L2_CH4_INT_RAW
              description: This raw interrupt bit turns to high level when fifo of Rx channel is overflow.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: INFIFO_UDF_L2_CH4_INT_RAW
              description: This raw interrupt bit turns to high level when fifo of Rx channel is underflow.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_EMPTY_CH4_INT_RAW
              description: The raw interrupt bit turns to high level when the last descriptor is done but fifo also remain data.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_TASK_OVF_CH4_INT_RAW
              description: The raw interrupt bit turns to high level when dscr ready task fifo is overflow.
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: IN_INT_ENA_CH4
          description: RX CH4  interrupt ena register
          addressOffset: 2312
          size: 32
          fields:
            - name: IN_DONE_CH4_INT_ENA
              description: The interrupt enable bit for the IN_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: IN_SUC_EOF_CH4_INT_ENA
              description: The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: IN_ERR_EOF_CH4_INT_ENA
              description: The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_ERR_CH4_INT_ENA
              description: The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: INFIFO_OVF_L1_CH4_INT_ENA
              description: The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: INFIFO_UDF_L1_CH4_INT_ENA
              description: The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: INFIFO_OVF_L2_CH4_INT_ENA
              description: The interrupt enable bit for the INFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: INFIFO_UDF_L2_CH4_INT_ENA
              description: The interrupt enable bit for the INFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_EMPTY_CH4_INT_ENA
              description: The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_TASK_OVF_CH4_INT_ENA
              description: The interrupt enable bit for the IN_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: IN_INT_ST_CH4
          description: RX CH4  interrupt st register
          addressOffset: 2316
          size: 32
          fields:
            - name: IN_DONE_CH4_INT_ST
              description: The raw interrupt status bit for the IN_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: IN_SUC_EOF_CH4_INT_ST
              description: The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: IN_ERR_EOF_CH4_INT_ST
              description: The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_ERR_CH4_INT_ST
              description: The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: INFIFO_OVF_L1_CH4_INT_ST
              description: The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: INFIFO_UDF_L1_CH4_INT_ST
              description: The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: INFIFO_OVF_L2_CH4_INT_ST
              description: The raw interrupt status bit for the INFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: INFIFO_UDF_L2_CH4_INT_ST
              description: The raw interrupt status bit for the INFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_EMPTY_CH4_INT_ST
              description: The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: IN_DSCR_TASK_OVF_CH4_INT_ST
              description: The raw interrupt status bit for the IN_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
      - register:
          name: IN_INT_CLR_CH4
          description: RX CH4  interrupt clr register
          addressOffset: 2320
          size: 32
          fields:
            - name: IN_DONE_CH4_INT_CLR
              description: Set this bit to clear the IN_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: IN_SUC_EOF_CH4_INT_CLR
              description: Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: IN_ERR_EOF_CH4_INT_CLR
              description: Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: IN_DSCR_ERR_CH4_INT_CLR
              description: Set this bit to clear the INDSCR_ERR_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: INFIFO_OVF_L1_CH4_INT_CLR
              description: Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: INFIFO_UDF_L1_CH4_INT_CLR
              description: Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: INFIFO_OVF_L2_CH4_INT_CLR
              description: Set this bit to clear the INFIFO_OVF_L2_CH_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: INFIFO_UDF_L2_CH4_INT_CLR
              description: Set this bit to clear the INFIFO_UDF_L2_CH_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: IN_DSCR_EMPTY_CH4_INT_CLR
              description: Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: IN_DSCR_TASK_OVF_CH4_INT_CLR
              description: Set this bit to clear the IN_DSCR_TASK_OVF_CH_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
      - register:
          name: INFIFO_STATUS_CH4
          description: RX CH4 INFIFO status register
          addressOffset: 2324
          size: 32
          resetValue: 131202
          fields:
            - name: INFIFO_FULL_L2_CH4
              description: Rx FIFO full signal for Rx channel.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: INFIFO_EMPTY_L2_CH4
              description: Rx FIFO empty signal for Rx channel.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: INFIFO_CNT_L2_CH4
              description: The register stores the byte number of the data in Rx FIFO for Rx channel.
              bitOffset: 2
              bitWidth: 4
              access: read-only
            - name: INFIFO_FULL_L1_CH4
              description: Tx FIFO full signal for Tx channel 1.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: INFIFO_EMPTY_L1_CH4
              description: Tx FIFO empty signal for Tx channel 1.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: INFIFO_CNT_L1_CH4
              description: The register stores the byte number of the data in Tx FIFO for Tx channel 1.
              bitOffset: 8
              bitWidth: 5
              access: read-only
            - name: INFIFO_FULL_L3_CH4
              description: Tx FIFO full signal for Tx channel 1.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: INFIFO_EMPTY_L3_CH4
              description: Tx FIFO empty signal for Tx channel 1.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: INFIFO_CNT_L3_CH4
              description: The register stores the byte number of the data in Tx FIFO for Tx channel 1.
              bitOffset: 18
              bitWidth: 2
              access: read-only
      - register:
          name: IN_POP_CH4
          description: RX CH4 INFIFO pop register
          addressOffset: 2328
          size: 32
          resetValue: 1024
          fields:
            - name: INFIFO_RDATA_CH4
              description: This register stores the data popping from DMA Rx FIFO.
              bitOffset: 0
              bitWidth: 11
              access: read-only
            - name: INFIFO_POP_CH4
              description: Set this bit to pop data from DMA Rx FIFO.
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: IN_LINK_CONF_CH4
          description: RX CH4 in_link dscr ctrl register
          addressOffset: 2332
          size: 32
          resetValue: 17825792
          fields:
            - name: INLINK_AUTO_RET_CH4
              description: "Set this bit to return to current inlink descriptor's address, when there are some errors in current receiving data."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: INLINK_STOP_CH4
              description: Set this bit to stop dealing with the inlink descriptors.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: INLINK_START_CH4
              description: Set this bit to start dealing with the inlink descriptors.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: INLINK_RESTART_CH4
              description: Set this bit to mount a new inlink descriptor.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: INLINK_PARK_CH4
              description: "1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is working."
              bitOffset: 24
              bitWidth: 1
              access: read-only
      - register:
          name: IN_LINK_ADDR_CH4
          description: RX CH4 in_link dscr addr register
          addressOffset: 2336
          size: 32
          fields:
            - name: INLINK_ADDR_CH4
              description: "This register stores the first inlink descriptor's address."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: IN_STATE_CH4
          description: RX CH4 state register
          addressOffset: 2340
          size: 32
          resetValue: 8388608
          fields:
            - name: INLINK_DSCR_ADDR_CH4
              description: "This register stores the current inlink descriptor's address."
              bitOffset: 0
              bitWidth: 18
              access: read-only
            - name: IN_DSCR_STATE_CH4
              description: This register stores the current descriptor state machine state.
              bitOffset: 18
              bitWidth: 2
              access: read-only
            - name: IN_STATE_CH4
              description: This register stores the current control module state machine state.
              bitOffset: 20
              bitWidth: 3
              access: read-only
            - name: IN_RESET_AVAIL_CH4
              description: This register indicate that if the channel reset is safety.
              bitOffset: 23
              bitWidth: 1
              access: read-only
      - register:
          name: IN_SUC_EOF_DES_ADDR_CH4
          description: RX CH4 eof des addr register
          addressOffset: 2344
          size: 32
          fields:
            - name: IN_SUC_EOF_DES_ADDR_CH4
              description: This register stores the address of the inlink descriptor when the EOF bit in this descriptor is 1.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_ERR_EOF_DES_ADDR_CH4
          description: RX CH4 err eof des addr register
          addressOffset: 2348
          size: 32
          fields:
            - name: IN_ERR_EOF_DES_ADDR_CH4
              description: This register stores the address of the inlink descriptor when there are some errors in current receiving data.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_DSCR_CH4
          description: RX CH4 next dscr addr register
          addressOffset: 2352
          size: 32
          fields:
            - name: INLINK_DSCR_CH4
              description: The address of the next inlink descriptor address x.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_DSCR_BF0_CH4
          description: RX CH4 last dscr addr register
          addressOffset: 2356
          size: 32
          fields:
            - name: INLINK_DSCR_BF0_CH4
              description: "The address of the last inlink descriptor's next address x-1."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_DSCR_BF1_CH4
          description: RX CH4 second-to-last dscr addr register
          addressOffset: 2360
          size: 32
          fields:
            - name: INLINK_DSCR_BF1_CH4
              description: "The address of the second-to-last inlink descriptor's next address x-2."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_ARB_CH4
          description: RX CH4 arb register
          addressOffset: 2368
          size: 32
          resetValue: 81
          fields:
            - name: IN_ARB_TOKEN_NUM_CH4
              description: Set the max number of token count of arbiter
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: EXTER_IN_ARB_PRIORITY_CH4
              description: Set the priority of channel
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: INTER_IN_ARB_PRIORITY_CH4
              description: Set the priority of channel
              bitOffset: 6
              bitWidth: 3
              access: read-write
      - register:
          name: IN_ETM_CONF_CH4
          description: RX CH4 ETM config register
          addressOffset: 2376
          size: 32
          resetValue: 4
          fields:
            - name: IN_ETM_EN_CH4
              description: Set this bit to 1 to enable ETM task function
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: IN_ETM_LOOP_EN_CH4
              description: "when this bit is 1, dscr can be processed after receiving a task"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: IN_DSCR_TASK_MAK_CH4
              description: ETM dscr_ready maximum cache numbers
              bitOffset: 2
              bitWidth: 2
              access: read-write
      - register:
          name: IN_FIFO_CNT_CH4
          description: rx CH4 fifo cnt register
          addressOffset: 2432
          size: 32
          fields:
            - name: IN_CMDFIFO_INFIFO_CNT_CH4
              description: only for debug
              bitOffset: 0
              bitWidth: 10
              access: read-only
      - register:
          name: IN_POP_DATA_CNT_CH4
          description: rx CH4 pop data cnt register
          addressOffset: 2436
          size: 32
          resetValue: 7
          fields:
            - name: IN_CMDFIFO_POP_DATA_CNT_CH4
              description: only for debug
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: IN_XADDR_CH4
          description: rx CH4 xaddr register
          addressOffset: 2440
          size: 32
          fields:
            - name: IN_CMDFIFO_XADDR_CH4
              description: only for debug
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_BUF_HB_RCV_CH4
          description: rx CH4 buf len hb rcv register
          addressOffset: 2444
          size: 32
          fields:
            - name: IN_CMDFIFO_BUF_HB_RCV_CH4
              description: only for debug
              bitOffset: 0
              bitWidth: 29
              access: read-only
      - register:
          name: IN_CONF0_CH5
          description: RX CH5 config0 register
          addressOffset: 2560
          size: 32
          fields:
            - name: IN_ECC_AES_EN_CH5
              description: "When access address space is ecc/aes area, this bit should be set to 1. In this case, the start address of square should be 16-bit aligned. The width of square multiply byte number of one pixel should be 16-bit aligned."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: IN_MEM_BURST_LENGTH_CH5
              description: "Block size of Rx channel 1. 0: single      1: 16 bytes      2: 32 bytes    3: 64 bytes    4: 128 bytes"
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: IN_PAGE_BOUND_EN_CH5
              description: "Set this bit to 1 to make sure AXI write data don't cross the address boundary which define by mem_burst_length"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: IN_RST_CH5
              description: Write 1 then write 0 to this bit to reset Rx channel
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: IN_CMD_DISABLE_CH5
              description: Write 1 before reset and write 0 after reset
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: IN_CONF1_CH5
          description: RX CH5 config1 register
          addressOffset: 2564
          size: 32
          fields:
            - name: BLOCK_START_ADDR_CH5
              description: RX Channel 5 destination start address
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: IN_CONF2_CH5
          description: RX CH5 config2 register
          addressOffset: 2568
          size: 32
          resetValue: 1006663680
          fields:
            - name: BLOCK_ROW_LENGTH_12LINE_CH5
              description: The number of bytes contained in a row block 12line in RX channel 5
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: BLOCK_ROW_LENGTH_4LINE_CH5
              description: The number of bytes contained in a row block 4line in RX channel 5
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: IN_CONF3_CH5
          description: RX CH5 config3 register
          addressOffset: 2572
          size: 32
          resetValue: 2097408
          fields:
            - name: BLOCK_LENGTH_12LINE_CH5
              description: The number of bytes contained in a block 12line
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: BLOCK_LENGTH_4LINE_CH5
              description: The number of bytes contained in a block 4line
              bitOffset: 14
              bitWidth: 14
              access: read-write
      - register:
          name: IN_INT_RAW_CH5
          description: RX CH5  interrupt raw register
          addressOffset: 2576
          size: 32
          fields:
            - name: IN_DONE_CH5_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been transmitted to peripherals for Rx channel 1.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: IN_SUC_EOF_CH5_INT_RAW
              description: The raw interrupt bit turns to high level when the last data pointed by one inlink descriptor has been received and no data error is detected for Rx channel 1.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: INFIFO_OVF_L1_CH5_INT_RAW
              description: This raw interrupt bit turns to high level when fifo of Rx channel is overflow.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: INFIFO_UDF_L1_CH5_INT_RAW
              description: This raw interrupt bit turns to high level when fifo of Rx channel is underflow.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FETCH_MB_COL_CNT_OVF_CH5_INT_RAW
              description: This raw interrupt bit turns to high level when fifo of Rx channel is underflow.
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: IN_INT_ENA_CH5
          description: RX CH5  interrupt ena register
          addressOffset: 2580
          size: 32
          fields:
            - name: IN_DONE_CH5_INT_ENA
              description: The interrupt enable bit for the IN_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: IN_SUC_EOF_CH5_INT_ENA
              description: The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: INFIFO_OVF_L1_CH5_INT_ENA
              description: The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: INFIFO_UDF_L1_CH5_INT_ENA
              description: The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FETCH_MB_COL_CNT_OVF_CH5_INT_ENA
              description: The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: IN_INT_ST_CH5
          description: RX CH5  interrupt st register
          addressOffset: 2584
          size: 32
          fields:
            - name: IN_DONE_CH5_INT_ST
              description: The raw interrupt status bit for the IN_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: IN_SUC_EOF_CH5_INT_ST
              description: The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: INFIFO_OVF_L1_CH5_INT_ST
              description: The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: INFIFO_UDF_L1_CH5_INT_ST
              description: The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: FETCH_MB_COL_CNT_OVF_CH5_INT_ST
              description: The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
      - register:
          name: IN_INT_CLR_CH5
          description: RX CH5  interrupt clr register
          addressOffset: 2588
          size: 32
          fields:
            - name: IN_DONE_CH5_INT_CLR
              description: Set this bit to clear the IN_DONE_CH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: IN_SUC_EOF_CH5_INT_CLR
              description: Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: INFIFO_OVF_L1_CH5_INT_CLR
              description: Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: INFIFO_UDF_L1_CH5_INT_CLR
              description: Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: FETCH_MB_COL_CNT_OVF_CH5_INT_CLR
              description: Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
      - register:
          name: INFIFO_STATUS_CH5
          description: RX CH5 INFIFO status register
          addressOffset: 2592
          size: 32
          resetValue: 2
          fields:
            - name: INFIFO_FULL_L1_CH5
              description: Tx FIFO full signal for Tx channel 1.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: INFIFO_EMPTY_L1_CH5
              description: Tx FIFO empty signal for Tx channel 1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: INFIFO_CNT_L1_CH5
              description: The register stores the byte number of the data in Tx FIFO for Tx channel 1.
              bitOffset: 2
              bitWidth: 5
              access: read-only
      - register:
          name: IN_POP_CH5
          description: RX CH5 INFIFO pop register
          addressOffset: 2596
          size: 32
          resetValue: 1024
          fields:
            - name: INFIFO_RDATA_CH5
              description: This register stores the data popping from DMA Rx FIFO.
              bitOffset: 0
              bitWidth: 11
              access: read-only
            - name: INFIFO_POP_CH5
              description: Set this bit to pop data from DMA Rx FIFO.
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: IN_STATE_CH5
          description: RX CH5 state register
          addressOffset: 2600
          size: 32
          resetValue: 8
          fields:
            - name: IN_STATE_CH5
              description: This register stores the current control module state machine state.
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: IN_RESET_AVAIL_CH5
              description: This register indicate that if the channel reset is safety.
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: IN_ARB_CH5
          description: RX CH5 arb register
          addressOffset: 2624
          size: 32
          resetValue: 65
          fields:
            - name: IN_ARB_TOKEN_NUM_CH5
              description: Set the max number of token count of arbiter
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: INTER_IN_ARB_PRIORITY_CH5
              description: Set the priority of channel
              bitOffset: 6
              bitWidth: 3
              access: read-write
      - register:
          name: IN_FIFO_CNT_CH5
          description: rx CH5 fifo cnt register
          addressOffset: 2688
          size: 32
          fields:
            - name: IN_CMDFIFO_INFIFO_CNT_CH5
              description: only for debug
              bitOffset: 0
              bitWidth: 10
              access: read-only
      - register:
          name: IN_POP_DATA_CNT_CH5
          description: rx CH5 pop data cnt register
          addressOffset: 2692
          size: 32
          resetValue: 255
          fields:
            - name: IN_CMDFIFO_POP_DATA_CNT_CH5
              description: only for debug
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: IN_XADDR_CH5
          description: rx CH5 xaddr register
          addressOffset: 2696
          size: 32
          fields:
            - name: IN_CMDFIFO_XADDR_CH5
              description: only for debug
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IN_BUF_HB_RCV_CH5
          description: rx CH5 buf len hb rcv register
          addressOffset: 2700
          size: 32
          fields:
            - name: IN_CMDFIFO_BUF_HB_RCV_CH5
              description: only for debug
              bitOffset: 0
              bitWidth: 29
              access: read-only
      - register:
          name: INTER_AXI_ERR
          description: inter memory axi err register
          addressOffset: 2816
          size: 32
          fields:
            - name: INTER_RID_ERR_CNT
              description: AXI read id err cnt
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: INTER_RRESP_ERR_CNT
              description: AXI read resp err cnt
              bitOffset: 4
              bitWidth: 4
              access: read-only
            - name: INTER_WRESP_ERR_CNT
              description: AXI write resp err cnt
              bitOffset: 8
              bitWidth: 4
              access: read-only
            - name: INTER_RD_FIFO_CNT
              description: AXI read cmd fifo remain cmd count
              bitOffset: 12
              bitWidth: 3
              access: read-only
            - name: INTER_RD_BAK_FIFO_CNT
              description: AXI read backup cmd fifo remain cmd count
              bitOffset: 15
              bitWidth: 4
              access: read-only
            - name: INTER_WR_FIFO_CNT
              description: AXI write cmd fifo remain cmd count
              bitOffset: 19
              bitWidth: 3
              access: read-only
            - name: INTER_WR_BAK_FIFO_CNT
              description: AXI write backup cmd fifo remain cmd count
              bitOffset: 22
              bitWidth: 4
              access: read-only
      - register:
          name: EXTER_AXI_ERR
          description: exter memory axi err register
          addressOffset: 2820
          size: 32
          fields:
            - name: EXTER_RID_ERR_CNT
              description: AXI read id err cnt
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: EXTER_RRESP_ERR_CNT
              description: AXI read resp err cnt
              bitOffset: 4
              bitWidth: 4
              access: read-only
            - name: EXTER_WRESP_ERR_CNT
              description: AXI write resp err cnt
              bitOffset: 8
              bitWidth: 4
              access: read-only
            - name: EXTER_RD_FIFO_CNT
              description: AXI read cmd fifo remain cmd count
              bitOffset: 12
              bitWidth: 3
              access: read-only
            - name: EXTER_RD_BAK_FIFO_CNT
              description: AXI read backup cmd fifo remain cmd count
              bitOffset: 15
              bitWidth: 4
              access: read-only
            - name: EXTER_WR_FIFO_CNT
              description: AXI write cmd fifo remain cmd count
              bitOffset: 19
              bitWidth: 3
              access: read-only
            - name: EXTER_WR_BAK_FIFO_CNT
              description: AXI write backup cmd fifo remain cmd count
              bitOffset: 22
              bitWidth: 4
              access: read-only
      - register:
          name: RST_CONF
          description: axi reset config register
          addressOffset: 2824
          size: 32
          fields:
            - name: INTER_AXIM_RD_RST
              description: Write 1 then write 0  to this bit to reset axi master read data FIFO.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: INTER_AXIM_WR_RST
              description: Write 1 then write 0  to this bit to reset axi master write data FIFO.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: EXTER_AXIM_RD_RST
              description: Write 1 then write 0  to this bit to reset axi master read data FIFO.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: EXTER_AXIM_WR_RST
              description: Write 1 then write 0  to this bit to reset axi master write data FIFO.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: INTER_MEM_START_ADDR0
          description: Start address of inter memory range0 register
          addressOffset: 2828
          size: 32
          resetValue: 806354944
          fields:
            - name: ACCESS_INTER_MEM_START_ADDR0
              description: The start address of accessible address space.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: INTER_MEM_END_ADDR0
          description: end address of inter memory range0 register
          addressOffset: 2832
          size: 32
          resetValue: 2415919103
          fields:
            - name: ACCESS_INTER_MEM_END_ADDR0
              description: The end address of accessible address space. The access address beyond this range would lead to descriptor error.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: INTER_MEM_START_ADDR1
          description: Start address of inter memory range1 register
          addressOffset: 2836
          size: 32
          resetValue: 806354944
          fields:
            - name: ACCESS_INTER_MEM_START_ADDR1
              description: The start address of accessible address space.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: INTER_MEM_END_ADDR1
          description: end address of inter memory range1 register
          addressOffset: 2840
          size: 32
          resetValue: 2415919103
          fields:
            - name: ACCESS_INTER_MEM_END_ADDR1
              description: The end address of accessible address space. The access address beyond this range would lead to descriptor error.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: EXTER_MEM_START_ADDR0
          description: Start address of exter memory range0 register
          addressOffset: 2848
          size: 32
          resetValue: 806354944
          fields:
            - name: ACCESS_EXTER_MEM_START_ADDR0
              description: The start address of accessible address space.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: EXTER_MEM_END_ADDR0
          description: end address of exter memory range0 register
          addressOffset: 2852
          size: 32
          resetValue: 2415919103
          fields:
            - name: ACCESS_EXTER_MEM_END_ADDR0
              description: The end address of accessible address space. The access address beyond this range would lead to descriptor error.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: EXTER_MEM_START_ADDR1
          description: Start address of exter memory range1 register
          addressOffset: 2856
          size: 32
          resetValue: 806354944
          fields:
            - name: ACCESS_EXTER_MEM_START_ADDR1
              description: The start address of accessible address space.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: EXTER_MEM_END_ADDR1
          description: end address of exter memory range1 register
          addressOffset: 2860
          size: 32
          resetValue: 2415919103
          fields:
            - name: ACCESS_EXTER_MEM_END_ADDR1
              description: The end address of accessible address space. The access address beyond this range would lead to descriptor error.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: OUT_ARB_CONFIG
          description: reserved
          addressOffset: 2864
          size: 32
          fields:
            - name: OUT_ARB_TIMEOUT_NUM
              description: Set the max number of timeout count of arbiter
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: OUT_WEIGHT_EN
              description: reserved
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: IN_ARB_CONFIG
          description: reserved
          addressOffset: 2868
          size: 32
          fields:
            - name: IN_ARB_TIMEOUT_NUM
              description: Set the max number of timeout count of arbiter
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: IN_WEIGHT_EN
              description: reserved
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: reserved
          addressOffset: 2876
          size: 32
          resetValue: 539165699
          fields:
            - name: DATE
              description: register version.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: COUNTER_RST
          description: counter reset register
          addressOffset: 2896
          size: 32
          fields:
            - name: RX_CH0_EXTER_COUNTER_RST
              description: Write 1 then write 0 to this bit to reset rx ch0 counter.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_CH1_EXTER_COUNTER_RST
              description: Write 1 then write 0 to this bit to reset rx ch1 counter.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_CH2_INTER_COUNTER_RST
              description: Write 1 then write 0 to this bit to reset rx ch2 counter.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_CH5_INTER_COUNTER_RST
              description: Write 1 then write 0 to this bit to reset rx ch5 counter.
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: RX_CH0_COUNTER
          description: rx ch0 counter register
          addressOffset: 2900
          size: 32
          fields:
            - name: RX_CH0_CNT
              description: rx ch0 counter register
              bitOffset: 0
              bitWidth: 23
              access: read-only
      - register:
          name: RX_CH1_COUNTER
          description: rx ch1 counter register
          addressOffset: 2904
          size: 32
          fields:
            - name: RX_CH1_CNT
              description: rx ch1 counter register
              bitOffset: 0
              bitWidth: 21
              access: read-only
      - register:
          name: RX_CH2_COUNTER
          description: rx ch2 counter register
          addressOffset: 2908
          size: 32
          fields:
            - name: RX_CH2_CNT
              description: rx ch2 counter register
              bitOffset: 0
              bitWidth: 11
              access: read-only
      - register:
          name: RX_CH5_COUNTER
          description: rx ch5 counter register
          addressOffset: 2912
          size: 32
          fields:
            - name: RX_CH5_CNT
              description: rx ch5 counter register
              bitOffset: 0
              bitWidth: 17
              access: read-only
  - name: HMAC
    description: HMAC (Hash-based Message Authentication Code) Accelerator
    groupName: HMAC
    baseAddress: 1342787584
    addressBlock:
      - offset: 0
        size: 164
        usage: registers
    registers:
      - register:
          name: SET_START
          description: Process control register 0.
          addressOffset: 64
          size: 32
          fields:
            - name: SET_START
              description: Start hmac operation.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_PARA_PURPOSE
          description: Configure purpose.
          addressOffset: 68
          size: 32
          fields:
            - name: PURPOSE_SET
              description: Set hmac parameter purpose.
              bitOffset: 0
              bitWidth: 4
              access: write-only
      - register:
          name: SET_PARA_KEY
          description: Configure key.
          addressOffset: 72
          size: 32
          fields:
            - name: KEY_SET
              description: Set hmac parameter key.
              bitOffset: 0
              bitWidth: 3
              access: write-only
      - register:
          name: SET_PARA_FINISH
          description: Finish initial configuration.
          addressOffset: 76
          size: 32
          fields:
            - name: SET_PARA_END
              description: Finish hmac configuration.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_MESSAGE_ONE
          description: Process control register 1.
          addressOffset: 80
          size: 32
          fields:
            - name: SET_TEXT_ONE
              description: Call SHA to calculate one message block.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_MESSAGE_ING
          description: Process control register 2.
          addressOffset: 84
          size: 32
          fields:
            - name: SET_TEXT_ING
              description: Continue typical hmac.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_MESSAGE_END
          description: Process control register 3.
          addressOffset: 88
          size: 32
          fields:
            - name: SET_TEXT_END
              description: Start hardware padding.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_RESULT_FINISH
          description: Process control register 4.
          addressOffset: 92
          size: 32
          fields:
            - name: SET_RESULT_END
              description: "After read result from upstream, then let hmac back to idle."
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_INVALIDATE_JTAG
          description: Invalidate register 0.
          addressOffset: 96
          size: 32
          fields:
            - name: SET_INVALIDATE_JTAG
              description: Clear result from hmac downstream JTAG.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_INVALIDATE_DS
          description: Invalidate register 1.
          addressOffset: 100
          size: 32
          fields:
            - name: SET_INVALIDATE_DS
              description: Clear result from hmac downstream DS.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: QUERY_ERROR
          description: Error register.
          addressOffset: 104
          size: 32
          fields:
            - name: QUERY_CHECK
              description: "Hmac configuration state. 0: key are agree with purpose. 1: error"
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: QUERY_BUSY
          description: Busy register.
          addressOffset: 108
          size: 32
          fields:
            - name: BUSY_STATE
              description: "Hmac state. 1'b0: idle. 1'b1: busy"
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          dim: 16
          dimIncrement: 4
          name: "WR_MESSAGE_MEM[%s]"
          description: Message block memory.
          addressOffset: 128
          size: 32
      - register:
          dim: 8
          dimIncrement: 4
          name: "RD_RESULT_MEM[%s]"
          description: Result from upstream.
          addressOffset: 192
          size: 32
      - register:
          name: SET_MESSAGE_PAD
          description: Process control register 5.
          addressOffset: 240
          size: 32
          fields:
            - name: SET_TEXT_PAD
              description: Start software padding.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: ONE_BLOCK
          description: Process control register 6.
          addressOffset: 244
          size: 32
          fields:
            - name: SET_ONE_BLOCK
              description: "Don't have to do padding."
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SOFT_JTAG_CTRL
          description: Jtag register 0.
          addressOffset: 248
          size: 32
          fields:
            - name: SOFT_JTAG_CTRL
              description: Turn on JTAG verification.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: WR_JTAG
          description: Jtag register 1.
          addressOffset: 252
          size: 32
          fields:
            - name: WR_JTAG
              description: 32-bit of key to be compared.
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: DATE
          description: Date register.
          addressOffset: 508
          size: 32
          resetValue: 538969624
          fields:
            - name: DATE
              description: Hmac date information/ hmac version information.
              bitOffset: 0
              bitWidth: 30
              access: read-write
  - name: HP_SYS
    description: High-Power System
    groupName: HP_SYS
    baseAddress: 1343115264
    addressBlock:
      - offset: 0
        size: 364
        usage: registers
    interrupt:
      - name: HP_SYS
        value: 110
    registers:
      - register:
          name: VER_DATE
          description: NA
          addressOffset: 0
          size: 32
          resetValue: 539165977
          fields:
            - name: REG_VER_DATE
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CLK_EN
          description: NA
          addressOffset: 4
          size: 32
          fields:
            - name: REG_CLK_EN
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_0
          description: NA
          addressOffset: 16
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_0
              description: set 1 will triger a interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_1
          description: NA
          addressOffset: 20
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_1
              description: set 1 will triger a interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_2
          description: NA
          addressOffset: 24
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_2
              description: set 1 will triger a interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_INTR_FROM_CPU_3
          description: NA
          addressOffset: 28
          size: 32
          fields:
            - name: CPU_INTR_FROM_CPU_3
              description: set 1 will triger a interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_CLK_CONFIG
          description: NA
          addressOffset: 32
          size: 32
          resetValue: 51
          fields:
            - name: REG_L2_CACHE_CLK_ON
              description: l2 cahce clk enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_L1_D_CACHE_CLK_ON
              description: l1 dcahce clk enable
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_L1_I1_CACHE_CLK_ON
              description: l1 icahce1 clk enable
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_L1_I0_CACHE_CLK_ON
              description: l1 icahce0 clk enable
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: CACHE_RESET_CONFIG
          description: NA
          addressOffset: 36
          size: 32
          fields:
            - name: REG_L1_D_CACHE_RESET
              description: set 1 to reset l1 dcahce
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_L1_I1_CACHE_RESET
              description: set 1 to reset l1 icahce1
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_L1_I0_CACHE_RESET
              description: set 1 to reset l1 icahce0
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: DMA_ADDR_CTRL
          description: NA
          addressOffset: 44
          size: 32
          fields:
            - name: REG_SYS_DMA_ADDR_SEL
              description: 0 means dma access extmem use 8xxx_xxxx else use 4xxx_xxxx
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: TCM_RAM_WRR_CONFIG
          description: NA
          addressOffset: 52
          size: 32
          resetValue: 2188302655
          fields:
            - name: REG_TCM_RAM_IBUS0_WT
              description: weight value of ibus0
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: REG_TCM_RAM_IBUS1_WT
              description: weight value of ibus1
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: REG_TCM_RAM_IBUS2_WT
              description: weight value of ibus2
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: REG_TCM_RAM_IBUS3_WT
              description: weight value of ibus3
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: REG_TCM_RAM_DBUS0_WT
              description: weight value of dbus0
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: REG_TCM_RAM_DBUS1_WT
              description: weight value of dbus1
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: REG_TCM_RAM_DBUS2_WT
              description: weight value of dbus2
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: REG_TCM_RAM_DBUS3_WT
              description: weight value of dbus3
              bitOffset: 21
              bitWidth: 3
              access: read-write
            - name: REG_TCM_RAM_DMA_WT
              description: weight value of dma
              bitOffset: 24
              bitWidth: 3
              access: read-write
            - name: REG_TCM_RAM_WRR_HIGH
              description: enable weighted round robin arbitration
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TCM_SW_PARITY_BWE_MASK
          description: NA
          addressOffset: 56
          size: 32
          fields:
            - name: REG_TCM_SW_PARITY_BWE_MASK_CTRL
              description: Set 1 to mask tcm bwe parity code bit
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: TCM_RAM_PWR_CTRL0
          description: NA
          addressOffset: 60
          size: 32
          fields:
            - name: REG_HP_TCM_CLK_FORCE_ON
              description: hp_tcm clk gatig force on
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: L2_ROM_PWR_CTRL0
          description: NA
          addressOffset: 64
          size: 32
          fields:
            - name: REG_L2_ROM_CLK_FORCE_ON
              description: l2_rom clk gating force on
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: PROBEA_CTRL
          description: NA
          addressOffset: 80
          size: 32
          fields:
            - name: REG_PROBE_A_MOD_SEL
              description: "Tihs field is used to selec probe_group from probe_group0 to probe_group15 for module's probe_out[31:0] in a mode"
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: REG_PROBE_A_TOP_SEL
              description: "Tihs field is used to selec module's probe_out[31:0] as probe out in a mode"
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: REG_PROBE_L_SEL
              description: "Tihs field is used to selec probe_out[31:16]"
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: REG_PROBE_H_SEL
              description: "Tihs field is used to selec probe_out[31:16]"
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: REG_PROBE_GLOBAL_EN
              description: Set this bit to enable global debug probe in hp system.
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: PROBEB_CTRL
          description: NA
          addressOffset: 84
          size: 32
          fields:
            - name: REG_PROBE_B_MOD_SEL
              description: "Tihs field is used to selec probe_group from probe_group0 to probe_group15 for module's probe_out[31:0] in b mode."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: REG_PROBE_B_TOP_SEL
              description: "Tihs field is used to select module's probe_out[31:0]  as probe_out in b mode"
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: REG_PROBE_B_EN
              description: "Set this bit to enable b mode for debug probe. 1:  b mode, 0: a mode."
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: PROBE_OUT
          description: NA
          addressOffset: 92
          size: 32
          fields:
            - name: REG_PROBE_TOP_OUT
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: L2_MEM_RAM_PWR_CTRL0
          description: NA
          addressOffset: 96
          size: 32
          fields:
            - name: REG_L2_MEM_CLK_FORCE_ON
              description: l2ram clk_gating force on
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CPU_CORESTALLED_ST
          description: NA
          addressOffset: 100
          size: 32
          fields:
            - name: REG_CORE0_CORESTALLED_ST
              description: hp core0 corestalled status
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: REG_CORE1_CORESTALLED_ST
              description: hp core1 corestalled status
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: CRYPTO_CTRL
          description: NA
          addressOffset: 112
          size: 32
          fields:
            - name: REG_ENABLE_SPI_MANUAL_ENCRYPT
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_ENABLE_DOWNLOAD_DB_ENCRYPT
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_ENABLE_DOWNLOAD_G0CB_DECRYPT
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_ENABLE_DOWNLOAD_MANUAL_ENCRYPT
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: GPIO_O_HOLD_CTRL0
          description: NA
          addressOffset: 116
          size: 32
          fields:
            - name: REG_GPIO_0_HOLD_LOW
              description: hold control for gpio47~16
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: GPIO_O_HOLD_CTRL1
          description: NA
          addressOffset: 120
          size: 32
          fields:
            - name: REG_GPIO_0_HOLD_HIGH
              description: hold control for gpio56~48
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: RDN_ECO_CS
          description: NA
          addressOffset: 124
          size: 32
          fields:
            - name: REG_HP_SYS_RDN_ECO_EN
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_HP_SYS_RDN_ECO_RESULT
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: CACHE_APB_POSTW_EN
          description: NA
          addressOffset: 128
          size: 32
          fields:
            - name: REG_CACHE_APB_POSTW_EN
              description: "cache apb register interface post write enable, 1 will speed up write, but will take some time to update value to register"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: L2_MEM_SUBSIZE
          description: NA
          addressOffset: 132
          size: 32
          fields:
            - name: REG_L2_MEM_SUB_BLKSIZE
              description: l2mem sub block size 00=>32 01=>64 10=>128 11=>256
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: L2_MEM_INT_RAW
          description: NA
          addressOffset: 156
          size: 32
          fields:
            - name: REG_L2_MEM_ECC_ERR_INT_RAW
              description: intr triggered when two bit error detected and corrected from ecc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_L2_MEM_EXCEED_ADDR_INT_RAW
              description: intr triggered when access addr exceeds 0xff9ffff at bypass mode or exceeds 0xff80000 at l2cache 128kb mode or exceeds 0xff60000 at l2cache 256kb mode
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_L2_MEM_ERR_RESP_INT_RAW
              description: intr triggered when err response occurs
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: L2_MEM_INT_ST
          description: NA
          addressOffset: 160
          size: 32
          fields:
            - name: REG_L2_MEM_ECC_ERR_INT_ST
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: REG_L2_MEM_EXCEED_ADDR_INT_ST
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: REG_L2_MEM_ERR_RESP_INT_ST
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: L2_MEM_INT_ENA
          description: NA
          addressOffset: 164
          size: 32
          fields:
            - name: REG_L2_MEM_ECC_ERR_INT_ENA
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_L2_MEM_EXCEED_ADDR_INT_ENA
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_L2_MEM_ERR_RESP_INT_ENA
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: L2_MEM_INT_CLR
          description: NA
          addressOffset: 168
          size: 32
          fields:
            - name: REG_L2_MEM_ECC_ERR_INT_CLR
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: REG_L2_MEM_EXCEED_ADDR_INT_CLR
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: REG_L2_MEM_ERR_RESP_INT_CLR
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: write-only
      - register:
          name: L2_MEM_L2_RAM_ECC
          description: NA
          addressOffset: 172
          size: 32
          fields:
            - name: REG_L2_RAM_UNIT0_ECC_EN
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_L2_RAM_UNIT1_ECC_EN
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_L2_RAM_UNIT2_ECC_EN
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_L2_RAM_UNIT3_ECC_EN
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: REG_L2_RAM_UNIT4_ECC_EN
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_L2_RAM_UNIT5_ECC_EN
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: L2_MEM_INT_RECORD0
          description: NA
          addressOffset: 176
          size: 32
          fields:
            - name: REG_L2_MEM_EXCEED_ADDR_INT_ADDR
              description: NA
              bitOffset: 0
              bitWidth: 21
              access: read-only
            - name: REG_L2_MEM_EXCEED_ADDR_INT_WE
              description: NA
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: REG_L2_MEM_EXCEED_ADDR_INT_MASTER
              description: NA
              bitOffset: 22
              bitWidth: 3
              access: read-only
      - register:
          name: L2_MEM_INT_RECORD1
          description: NA
          addressOffset: 180
          size: 32
          fields:
            - name: REG_L2_MEM_ECC_ERR_INT_ADDR
              description: NA
              bitOffset: 0
              bitWidth: 15
              access: read-only
            - name: REG_L2_MEM_ECC_ONE_BIT_ERR
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: REG_L2_MEM_ECC_TWO_BIT_ERR
              description: NA
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: REG_L2_MEM_ECC_ERR_BIT
              description: NA
              bitOffset: 17
              bitWidth: 9
              access: read-only
            - name: REG_L2_CACHE_ERR_BANK
              description: NA
              bitOffset: 26
              bitWidth: 1
              access: read-only
      - register:
          name: L2_MEM_L2_CACHE_ECC
          description: NA
          addressOffset: 196
          size: 32
          fields:
            - name: REG_L2_CACHE_ECC_EN
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: L1CACHE_BUS0_ID
          description: NA
          addressOffset: 200
          size: 32
          fields:
            - name: REG_L1_CACHE_BUS0_ID
              description: NA
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: L1CACHE_BUS1_ID
          description: NA
          addressOffset: 204
          size: 32
          fields:
            - name: REG_L1_CACHE_BUS1_ID
              description: NA
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: L2_MEM_RDN_ECO_CS
          description: NA
          addressOffset: 216
          size: 32
          fields:
            - name: REG_L2_MEM_RDN_ECO_EN
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_L2_MEM_RDN_ECO_RESULT
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: L2_MEM_RDN_ECO_LOW
          description: NA
          addressOffset: 220
          size: 32
          fields:
            - name: REG_L2_MEM_RDN_ECO_LOW
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: L2_MEM_RDN_ECO_HIGH
          description: NA
          addressOffset: 224
          size: 32
          resetValue: 4294967295
          fields:
            - name: REG_L2_MEM_RDN_ECO_HIGH
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TCM_RDN_ECO_CS
          description: NA
          addressOffset: 228
          size: 32
          fields:
            - name: REG_HP_TCM_RDN_ECO_EN
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_HP_TCM_RDN_ECO_RESULT
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: TCM_RDN_ECO_LOW
          description: NA
          addressOffset: 232
          size: 32
          fields:
            - name: REG_HP_TCM_RDN_ECO_LOW
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TCM_RDN_ECO_HIGH
          description: NA
          addressOffset: 236
          size: 32
          resetValue: 4294967295
          fields:
            - name: REG_HP_TCM_RDN_ECO_HIGH
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: GPIO_DED_HOLD_CTRL
          description: NA
          addressOffset: 240
          size: 32
          fields:
            - name: REG_GPIO_DED_HOLD
              description: hold control for gpio63~56
              bitOffset: 0
              bitWidth: 26
              access: read-write
      - register:
          name: L2_MEM_SW_ECC_BWE_MASK
          description: NA
          addressOffset: 244
          size: 32
          fields:
            - name: REG_L2_MEM_SW_ECC_BWE_MASK_CTRL
              description: Set 1 to mask bwe hamming code bit
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: USB20OTG_MEM_CTRL
          description: NA
          addressOffset: 248
          size: 32
          fields:
            - name: REG_USB20_MEM_CLK_FORCE_ON
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: TCM_INT_RAW
          description: need_des
          addressOffset: 252
          size: 32
          fields:
            - name: TCM_PARITY_ERR_INT_RAW
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TCM_INT_ST
          description: need_des
          addressOffset: 256
          size: 32
          fields:
            - name: TCM_PARITY_ERR_INT_ST
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: TCM_INT_ENA
          description: need_des
          addressOffset: 260
          size: 32
          fields:
            - name: TCM_PARITY_ERR_INT_ENA
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TCM_INT_CLR
          description: need_des
          addressOffset: 264
          size: 32
          fields:
            - name: TCM_PARITY_ERR_INT_CLR
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: TCM_PARITY_INT_RECORD
          description: need_des
          addressOffset: 268
          size: 32
          fields:
            - name: TCM_PARITY_ERR_INT_ADDR
              description: hp tcm_parity_err_addr
              bitOffset: 0
              bitWidth: 13
              access: read-only
      - register:
          name: L1_CACHE_PWR_CTRL
          description: NA
          addressOffset: 272
          size: 32
          fields:
            - name: REG_L1_CACHE_MEM_FO
              description: need_des
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: L2_CACHE_PWR_CTRL
          description: NA
          addressOffset: 276
          size: 32
          fields:
            - name: REG_L2_CACHE_MEM_FO
              description: need_des
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: CPU_WAITI_CONF
          description: CPU_WAITI configuration register
          addressOffset: 280
          size: 32
          resetValue: 1
          fields:
            - name: CPU_WAIT_MODE_FORCE_ON
              description: Set 1 to force cpu_waiti_clk enable.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CPU_WAITI_DELAY_NUM
              description: "This field used to set delay cycle when cpu enter waiti mode, after delay waiti_clk will close"
              bitOffset: 1
              bitWidth: 4
              access: read-write
      - register:
          name: CORE_DEBUG_RUNSTALL_CONF
          description: Core Debug runstall configure register
          addressOffset: 284
          size: 32
          fields:
            - name: CORE_DEBUG_RUNSTALL_ENABLE
              description: Set this field to 1 to enable debug runstall feature between HP-core and LP-core.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_AHB_TIMEOUT
          description: need_des
          addressOffset: 288
          size: 32
          resetValue: 131071
          fields:
            - name: EN
              description: set this field to 1 to enable hp core0&1 ahb timeout handle
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: THRES
              description: This field used to set hp core0&1 ahb bus timeout  threshold
              bitOffset: 1
              bitWidth: 16
              access: read-write
      - register:
          name: CORE_IBUS_TIMEOUT
          description: need_des
          addressOffset: 292
          size: 32
          resetValue: 131071
          fields:
            - name: EN
              description: set this field to 1 to enable hp core0&1 ibus timeout handle
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: THRES
              description: This field used to set hp core0&1 ibus timeout  threshold
              bitOffset: 1
              bitWidth: 16
              access: read-write
      - register:
          name: CORE_DBUS_TIMEOUT
          description: need_des
          addressOffset: 296
          size: 32
          resetValue: 131071
          fields:
            - name: EN
              description: set this field to 1 to enable hp core0&1 dbus timeout handle
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: THRES
              description: This field used to set hp core0&1 dbus timeout  threshold
              bitOffset: 1
              bitWidth: 16
              access: read-write
      - register:
          name: ICM_CPU_H2X_CFG
          description: need_des
          addressOffset: 312
          size: 32
          resetValue: 3
          fields:
            - name: CPU_ICM_H2X_POST_WR_EN
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CPU_ICM_H2X_CUT_THROUGH_EN
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CPU_ICM_H2X_BRIDGE_BUSY
              description: need_des
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: PERI1_APB_POSTW_EN
          description: NA
          addressOffset: 316
          size: 32
          fields:
            - name: PERI1_APB_POSTW_EN
              description: "hp_peri1 apb register interface post write enable, 1 will speed up write, but will take some time to update value to register"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: BITSCRAMBLER_PERI_SEL
          description: Bitscrambler Peri Sel
          addressOffset: 320
          size: 32
          resetValue: 255
          fields:
            - name: BITSCRAMBLER_PERI_RX_SEL
              description: "Set  this field to sel peri with DMA RX interface to connec with bitscrambler: 4'h0 : lcd_cam, 4'h1: gpspi2, 4'h2: gpspi3, 4'h3: parl_io, 4'h4: aes, 4'h5: sha, 4'h6: adc, 4'h7: i2s0, 4'h8: i2s1, 4'h9: i2s2, 4'ha: i3c_mst, 4'hb: uhci0, 4'hc: RMT, else : none"
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: BITSCRAMBLER_PERI_TX_SEL
              description: "Set  this field to sel peri with DMA TX interface to connec with bitscrambler: 4'h0 : lcd_cam, 4'h1: gpspi2, 4'h2: gpspi3, 4'h3: parl_io, 4'h4: aes, 4'h5: sha, 4'h6: adc, 4'h7: i2s0, 4'h8: i2s1, 4'h9: i2s2, 4'ha: i3c_mst, 4'hb: uhci0, 4'hc: RMT, else : none"
              bitOffset: 4
              bitWidth: 4
              access: read-write
      - register:
          name: APB_SYNC_POSTW_EN
          description: N/A
          addressOffset: 324
          size: 32
          fields:
            - name: GMAC_APB_POSTW_EN
              description: N/A
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DSI_HOST_APB_POSTW_EN
              description: N/A
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CSI_HOST_APB_SYNC_POSTW_EN
              description: N/A
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CSI_HOST_APB_ASYNC_POSTW_EN
              description: N/A
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: GDMA_CTRL
          description: N/A
          addressOffset: 328
          size: 32
          fields:
            - name: DEBUG_CH_NUM
              description: N/A
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: GMAC_CTRL0
          description: N/A
          addressOffset: 332
          size: 32
          fields:
            - name: PTP_PPS
              description: N/A
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SBD_FLOWCTRL
              description: N/A
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PHY_INTF_SEL
              description: N/A
              bitOffset: 2
              bitWidth: 3
              access: read-write
            - name: GMAC_MEM_CLK_FORCE_ON
              description: N/A
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: GMAC_RST_CLK_TX_N
              description: N/A
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: GMAC_RST_CLK_RX_N
              description: N/A
              bitOffset: 7
              bitWidth: 1
              access: read-only
      - register:
          name: GMAC_CTRL1
          description: N/A
          addressOffset: 336
          size: 32
          fields:
            - name: PTP_TIMESTAMP_L
              description: N/A
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: GMAC_CTRL2
          description: N/A
          addressOffset: 340
          size: 32
          fields:
            - name: PTP_TIMESTAMP_H
              description: N/A
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: VPU_CTRL
          description: N/A
          addressOffset: 344
          size: 32
          fields:
            - name: PPA_LSLP_MEM_PD
              description: N/A
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: JPEG_SDSLP_MEM_PD
              description: N/A
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: JPEG_LSLP_MEM_PD
              description: N/A
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: JPEG_DSLP_MEM_PD
              description: N/A
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DMA2D_LSLP_MEM_PD
              description: N/A
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: USBOTG20_CTRL
          description: N/A
          addressOffset: 348
          size: 32
          resetValue: 8529472
          fields:
            - name: OTG_PHY_TEST_DONE
              description: N/A
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: USB_MEM_AUX_CTRL
              description: N/A
              bitOffset: 1
              bitWidth: 14
              access: read-write
            - name: PHY_SUSPENDM
              description: N/A
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: PHY_SUSPEND_FORCE_EN
              description: N/A
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: PHY_RSTN
              description: N/A
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: PHY_RESET_FORCE_EN
              description: N/A
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: PHY_PLL_FORCE_EN
              description: N/A
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: PHY_PLL_EN
              description: N/A
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: OTG_SUSPENDM
              description: N/A
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: OTG_PHY_TXBITSTUFF_EN
              description: N/A
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: OTG_PHY_REFCLK_MODE
              description: N/A
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: OTG_PHY_BISTEN
              description: N/A
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: TCM_ERR_RESP_CTRL
          description: need_des
          addressOffset: 352
          size: 32
          fields:
            - name: TCM_ERR_RESP_EN
              description: Set 1 to turn on tcm error response
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: L2_MEM_REFRESH
          description: NA
          addressOffset: 356
          size: 32
          resetValue: 64
          fields:
            - name: REG_L2_MEM_UNIT0_REFERSH_EN
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_L2_MEM_UNIT1_REFERSH_EN
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_L2_MEM_UNIT2_REFERSH_EN
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_L2_MEM_UNIT3_REFERSH_EN
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: REG_L2_MEM_UNIT4_REFERSH_EN
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_L2_MEM_UNIT5_REFERSH_EN
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REG_L2_MEM_REFERSH_CNT_RESET
              description: Set 1 to reset l2mem_refresh_cnt
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: REG_L2_MEM_UNIT0_REFRESH_DONE
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: REG_L2_MEM_UNIT1_REFRESH_DONE
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: REG_L2_MEM_UNIT2_REFRESH_DONE
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: REG_L2_MEM_UNIT3_REFRESH_DONE
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: REG_L2_MEM_UNIT4_REFRESH_DONE
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: REG_L2_MEM_UNIT5_REFRESH_DONE
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-only
      - register:
          name: TCM_INIT
          description: NA
          addressOffset: 360
          size: 32
          resetValue: 2
          fields:
            - name: REG_TCM_INIT_EN
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_TCM_INIT_CNT_RESET
              description: Set 1 to reset tcm init cnt
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_TCM_INIT_DONE
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: TCM_PARITY_CHECK_CTRL
          description: need_des
          addressOffset: 364
          size: 32
          fields:
            - name: TCM_PARITY_CHECK_EN
              description: Set 1 to turn on tcm parity check
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DESIGN_FOR_VERIFICATION0
          description: need_des
          addressOffset: 368
          size: 32
          fields:
            - name: DFV0
              description: register for DV
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: DESIGN_FOR_VERIFICATION1
          description: need_des
          addressOffset: 372
          size: 32
          fields:
            - name: DFV1
              description: register for DV
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PSRAM_FLASH_ADDR_INTERCHANGE
          description: need_des
          addressOffset: 384
          size: 32
          fields:
            - name: CPU
              description: Set 1 to enable addr interchange between psram and flash in axi matrix when hp cpu access through cache
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DMA
              description: "Set 1 to enable addr interchange between psram and flash in axi matrix when dma device access, lp core access and hp core access through ahb"
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: AHB2AXI_BRESP_ERR_INT_RAW
          description: NA
          addressOffset: 392
          size: 32
          fields:
            - name: CPU_ICM_H2X_BRESP_ERR_INT_RAW
              description: "the raw interrupt status of bresp error,  triggered when if  bresp err occurs  in post write mode in ahb2axi."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: AHB2AXI_BRESP_ERR_INT_ST
          description: need_des
          addressOffset: 396
          size: 32
          fields:
            - name: CPU_ICM_H2X_BRESP_ERR_INT_ST
              description: the masked interrupt status of  cpu_icm_h2x_bresp_err
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: AHB2AXI_BRESP_ERR_INT_ENA
          description: need_des
          addressOffset: 400
          size: 32
          fields:
            - name: CPU_ICM_H2X_BRESP_ERR_INT_ENA
              description: Write 1 to enable cpu_icm_h2x_bresp_err int
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: AHB2AXI_BRESP_ERR_INT_CLR
          description: need_des
          addressOffset: 404
          size: 32
          fields:
            - name: CPU_ICM_H2X_BRESP_ERR_INT_CLR
              description: Write 1 to clear cpu_icm_h2x_bresp_err  int
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: L2_MEM_ERR_RESP_CTRL
          description: need_des
          addressOffset: 408
          size: 32
          fields:
            - name: L2_MEM_ERR_RESP_EN
              description: Set 1 to turn on l2mem error response
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: L2_MEM_AHB_BUFFER_CTRL
          description: need_des
          addressOffset: 412
          size: 32
          fields:
            - name: L2_MEM_AHB_WRBUFFER_EN
              description: Set 1 to turn on l2mem ahb wr buffer
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: L2_MEM_AHB_RDBUFFER_EN
              description: Set 1 to turn on l2mem ahb rd buffer
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_DMACTIVE_LPCORE
          description: need_des
          addressOffset: 416
          size: 32
          fields:
            - name: CORE_DMACTIVE_LPCORE
              description: hp core dmactive_lpcore value
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_ERR_RESP_DIS
          description: need_des
          addressOffset: 420
          size: 32
          fields:
            - name: CORE_ERR_RESP_DIS
              description: Set bit0 to disable ibus err resp. Set bit1 to disable dbus err resp.  Set bit 2 to disable ahb err resp.
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: CORE_TIMEOUT_INT_RAW
          description: Hp core bus timeout interrupt raw register
          addressOffset: 424
          size: 32
          fields:
            - name: CORE0_AHB_TIMEOUT_INT_RAW
              description: the raw interrupt status of hp core0  ahb timeout
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE1_AHB_TIMEOUT_INT_RAW
              description: the raw interrupt status of hp core1  ahb timeout
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CORE0_IBUS_TIMEOUT_INT_RAW
              description: the raw interrupt status of hp core0  ibus timeout
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CORE1_IBUS_TIMEOUT_INT_RAW
              description: the raw interrupt status of hp core1  ibus timeout
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CORE0_DBUS_TIMEOUT_INT_RAW
              description: the raw interrupt status of hp core0  dbus timeout
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CORE1_DBUS_TIMEOUT_INT_RAW
              description: the raw interrupt status of hp core1  dbus timeout
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_TIMEOUT_INT_ST
          description: masked interrupt register
          addressOffset: 428
          size: 32
          fields:
            - name: CORE0_AHB_TIMEOUT_INT_ST
              description: the masked interrupt status of hp core0  ahb timeout
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CORE1_AHB_TIMEOUT_INT_ST
              description: the masked interrupt status of hp core1  ahb timeout
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CORE0_IBUS_TIMEOUT_INT_ST
              description: the masked interrupt status of hp core0  ibus timeout
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CORE1_IBUS_TIMEOUT_INT_ST
              description: the masked interrupt status of hp core1  ibus timeout
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: CORE0_DBUS_TIMEOUT_INT_ST
              description: the masked interrupt status of hp core0  dbus timeout
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: CORE1_DBUS_TIMEOUT_INT_ST
              description: the masked interrupt status of hp core1  dbus timeout
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: CORE_TIMEOUT_INT_ENA
          description: masked interrupt register
          addressOffset: 432
          size: 32
          fields:
            - name: CORE0_AHB_TIMEOUT_INT_ENA
              description: Write 1 to enable hp_core0_ahb_timeout int
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE1_AHB_TIMEOUT_INT_ENA
              description: Write 1 to enable hp_core1_ahb_timeout int
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CORE0_IBUS_TIMEOUT_INT_ENA
              description: Write 1 to enable hp_core0_ibus_timeout int
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CORE1_IBUS_TIMEOUT_INT_ENA
              description: Write 1 to enable hp_core1_ibus_timeout int
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CORE0_DBUS_TIMEOUT_INT_ENA
              description: Write 1 to enable hp_core0_dbus_timeout int
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CORE1_DBUS_TIMEOUT_INT_ENA
              description: Write 1 to enable hp_core1_dbus_timeout int
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_TIMEOUT_INT_CLR
          description: interrupt clear register
          addressOffset: 436
          size: 32
          fields:
            - name: CORE0_AHB_TIMEOUT_INT_CLR
              description: Write 1 to clear hp_core0_ahb_timeout int
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: CORE1_AHB_TIMEOUT_INT_CLR
              description: Write 1 to clear hp_core1_ahb_timeout int
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CORE0_IBUS_TIMEOUT_INT_CLR
              description: Write 1 to clear hp_core0_ibus_timeout int
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CORE1_IBUS_TIMEOUT_INT_CLR
              description: Write 1 to clear hp_core1_ibus_timeout int
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: CORE0_DBUS_TIMEOUT_INT_CLR
              description: Write 1 to clear hp_core0_dbus_timeout int
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: CORE1_DBUS_TIMEOUT_INT_CLR
              description: Write 1 to clear hp_core1_dbus_timeout int
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: GPIO_O_HYS_CTRL0
          description: NA
          addressOffset: 448
          size: 32
          fields:
            - name: REG_GPIO_0_HYS_LOW
              description: hys control for gpio47~16
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: GPIO_O_HYS_CTRL1
          description: NA
          addressOffset: 452
          size: 32
          fields:
            - name: REG_GPIO_0_HYS_HIGH
              description: hys control for gpio56~48
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: RSA_PD_CTRL
          description: rsa pd ctrl register
          addressOffset: 464
          size: 32
          resetValue: 2
          fields:
            - name: RSA_MEM_FORCE_PD
              description: Set this bit to power down rsa internal memory.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RSA_MEM_FORCE_PU
              description: Set this bit to force power up rsa internal memory
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RSA_MEM_PD
              description: Set this bit to force power down rsa internal memory.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: ECC_PD_CTRL
          description: ecc pd ctrl register
          addressOffset: 468
          size: 32
          resetValue: 2
          fields:
            - name: ECC_MEM_FORCE_PD
              description: Set this bit to power down ecc internal memory.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ECC_MEM_FORCE_PU
              description: Set this bit to force power up ecc internal memory
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ECC_MEM_PD
              description: Set this bit to force power down ecc internal memory.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: RNG_CFG
          description: rng cfg register
          addressOffset: 472
          size: 32
          fields:
            - name: RNG_SAMPLE_ENABLE
              description: enable rng sample chain
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RNG_CHAIN_CLK_DIV_NUM
              description: chain clk div num to pad for debug
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: RNG_SAMPLE_CNT
              description: debug rng sample cnt
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: UART_PD_CTRL
          description: ecc pd ctrl register
          addressOffset: 476
          size: 32
          resetValue: 2
          fields:
            - name: UART_MEM_FORCE_PD
              description: Set this bit to power down hp uart internal memory.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: UART_MEM_FORCE_PU
              description: Set this bit to force power up hp uart  internal memory
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: PERI_MEM_CLK_FORCE_ON
          description: hp peri mem clk force on regpster
          addressOffset: 480
          size: 32
          fields:
            - name: RMT_MEM_CLK_FORCE_ON
              description: Set this bit to force on mem clk in rmt
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: BITSCRAMBLER_TX_MEM_CLK_FORCE_ON
              description: Set this bit to force on tx mem clk in bitscrambler
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: BITSCRAMBLER_RX_MEM_CLK_FORCE_ON
              description: Set this bit to force on rx mem clk in bitscrambler
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: GDMA_MEM_CLK_FORCE_ON
              description: Set this bit to force on mem clk in gdma
              bitOffset: 3
              bitWidth: 1
              access: read-write
  - name: HP_SYS_CLKRST
    description: HP_SYS_CLKRST Peripheral
    groupName: HP_SYS_CLKRST
    baseAddress: 1343119360
    addressBlock:
      - offset: 0
        size: 240
        usage: registers
    registers:
      - register:
          name: CLK_EN0
          description: Reserved
          addressOffset: 0
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: ROOT_CLK_CTRL0
          description: Reserved
          addressOffset: 4
          size: 32
          fields:
            - name: CPUICM_DELAY_NUM
              description: Reserved
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: SOC_CLK_DIV_UPDATE
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CPU_CLK_DIV_NUM
              description: Reserved
              bitOffset: 5
              bitWidth: 8
              access: read-write
            - name: CPU_CLK_DIV_NUMERATOR
              description: Reserved
              bitOffset: 13
              bitWidth: 8
              access: read-write
            - name: CPU_CLK_DIV_DENOMINATOR
              description: Reserved
              bitOffset: 21
              bitWidth: 8
              access: read-write
      - register:
          name: ROOT_CLK_CTRL1
          description: Reserved
          addressOffset: 8
          size: 32
          resetValue: 1
          fields:
            - name: MEM_CLK_DIV_NUM
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: MEM_CLK_DIV_NUMERATOR
              description: Reserved
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: MEM_CLK_DIV_DENOMINATOR
              description: Reserved
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SYS_CLK_DIV_NUM
              description: Reserved
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: ROOT_CLK_CTRL2
          description: Reserved
          addressOffset: 12
          size: 32
          resetValue: 65536
          fields:
            - name: SYS_CLK_DIV_NUMERATOR
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SYS_CLK_DIV_DENOMINATOR
              description: Reserved
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: APB_CLK_DIV_NUM
              description: Reserved
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: APB_CLK_DIV_NUMERATOR
              description: Reserved
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: ROOT_CLK_CTRL3
          description: Reserved
          addressOffset: 16
          size: 32
          fields:
            - name: APB_CLK_DIV_DENOMINATOR
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: SOC_CLK_CTRL0
          description: Reserved
          addressOffset: 20
          size: 32
          resetValue: 3873413039
          fields:
            - name: CORE0_CLIC_CLK_EN
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CORE1_CLIC_CLK_EN
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MISC_CPU_CLK_EN
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CORE0_CPU_CLK_EN
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CORE1_CPU_CLK_EN
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TCM_CPU_CLK_EN
              description: Reserved
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: BUSMON_CPU_CLK_EN
              description: Reserved
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: L1CACHE_CPU_CLK_EN
              description: Reserved
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: L1CACHE_D_CPU_CLK_EN
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: L1CACHE_I0_CPU_CLK_EN
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: L1CACHE_I1_CPU_CLK_EN
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TRACE_CPU_CLK_EN
              description: Reserved
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: ICM_CPU_CLK_EN
              description: Reserved
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: GDMA_CPU_CLK_EN
              description: Reserved
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: VPU_CPU_CLK_EN
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: L1CACHE_MEM_CLK_EN
              description: Reserved
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: L1CACHE_D_MEM_CLK_EN
              description: Reserved
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: L1CACHE_I0_MEM_CLK_EN
              description: Reserved
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: L1CACHE_I1_MEM_CLK_EN
              description: Reserved
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: L2CACHE_MEM_CLK_EN
              description: Reserved
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: L2MEM_MEM_CLK_EN
              description: Reserved
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: L2MEMMON_MEM_CLK_EN
              description: Reserved
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: ICM_MEM_CLK_EN
              description: Reserved
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: MISC_SYS_CLK_EN
              description: Reserved
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TRACE_SYS_CLK_EN
              description: Reserved
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: L2CACHE_SYS_CLK_EN
              description: Reserved
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: L2MEM_SYS_CLK_EN
              description: Reserved
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: L2MEMMON_SYS_CLK_EN
              description: Reserved
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: TCMMON_SYS_CLK_EN
              description: Reserved
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: ICM_SYS_CLK_EN
              description: Reserved
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: FLASH_SYS_CLK_EN
              description: Reserved
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: PSRAM_SYS_CLK_EN
              description: Reserved
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SOC_CLK_CTRL1
          description: Reserved
          addressOffset: 24
          size: 32
          resetValue: 2088730655
          fields:
            - name: GPSPI2_SYS_CLK_EN
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: GPSPI3_SYS_CLK_EN
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REGDMA_SYS_CLK_EN
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: AHB_PDMA_SYS_CLK_EN
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: AXI_PDMA_SYS_CLK_EN
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: GDMA_SYS_CLK_EN
              description: Reserved
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DMA2D_SYS_CLK_EN
              description: Reserved
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: VPU_SYS_CLK_EN
              description: Reserved
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: JPEG_SYS_CLK_EN
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: PPA_SYS_CLK_EN
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CSI_BRG_SYS_CLK_EN
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CSI_HOST_SYS_CLK_EN
              description: Reserved
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DSI_SYS_CLK_EN
              description: Reserved
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: EMAC_SYS_CLK_EN
              description: Reserved
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SDMMC_SYS_CLK_EN
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: USB_OTG11_SYS_CLK_EN
              description: Reserved
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: USB_OTG20_SYS_CLK_EN
              description: Reserved
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: UHCI_SYS_CLK_EN
              description: Reserved
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: UART0_SYS_CLK_EN
              description: Reserved
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: UART1_SYS_CLK_EN
              description: Reserved
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: UART2_SYS_CLK_EN
              description: Reserved
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: UART3_SYS_CLK_EN
              description: Reserved
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: UART4_SYS_CLK_EN
              description: Reserved
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: PARLIO_SYS_CLK_EN
              description: Reserved
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: ETM_SYS_CLK_EN
              description: Reserved
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: PVT_SYS_CLK_EN
              description: Reserved
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: CRYPTO_SYS_CLK_EN
              description: Reserved
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: KEY_MANAGER_SYS_CLK_EN
              description: Reserved
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: BITSRAMBLER_SYS_CLK_EN
              description: Reserved
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: BITSRAMBLER_RX_SYS_CLK_EN
              description: Reserved
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: BITSRAMBLER_TX_SYS_CLK_EN
              description: Reserved
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: H264_SYS_CLK_EN
              description: Reserved
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SOC_CLK_CTRL2
          description: Reserved
          addressOffset: 28
          size: 32
          resetValue: 553127902
          fields:
            - name: RMT_SYS_CLK_EN
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: HP_CLKRST_APB_CLK_EN
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SYSREG_APB_CLK_EN
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ICM_APB_CLK_EN
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: INTRMTX_APB_CLK_EN
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ADC_APB_CLK_EN
              description: Reserved
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: UHCI_APB_CLK_EN
              description: Reserved
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: UART0_APB_CLK_EN
              description: Reserved
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: UART1_APB_CLK_EN
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: UART2_APB_CLK_EN
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: UART3_APB_CLK_EN
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: UART4_APB_CLK_EN
              description: Reserved
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: I2C0_APB_CLK_EN
              description: Reserved
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: I2C1_APB_CLK_EN
              description: Reserved
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: I2S0_APB_CLK_EN
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: I2S1_APB_CLK_EN
              description: Reserved
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: I2S2_APB_CLK_EN
              description: Reserved
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: I3C_MST_APB_CLK_EN
              description: Reserved
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: I3C_SLV_APB_CLK_EN
              description: Reserved
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: GPSPI2_APB_CLK_EN
              description: Reserved
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: GPSPI3_APB_CLK_EN
              description: Reserved
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TIMERGRP0_APB_CLK_EN
              description: Reserved
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: TIMERGRP1_APB_CLK_EN
              description: Reserved
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SYSTIMER_APB_CLK_EN
              description: Reserved
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TWAI0_APB_CLK_EN
              description: Reserved
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TWAI1_APB_CLK_EN
              description: Reserved
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TWAI2_APB_CLK_EN
              description: Reserved
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: MCPWM0_APB_CLK_EN
              description: Reserved
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: MCPWM1_APB_CLK_EN
              description: Reserved
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: USB_DEVICE_APB_CLK_EN
              description: Reserved
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: PCNT_APB_CLK_EN
              description: Reserved
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: PARLIO_APB_CLK_EN
              description: Reserved
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SOC_CLK_CTRL3
          description: Reserved
          addressOffset: 32
          size: 32
          resetValue: 8
          fields:
            - name: LEDC_APB_CLK_EN
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LCDCAM_APB_CLK_EN
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ETM_APB_CLK_EN
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IOMUX_APB_CLK_EN
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: REF_CLK_CTRL0
          description: Reserved
          addressOffset: 36
          size: 32
          resetValue: 33624841
          fields:
            - name: REF_50M_CLK_DIV_NUM
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: REF_25M_CLK_DIV_NUM
              description: Reserved
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: REF_240M_CLK_DIV_NUM
              description: Reserved
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: REF_160M_CLK_DIV_NUM
              description: Reserved
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: REF_CLK_CTRL1
          description: Reserved
          addressOffset: 40
          size: 32
          resetValue: 1477903619
          fields:
            - name: REF_120M_CLK_DIV_NUM
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: REF_80M_CLK_DIV_NUM
              description: Reserved
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: REF_20M_CLK_DIV_NUM
              description: Reserved
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: TM_400M_CLK_EN
              description: Reserved
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TM_200M_CLK_EN
              description: Reserved
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TM_100M_CLK_EN
              description: Reserved
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: REF_50M_CLK_EN
              description: Reserved
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: REF_25M_CLK_EN
              description: Reserved
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: TM_480M_CLK_EN
              description: Reserved
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: REF_240M_CLK_EN
              description: Reserved
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TM_240M_CLK_EN
              description: Reserved
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: REF_CLK_CTRL2
          description: Reserved
          addressOffset: 44
          size: 32
          resetValue: 277
          fields:
            - name: REF_160M_CLK_EN
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TM_160M_CLK_EN
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REF_120M_CLK_EN
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TM_120M_CLK_EN
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: REF_80M_CLK_EN
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TM_80M_CLK_EN
              description: Reserved
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TM_60M_CLK_EN
              description: Reserved
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TM_48M_CLK_EN
              description: Reserved
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: REF_20M_CLK_EN
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TM_20M_CLK_EN
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: PERI_CLK_CTRL00
          description: Reserved
          addressOffset: 48
          size: 32
          resetValue: 49212
          fields:
            - name: FLASH_CLK_SRC_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: FLASH_PLL_CLK_EN
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FLASH_CORE_CLK_EN
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FLASH_CORE_CLK_DIV_NUM
              description: Reserved
              bitOffset: 4
              bitWidth: 8
              access: read-write
            - name: PSRAM_CLK_SRC_SEL
              description: Reserved
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: PSRAM_PLL_CLK_EN
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: PSRAM_CORE_CLK_EN
              description: Reserved
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: PSRAM_CORE_CLK_DIV_NUM
              description: Reserved
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: PAD_EMAC_REF_CLK_EN
              description: Reserved
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: EMAC_RMII_CLK_SRC_SEL
              description: Reserved
              bitOffset: 25
              bitWidth: 2
              access: read-write
            - name: EMAC_RMII_CLK_EN
              description: Reserved
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: EMAC_RX_CLK_SRC_SEL
              description: Reserved
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: EMAC_RX_CLK_EN
              description: Reserved
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: PERI_CLK_CTRL01
          description: Reserved
          addressOffset: 52
          size: 32
          resetValue: 1025
          fields:
            - name: EMAC_RX_CLK_DIV_NUM
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: EMAC_TX_CLK_SRC_SEL
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: EMAC_TX_CLK_EN
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: EMAC_TX_CLK_DIV_NUM
              description: Reserved
              bitOffset: 10
              bitWidth: 8
              access: read-write
            - name: EMAC_PTP_REF_CLK_SRC_SEL
              description: Reserved
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: EMAC_PTP_REF_CLK_EN
              description: Reserved
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: EMAC_UNUSED0_CLK_EN
              description: Reserved
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: EMAC_UNUSED1_CLK_EN
              description: Reserved
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SDIO_HS_MODE
              description: Reserved
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SDIO_LS_CLK_SRC_SEL
              description: Reserved
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SDIO_LS_CLK_EN
              description: Reserved
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: PERI_CLK_CTRL02
          description: Reserved
          addressOffset: 56
          size: 32
          fields:
            - name: SDIO_LS_CLK_DIV_NUM
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SDIO_LS_CLK_EDGE_CFG_UPDATE
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SDIO_LS_CLK_EDGE_L
              description: Reserved
              bitOffset: 9
              bitWidth: 4
              access: read-write
            - name: SDIO_LS_CLK_EDGE_H
              description: Reserved
              bitOffset: 13
              bitWidth: 4
              access: read-write
            - name: SDIO_LS_CLK_EDGE_N
              description: Reserved
              bitOffset: 17
              bitWidth: 4
              access: read-write
            - name: SDIO_LS_SLF_CLK_EDGE_SEL
              description: Reserved
              bitOffset: 21
              bitWidth: 2
              access: read-write
            - name: SDIO_LS_DRV_CLK_EDGE_SEL
              description: Reserved
              bitOffset: 23
              bitWidth: 2
              access: read-write
            - name: SDIO_LS_SAM_CLK_EDGE_SEL
              description: Reserved
              bitOffset: 25
              bitWidth: 2
              access: read-write
            - name: SDIO_LS_SLF_CLK_EN
              description: Reserved
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SDIO_LS_DRV_CLK_EN
              description: Reserved
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SDIO_LS_SAM_CLK_EN
              description: Reserved
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: MIPI_DSI_DPHY_CLK_SRC_SEL
              description: Reserved
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: PERI_CLK_CTRL03
          description: Reserved
          addressOffset: 60
          size: 32
          fields:
            - name: MIPI_DSI_DPHY_CFG_CLK_EN
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MIPI_DSI_DPHY_PLL_REFCLK_EN
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MIPI_CSI_DPHY_CLK_SRC_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: MIPI_CSI_DPHY_CFG_CLK_EN
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MIPI_DSI_DPICLK_SRC_SEL
              description: Reserved
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: MIPI_DSI_DPICLK_EN
              description: Reserved
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: MIPI_DSI_DPICLK_DIV_NUM
              description: Reserved
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: PERI_CLK_CTRL10
          description: Reserved
          addressOffset: 64
          size: 32
          fields:
            - name: I2C0_CLK_SRC_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: I2C0_CLK_EN
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: I2C0_CLK_DIV_NUM
              description: Reserved
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: I2C0_CLK_DIV_NUMERATOR
              description: Reserved
              bitOffset: 10
              bitWidth: 8
              access: read-write
            - name: I2C0_CLK_DIV_DENOMINATOR
              description: Reserved
              bitOffset: 18
              bitWidth: 8
              access: read-write
            - name: I2C1_CLK_SRC_SEL
              description: Reserved
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: I2C1_CLK_EN
              description: Reserved
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: PERI_CLK_CTRL11
          description: Reserved
          addressOffset: 68
          size: 32
          fields:
            - name: I2C1_CLK_DIV_NUM
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: I2C1_CLK_DIV_NUMERATOR
              description: Reserved
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: I2C1_CLK_DIV_DENOMINATOR
              description: Reserved
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: I2S0_RX_CLK_EN
              description: Reserved
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: I2S0_RX_CLK_SRC_SEL
              description: Reserved
              bitOffset: 25
              bitWidth: 2
              access: read-write
      - register:
          name: PERI_CLK_CTRL12
          description: Reserved
          addressOffset: 72
          size: 32
          fields:
            - name: I2S0_RX_DIV_N
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: I2S0_RX_DIV_X
              description: Reserved
              bitOffset: 8
              bitWidth: 9
              access: read-write
            - name: I2S0_RX_DIV_Y
              description: Reserved
              bitOffset: 17
              bitWidth: 9
              access: read-write
      - register:
          name: PERI_CLK_CTRL13
          description: Reserved
          addressOffset: 76
          size: 32
          fields:
            - name: I2S0_RX_DIV_Z
              description: Reserved
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: I2S0_RX_DIV_YN1
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: I2S0_TX_CLK_EN
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: I2S0_TX_CLK_SRC_SEL
              description: Reserved
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: I2S0_TX_DIV_N
              description: Reserved
              bitOffset: 13
              bitWidth: 8
              access: read-write
            - name: I2S0_TX_DIV_X
              description: Reserved
              bitOffset: 21
              bitWidth: 9
              access: read-write
      - register:
          name: PERI_CLK_CTRL14
          description: Reserved
          addressOffset: 80
          size: 32
          fields:
            - name: I2S0_TX_DIV_Y
              description: Reserved
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: I2S0_TX_DIV_Z
              description: Reserved
              bitOffset: 9
              bitWidth: 9
              access: read-write
            - name: I2S0_TX_DIV_YN1
              description: Reserved
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: I2S0_MST_CLK_SEL
              description: Reserved
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: I2S1_RX_CLK_EN
              description: Reserved
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: I2S1_RX_CLK_SRC_SEL
              description: Reserved
              bitOffset: 21
              bitWidth: 2
              access: read-write
            - name: I2S1_RX_DIV_N
              description: Reserved
              bitOffset: 23
              bitWidth: 8
              access: read-write
      - register:
          name: PERI_CLK_CTRL15
          description: Reserved
          addressOffset: 84
          size: 32
          fields:
            - name: I2S1_RX_DIV_X
              description: Reserved
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: I2S1_RX_DIV_Y
              description: Reserved
              bitOffset: 9
              bitWidth: 9
              access: read-write
            - name: I2S1_RX_DIV_Z
              description: Reserved
              bitOffset: 18
              bitWidth: 9
              access: read-write
            - name: I2S1_RX_DIV_YN1
              description: Reserved
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: I2S1_TX_CLK_EN
              description: Reserved
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: I2S1_TX_CLK_SRC_SEL
              description: Reserved
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: PERI_CLK_CTRL16
          description: Reserved
          addressOffset: 88
          size: 32
          fields:
            - name: I2S1_TX_DIV_N
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: I2S1_TX_DIV_X
              description: Reserved
              bitOffset: 8
              bitWidth: 9
              access: read-write
            - name: I2S1_TX_DIV_Y
              description: Reserved
              bitOffset: 17
              bitWidth: 9
              access: read-write
      - register:
          name: PERI_CLK_CTRL17
          description: Reserved
          addressOffset: 92
          size: 32
          fields:
            - name: I2S1_TX_DIV_Z
              description: Reserved
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: I2S1_TX_DIV_YN1
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: I2S1_MST_CLK_SEL
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: I2S2_RX_CLK_EN
              description: Reserved
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: I2S2_RX_CLK_SRC_SEL
              description: Reserved
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: I2S2_RX_DIV_N
              description: Reserved
              bitOffset: 14
              bitWidth: 8
              access: read-write
            - name: I2S2_RX_DIV_X
              description: Reserved
              bitOffset: 22
              bitWidth: 9
              access: read-write
      - register:
          name: PERI_CLK_CTRL18
          description: Reserved
          addressOffset: 96
          size: 32
          fields:
            - name: I2S2_RX_DIV_Y
              description: Reserved
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: I2S2_RX_DIV_Z
              description: Reserved
              bitOffset: 9
              bitWidth: 9
              access: read-write
            - name: I2S2_RX_DIV_YN1
              description: Reserved
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: I2S2_TX_CLK_EN
              description: Reserved
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: I2S2_TX_CLK_SRC_SEL
              description: Reserved
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: I2S2_TX_DIV_N
              description: Reserved
              bitOffset: 22
              bitWidth: 8
              access: read-write
      - register:
          name: PERI_CLK_CTRL19
          description: Reserved
          addressOffset: 100
          size: 32
          fields:
            - name: I2S2_TX_DIV_X
              description: Reserved
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: I2S2_TX_DIV_Y
              description: Reserved
              bitOffset: 9
              bitWidth: 9
              access: read-write
            - name: I2S2_TX_DIV_Z
              description: Reserved
              bitOffset: 18
              bitWidth: 9
              access: read-write
            - name: I2S2_TX_DIV_YN1
              description: Reserved
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: I2S2_MST_CLK_SEL
              description: Reserved
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: LCD_CLK_SRC_SEL
              description: Reserved
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: LCD_CLK_EN
              description: Reserved
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: PERI_CLK_CTRL110
          description: Reserved
          addressOffset: 104
          size: 32
          resetValue: 67108864
          fields:
            - name: LCD_CLK_DIV_NUM
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: LCD_CLK_DIV_NUMERATOR
              description: Reserved
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: LCD_CLK_DIV_DENOMINATOR
              description: Reserved
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: UART0_CLK_SRC_SEL
              description: Reserved
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: UART0_CLK_EN
              description: Reserved
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: PERI_CLK_CTRL111
          description: Reserved
          addressOffset: 108
          size: 32
          resetValue: 67108864
          fields:
            - name: UART0_SCLK_DIV_NUM
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: UART0_SCLK_DIV_NUMERATOR
              description: Reserved
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: UART0_SCLK_DIV_DENOMINATOR
              description: Reserved
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: UART1_CLK_SRC_SEL
              description: Reserved
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: UART1_CLK_EN
              description: Reserved
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: PERI_CLK_CTRL112
          description: Reserved
          addressOffset: 112
          size: 32
          resetValue: 67108864
          fields:
            - name: UART1_SCLK_DIV_NUM
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: UART1_SCLK_DIV_NUMERATOR
              description: Reserved
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: UART1_SCLK_DIV_DENOMINATOR
              description: Reserved
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: UART2_CLK_SRC_SEL
              description: Reserved
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: UART2_CLK_EN
              description: Reserved
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: PERI_CLK_CTRL113
          description: Reserved
          addressOffset: 116
          size: 32
          resetValue: 67108864
          fields:
            - name: UART2_SCLK_DIV_NUM
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: UART2_SCLK_DIV_NUMERATOR
              description: Reserved
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: UART2_SCLK_DIV_DENOMINATOR
              description: Reserved
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: UART3_CLK_SRC_SEL
              description: Reserved
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: UART3_CLK_EN
              description: Reserved
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: PERI_CLK_CTRL114
          description: Reserved
          addressOffset: 120
          size: 32
          resetValue: 67108864
          fields:
            - name: UART3_SCLK_DIV_NUM
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: UART3_SCLK_DIV_NUMERATOR
              description: Reserved
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: UART3_SCLK_DIV_DENOMINATOR
              description: Reserved
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: UART4_CLK_SRC_SEL
              description: Reserved
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: UART4_CLK_EN
              description: Reserved
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: PERI_CLK_CTRL115
          description: Reserved
          addressOffset: 124
          size: 32
          fields:
            - name: UART4_SCLK_DIV_NUM
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: UART4_SCLK_DIV_NUMERATOR
              description: Reserved
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: UART4_SCLK_DIV_DENOMINATOR
              description: Reserved
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: TWAI0_CLK_SRC_SEL
              description: Reserved
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TWAI0_CLK_EN
              description: Reserved
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TWAI1_CLK_SRC_SEL
              description: Reserved
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: TWAI1_CLK_EN
              description: Reserved
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: TWAI2_CLK_SRC_SEL
              description: Reserved
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: TWAI2_CLK_EN
              description: Reserved
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: PERI_CLK_CTRL116
          description: Reserved
          addressOffset: 128
          size: 32
          resetValue: 17825800
          fields:
            - name: GPSPI2_CLK_SRC_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: GPSPI2_HS_CLK_EN
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: GPSPI2_HS_CLK_DIV_NUM
              description: Reserved
              bitOffset: 4
              bitWidth: 8
              access: read-write
            - name: GPSPI2_MST_CLK_DIV_NUM
              description: Reserved
              bitOffset: 12
              bitWidth: 8
              access: read-write
            - name: GPSPI2_MST_CLK_EN
              description: Reserved
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: GPSPI3_CLK_SRC_SEL
              description: Reserved
              bitOffset: 21
              bitWidth: 3
              access: read-write
            - name: GPSPI3_HS_CLK_EN
              description: Reserved
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: PERI_CLK_CTRL117
          description: Reserved
          addressOffset: 132
          size: 32
          resetValue: 65536
          fields:
            - name: GPSPI3_HS_CLK_DIV_NUM
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: GPSPI3_MST_CLK_DIV_NUM
              description: Reserved
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: GPSPI3_MST_CLK_EN
              description: Reserved
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: PARLIO_RX_CLK_SRC_SEL
              description: Reserved
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: PARLIO_RX_CLK_EN
              description: Reserved
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: PARLIO_RX_CLK_DIV_NUM
              description: Reserved
              bitOffset: 20
              bitWidth: 8
              access: read-write
      - register:
          name: PERI_CLK_CTRL118
          description: Reserved
          addressOffset: 136
          size: 32
          fields:
            - name: PARLIO_RX_CLK_DIV_NUMERATOR
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: PARLIO_RX_CLK_DIV_DENOMINATOR
              description: Reserved
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: PARLIO_TX_CLK_SRC_SEL
              description: Reserved
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: PARLIO_TX_CLK_EN
              description: Reserved
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: PARLIO_TX_CLK_DIV_NUM
              description: Reserved
              bitOffset: 19
              bitWidth: 8
              access: read-write
      - register:
          name: PERI_CLK_CTRL119
          description: Reserved
          addressOffset: 140
          size: 32
          fields:
            - name: PARLIO_TX_CLK_DIV_NUMERATOR
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: PARLIO_TX_CLK_DIV_DENOMINATOR
              description: Reserved
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: I3C_MST_CLK_SRC_SEL
              description: Reserved
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: I3C_MST_CLK_EN
              description: Reserved
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: I3C_MST_CLK_DIV_NUM
              description: Reserved
              bitOffset: 19
              bitWidth: 8
              access: read-write
            - name: CAM_CLK_SRC_SEL
              description: Reserved
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: CAM_CLK_EN
              description: Reserved
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: PERI_CLK_CTRL120
          description: Reserved
          addressOffset: 144
          size: 32
          fields:
            - name: CAM_CLK_DIV_NUM
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CAM_CLK_DIV_NUMERATOR
              description: Reserved
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: CAM_CLK_DIV_DENOMINATOR
              description: Reserved
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: PERI_CLK_CTRL20
          description: Reserved
          addressOffset: 148
          size: 32
          resetValue: 3372220416
          fields:
            - name: MCPWM0_CLK_SRC_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: MCPWM0_CLK_EN
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCPWM0_CLK_DIV_NUM
              description: Reserved
              bitOffset: 3
              bitWidth: 8
              access: read-write
            - name: MCPWM1_CLK_SRC_SEL
              description: Reserved
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: MCPWM1_CLK_EN
              description: Reserved
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: MCPWM1_CLK_DIV_NUM
              description: Reserved
              bitOffset: 14
              bitWidth: 8
              access: read-write
            - name: TIMERGRP0_T0_SRC_SEL
              description: Reserved
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: TIMERGRP0_T0_CLK_EN
              description: Reserved
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TIMERGRP0_T1_SRC_SEL
              description: Reserved
              bitOffset: 25
              bitWidth: 2
              access: read-write
            - name: TIMERGRP0_T1_CLK_EN
              description: Reserved
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: TIMERGRP0_WDT_SRC_SEL
              description: Reserved
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: TIMERGRP0_WDT_CLK_EN
              description: Reserved
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TIMERGRP0_TGRT_CLK_EN
              description: Reserved
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: PERI_CLK_CTRL21
          description: Reserved
          addressOffset: 152
          size: 32
          resetValue: 1379926016
          fields:
            - name: TIMERGRP0_TGRT_CLK_SRC_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: TIMERGRP0_TGRT_CLK_DIV_NUM
              description: Reserved
              bitOffset: 4
              bitWidth: 16
              access: read-write
            - name: TIMERGRP1_T0_SRC_SEL
              description: Reserved
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: TIMERGRP1_T0_CLK_EN
              description: Reserved
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TIMERGRP1_T1_SRC_SEL
              description: Reserved
              bitOffset: 23
              bitWidth: 2
              access: read-write
            - name: TIMERGRP1_T1_CLK_EN
              description: Reserved
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TIMERGRP1_WDT_SRC_SEL
              description: Reserved
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: TIMERGRP1_WDT_CLK_EN
              description: Reserved
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SYSTIMER_CLK_SRC_SEL
              description: Reserved
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SYSTIMER_CLK_EN
              description: Reserved
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: PERI_CLK_CTRL22
          description: Reserved
          addressOffset: 156
          size: 32
          fields:
            - name: LEDC_CLK_SRC_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: LEDC_CLK_EN
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RMT_CLK_SRC_SEL
              description: Reserved
              bitOffset: 3
              bitWidth: 2
              access: read-write
            - name: RMT_CLK_EN
              description: Reserved
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RMT_CLK_DIV_NUM
              description: Reserved
              bitOffset: 6
              bitWidth: 8
              access: read-write
            - name: RMT_CLK_DIV_NUMERATOR
              description: Reserved
              bitOffset: 14
              bitWidth: 8
              access: read-write
            - name: RMT_CLK_DIV_DENOMINATOR
              description: Reserved
              bitOffset: 22
              bitWidth: 8
              access: read-write
            - name: ADC_CLK_SRC_SEL
              description: Reserved
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: PERI_CLK_CTRL23
          description: Reserved
          addressOffset: 160
          size: 32
          resetValue: 8
          fields:
            - name: ADC_CLK_EN
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ADC_CLK_DIV_NUM
              description: Reserved
              bitOffset: 1
              bitWidth: 8
              access: read-write
            - name: ADC_CLK_DIV_NUMERATOR
              description: Reserved
              bitOffset: 9
              bitWidth: 8
              access: read-write
            - name: ADC_CLK_DIV_DENOMINATOR
              description: Reserved
              bitOffset: 17
              bitWidth: 8
              access: read-write
      - register:
          name: PERI_CLK_CTRL24
          description: Reserved
          addressOffset: 164
          size: 32
          resetValue: 1028
          fields:
            - name: ADC_SAR1_CLK_DIV_NUM
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: ADC_SAR2_CLK_DIV_NUM
              description: Reserved
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: PVT_CLK_DIV_NUM
              description: Reserved
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: PVT_CLK_EN
              description: Reserved
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: PERI_CLK_CTRL25
          description: Reserved
          addressOffset: 168
          size: 32
          resetValue: 8372224
          fields:
            - name: PVT_PERI_GROUP_CLK_DIV_NUM
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: PVT_PERI_GROUP1_CLK_EN
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: PVT_PERI_GROUP2_CLK_EN
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PVT_PERI_GROUP3_CLK_EN
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: PVT_PERI_GROUP4_CLK_EN
              description: Reserved
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CRYPTO_CLK_SRC_SEL
              description: Reserved
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CRYPTO_AES_CLK_EN
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: CRYPTO_DS_CLK_EN
              description: Reserved
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CRYPTO_ECC_CLK_EN
              description: Reserved
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CRYPTO_HMAC_CLK_EN
              description: Reserved
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: CRYPTO_RSA_CLK_EN
              description: Reserved
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: CRYPTO_SEC_CLK_EN
              description: Reserved
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: CRYPTO_SHA_CLK_EN
              description: Reserved
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CRYPTO_ECDSA_CLK_EN
              description: Reserved
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CRYPTO_KM_CLK_EN
              description: Reserved
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: ISP_CLK_SRC_SEL
              description: Reserved
              bitOffset: 23
              bitWidth: 2
              access: read-write
            - name: ISP_CLK_EN
              description: Reserved
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: PERI_CLK_CTRL26
          description: Reserved
          addressOffset: 172
          size: 32
          resetValue: 512
          fields:
            - name: ISP_CLK_DIV_NUM
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: IOMUX_CLK_SRC_SEL
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: IOMUX_CLK_EN
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: IOMUX_CLK_DIV_NUM
              description: Reserved
              bitOffset: 10
              bitWidth: 8
              access: read-write
            - name: H264_CLK_SRC_SEL
              description: Reserved
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: H264_CLK_EN
              description: Reserved
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: H264_CLK_DIV_NUM
              description: Reserved
              bitOffset: 20
              bitWidth: 8
              access: read-write
            - name: PADBIST_RX_CLK_SRC_SEL
              description: Reserved
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: PADBIST_RX_CLK_EN
              description: Reserved
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: PERI_CLK_CTRL27
          description: Reserved
          addressOffset: 176
          size: 32
          fields:
            - name: PADBIST_RX_CLK_DIV_NUM
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: PADBIST_TX_CLK_SRC_SEL
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: PADBIST_TX_CLK_EN
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PADBIST_TX_CLK_DIV_NUM
              description: Reserved
              bitOffset: 10
              bitWidth: 8
              access: read-write
      - register:
          name: CLK_FORCE_ON_CTRL0
          description: Reserved
          addressOffset: 180
          size: 32
          resetValue: 262143
          fields:
            - name: CPUICM_GATED_CLK_FORCE_ON
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TCM_CPU_CLK_FORCE_ON
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: BUSMON_CPU_CLK_FORCE_ON
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: L1CACHE_CPU_CLK_FORCE_ON
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: L1CACHE_D_CPU_CLK_FORCE_ON
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: L1CACHE_I0_CPU_CLK_FORCE_ON
              description: Reserved
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: L1CACHE_I1_CPU_CLK_FORCE_ON
              description: Reserved
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TRACE_CPU_CLK_FORCE_ON
              description: Reserved
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TRACE_SYS_CLK_FORCE_ON
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: L1CACHE_MEM_CLK_FORCE_ON
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: L1CACHE_D_MEM_CLK_FORCE_ON
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: L1CACHE_I0_MEM_CLK_FORCE_ON
              description: Reserved
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: L1CACHE_I1_MEM_CLK_FORCE_ON
              description: Reserved
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: L2CACHE_MEM_CLK_FORCE_ON
              description: Reserved
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: L2MEM_MEM_CLK_FORCE_ON
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SAR1_CLK_FORCE_ON
              description: Reserved
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SAR2_CLK_FORCE_ON
              description: Reserved
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: GMAC_TX_CLK_FORCE_ON
              description: Reserved
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: DPA_CTRL0
          description: Reserved
          addressOffset: 184
          size: 32
          fields:
            - name: SEC_DPA_LEVEL
              description: Reserved
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SEC_DPA_CFG_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: ANA_PLL_CTRL0
          description: Reserved
          addressOffset: 188
          size: 32
          fields:
            - name: PLLA_CAL_END
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PLLA_CAL_STOP
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CPU_PLL_CAL_END
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CPU_PLL_CAL_STOP
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SDIO_PLL_CAL_END
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SDIO_PLL_CAL_STOP
              description: Reserved
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SYS_PLL_CAL_END
              description: Reserved
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: SYS_PLL_CAL_STOP
              description: Reserved
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: MSPI_CAL_END
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: MSPI_CAL_STOP
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: HP_RST_EN0
          description: Reserved
          addressOffset: 192
          size: 32
          resetValue: 256
          fields:
            - name: RST_EN_CORECTRL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RST_EN_PVT_TOP
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RST_EN_PVT_PERI_GROUP1
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RST_EN_PVT_PERI_GROUP2
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RST_EN_PVT_PERI_GROUP3
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RST_EN_PVT_PERI_GROUP4
              description: Reserved
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RST_EN_REGDMA
              description: Reserved
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RST_EN_CORE0_GLOBAL
              description: Reserved
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RST_EN_CORE1_GLOBAL
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RST_EN_CORETRACE0
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: RST_EN_CORETRACE1
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: RST_EN_HP_TCM
              description: Reserved
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RST_EN_HP_CACHE
              description: Reserved
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RST_EN_L1_I0_CACHE
              description: Reserved
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: RST_EN_L1_I1_CACHE
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RST_EN_L1_D_CACHE
              description: Reserved
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RST_EN_L2_CACHE
              description: Reserved
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RST_EN_L2_MEM
              description: Reserved
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: RST_EN_L2MEMMON
              description: Reserved
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: RST_EN_TCMMON
              description: Reserved
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: RST_EN_PVT_APB
              description: Reserved
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: RST_EN_GDMA
              description: Reserved
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: RST_EN_MSPI_AXI
              description: Reserved
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RST_EN_DUAL_MSPI_AXI
              description: Reserved
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: RST_EN_MSPI_APB
              description: Reserved
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: RST_EN_DUAL_MSPI_APB
              description: Reserved
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: RST_EN_DSI_BRG
              description: Reserved
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: RST_EN_CSI_HOST
              description: Reserved
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RST_EN_CSI_BRG
              description: Reserved
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: RST_EN_ISP
              description: Reserved
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: RST_EN_JPEG
              description: Reserved
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: RST_EN_DMA2D
              description: Reserved
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HP_RST_EN1
          description: Reserved
          addressOffset: 196
          size: 32
          fields:
            - name: RST_EN_PPA
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RST_EN_AHB_PDMA
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RST_EN_AXI_PDMA
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RST_EN_IOMUX
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RST_EN_PADBIST
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RST_EN_STIMER
              description: Reserved
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RST_EN_TIMERGRP0
              description: Reserved
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RST_EN_TIMERGRP1
              description: Reserved
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RST_EN_UART0_CORE
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RST_EN_UART1_CORE
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: RST_EN_UART2_CORE
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: RST_EN_UART3_CORE
              description: Reserved
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RST_EN_UART4_CORE
              description: Reserved
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RST_EN_UART0_APB
              description: Reserved
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: RST_EN_UART1_APB
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RST_EN_UART2_APB
              description: Reserved
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RST_EN_UART3_APB
              description: Reserved
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RST_EN_UART4_APB
              description: Reserved
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: RST_EN_UHCI
              description: Reserved
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: RST_EN_I3CMST
              description: Reserved
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: RST_EN_I3CSLV
              description: Reserved
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: RST_EN_I2C1
              description: Reserved
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: RST_EN_I2C0
              description: Reserved
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RST_EN_RMT
              description: Reserved
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: RST_EN_PWM0
              description: Reserved
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: RST_EN_PWM1
              description: Reserved
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: RST_EN_CAN0
              description: Reserved
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: RST_EN_CAN1
              description: Reserved
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RST_EN_CAN2
              description: Reserved
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: RST_EN_LEDC
              description: Reserved
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: RST_EN_PCNT
              description: Reserved
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: RST_EN_ETM
              description: Reserved
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HP_RST_EN2
          description: Reserved
          addressOffset: 200
          size: 32
          fields:
            - name: RST_EN_INTRMTX
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RST_EN_PARLIO
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RST_EN_PARLIO_RX
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RST_EN_PARLIO_TX
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RST_EN_I2S0_APB
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RST_EN_I2S1_APB
              description: Reserved
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RST_EN_I2S2_APB
              description: Reserved
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RST_EN_SPI2
              description: Reserved
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RST_EN_SPI3
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RST_EN_LCDCAM
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: RST_EN_ADC
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: RST_EN_BITSRAMBLER
              description: Reserved
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RST_EN_BITSRAMBLER_RX
              description: Reserved
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RST_EN_BITSRAMBLER_TX
              description: Reserved
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: RST_EN_CRYPTO
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RST_EN_SEC
              description: Reserved
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RST_EN_AES
              description: Reserved
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RST_EN_DS
              description: Reserved
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: RST_EN_SHA
              description: Reserved
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: RST_EN_HMAC
              description: Reserved
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: RST_EN_ECDSA
              description: Reserved
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: RST_EN_RSA
              description: Reserved
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: RST_EN_ECC
              description: Reserved
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RST_EN_KM
              description: Reserved
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: RST_EN_H264
              description: Reserved
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: HP_FORCE_NORST0
          description: Reserved
          addressOffset: 204
          size: 32
          fields:
            - name: FORCE_NORST_CORE0
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_CORE1
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_CORETRACE0
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_CORETRACE1
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_L2MEMMON
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_TCMMON
              description: Reserved
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_GDMA
              description: Reserved
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_MSPI_AXI
              description: Reserved
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_DUAL_MSPI_AXI
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_MSPI_APB
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_DUAL_MSPI_APB
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_DSI_BRG
              description: Reserved
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_CSI_HOST
              description: Reserved
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_CSI_BRG
              description: Reserved
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_ISP
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_JPEG
              description: Reserved
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_DMA2D
              description: Reserved
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_PPA
              description: Reserved
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_AHB_PDMA
              description: Reserved
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_AXI_PDMA
              description: Reserved
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_IOMUX
              description: Reserved
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_PADBIST
              description: Reserved
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_STIMER
              description: Reserved
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_TIMERGRP0
              description: Reserved
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_TIMERGRP1
              description: Reserved
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_UART0
              description: Reserved
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_UART1
              description: Reserved
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_UART2
              description: Reserved
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_UART3
              description: Reserved
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_UART4
              description: Reserved
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_UHCI
              description: Reserved
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_I3CMST
              description: Reserved
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HP_FORCE_NORST1
          description: Reserved
          addressOffset: 208
          size: 32
          fields:
            - name: FORCE_NORST_I3CSLV
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_I2C1
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_I2C0
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_RMT
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_PWM0
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_PWM1
              description: Reserved
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_CAN0
              description: Reserved
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_CAN1
              description: Reserved
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_CAN2
              description: Reserved
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_LEDC
              description: Reserved
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_PCNT
              description: Reserved
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_ETM
              description: Reserved
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_INTRMTX
              description: Reserved
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_PARLIO
              description: Reserved
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_PARLIO_RX
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_PARLIO_TX
              description: Reserved
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_I2S0
              description: Reserved
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_I2S1
              description: Reserved
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_I2S2
              description: Reserved
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_SPI2
              description: Reserved
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_SPI3
              description: Reserved
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_LCDCAM
              description: Reserved
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_ADC
              description: Reserved
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_BITSRAMBLER
              description: Reserved
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_BITSRAMBLER_RX
              description: Reserved
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_BITSRAMBLER_TX
              description: Reserved
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: FORCE_NORST_H264
              description: Reserved
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: HPWDT_CORE0_RST_CTRL0
          description: Reserved
          addressOffset: 212
          size: 32
          resetValue: 4113
          fields:
            - name: HPCORE0_STALL_EN
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: HPCORE0_STALL_WAIT_NUM
              description: Reserved
              bitOffset: 1
              bitWidth: 8
              access: read-write
            - name: WDT_HPCORE0_RST_LEN
              description: Reserved
              bitOffset: 9
              bitWidth: 8
              access: read-write
      - register:
          name: HPWDT_CORE1_RST_CTRL0
          description: Reserved
          addressOffset: 216
          size: 32
          resetValue: 4113
          fields:
            - name: HPCORE1_STALL_EN
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: HPCORE1_STALL_WAIT_NUM
              description: Reserved
              bitOffset: 1
              bitWidth: 8
              access: read-write
            - name: WDT_HPCORE1_RST_LEN
              description: Reserved
              bitOffset: 9
              bitWidth: 8
              access: read-write
      - register:
          name: CPU_SRC_FREQ0
          description: CPU Source Frequency
          addressOffset: 220
          size: 32
          fields:
            - name: CPU_SRC_FREQ
              description: "cpu source clock frequency, step by 0.25MHz"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CPU_CLK_STATUS0
          description: CPU Clock Status
          addressOffset: 224
          size: 32
          fields:
            - name: ASIC_OR_FPGA
              description: "0: ASIC mode, 1: FPGA mode"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CPU_DIV_EFFECT
              description: "0: Divider bypass, 1: Divider takes effect"
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CPU_SRC_IS_CPLL
              description: "0: CPU source isn't cpll_400m, 1: CPU Source is cll_400m"
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CPU_DIV_NUM_CUR
              description: cpu current div number
              bitOffset: 3
              bitWidth: 8
              access: read-only
            - name: CPU_DIV_NUMERATOR_CUR
              description: cpu current div numerator
              bitOffset: 11
              bitWidth: 8
              access: read-only
            - name: CPU_DIV_DENOMINATOR_CUR
              description: cpu current div denominator
              bitOffset: 19
              bitWidth: 8
              access: read-only
      - register:
          name: DBG_CLK_CTRL0
          description: Reserved
          addressOffset: 228
          size: 32
          resetValue: 67108863
          fields:
            - name: DBG_CH0_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: DBG_CH1_SEL
              description: Reserved
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: DBG_CH2_SEL
              description: Reserved
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: DBG_CH0_DIV_NUM
              description: Reserved
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: DBG_CLK_CTRL1
          description: Reserved
          addressOffset: 232
          size: 32
          resetValue: 771
          fields:
            - name: DBG_CH1_DIV_NUM
              description: Reserved
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: DBG_CH2_DIV_NUM
              description: Reserved
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: DBG_CH0_EN
              description: Reserved
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DBG_CH1_EN
              description: Reserved
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: DBG_CH2_EN
              description: Reserved
              bitOffset: 18
              bitWidth: 1
              access: read-write
      - register:
          name: HPCORE_WDT_RESET_SOURCE0
          description: Reserved
          addressOffset: 236
          size: 32
          resetValue: 2
          fields:
            - name: HPCORE0_WDT_RESET_SOURCE_SEL
              description: "1'b0: use wdt0 to reset hpcore0, 1'b1: use wdt1 to reset hpcore0"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: HPCORE1_WDT_RESET_SOURCE_SEL
              description: "1'b0: use wdt0 to reset hpcore1, 1'b1: use wdt1 to reset hpcore1"
              bitOffset: 1
              bitWidth: 1
              access: read-write
  - name: LP_HUK
    description: LP_HUK Peripheral
    groupName: HUK
    baseAddress: 1343307776
    addressBlock:
      - offset: 0
        size: 424
        usage: registers
    interrupt:
      - name: LP_HUK
        value: 20
    registers:
      - register:
          name: CLK
          description: HUK Generator clock gate control register
          addressOffset: 4
          size: 32
          resetValue: 1
          fields:
            - name: EN
              description: Write 1 to force on register clock gate.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MEM_CG_FORCE_ON
              description: Write 1 to force on memory clock gate.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: "HUK Generator interrupt raw register, valid in level."
          addressOffset: 8
          size: 32
          fields:
            - name: PREP_DONE_INT_RAW
              description: The raw interrupt status bit  for the huk_prep_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PROC_DONE_INT_RAW
              description: The raw interrupt status bit  for the huk_proc_done_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: POST_DONE_INT_RAW
              description: The raw interrupt status bit  for the huk_post_done_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: HUK Generator interrupt status register.
          addressOffset: 12
          size: 32
          fields:
            - name: PREP_DONE_INT_ST
              description: The masked interrupt status bit  for the huk_prep_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PROC_DONE_INT_ST
              description: The masked interrupt status bit  for the huk_proc_done_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: POST_DONE_INT_ST
              description: The masked interrupt status bit  for the huk_post_done_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: HUK Generator interrupt enable register.
          addressOffset: 16
          size: 32
          fields:
            - name: PREP_DONE_INT_ENA
              description: The interrupt enable bit  for the huk_prep_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PROC_DONE_INT_ENA
              description: The interrupt enable bit  for the huk_proc_done_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: POST_DONE_INT_ENA
              description: The interrupt enable bit  for the huk_post_done_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: HUK Generator interrupt clear register.
          addressOffset: 20
          size: 32
          fields:
            - name: PREP_DONE_INT_CLR
              description: Set this bit to clear the huk_prep_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: PROC_DONE_INT_CLR
              description: Set this bit to clear the huk_proc_done_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: POST_DONE_INT_CLR
              description: Set this bit to clear the huk_post_done_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: write-only
      - register:
          name: CONF
          description: HUK Generator configuration register
          addressOffset: 32
          size: 32
          fields:
            - name: MODE
              description: "Set this field to choose the huk process. 1: process huk generate mode. 0: process huk recovery mode."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: START
          description: HUK Generator control register
          addressOffset: 36
          size: 32
          fields:
            - name: START
              description: Write 1 to continue HUK Generator operation at LOAD/GAIN state.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: CONTINUE
              description: Write 1 to start HUK Generator at IDLE state.
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: STATE
          description: HUK Generator state register
          addressOffset: 40
          size: 32
          fields:
            - name: STATE
              description: "The state of HUK Generator. 0: IDLE. 1: LOAD. 2: GAIN. 3: BUSY."
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          name: STATUS
          description: HUK Generator HUK status register
          addressOffset: 52
          size: 32
          fields:
            - name: STATUS
              description: "The HUK generation status. 0: HUK is not generated. 1: HUK is generated and valid. 2: HUK is generated but invalid. 3: reserved."
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: RISK_LEVEL
              description: "The risk level of HUK. 0-6: the higher the risk level is, the more error bits there are in the PUF SRAM. 7: Error Level, HUK is invalid."
              bitOffset: 2
              bitWidth: 3
              access: read-only
      - register:
          name: DATE
          description: Version control register
          addressOffset: 252
          size: 32
          resetValue: 36720704
          fields:
            - name: DATE
              description: HUK Generator version control register.
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          dim: 96
          dimIncrement: 4
          name: "INFO_MEM[%s]"
          description: The memory that stores HUK info.
          addressOffset: 256
          size: 32
  - name: I2C0
    description: I2C (Inter-Integrated Circuit) Controller 0
    groupName: I2C
    baseAddress: 1342980096
    addressBlock:
      - offset: 0
        size: 144
        usage: registers
    interrupt:
      - name: I2C0
        value: 44
    registers:
      - register:
          name: SCL_LOW_PERIOD
          description: Configures the low level width of the SCL Clock.
          addressOffset: 0
          size: 32
          fields:
            - name: SCL_LOW_PERIOD
              description: "Configures the low level width of the SCL Clock. \nMeasurement unit: i2c_sclk."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: CTR
          description: Transmission setting
          addressOffset: 4
          size: 32
          resetValue: 520
          fields:
            - name: SDA_FORCE_OUT
              description: "Configures the SDA output mode\n1: Direct output,\n\n0: Open drain output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SCL_FORCE_OUT
              description: "Configures the SCL output mode\n1: Direct output,\n\n0: Open drain output."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SAMPLE_SCL_LEVEL
              description: "Configures the sample mode for SDA.\n1: Sample SDA data on the SCL low level.\n\n0: Sample SDA data on the SCL high level."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_FULL_ACK_LEVEL
              description: Configures the ACK value that needs to be sent by master when the rx_fifo_cnt has reached the threshold.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MS_MODE
              description: "Configures the module as an I2C Master or Slave. \n0: Slave\n\n1: Master"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TRANS_START
              description: "Configures to start sending the data in txfifo for slave. \n0: No effect\n\n1: Start"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: TX_LSB_FIRST
              description: "Configures to control the sending order for data needing to be sent. \n1: send data from the least significant bit,\n\n0: send data from the most significant bit."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_LSB_FIRST
              description: "Configures to control the storage order for received data.\n1: receive data from the least significant bit\n\n0: receive data from the most significant bit."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "Configures whether to gate clock signal for registers.\n\n0: Force clock on for registers \n\n1: Support clock only when registers are read or written to by software."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ARBITRATION_EN
              description: "Configures to enable I2C bus arbitration detection.\n0: No effect\n\n1: Enable"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FSM_RST
              description: "Configures to reset the SCL_FSM.\n0: No effect\n\n1: Reset"
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: CONF_UPGATE
              description: "Configures this bit for synchronization\n0: No effect\n\n1: Synchronize"
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: SLV_TX_AUTO_START_EN
              description: "Configures to enable slave to send data automatically\n0: Disable\n\n1: Enable"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: ADDR_10BIT_RW_CHECK_EN
              description: "Configures to check if the r/w bit of 10bit addressing consists with I2C protocol.\n0: Not check\n\n1: Check"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: ADDR_BROADCASTING_EN
              description: "Configures to support the 7bit general call function. \n0: Not support\n\n1: Support"
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: SR
          description: Describe I2C work status.
          addressOffset: 8
          size: 32
          resetValue: 49152
          fields:
            - name: RESP_REC
              description: "Represents the received ACK value in master mode or slave mode.\n0: ACK,\n\n1: NACK."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SLAVE_RW
              description: "Represents the transfer direction in slave mode,.\n1: Master reads from slave,\n\n0: Master writes to slave."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ARB_LOST
              description: "Represents whether the I2C controller loses control of SCL line.\n0: No arbitration lost\n\n1: Arbitration lost"
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BUS_BUSY
              description: "Represents the I2C bus state.\n1: The I2C bus is busy transferring data, \n\n0: The I2C bus is in idle state."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SLAVE_ADDRESSED
              description: "Represents whether the address sent by the master is equal to the address of the slave.\nValid only when the module is configured as an I2C Slave.\n0: Not equal\n\n1: Equal"
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: RXFIFO_CNT
              description: Represents the number of data bytes to be sent.
              bitOffset: 8
              bitWidth: 6
              access: read-only
            - name: STRETCH_CAUSE
              description: "Represents the cause of SCL clocking stretching in slave mode.\n0: Stretching SCL low when the master starts to read data.\n\n1: Stretching SCL low when I2C TX FIFO is empty in slave mode.\n\n2: Stretching SCL low when I2C RX FIFO is full in slave mode."
              bitOffset: 14
              bitWidth: 2
              access: read-only
            - name: TXFIFO_CNT
              description: Represents the number of data bytes received in RAM.
              bitOffset: 18
              bitWidth: 6
              access: read-only
            - name: SCL_MAIN_STATE_LAST
              description: "Represents the states of the I2C module state machine. \n0: Idle,\n\n1: Address shift,\n\n2: ACK address,\n\n3: Rx data,\n\n4: Tx data,\n\n5: Send ACK,\n\n6: Wait ACK"
              bitOffset: 24
              bitWidth: 3
              access: read-only
            - name: SCL_STATE_LAST
              description: "Represents the states of the state machine used to produce SCL.\n0: Idle,\n\n1: Start,\n\n2: Negative edge,\n\n3: Low,\n\n4: Positive edge,\n\n5: High,\n\n6: Stop"
              bitOffset: 28
              bitWidth: 3
              access: read-only
      - register:
          name: TO
          description: Setting time out control for receiving data.
          addressOffset: 12
          size: 32
          resetValue: 16
          fields:
            - name: TIME_OUT_VALUE
              description: "Configures the timeout threshold period for SCL stucking at high or low level. The actual period is 2^(reg_time_out_value).\nMeasurement unit: i2c_sclk."
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: TIME_OUT_EN
              description: "Configures to enable time out control.\n0: No effect\n\n1: Enable"
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: SLAVE_ADDR
          description: Local slave address setting
          addressOffset: 16
          size: 32
          fields:
            - name: SLAVE_ADDR
              description: Configure the slave address of I2C Slave.
              bitOffset: 0
              bitWidth: 15
              access: read-write
            - name: ADDR_10BIT_EN
              description: "Configures to enable the slave 10-bit addressing mode in master mode. \n0: No effect\n\n1: Enable"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: FIFO_ST
          description: FIFO status register.
          addressOffset: 20
          size: 32
          fields:
            - name: RXFIFO_RADDR
              description: Represents the offset address of the APB reading from RXFIFO
              bitOffset: 0
              bitWidth: 5
              access: read-only
            - name: RXFIFO_WADDR
              description: Represents the offset address of i2c module receiving data and writing to RXFIFO.
              bitOffset: 5
              bitWidth: 5
              access: read-only
            - name: TXFIFO_RADDR
              description: Represents the offset address of i2c module reading from TXFIFO.
              bitOffset: 10
              bitWidth: 5
              access: read-only
            - name: TXFIFO_WADDR
              description: Represents the offset address of APB bus writing to TXFIFO.
              bitOffset: 15
              bitWidth: 5
              access: read-only
            - name: SLAVE_RW_POINT
              description: Represents the offset address in the I2C Slave RAM addressed by I2C Master when in I2C slave mode.
              bitOffset: 22
              bitWidth: 8
              access: read-only
      - register:
          name: FIFO_CONF
          description: FIFO configuration register.
          addressOffset: 24
          size: 32
          resetValue: 16523
          fields:
            - name: RXFIFO_WM_THRHD
              description: "Configures the water mark threshold of RXFIFO in nonfifo access mode. When reg_reg_fifo_prt_en is 1 and rx FIFO counter is bigger than reg_rxfifo_wm_thrhd[4:0], reg_rxfifo_wm_int_raw bit will be valid."
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: TXFIFO_WM_THRHD
              description: "Configures the water mark threshold of TXFIFO in nonfifo access mode. When reg_reg_fifo_prt_en is 1 and tx FIFO counter is smaller than reg_txfifo_wm_thrhd[4:0], reg_txfifo_wm_int_raw bit will be valid."
              bitOffset: 5
              bitWidth: 5
              access: read-write
            - name: NONFIFO_EN
              description: Configures to enable APB nonfifo access.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FIFO_ADDR_CFG_EN
              description: "Configures to enable double addressing mode. When this mode is enabled, the byte received after the I2C address byte represents the offset address in the I2C Slave RAM. \n0: Disable\n\n1: Enable"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RX_FIFO_RST
              description: "Configures to reset RXFIFO.\n0: No effect\n\n1: Reset"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_FIFO_RST
              description: "Configures to reset TXFIFO.\n0: No effect\n\n1: Reset"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FIFO_PRT_EN
              description: "Configures to enable FIFO pointer in non-fifo access mode. This bit controls the valid bits and the TX/RX FIFO overflow, underflow, full and empty interrupts.\n0: No effect\n\n1: Enable"
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: DATA
          description: Rx FIFO read data.
          addressOffset: 28
          size: 32
          fields:
            - name: FIFO_RDATA
              description: Represents the value of RXFIFO read data.
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 32
          size: 32
          resetValue: 2
          fields:
            - name: RXFIFO_WM_INT_RAW
              description: The raw interrupt status of I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_WM_INT_RAW
              description: The raw interrupt status of I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_RAW
              description: The raw interrupt status of I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: END_DETECT_INT_RAW
              description: The raw interrupt status of the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BYTE_TRANS_DONE_INT_RAW
              description: The raw interrupt status of the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ARBITRATION_LOST_INT_RAW
              description: The raw interrupt status of the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: MST_TXFIFO_UDF_INT_RAW
              description: The raw interrupt status of I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TRANS_COMPLETE_INT_RAW
              description: The raw interrupt status of the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TIME_OUT_INT_RAW
              description: The raw interrupt status of the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: TRANS_START_INT_RAW
              description: The raw interrupt status of the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: NACK_INT_RAW
              description: The raw interrupt status of I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: TXFIFO_OVF_INT_RAW
              description: The raw interrupt status of I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: RXFIFO_UDF_INT_RAW
              description: The raw interrupt status of I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SCL_ST_TO_INT_RAW
              description: The raw interrupt status of I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SCL_MAIN_ST_TO_INT_RAW
              description: The raw interrupt status of I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: DET_START_INT_RAW
              description: The raw interrupt status of I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SLAVE_STRETCH_INT_RAW
              description: The raw interrupt status of I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: GENERAL_CALL_INT_RAW
              description: The raw interrupt status of I2C_GENARAL_CALL_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: SLAVE_ADDR_UNMATCH_INT_RAW
              description: The raw interrupt status of I2C_SLAVE_ADDR_UNMATCH_INT_RAW interrupt.
              bitOffset: 18
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 36
          size: 32
          fields:
            - name: RXFIFO_WM_INT_CLR
              description: Write 1 to clear I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TXFIFO_WM_INT_CLR
              description: Write 1 to clear I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RXFIFO_OVF_INT_CLR
              description: Write 1 to clear I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: END_DETECT_INT_CLR
              description: Write 1 to clear the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: BYTE_TRANS_DONE_INT_CLR
              description: Write 1 to clear the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: ARBITRATION_LOST_INT_CLR
              description: Write 1 to clear the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: MST_TXFIFO_UDF_INT_CLR
              description: Write 1 to clear I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: TRANS_COMPLETE_INT_CLR
              description: Write 1 to clear the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: TIME_OUT_INT_CLR
              description: Write 1 to clear the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: TRANS_START_INT_CLR
              description: Write 1 to clear the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: NACK_INT_CLR
              description: Write 1 to clear I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: TXFIFO_OVF_INT_CLR
              description: Write 1 to clear I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: RXFIFO_UDF_INT_CLR
              description: Write 1 to clear I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: SCL_ST_TO_INT_CLR
              description: Write 1 to clear I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SCL_MAIN_ST_TO_INT_CLR
              description: Write 1 to clear I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: DET_START_INT_CLR
              description: Write 1 to clear I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: SLAVE_STRETCH_INT_CLR
              description: Write 1 to clear I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: GENERAL_CALL_INT_CLR
              description: Write 1 to clear I2C_GENARAL_CALL_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: SLAVE_ADDR_UNMATCH_INT_CLR
              description: Write 1 to clear I2C_SLAVE_ADDR_UNMATCH_INT_RAW interrupt.
              bitOffset: 18
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 40
          size: 32
          fields:
            - name: RXFIFO_WM_INT_ENA
              description: Write 1 to enable I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TXFIFO_WM_INT_ENA
              description: Write 1 to enable I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RXFIFO_OVF_INT_ENA
              description: Write 1 to enable I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: END_DETECT_INT_ENA
              description: Write 1 to enable the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: BYTE_TRANS_DONE_INT_ENA
              description: Write 1 to enable the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ARBITRATION_LOST_INT_ENA
              description: Write 1 to enable the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: MST_TXFIFO_UDF_INT_ENA
              description: Write 1 to enable I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TRANS_COMPLETE_INT_ENA
              description: Write 1 to enable the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TIME_OUT_INT_ENA
              description: Write 1 to enable the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TRANS_START_INT_ENA
              description: Write 1 to enable the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: NACK_INT_ENA
              description: Write 1 to enable I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TXFIFO_OVF_INT_ENA
              description: Write 1 to enable I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RXFIFO_UDF_INT_ENA
              description: Write 1 to enable I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SCL_ST_TO_INT_ENA
              description: Write 1 to enable I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SCL_MAIN_ST_TO_INT_ENA
              description: Write 1 to enable I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DET_START_INT_ENA
              description: Write 1 to enable I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SLAVE_STRETCH_INT_ENA
              description: Write 1 to enable I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: GENERAL_CALL_INT_ENA
              description: Write 1 to enable I2C_GENARAL_CALL_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SLAVE_ADDR_UNMATCH_INT_ENA
              description: Write 1 to enable I2C_SLAVE_ADDR_UNMATCH_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: read-write
      - register:
          name: INT_STATUS
          description: Status of captured I2C communication events
          addressOffset: 44
          size: 32
          fields:
            - name: RXFIFO_WM_INT_ST
              description: The masked interrupt status status of I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_WM_INT_ST
              description: The masked interrupt status status of I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_ST
              description: The masked interrupt status status of I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: END_DETECT_INT_ST
              description: The masked interrupt status status of the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BYTE_TRANS_DONE_INT_ST
              description: The masked interrupt status status of the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ARBITRATION_LOST_INT_ST
              description: The masked interrupt status status of the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: MST_TXFIFO_UDF_INT_ST
              description: The masked interrupt status status of I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TRANS_COMPLETE_INT_ST
              description: The masked interrupt status status of the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TIME_OUT_INT_ST
              description: The masked interrupt status status of the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: TRANS_START_INT_ST
              description: The masked interrupt status status of the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: NACK_INT_ST
              description: The masked interrupt status status of I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: TXFIFO_OVF_INT_ST
              description: The masked interrupt status status of I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: RXFIFO_UDF_INT_ST
              description: The masked interrupt status status of I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SCL_ST_TO_INT_ST
              description: The masked interrupt status status of I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SCL_MAIN_ST_TO_INT_ST
              description: The masked interrupt status status of I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: DET_START_INT_ST
              description: The masked interrupt status status of I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SLAVE_STRETCH_INT_ST
              description: The masked interrupt status status of I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: GENERAL_CALL_INT_ST
              description: The masked interrupt status status of I2C_GENARAL_CALL_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: SLAVE_ADDR_UNMATCH_INT_ST
              description: The masked interrupt status status of I2C_SLAVE_ADDR_UNMATCH_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: read-only
      - register:
          name: SDA_HOLD
          description: Configures the hold time after a negative SCL edge.
          addressOffset: 48
          size: 32
          fields:
            - name: TIME
              description: "Configures the time to hold the data after the falling edge of SCL.\nMeasurement unit: i2c_sclk"
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SDA_SAMPLE
          description: Configures the sample time after a positive SCL edge.
          addressOffset: 52
          size: 32
          fields:
            - name: TIME
              description: "Configures the sample time after a positive SCL edge.\nMeasurement unit: i2c_sclk"
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_HIGH_PERIOD
          description: Configures the high level width of SCL
          addressOffset: 56
          size: 32
          fields:
            - name: SCL_HIGH_PERIOD
              description: "Configures for how long SCL remains high in master mode.\nMeasurement unit: i2c_sclk"
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: SCL_WAIT_HIGH_PERIOD
              description: "Configures the SCL_FSM's waiting period for SCL high level in master mode.\nMeasurement unit: i2c_sclk"
              bitOffset: 9
              bitWidth: 7
              access: read-write
      - register:
          name: SCL_START_HOLD
          description: Configures the delay between the SDA and SCL negative edge for a start condition
          addressOffset: 64
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: "Configures the time between the falling edge of SDA and the falling edge of SCL for a START condition.\nMeasurement unit: i2c_sclk."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_RSTART_SETUP
          description: Configures the delay between the positive edge of SCL and the negative edge of SDA
          addressOffset: 68
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: "Configures the time between the positive edge of SCL and the negative edge of SDA for a RESTART condition.\nMeasurement unit: i2c_sclk"
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_STOP_HOLD
          description: Configures the delay after the SCL clock edge for a stop condition
          addressOffset: 72
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: "Configures the delay after the STOP condition.\nMeasurement unit: i2c_sclk"
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_STOP_SETUP
          description: "Configures the delay between the SDA and SCL rising edge for a stop condition.\nMeasurement unit: i2c_sclk"
          addressOffset: 76
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: "Configures the time between the rising edge of SCL and the rising edge of SDA.\nMeasurement unit: i2c_sclk"
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: FILTER_CFG
          description: SCL and SDA filter configuration register
          addressOffset: 80
          size: 32
          resetValue: 768
          fields:
            - name: SCL_FILTER_THRES
              description: "Configures the threshold pulse width to be filtered on SCL. When a pulse on the SCL input has smaller width than this register value, the I2C controller will ignore that pulse. \nMeasurement unit: i2c_sclk"
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: SDA_FILTER_THRES
              description: "Configures the threshold pulse width to be filtered on SDA. When a pulse on the SDA input has smaller width than this register value, the I2C controller will ignore that pulse. \nMeasurement unit: i2c_sclk"
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: SCL_FILTER_EN
              description: Configures to enable the filter function for SCL.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SDA_FILTER_EN
              description: Configures to enable the filter function for SDA.
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: CLK_CONF
          description: I2C CLK configuration register
          addressOffset: 84
          size: 32
          resetValue: 2097152
          fields:
            - name: SCLK_DIV_NUM
              description: the integral part of the fractional divisor for i2c module
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SCLK_DIV_A
              description: the numerator of the fractional part of the fractional divisor for i2c module
              bitOffset: 8
              bitWidth: 6
              access: read-write
            - name: SCLK_DIV_B
              description: the denominator of the fractional part of the fractional divisor for i2c module
              bitOffset: 14
              bitWidth: 6
              access: read-write
            - name: SCLK_SEL
              description: "The clock selection for i2c module:0-XTAL,1-CLK_8MHz."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SCLK_ACTIVE
              description: The clock switch for i2c module
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          name: COMD0
          description: I2C command register 0
          addressOffset: 88
          size: 32
          fields:
            - name: COMMAND0
              description: "Configures command 0. It consists of three parts: \nop_code is the command,\n0: RSTART, \n1: WRITE,\n2: READ,\n3: STOP,\n4: END.\n\nByte_num represents the number of bytes that need to be sent or received.\nack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd structure for more information."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND0_DONE
              description: "Represents whether command 0 is done in I2C Master mode.\n0: Not done\n\n1: Done"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: COMD1
          description: I2C command register 1
          addressOffset: 92
          size: 32
          fields:
            - name: COMMAND1
              description: "Configures command 1. See details in I2C_CMD0_REG[13:0]."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND1_DONE
              description: "Represents whether command 1 is done in I2C Master mode.\n0: Not done\n\n1: Done"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: COMD2
          description: I2C command register 2
          addressOffset: 96
          size: 32
          fields:
            - name: COMMAND2
              description: "Configures command 2. See details in I2C_CMD0_REG[13:0]."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND2_DONE
              description: "Represents whether command 2 is done in I2C Master mode.\n0: Not done\n\n1: Done"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: COMD3
          description: I2C command register 3
          addressOffset: 100
          size: 32
          fields:
            - name: COMMAND3
              description: "Configures command 3. See details in I2C_CMD0_REG[13:0]."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND3_DONE
              description: "Represents whether command 3 is done in I2C Master mode.\n0: Not done\n\n1: Done"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: COMD4
          description: I2C command register 4
          addressOffset: 104
          size: 32
          fields:
            - name: COMMAND4
              description: "Configures command 4. See details in I2C_CMD0_REG[13:0]."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND4_DONE
              description: "Represents whether command 4 is done in I2C Master mode.\n0: Not done\n\n1: Done"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: COMD5
          description: I2C command register 5
          addressOffset: 108
          size: 32
          fields:
            - name: COMMAND5
              description: "Configures command 5. See details in I2C_CMD0_REG[13:0]."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND5_DONE
              description: "Represents whether command 5 is done in I2C Master mode.\n0: Not done\n\n1: Done"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: COMD6
          description: I2C command register 6
          addressOffset: 112
          size: 32
          fields:
            - name: COMMAND6
              description: "Configures command 6. See details in I2C_CMD0_REG[13:0]."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND6_DONE
              description: "Represents whether command 6 is done in I2C Master mode.\n0: Not done\n\n1: Done"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: COMD7
          description: I2C command register 7
          addressOffset: 116
          size: 32
          fields:
            - name: COMMAND7
              description: "Configures command 7. See details in I2C_CMD0_REG[13:0]."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND7_DONE
              description: "Represents whether command 7 is done in I2C Master mode.\n0: Not done\n\n1: Done"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SCL_ST_TIME_OUT
          description: SCL status time out register
          addressOffset: 120
          size: 32
          resetValue: 16
          fields:
            - name: SCL_ST_TO_I2C
              description: "Configures the threshold value of SCL_FSM state unchanged period. It should be no more than 23.\nMeasurement unit: i2c_sclk"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SCL_MAIN_ST_TIME_OUT
          description: SCL main status time out register
          addressOffset: 124
          size: 32
          resetValue: 16
          fields:
            - name: SCL_MAIN_ST_TO_I2C
              description: "Configures the threshold value of SCL_MAIN_FSM state unchanged period.nIt should be no more than 23.\nMeasurement unit: i2c_sclk"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SCL_SP_CONF
          description: Power configuration register
          addressOffset: 128
          size: 32
          fields:
            - name: SCL_RST_SLV_EN
              description: "Configures to send out SCL pulses when I2C master is IDLE. The number of pulses equals to reg_scl_rst_slv_num[4:0]."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SCL_RST_SLV_NUM
              description: "Configure the pulses of SCL generated in I2C master mode. \nValid when reg_scl_rst_slv_en is 1.\nMeasurement unit: i2c_sclk"
              bitOffset: 1
              bitWidth: 5
              access: read-write
            - name: SCL_PD_EN
              description: "Configures to power down the I2C output SCL line. \n0: Not power down.\n\n1: Power down.\nValid only when reg_scl_force_out is 1."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SDA_PD_EN
              description: "Configures to power down the I2C output SDA line. \n0: Not power down.\n\n1: Power down.\nValid only when reg_sda_force_out is 1."
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: SCL_STRETCH_CONF
          description: Set SCL stretch of I2C slave
          addressOffset: 132
          size: 32
          fields:
            - name: STRETCH_PROTECT_NUM
              description: "Configures the time period to release the SCL line from stretching to avoid timing violation. Usually it should be larger than the SDA setup time.\nMeasurement unit: i2c_sclk"
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: SLAVE_SCL_STRETCH_EN
              description: "Configures to enable slave SCL stretch function.\n0: Disable\n\n1: Enable\nThe SCL output line will be stretched low when reg_slave_scl_stretch_en is 1 and stretch event happens. The stretch cause can be seen in reg_stretch_cause."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SLAVE_SCL_STRETCH_CLR
              description: "Configures to clear the I2C slave SCL stretch function.\n0: No effect\n\n1: Clear"
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: SLAVE_BYTE_ACK_CTL_EN
              description: "Configures to enable the function for slave to control ACK level.\n0: Disable\n\n1: Enable"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SLAVE_BYTE_ACK_LVL
              description: "Set the ACK level when slave controlling ACK level function enables.\n0: Low level\n\n1: High level"
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version register
          addressOffset: 248
          size: 32
          resetValue: 35656050
          fields:
            - name: DATE
              description: Version control register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TXFIFO_START_ADDR
          description: I2C TXFIFO base address register
          addressOffset: 256
          size: 32
          fields:
            - name: TXFIFO_START_ADDR
              description: Represents the I2C txfifo first address.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RXFIFO_START_ADDR
          description: I2C RXFIFO base address register
          addressOffset: 384
          size: 32
          fields:
            - name: RXFIFO_START_ADDR
              description: Represents the I2C rxfifo first address.
              bitOffset: 0
              bitWidth: 32
              access: read-only
  - name: I2C1
    description: I2C (Inter-Integrated Circuit) Controller 1
    baseAddress: 1342984192
    interrupt:
      - name: I2C1
        value: 45
    derivedFrom: I2C0
  - name: I2S0
    description: I2S (Inter-IC Sound) Controller 0
    groupName: I2S
    baseAddress: 1342988288
    addressBlock:
      - offset: 0
        size: 96
        usage: registers
    interrupt:
      - name: I2S0
        value: 27
    registers:
      - register:
          name: INT_RAW
          description: "I2S interrupt raw register, valid in level."
          addressOffset: 12
          size: 32
          fields:
            - name: RX_DONE_INT_RAW
              description: The raw interrupt status bit  for the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_DONE_INT_RAW
              description: The raw interrupt status bit  for the i2s_tx_done_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_HUNG_INT_RAW
              description: The raw interrupt status bit  for the i2s_rx_hung_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TX_HUNG_INT_RAW
              description: The raw interrupt status bit  for the i2s_tx_hung_int interrupt
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: I2S interrupt status register.
          addressOffset: 16
          size: 32
          fields:
            - name: RX_DONE_INT_ST
              description: The masked interrupt status bit  for the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_DONE_INT_ST
              description: The masked interrupt status bit  for the i2s_tx_done_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_HUNG_INT_ST
              description: The masked interrupt status bit  for the i2s_rx_hung_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TX_HUNG_INT_ST
              description: The masked interrupt status bit  for the i2s_tx_hung_int interrupt
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: I2S interrupt enable register.
          addressOffset: 20
          size: 32
          fields:
            - name: RX_DONE_INT_ENA
              description: The interrupt enable bit  for the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_DONE_INT_ENA
              description: The interrupt enable bit  for the i2s_tx_done_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_HUNG_INT_ENA
              description: The interrupt enable bit  for the i2s_rx_hung_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_HUNG_INT_ENA
              description: The interrupt enable bit  for the i2s_tx_hung_int interrupt
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: I2S interrupt clear register.
          addressOffset: 24
          size: 32
          fields:
            - name: RX_DONE_INT_CLR
              description: Set this bit to clear the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TX_DONE_INT_CLR
              description: Set this bit to clear the i2s_tx_done_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RX_HUNG_INT_CLR
              description: Set this bit to clear the i2s_rx_hung_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TX_HUNG_INT_CLR
              description: Set this bit to clear the i2s_tx_hung_int interrupt
              bitOffset: 3
              bitWidth: 1
              access: write-only
      - register:
          name: RX_CONF
          description: I2S RX configure register
          addressOffset: 32
          size: 32
          resetValue: 12629504
          fields:
            - name: RX_RESET
              description: Set this bit to reset receiver
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: RX_FIFO_RESET
              description: Set this bit to reset Rx AFIFO
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RX_START
              description: Set this bit to start receiving data
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_SLAVE_MOD
              description: Set this bit to enable slave receiver mode
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_STOP_MODE
              description: "0  : I2S Rx only stop when reg_rx_start is cleared.   1: Stop when reg_rx_start is 0 or in_suc_eof is 1.   2:  Stop I2S RX when reg_rx_start is 0 or RX FIFO is full."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: RX_MONO
              description: Set this bit to enable receiver  in mono mode
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_BIG_ENDIAN
              description: "I2S Rx byte endian, 1: low addr value to high addr. 0: low addr with low addr value."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RX_UPDATE
              description: Set 1 to update I2S RX registers from APB clock domain to I2S RX clock domain. This bit will be cleared by hardware after update register done.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RX_MONO_FST_VLD
              description: "1: The first channel data value is valid in I2S RX mono mode.   0: The second channel data value is valid in I2S RX mono mode."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: RX_PCM_CONF
              description: "I2S RX compress/decompress configuration bit. & 0 (atol): A-Law decompress, 1 (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou) : u-Law compress. &"
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: RX_PCM_BYPASS
              description: Set this bit to bypass Compress/Decompress module for received data.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RX_MSB_SHIFT
              description: Set this bit to enable receiver in Phillips standard mode
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: RX_LEFT_ALIGN
              description: "1: I2S RX left alignment mode. 0: I2S RX right alignment mode."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RX_24_FILL_EN
              description: "1: store 24 channel bits to 32 bits. 0:store 24 channel bits to 24 bits."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RX_WS_IDLE_POL
              description: "0: WS should be 0 when receiving left channel data, and WS is 1in right channel.  1: WS should be 1 when receiving left channel data, and WS is 0in right channel."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: RX_BIT_ORDER
              description: "I2S Rx bit endian. 1:small endian, the LSB is received first. 0:big endian, the MSB is received first."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: RX_TDM_EN
              description: "1: Enable I2S TDM Rx mode . 0: Disable."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: RX_PDM_EN
              description: "1: Enable I2S PDM Rx mode . 0: Disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: RX_BCK_DIV_NUM
              description: Bit clock configuration bits in receiver mode.
              bitOffset: 21
              bitWidth: 6
              access: read-write
      - register:
          name: TX_CONF
          description: I2S TX configure register
          addressOffset: 36
          size: 32
          resetValue: 12644880
          fields:
            - name: TX_RESET
              description: Set this bit to reset transmitter
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TX_FIFO_RESET
              description: Set this bit to reset Tx AFIFO
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TX_START
              description: Set this bit to start transmitting data
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_SLAVE_MOD
              description: Set this bit to enable slave transmitter mode
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TX_STOP_EN
              description: Set this bit to stop disable output BCK signal and WS signal when tx FIFO is emtpy
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TX_CHAN_EQUAL
              description: "1: The value of Left channel data is equal to the value of right channel data in I2S TX mono mode or TDM channel select mode. 0: The invalid channel data is reg_i2s_single_data in I2S TX mono mode or TDM channel select mode."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TX_MONO
              description: Set this bit to enable transmitter in mono mode
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TX_BIG_ENDIAN
              description: "I2S Tx byte endian, 1: low addr value to high addr.  0: low addr with low addr value."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TX_UPDATE
              description: Set 1 to update I2S TX registers from APB clock domain to I2S TX clock domain. This bit will be cleared by hardware after update register done.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TX_MONO_FST_VLD
              description: "1: The first channel data value is valid in I2S TX mono mode.   0: The second channel data value is valid in I2S TX mono mode."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TX_PCM_CONF
              description: "I2S TX compress/decompress configuration bit. & 0 (atol): A-Law decompress, 1 (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou) : u-Law compress. &"
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: TX_PCM_BYPASS
              description: Set this bit to bypass  Compress/Decompress module for transmitted data.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_MSB_SHIFT
              description: Set this bit to enable transmitter in Phillips standard mode
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_BCK_NO_DLY
              description: "1: BCK is not delayed to generate pos/neg edge in master mode. 0: BCK is delayed to generate pos/neg edge in master mode."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TX_LEFT_ALIGN
              description: "1: I2S TX left alignment mode. 0: I2S TX right alignment mode."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: TX_24_FILL_EN
              description: "1: Sent 32 bits in 24 channel bits mode. 0: Sent 24 bits in 24 channel bits mode"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: TX_WS_IDLE_POL
              description: "0: WS should be 0 when sending left channel data, and WS is 1in right channel.  1: WS should be 1 when sending left channel data, and WS is 0in right channel."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: TX_BIT_ORDER
              description: "I2S Tx bit endian. 1:small endian, the LSB is sent first. 0:big endian, the MSB is sent first."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: TX_TDM_EN
              description: "1: Enable I2S TDM Tx mode . 0: Disable."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: TX_PDM_EN
              description: "1: Enable I2S PDM Tx mode . 0: Disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TX_BCK_DIV_NUM
              description: Bit clock configuration bits in transmitter mode.
              bitOffset: 21
              bitWidth: 6
              access: read-write
            - name: TX_CHAN_MOD
              description: I2S transmitter channel mode configuration bits.
              bitOffset: 27
              bitWidth: 3
              access: read-write
            - name: SIG_LOOPBACK
              description: Enable signal loop back mode with transmitter module and receiver module sharing the same WS and BCK signals.
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: RX_CONF1
          description: I2S RX configure register 1
          addressOffset: 40
          size: 32
          resetValue: 2021376000
          fields:
            - name: RX_TDM_WS_WIDTH
              description: "The width of rx_ws_out at idle level in TDM mode is (I2S_RX_TDM_WS_WIDTH[8:0] +1) * T_bck"
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: RX_BITS_MOD
              description: "Set the bits to configure the valid data bit length of I2S receiver channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid channel data is in 32-bit-mode."
              bitOffset: 14
              bitWidth: 5
              access: read-write
            - name: RX_HALF_SAMPLE_BITS
              description: I2S Rx half sample bits -1.
              bitOffset: 19
              bitWidth: 8
              access: read-write
            - name: RX_TDM_CHAN_BITS
              description: The Rx bit number for each channel minus 1in TDM mode.
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: TX_CONF1
          description: I2S TX configure register 1
          addressOffset: 44
          size: 32
          resetValue: 2021376000
          fields:
            - name: TX_TDM_WS_WIDTH
              description: "The width of tx_ws_out at idle level in TDM mode is (I2S_TX_TDM_WS_WIDTH[8:0] +1) * T_bck"
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: TX_BITS_MOD
              description: "Set the bits to configure the valid data bit length of I2S transmitter channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid channel data is in 32-bit-mode."
              bitOffset: 14
              bitWidth: 5
              access: read-write
            - name: TX_HALF_SAMPLE_BITS
              description: I2S Tx half sample bits -1.
              bitOffset: 19
              bitWidth: 8
              access: read-write
            - name: TX_TDM_CHAN_BITS
              description: The Tx bit number for each channel minus 1in TDM mode.
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: TX_PCM2PDM_CONF
          description: I2S TX PCM2PDM configuration register
          addressOffset: 64
          size: 32
          resetValue: 4890628
          fields:
            - name: TX_PDM_HP_BYPASS
              description: I2S TX PDM bypass hp filter or not. The option has been removed.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_PDM_SINC_OSR2
              description: I2S TX PDM OSR2 value
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: TX_PDM_PRESCALE
              description: I2S TX PDM prescale for sigmadelta
              bitOffset: 5
              bitWidth: 8
              access: read-write
            - name: TX_PDM_HP_IN_SHIFT
              description: "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4"
              bitOffset: 13
              bitWidth: 2
              access: read-write
            - name: TX_PDM_LP_IN_SHIFT
              description: "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4"
              bitOffset: 15
              bitWidth: 2
              access: read-write
            - name: TX_PDM_SINC_IN_SHIFT
              description: "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4"
              bitOffset: 17
              bitWidth: 2
              access: read-write
            - name: TX_PDM_SIGMADELTA_IN_SHIFT
              description: "I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4"
              bitOffset: 19
              bitWidth: 2
              access: read-write
            - name: TX_PDM_SIGMADELTA_DITHER2
              description: I2S TX PDM sigmadelta dither2 value
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: TX_PDM_SIGMADELTA_DITHER
              description: I2S TX PDM sigmadelta dither value
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TX_PDM_DAC_2OUT_EN
              description: I2S TX PDM dac mode enable
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TX_PDM_DAC_MODE_EN
              description: I2S TX PDM dac 2channel enable
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: PCM2PDM_CONV_EN
              description: I2S TX PDM Converter enable
              bitOffset: 25
              bitWidth: 1
              access: read-write
      - register:
          name: TX_PCM2PDM_CONF1
          description: I2S TX PCM2PDM configuration register
          addressOffset: 68
          size: 32
          resetValue: 66552768
          fields:
            - name: TX_PDM_FP
              description: I2S TX PDM Fp
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: TX_PDM_FS
              description: I2S TX PDM Fs
              bitOffset: 10
              bitWidth: 10
              access: read-write
            - name: TX_IIR_HP_MULT12_5
              description: "The fourth parameter of PDM TX IIR_HP filter stage 2 is (504 + I2S_TX_IIR_HP_MULT12_5[2:0])"
              bitOffset: 20
              bitWidth: 3
              access: read-write
            - name: TX_IIR_HP_MULT12_0
              description: "The fourth parameter of PDM TX IIR_HP filter stage 1 is (504 + I2S_TX_IIR_HP_MULT12_0[2:0])"
              bitOffset: 23
              bitWidth: 3
              access: read-write
      - register:
          name: RX_PDM2PCM_CONF
          description: I2S RX configure register
          addressOffset: 72
          size: 32
          resetValue: 4162846720
          fields:
            - name: RX_PDM2PCM_EN
              description: "1: Enable PDM2PCM RX mode. 0: DIsable."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: RX_PDM_SINC_DSR_16_EN
              description: "Configure the down sampling rate of PDM RX filter group1 module. 1: The  down sampling rate is 128. 0: down sampling rate is 64."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: RX_PDM2PCM_AMPLIFY_NUM
              description: Configure PDM RX amplify number.
              bitOffset: 21
              bitWidth: 4
              access: read-write
            - name: RX_PDM_HP_BYPASS
              description: I2S PDM RX bypass hp filter or not.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: RX_IIR_HP_MULT12_5
              description: "The fourth parameter of PDM RX IIR_HP filter stage 2 is (504 + LP_I2S_RX_IIR_HP_MULT12_5[2:0])"
              bitOffset: 26
              bitWidth: 3
              access: read-write
            - name: RX_IIR_HP_MULT12_0
              description: "The fourth parameter of PDM RX IIR_HP filter stage 1 is (504 + LP_I2S_RX_IIR_HP_MULT12_0[2:0])"
              bitOffset: 29
              bitWidth: 3
              access: read-write
      - register:
          name: RX_TDM_CTRL
          description: I2S TX TDM mode control register
          addressOffset: 80
          size: 32
          resetValue: 65535
          fields:
            - name: RX_TDM_PDM_CHAN0_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 0. 0:  Disable, just input 0 in this channel."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN1_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 1. 0:  Disable, just input 0 in this channel."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN2_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 2. 0:  Disable, just input 0 in this channel."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN3_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 3. 0:  Disable, just input 0 in this channel."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN4_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 4. 0:  Disable, just input 0 in this channel."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN5_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 5. 0:  Disable, just input 0 in this channel."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN6_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 6. 0:  Disable, just input 0 in this channel."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN7_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 7. 0:  Disable, just input 0 in this channel."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN8_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 8. 0:  Disable, just input 0 in this channel."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN9_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 9. 0:  Disable, just input 0 in this channel."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN10_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 10. 0:  Disable, just input 0 in this channel."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN11_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 11. 0:  Disable, just input 0 in this channel."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN12_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 12. 0:  Disable, just input 0 in this channel."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN13_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 13. 0:  Disable, just input 0 in this channel."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN14_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 14. 0:  Disable, just input 0 in this channel."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RX_TDM_CHAN15_EN
              description: "1: Enable the valid data input of I2S RX TDM channel 15. 0:  Disable, just input 0 in this channel."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RX_TDM_TOT_CHAN_NUM
              description: The total channel number of I2S TX TDM mode.
              bitOffset: 16
              bitWidth: 4
              access: read-write
      - register:
          name: TX_TDM_CTRL
          description: I2S TX TDM mode control register
          addressOffset: 84
          size: 32
          resetValue: 65535
          fields:
            - name: TX_TDM_CHAN0_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 0. 0:  Disable, just output 0 in this channel."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN1_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 1. 0:  Disable, just output 0 in this channel."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN2_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 2. 0:  Disable, just output 0 in this channel."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN3_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 3. 0:  Disable, just output 0 in this channel."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN4_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 4. 0:  Disable, just output 0 in this channel."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN5_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 5. 0:  Disable, just output 0 in this channel."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN6_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 6. 0:  Disable, just output 0 in this channel."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN7_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 7. 0:  Disable, just output 0 in this channel."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN8_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 8. 0:  Disable, just output 0 in this channel."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN9_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 9. 0:  Disable, just output 0 in this channel."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN10_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 10. 0:  Disable, just output 0 in this channel."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN11_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 11. 0:  Disable, just output 0 in this channel."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN12_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 12. 0:  Disable, just output 0 in this channel."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN13_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 13. 0:  Disable, just output 0 in this channel."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN14_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 14. 0:  Disable, just output 0 in this channel."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TX_TDM_CHAN15_EN
              description: "1: Enable the valid data output of I2S TX TDM channel 15. 0:  Disable, just output 0 in this channel."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: TX_TDM_TOT_CHAN_NUM
              description: The total channel number of I2S TX TDM mode.
              bitOffset: 16
              bitWidth: 4
              access: read-write
            - name: TX_TDM_SKIP_MSK_EN
              description: "When DMA TX buffer stores the data of (REG_TX_TDM_TOT_CHAN_NUM + 1)  channels, and only the data of the enabled channels is sent, then this bit should be set. Clear it when all the data stored in DMA TX buffer is for enabled channels."
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: RX_TIMING
          description: I2S RX timing control register
          addressOffset: 88
          size: 32
          fields:
            - name: RX_SD_IN_DM
              description: "The delay mode of I2S Rx SD input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: RX_SD1_IN_DM
              description: "The delay mode of I2S Rx SD1 input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: RX_SD2_IN_DM
              description: "The delay mode of I2S Rx SD2 input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: RX_SD3_IN_DM
              description: "The delay mode of I2S Rx SD3 input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: RX_WS_OUT_DM
              description: "The delay mode of I2S Rx WS output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: RX_BCK_OUT_DM
              description: "The delay mode of I2S Rx BCK output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: RX_WS_IN_DM
              description: "The delay mode of I2S Rx WS input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: RX_BCK_IN_DM
              description: "The delay mode of I2S Rx BCK input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 28
              bitWidth: 2
              access: read-write
      - register:
          name: TX_TIMING
          description: I2S TX timing control register
          addressOffset: 92
          size: 32
          fields:
            - name: TX_SD_OUT_DM
              description: "The delay mode of I2S TX SD output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: TX_SD1_OUT_DM
              description: "The delay mode of I2S TX SD1 output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: TX_WS_OUT_DM
              description: "The delay mode of I2S TX WS output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: TX_BCK_OUT_DM
              description: "The delay mode of I2S TX BCK output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: TX_WS_IN_DM
              description: "The delay mode of I2S TX WS input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: TX_BCK_IN_DM
              description: "The delay mode of I2S TX BCK input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 28
              bitWidth: 2
              access: read-write
      - register:
          name: LC_HUNG_CONF
          description: I2S HUNG configure register.
          addressOffset: 96
          size: 32
          resetValue: 2064
          fields:
            - name: LC_FIFO_TIMEOUT
              description: the i2s_tx_hung_int interrupt or the i2s_rx_hung_int interrupt will be triggered when fifo hung counter is equal to this value
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: LC_FIFO_TIMEOUT_SHIFT
              description: The bits are used to scale tick counter threshold. The tick counter is reset when counter value >= 88000/2^i2s_lc_fifo_timeout_shift
              bitOffset: 8
              bitWidth: 3
              access: read-write
            - name: LC_FIFO_TIMEOUT_ENA
              description: The enable bit for FIFO timeout
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: RXEOF_NUM
          description: I2S RX data number control register.
          addressOffset: 100
          size: 32
          resetValue: 64
          fields:
            - name: RX_EOF_NUM
              description: "The receive data bit length is (I2S_RX_BITS_MOD[4:0] + 1) * (REG_RX_EOF_NUM[11:0] + 1) . It will trigger in_suc_eof interrupt in the configured DMA RX channel."
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: CONF_SIGLE_DATA
          description: I2S signal data register
          addressOffset: 104
          size: 32
          fields:
            - name: SINGLE_DATA
              description: The configured constant channel data to be sent out.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: STATE
          description: I2S TX status register
          addressOffset: 108
          size: 32
          resetValue: 1
          fields:
            - name: TX_IDLE
              description: "1: i2s_tx is idle state. 0: i2s_tx is working."
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: ETM_CONF
          description: I2S ETM configure register
          addressOffset: 112
          size: 32
          resetValue: 65600
          fields:
            - name: ETM_TX_SEND_WORD_NUM
              description: "I2S ETM send x words event. When sending word number of reg_etm_tx_send_word_num[9:0], i2s will trigger an etm event."
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: ETM_RX_RECEIVE_WORD_NUM
              description: "I2S ETM receive x words event. When receiving word number of reg_etm_rx_receive_word_num[9:0], i2s will trigger an etm event."
              bitOffset: 10
              bitWidth: 10
              access: read-write
      - register:
          name: FIFO_CNT
          description: I2S sync counter register
          addressOffset: 116
          size: 32
          fields:
            - name: TX_FIFO_CNT
              description: tx fifo counter value.
              bitOffset: 0
              bitWidth: 31
              access: read-only
            - name: TX_FIFO_CNT_RST
              description: Set this bit to reset tx fifo counter.
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: BCK_CNT
          description: I2S sync counter register
          addressOffset: 120
          size: 32
          fields:
            - name: TX_BCK_CNT
              description: tx bck counter value.
              bitOffset: 0
              bitWidth: 31
              access: read-only
            - name: TX_BCK_CNT_RST
              description: Set this bit to reset tx bck counter.
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: CLK_GATE
          description: Clock gate register
          addressOffset: 124
          size: 32
          fields:
            - name: CLK_EN
              description: set this bit to enable clock gate
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version control register
          addressOffset: 128
          size: 32
          resetValue: 36713024
          fields:
            - name: DATE
              description: I2S version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: I2S1
    description: I2S (Inter-IC Sound) Controller 1
    baseAddress: 1342992384
    interrupt:
      - name: I2S1
        value: 28
    derivedFrom: I2S0
  - name: I2S2
    description: I2S (Inter-IC Sound) Controller 2
    baseAddress: 1342996480
    interrupt:
      - name: I2S2
        value: 29
    derivedFrom: I2S0
  - name: I3C_MST
    description: I3C Controller (Master)
    groupName: I3C_MST
    baseAddress: 1343070208
    addressBlock:
      - offset: 0
        size: 144
        usage: registers
    interrupt:
      - name: I3C
        value: 101
    registers:
      - register:
          name: DEVICE_CTRL
          description: DEVICE_CTRL register controls the transfer properties and disposition of controllers capabilities.
          addressOffset: 0
          size: 32
          resetValue: 4128
          fields:
            - name: REG_BA_INCLUDE
              description: "This bit is used to include I3C broadcast address(0x7E) for private transfer.(If I3C broadcast address is not include for the private transfer, In-Band Interrupts driven from Slaves may not win address arbitration. Hence IBIs will get delayed)"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_TRANS_START
              description: Transfer Start
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_CLK_EN
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: REG_IBI_RSTART_TRANS_EN
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_AUTO_DIS_IBI_EN
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REG_DMA_RX_EN
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: REG_DMA_TX_EN
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: REG_MULTI_SLV_SINGLE_CCC_EN
              description: "0: rx high bit first, 1: rx low bit first"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REG_RX_BIT_ORDER
              description: "0: rx low byte fist, 1: rx high byte first"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REG_RX_BYTE_ORDER
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: REG_SCL_PULLUP_FORCE_EN
              description: This bit is used to force scl_pullup_en
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: REG_SCL_OE_FORCE_EN
              description: This bit is used to force scl_oe
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: REG_SDA_PP_RD_PULLUP_EN
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: REG_SDA_RD_TBIT_HLVL_PULLUP_EN
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: REG_SDA_PP_WR_PULLUP_EN
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: REG_DATA_BYTE_CNT_UNLATCH
              description: "1: read current real-time updated value  0: read latch data byte cnt value"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: REG_MEM_CLK_FORCE_ON
              description: "1: dev characteristic and address table memory clk  date force on . 0 :  clock gating by rd/wr."
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: BUFFER_THLD_CTRL
          description: In-Band Interrupt Status Threshold Value . Every In Band Interrupt received by I3C controller generates an IBI status. This field controls the number of IBI status entries in the IBI buffer that trigger the IBI_STATUS_THLD_STAT interrupt.
          addressOffset: 28
          size: 32
          resetValue: 266305
          fields:
            - name: REG_CMD_BUF_EMPTY_THLD
              description: Command Buffer Empty Threshold Value is used to control the number of empty locations(or greater) in the Command Buffer that trigger CMD_BUFFER_READY_STAT interrupt.
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: REG_RESP_BUF_THLD
              description: Response Buffer Threshold Value is used to control the number of entries in the Response Buffer that trigger the RESP_READY_STAT_INTR.
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: REG_IBI_DATA_BUF_THLD
              description: In-Band Interrupt Data Threshold Value . Every In Band Interrupt received by I3C controller generates an IBI status. This field controls the number of IBI data entries in the IBI buffer that trigger the IBI_DATA_THLD_STAT interrupt.
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: REG_IBI_STATUS_BUF_THLD
              description: NA
              bitOffset: 18
              bitWidth: 3
              access: read-write
      - register:
          name: DATA_BUFFER_THLD_CTRL
          description: NA
          addressOffset: 32
          size: 32
          resetValue: 9
          fields:
            - name: REG_TX_DATA_BUF_THLD
              description: "Transmit Buffer Threshold Value. This field controls the number of empty locations in the Transmit FIFO that trigger the TX_THLD_STAT interrupt. Supports values: 000:2  001:4  010:8  011:16  100:31, else:31"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: REG_RX_DATA_BUF_THLD
              description: "Receive Buffer Threshold Value. This field controls the number of empty locations in the Receive FIFO that trigger the RX_THLD_STAT interrupt. Supports: 000:2  001:4  010:8  011:16  100:31, else:31"
              bitOffset: 3
              bitWidth: 3
              access: read-write
      - register:
          name: IBI_NOTIFY_CTRL
          description: NA
          addressOffset: 36
          size: 32
          fields:
            - name: REG_NOTIFY_SIR_REJECTED
              description: "Notify Rejected Slave Interrupt Request Control. This bit is used to suppress reporting to the application about Slave Interrupt Request. 0:Suppress passing the IBI Status to the IBI FIFO(hence not notifying the application) when a SIR request is NACKed and auto-disabled base on the IBI_SIR_REQ_REJECT register. 1: Writes IBI Status to the IBI FIFO(hence notifying the application) when SIR request is NACKed and auto-disabled based on the IBI_SIR_REQ_REJECT registerl."
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: IBI_SIR_REQ_PAYLOAD
          description: NA
          addressOffset: 40
          size: 32
          fields:
            - name: REG_SIR_REQ_PAYLOAD
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: IBI_SIR_REQ_REJECT
          description: NA
          addressOffset: 44
          size: 32
          fields:
            - name: REG_SIR_REQ_REJECT
              description: "The application of controller can decide whether to send ACK or NACK for Slave request received from any I3C device. A device specific response control bit is provided to select the response option, Master will ACK/NACK the Master Request based on programming of control bit, corresponding to the interrupting device. 0:ACK the SIR Request  1:NACK and send direct auto disable CCC"
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: INT_CLR
          description: NA
          addressOffset: 48
          size: 32
          fields:
            - name: TX_DATA_BUF_THLD_INT_CLR
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: RX_DATA_BUF_THLD_INT_CLR
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: IBI_STATUS_THLD_INT_CLR
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CMD_BUF_EMPTY_THLD_INT_CLR
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: RESP_READY_INT_CLR
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: NXT_CMD_REQ_ERR_INT_CLR
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: TRANSFER_ERR_INT_CLR
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: TRANSFER_COMPLETE_INT_CLR
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: COMMAND_DONE_INT_CLR
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: DETECT_START_INT_CLR
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: RESP_BUF_OVF_INT_CLR
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: IBI_DATA_BUF_OVF_INT_CLR
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: IBI_STATUS_BUF_OVF_INT_CLR
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: IBI_HANDLE_DONE_INT_CLR
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: IBI_DETECT_INT_CLR
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: CMD_CCC_MISMATCH_INT_CLR
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: write-only
      - register:
          name: INT_RAW
          description: NA
          addressOffset: 52
          size: 32
          resetValue: 8
          fields:
            - name: TX_DATA_BUF_THLD_INT_RAW
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_DATA_BUF_THLD_INT_RAW
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: IBI_STATUS_THLD_INT_RAW
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CMD_BUF_EMPTY_THLD_INT_RAW
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RESP_READY_INT_RAW
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: NXT_CMD_REQ_ERR_INT_RAW
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TRANSFER_ERR_INT_RAW
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TRANSFER_COMPLETE_INT_RAW
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: COMMAND_DONE_INT_RAW
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DETECT_START_INT_RAW
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: RESP_BUF_OVF_INT_RAW
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: IBI_DATA_BUF_OVF_INT_RAW
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: IBI_STATUS_BUF_OVF_INT_RAW
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: IBI_HANDLE_DONE_INT_RAW
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: IBI_DETECT_INT_RAW
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: CMD_CCC_MISMATCH_INT_RAW
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: NA
          addressOffset: 56
          size: 32
          fields:
            - name: TX_DATA_BUF_THLD_INT_ST
              description: This interrupt is generated when number of empty locations in transmit buffer is greater than or equal to threshold value specified by TX_EMPTY_BUS_THLD field in DATA_BUFFER_THLD_CTRL register. This interrupt will be cleared automatically when number of empty locations in transmit buffer is less than threshold value.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: RX_DATA_BUF_THLD_INT_ST
              description: This interrupt is generated when number of entries in receive buffer is greater than or equal to threshold value specified by RX_BUF_THLD field in DATA_BUFFER_THLD_CTRL register. This interrupt will be cleared automatically when number of entries in receive buffer is less than threshold value.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: IBI_STATUS_THLD_INT_ST
              description: Only used in master mode. This interrupt is generated when number of entries in IBI buffer is greater than or equal to threshold value specified by IBI_BUF_THLD field in BUFFER_THLD_CTRL register. This interrupt will be cleared automatically when number of entries in IBI buffer is less than threshold value.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CMD_BUF_EMPTY_THLD_INT_ST
              description: This interrupt is generated when number of empty locations in command buffer is greater than or equal to threshold value specified by CMD_EMPTY_BUF_THLD field in BUFFER_THLD_CTRL register. This interrupt will be cleared automatically when number of empty locations in command buffer is less than threshold value.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: RESP_READY_INT_ST
              description: This interrupt is generated when number of entries in response buffer is greater than or equal to threshold value specified by RESP_BUF_THLD field in BUFFER_THLD_CTRL register. This interrupt will be cleared automatically when number of entries in response buffer is less than threshold value.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: NXT_CMD_REQ_ERR_INT_ST
              description: "This interrupt is generated if toc is 0(master will restart next command), but command buf is empty."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: TRANSFER_ERR_INT_ST
              description: "This interrupt is generated if any error occurs during transfer. The error type will be specified in the response packet associated with the command (in ERR_STATUS field of RESPONSE_BUFFER_PORT register). This bit can be cleared by writing 1'h1."
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TRANSFER_COMPLETE_INT_ST
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: COMMAND_DONE_INT_ST
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DETECT_START_INT_ST
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: RESP_BUF_OVF_INT_ST
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: IBI_DATA_BUF_OVF_INT_ST
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: IBI_STATUS_BUF_OVF_INT_ST
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: IBI_HANDLE_DONE_INT_ST
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: IBI_DETECT_INT_ST
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: CMD_CCC_MISMATCH_INT_ST
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST_ENA
          description: The Interrupt status will be updated in INTR_STATUS register if corresponding Status Enable bit set.
          addressOffset: 60
          size: 32
          fields:
            - name: TX_DATA_BUF_THLD_INT_ENA
              description: Transmit Buffer threshold status enable.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_DATA_BUF_THLD_INT_ENA
              description: Receive Buffer threshold status enable.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: IBI_STATUS_THLD_INT_ENA
              description: Only used in master mode. IBI Buffer threshold status enable.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CMD_BUF_EMPTY_THLD_INT_ENA
              description: Command buffer ready status enable.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RESP_READY_INT_ENA
              description: Response buffer ready status enable.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: NXT_CMD_REQ_ERR_INT_ENA
              description: next command request error status enable
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TRANSFER_ERR_INT_ENA
              description: Transfer error status enable
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TRANSFER_COMPLETE_INT_ENA
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: COMMAND_DONE_INT_ENA
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DETECT_START_INT_ENA
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: RESP_BUF_OVF_INT_ENA
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: IBI_DATA_BUF_OVF_INT_ENA
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: IBI_STATUS_BUF_OVF_INT_ENA
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: IBI_HANDLE_DONE_INT_ENA
              description: NA
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: IBI_DETECT_INT_ENA
              description: NA
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: CMD_CCC_MISMATCH_INT_ENA
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: RESET_CTRL
          description: NA
          addressOffset: 68
          size: 32
          fields:
            - name: REG_CORE_SOFT_RST
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: REG_CMD_BUF_RST
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_RESP_BUF_RST
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_TX_DATA_BUF_BUF_RST
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: REG_RX_DATA_BUF_RST
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_IBI_DATA_BUF_RST
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REG_IBI_STATUS_BUF_RST
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-write
      - register:
          name: BUFFER_STATUS_LEVEL
          description: BUFFER_STATUS_LEVEL reflects the status level of Buffers in the controller.
          addressOffset: 72
          size: 32
          resetValue: 16
          fields:
            - name: CMD_BUF_EMPTY_CNT
              description: Command Buffer Empty Locations contains the number of empty locations in the command buffer.
              bitOffset: 0
              bitWidth: 5
              access: read-only
            - name: RESP_BUF_CNT
              description: Response Buffer Level Value contains the number of valid data entries in the response buffer.
              bitOffset: 8
              bitWidth: 4
              access: read-only
            - name: IBI_DATA_BUF_CNT
              description: IBI Buffer Level Value contains the number of valid entries in the IBI Buffer. This is field is used in master mode.
              bitOffset: 16
              bitWidth: 4
              access: read-only
            - name: IBI_STATUS_BUF_CNT
              description: IBI Buffer Status Count contains the number of IBI status entries in the IBI Buffer. This field is used in master mode.
              bitOffset: 24
              bitWidth: 4
              access: read-only
      - register:
          name: DATA_BUFFER_STATUS_LEVEL
          description: DATA_BUFFER_STATUS_LEVEL reflects the status level of the Buffers in the controller.
          addressOffset: 76
          size: 32
          resetValue: 32
          fields:
            - name: TX_DATA_BUF_EMPTY_CNT
              description: Transmit Buffer Empty Level Value contains the number of empty locations in the transmit Buffer.
              bitOffset: 0
              bitWidth: 6
              access: read-only
            - name: RX_DATA_BUF_CNT
              description: Receive Buffer Level value contains the number of valid data entries in the receive buffer.
              bitOffset: 16
              bitWidth: 6
              access: read-only
      - register:
          name: PRESENT_STATE0
          description: NA
          addressOffset: 80
          size: 32
          resetValue: 3
          fields:
            - name: SDA_LVL
              description: This bit is used to check the SCL line level to recover from error and  for debugging. This bit reflects the value of synchronized scl_in_a.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SCL_LVL
              description: This bit is used to check the SDA line level to recover from error and  for debugging. This bit reflects the value of synchronized sda_in_a.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: BUS_BUSY
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: BUS_FREE
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: CMD_TID
              description: NA
              bitOffset: 9
              bitWidth: 4
              access: read-only
            - name: SCL_GEN_FSM_STATE
              description: NA
              bitOffset: 13
              bitWidth: 3
              access: read-only
            - name: IBI_EV_HANDLE_FSM_STATE
              description: NA
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: I2C_MODE_FSM_STATE
              description: NA
              bitOffset: 19
              bitWidth: 3
              access: read-only
            - name: SDR_MODE_FSM_STATE
              description: NA
              bitOffset: 22
              bitWidth: 4
              access: read-only
            - name: DAA_MODE_FSM_STATE
              description: "Reflects whether the Master Controller is in IDLE or not. This bit will be set when all the buffer(Command, Response, IBI, Transmit, Receive) are empty along with the Master State machine is in idle state. 0X0: not in idle  0x1: in idle"
              bitOffset: 26
              bitWidth: 3
              access: read-only
            - name: MAIN_FSM_STATE
              description: NA
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: PRESENT_STATE1
          description: NA
          addressOffset: 84
          size: 32
          fields:
            - name: DATA_BYTE_CNT
              description: "Present transfer data byte cnt: tx data byte cnt if write  rx data byte cnt if read  ibi data byte cnt if IBI handle."
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: DEVICE_TABLE
          description: Pointer for Device Address Table
          addressOffset: 88
          size: 32
          fields:
            - name: REG_DCT_DAA_INIT_INDEX
              description: Reserved
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: REG_DAT_DAA_INIT_INDEX
              description: NA
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: PRESENT_DCT_INDEX
              description: NA
              bitOffset: 8
              bitWidth: 4
              access: read-only
            - name: PRESENT_DAT_INDEX
              description: NA
              bitOffset: 12
              bitWidth: 4
              access: read-only
      - register:
          name: TIME_OUT_VALUE
          description: NA
          addressOffset: 92
          size: 32
          resetValue: 4260880
          fields:
            - name: REG_RESP_BUF_TO_VALUE
              description: NA
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: REG_RESP_BUF_TO_EN
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: REG_IBI_DATA_BUF_TO_VALUE
              description: NA
              bitOffset: 6
              bitWidth: 5
              access: read-write
            - name: REG_IBI_DATA_BUF_TO_EN
              description: NA
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: REG_IBI_STATUS_BUF_TO_VALUE
              description: NA
              bitOffset: 12
              bitWidth: 5
              access: read-write
            - name: REG_IBI_STATUS_BUF_TO_EN
              description: NA
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: REG_RX_DATA_BUF_TO_VALUE
              description: NA
              bitOffset: 18
              bitWidth: 5
              access: read-write
            - name: REG_RX_DATA_BUF_TO_EN
              description: NA
              bitOffset: 23
              bitWidth: 1
              access: read-write
      - register:
          name: SCL_I3C_MST_OD_TIME
          description: NA
          addressOffset: 96
          size: 32
          resetValue: 327705
          fields:
            - name: REG_I3C_MST_OD_LOW_PERIOD
              description: SCL Open-Drain low count for I3C transfers targeted to I3C devices.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: REG_I3C_MST_OD_HIGH_PERIOD
              description: SCL Open-Drain High count for I3C transfers targeted to I3C devices.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: SCL_I3C_MST_PP_TIME
          description: NA
          addressOffset: 100
          size: 32
          resetValue: 327685
          fields:
            - name: REG_I3C_MST_PP_LOW_PERIOD
              description: NA
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: REG_I3C_MST_PP_HIGH_PERIOD
              description: NA
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: SCL_I2C_FM_TIME
          description: NA
          addressOffset: 104
          size: 32
          resetValue: 4915363
          fields:
            - name: REG_I2C_FM_LOW_PERIOD
              description: NA
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: REG_I2C_FM_HIGH_PERIOD
              description: The SCL open-drain low count timing for I2C Fast Mode transfers.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: SCL_I2C_FMP_TIME
          description: NA
          addressOffset: 108
          size: 32
          resetValue: 2162751
          fields:
            - name: REG_I2C_FMP_LOW_PERIOD
              description: NA
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: REG_I2C_FMP_HIGH_PERIOD
              description: NA
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: SCL_EXT_LOW_TIME
          description: NA
          addressOffset: 112
          size: 32
          fields:
            - name: REG_I3C_MST_EXT_LOW_PERIOD1
              description: NA
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: REG_I3C_MST_EXT_LOW_PERIOD2
              description: NA
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: REG_I3C_MST_EXT_LOW_PERIOD3
              description: NA
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: REG_I3C_MST_EXT_LOW_PERIOD4
              description: NA
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: SDA_SAMPLE_TIME
          description: NA
          addressOffset: 116
          size: 32
          fields:
            - name: REG_SDA_OD_SAMPLE_TIME
              description: It is used to adjust sda sample point when scl high under open drain speed
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: REG_SDA_PP_SAMPLE_TIME
              description: It is used to adjust sda sample point when scl high under push pull speed
              bitOffset: 9
              bitWidth: 5
              access: read-write
      - register:
          name: SDA_HOLD_TIME
          description: NA
          addressOffset: 120
          size: 32
          resetValue: 1
          fields:
            - name: REG_SDA_OD_TX_HOLD_TIME
              description: It is used to adjust sda drive point after scl neg under open drain speed
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: REG_SDA_PP_TX_HOLD_TIME
              description: It is used to adjust sda dirve point after scl neg under push pull speed
              bitOffset: 9
              bitWidth: 5
              access: read-write
      - register:
          name: SCL_START_HOLD
          description: NA
          addressOffset: 124
          size: 32
          resetValue: 8
          fields:
            - name: REG_SCL_START_HOLD_TIME
              description: I2C_SCL_START_HOLD_TIME
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: REG_START_DET_HOLD_TIME
              description: NA
              bitOffset: 9
              bitWidth: 2
              access: read-write
      - register:
          name: SCL_RSTART_SETUP
          description: NA
          addressOffset: 128
          size: 32
          resetValue: 8
          fields:
            - name: REG_SCL_RSTART_SETUP_TIME
              description: I2C_SCL_RSTART_SETUP_TIME
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_STOP_HOLD
          description: NA
          addressOffset: 132
          size: 32
          resetValue: 8
          fields:
            - name: REG_SCL_STOP_HOLD_TIME
              description: I2C_SCL_STOP_HOLD_TIME
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_STOP_SETUP
          description: NA
          addressOffset: 136
          size: 32
          resetValue: 8
          fields:
            - name: REG_SCL_STOP_SETUP_TIME
              description: I2C_SCL_STOP_SETUP_TIME
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: BUS_FREE_TIME
          description: NA
          addressOffset: 144
          size: 32
          resetValue: 5
          fields:
            - name: REG_BUS_FREE_TIME
              description: "I3C Bus Free Count Value. This field is used only in Master mode. In pure Bus System, this field represents tCAS.  In Mixed Bus System, this field is expected to be programmed to tLOW of I2C Timing."
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: SCL_TERMN_T_EXT_LOW_TIME
          description: NA
          addressOffset: 148
          size: 32
          resetValue: 2
          fields:
            - name: REG_I3C_MST_TERMN_T_EXT_LOW_TIME
              description: NA
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: VER_ID
          description: NA
          addressOffset: 160
          size: 32
          resetValue: 539165956
          fields:
            - name: REG_I3C_MST_VER_ID
              description: This field indicates the controller current release number that is read by an application.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: VER_TYPE
          description: NA
          addressOffset: 164
          size: 32
          fields:
            - name: REG_I3C_MST_VER_TYPE
              description: This field indicates the controller current release type that is read by an application.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: FPGA_DEBUG_PROBE
          description: NA
          addressOffset: 172
          size: 32
          resetValue: 1
          fields:
            - name: REG_I3C_MST_FPGA_DEBUG_PROBE
              description: For Debug Probe Test on FPGA
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RND_ECO_CS
          description: NA
          addressOffset: 176
          size: 32
          fields:
            - name: REG_RND_ECO_EN
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RND_ECO_RESULT
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: RND_ECO_LOW
          description: NA
          addressOffset: 180
          size: 32
          fields:
            - name: REG_RND_ECO_LOW
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RND_ECO_HIGH
          description: NA
          addressOffset: 184
          size: 32
          resetValue: 65535
          fields:
            - name: REG_RND_ECO_HIGH
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: I3C_MST_MEM
    description: I3C_MST_MEM Peripheral
    groupName: I3C_MST_MEM
    baseAddress: 1343070208
    addressBlock:
      - offset: 0
        size: 264
        usage: registers
    registers:
      - register:
          name: COMMAND_BUF_PORT
          description: NA
          addressOffset: 8
          size: 32
          fields:
            - name: REG_COMMAND
              description: Contains a Command Descriptor structure that depends on the requested transfer type. Command Descriptor structure is used to schedule the transfers to devices on I3C bus.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RESPONSE_BUF_PORT
          description: NA
          addressOffset: 12
          size: 32
          fields:
            - name: RESPONSE
              description: The Response Buffer can be read through this register. The response status for each Command is written into the Response Buffer by the controller if ROC (Response On Completion) bit is set or if transfer error has occurred. The response buffer can be read through this register.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RX_DATA_PORT
          description: NA
          addressOffset: 16
          size: 32
          fields:
            - name: RX_DATA_PORT
              description: "Receive Data Port. Receive data is mapped to the Rx-data buffer and receive data is always packed in 4-byte aligned data words.  If the length of data transfer is not aligned to 4-bytes boundary, then there will be extra(unused) bytes(the additional data bytes have to be ignored) at the end of the transferred data. The valid data must be identified using the DATA_LENGTH filed in the Response Descriptor."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: TX_DATA_PORT
          description: NA
          addressOffset: 20
          size: 32
          fields:
            - name: REG_TX_DATA_PORT
              description: "Transmit Data Port. Transmit data is mapped to the Tx-data  buffer and transmit data is always packed in 4-byte aligned data words.  If the length of data transfer is not aligned to 4-bytes boundary, then there will be extra(unused) bytes(the additional data bytes have to be ignored) at the end of the transferred data. The valid data must be identified using the DATA_LENGTH filed in the Response Descriptor."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: IBI_STATUS_BUF
          description: "In-Band Interrupt Buffer Status/Data Register. When receiving an IBI, IBI_PORT is used to both: Read the IBI Status Read the IBI Data(which is raw/opaque data)"
          addressOffset: 24
          size: 32
          fields:
            - name: DATA_LENGTH
              description: "This field represents the length of data received along with IBI, in bytes."
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: IBI_ID
              description: "IBI Identifier. The byte received after START which includes the address the R/W bit: Device  address and R/W bit in case of Slave Interrupt or Master Request."
              bitOffset: 8
              bitWidth: 8
              access: read-only
            - name: IBI_STS
              description: "IBI received data/status. IBI Data register is mapped to the IBI Buffer. The IBI Data is always packed in4-byte aligned and put to the IBI Buffer. This register When read from, reads the data from the IBI buffer. IBI Status register when read from, returns the data from the IBI Buffer and indicates how the controller responded to incoming IBI(SIR, MR and HJ)."
              bitOffset: 28
              bitWidth: 1
              access: read-only
      - register:
          name: IBI_DATA_BUF
          description: NA
          addressOffset: 64
          size: 32
          fields:
            - name: IBI_DATA
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_ADDR_TABLE1_LOC
          description: NA
          addressOffset: 192
          size: 32
          fields:
            - name: REG_DAT_DEV1_STATIC_ADDR
              description: NA
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: REG_DAT_DEV1_DYNAMIC_ADDR
              description: "Device Dynamic Address with parity, The MSB,bit[23], should be programmed with parity of dynamic address."
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: REG_DAT_DEV1_NACK_RETRY_CNT
              description: "This field is used to set the Device NACK Retry count for the particular device. If the Device NACK's for the device address, the controller automatically retries the same device until this count expires. If the Slave does not ACK for the mentioned number of retries, then controller generates an error response and move to the Halt state."
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: REG_DAT_DEV1_I2C
              description: Legacy I2C device or not. This bit should be set to 1 if the device is a legacy I2C device.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DEV_ADDR_TABLE2_LOC
          description: NA
          addressOffset: 196
          size: 32
          fields:
            - name: REG_DAT_DEV2_STATIC_ADDR
              description: NA
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: REG_DAT_DEV2_DYNAMIC_ADDR
              description: "Device Dynamic Address with parity, The MSB,bit[23], should be programmed with parity of dynamic address."
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: REG_DAT_DEV2_NACK_RETRY_CNT
              description: "This field is used to set the Device NACK Retry count for the particular device. If the Device NACK's for the device address, the controller automatically retries the same device until this count expires. If the Slave does not ACK for the mentioned number of retries, then controller generates an error response and move to the Halt state."
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: REG_DAT_DEV2_I2C
              description: Legacy I2C device or not. This bit should be set to 1 if the device is a legacy I2C device.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DEV_ADDR_TABLE3_LOC
          description: NA
          addressOffset: 200
          size: 32
          fields:
            - name: REG_DAT_DEV3_STATIC_ADDR
              description: NA
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: REG_DAT_DEV3_DYNAMIC_ADDR
              description: "Device Dynamic Address with parity, The MSB,bit[23], should be programmed with parity of dynamic address."
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: REG_DAT_DEV3_NACK_RETRY_CNT
              description: "This field is used to set the Device NACK Retry count for the particular device. If the Device NACK's for the device address, the controller automatically retries the same device until this count expires. If the Slave does not ACK for the mentioned number of retries, then controller generates an error response and move to the Halt state."
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: REG_DAT_DEV3_I2C
              description: Legacy I2C device or not. This bit should be set to 1 if the device is a legacy I2C device.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DEV_ADDR_TABLE4_LOC
          description: NA
          addressOffset: 204
          size: 32
          fields:
            - name: REG_DAT_DEV4_STATIC_ADDR
              description: NA
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: REG_DAT_DEV4_DYNAMIC_ADDR
              description: "Device Dynamic Address with parity, The MSB,bit[23], should be programmed with parity of dynamic address."
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: REG_DAT_DEV4_NACK_RETRY_CNT
              description: "This field is used to set the Device NACK Retry count for the particular device. If the Device NACK's for the device address, the controller automatically retries the same device until this count expires. If the Slave does not ACK for the mentioned number of retries, then controller generates an error response and move to the Halt state."
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: REG_DAT_DEV4_I2C
              description: Legacy I2C device or not. This bit should be set to 1 if the device is a legacy I2C device.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DEV_ADDR_TABLE5_LOC
          description: NA
          addressOffset: 208
          size: 32
          fields:
            - name: REG_DAT_DEV5_STATIC_ADDR
              description: NA
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: REG_DAT_DEV5_DYNAMIC_ADDR
              description: "Device Dynamic Address with parity, The MSB,bit[23], should be programmed with parity of dynamic address."
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: REG_DAT_DEV5_NACK_RETRY_CNT
              description: "This field is used to set the Device NACK Retry count for the particular device. If the Device NACK's for the device address, the controller automatically retries the same device until this count expires. If the Slave does not ACK for the mentioned number of retries, then controller generates an error response and move to the Halt state."
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: REG_DAT_DEV5_I2C
              description: Legacy I2C device or not. This bit should be set to 1 if the device is a legacy I2C device.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DEV_ADDR_TABLE6_LOC
          description: NA
          addressOffset: 212
          size: 32
          fields:
            - name: REG_DAT_DEV6_STATIC_ADDR
              description: NA
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: REG_DAT_DEV6_DYNAMIC_ADDR
              description: "Device Dynamic Address with parity, The MSB,bit[23], should be programmed with parity of dynamic address."
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: REG_DAT_DEV6_NACK_RETRY_CNT
              description: "This field is used to set the Device NACK Retry count for the particular device. If the Device NACK's for the device address, the controller automatically retries the same device until this count expires. If the Slave does not ACK for the mentioned number of retries, then controller generates an error response and move to the Halt state."
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: REG_DAT_DEV6_I2C
              description: Legacy I2C device or not. This bit should be set to 1 if the device is a legacy I2C device.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DEV_ADDR_TABLE7_LOC
          description: NA
          addressOffset: 216
          size: 32
          fields:
            - name: REG_DAT_DEV7_STATIC_ADDR
              description: NA
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: REG_DAT_DEV7_DYNAMIC_ADDR
              description: "Device Dynamic Address with parity, The MSB,bit[23], should be programmed with parity of dynamic address."
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: REG_DAT_DEV7_NACK_RETRY_CNT
              description: "This field is used to set the Device NACK Retry count for the particular device. If the Device NACK's for the device address, the controller automatically retries the same device until this count expires. If the Slave does not ACK for the mentioned number of retries, then controller generates an error response and move to the Halt state."
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: REG_DAT_DEV7_I2C
              description: Legacy I2C device or not. This bit should be set to 1 if the device is a legacy I2C device.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DEV_ADDR_TABLE8_LOC
          description: NA
          addressOffset: 220
          size: 32
          fields:
            - name: REG_DAT_DEV8_STATIC_ADDR
              description: NA
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: REG_DAT_DEV8_DYNAMIC_ADDR
              description: "Device Dynamic Address with parity, The MSB,bit[23], should be programmed with parity of dynamic address."
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: REG_DAT_DEV8_NACK_RETRY_CNT
              description: "This field is used to set the Device NACK Retry count for the particular device. If the Device NACK's for the device address, the controller automatically retries the same device until this count expires. If the Slave does not ACK for the mentioned number of retries, then controller generates an error response and move to the Halt state."
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: REG_DAT_DEV8_I2C
              description: Legacy I2C device or not. This bit should be set to 1 if the device is a legacy I2C device.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DEV_ADDR_TABLE9_LOC
          description: NA
          addressOffset: 224
          size: 32
          fields:
            - name: REG_DAT_DEV9_STATIC_ADDR
              description: NA
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: REG_DAT_DEV9_DYNAMIC_ADDR
              description: "Device Dynamic Address with parity, The MSB,bit[23], should be programmed with parity of dynamic address."
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: REG_DAT_DEV9_NACK_RETRY_CNT
              description: "This field is used to set the Device NACK Retry count for the particular device. If the Device NACK's for the device address, the controller automatically retries the same device until this count expires. If the Slave does not ACK for the mentioned number of retries, then controller generates an error response and move to the Halt state."
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: REG_DAT_DEV9_I2C
              description: Legacy I2C device or not. This bit should be set to 1 if the device is a legacy I2C device.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DEV_ADDR_TABLE10_LOC
          description: NA
          addressOffset: 228
          size: 32
          fields:
            - name: REG_DAT_DEV10_STATIC_ADDR
              description: NA
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: REG_DAT_DEV10_DYNAMIC_ADDR
              description: "Device Dynamic Address with parity, The MSB,bit[23], should be programmed with parity of dynamic address."
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: REG_DAT_DEV10_NACK_RETRY_CNT
              description: "This field is used to set the Device NACK Retry count for the particular device. If the Device NACK's for the device address, the controller automatically retries the same device until this count expires. If the Slave does not ACK for the mentioned number of retries, then controller generates an error response and move to the Halt state."
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: REG_DAT_DEV10_I2C
              description: Legacy I2C device or not. This bit should be set to 1 if the device is a legacy I2C device.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DEV_ADDR_TABLE11_LOC
          description: NA
          addressOffset: 232
          size: 32
          fields:
            - name: REG_DAT_DEV11_STATIC_ADDR
              description: NA
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: REG_DAT_DEV11_DYNAMIC_ADDR
              description: "Device Dynamic Address with parity, The MSB,bit[23], should be programmed with parity of dynamic address."
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: REG_DAT_DEV11_NACK_RETRY_CNT
              description: "This field is used to set the Device NACK Retry count for the particular device. If the Device NACK's for the device address, the controller automatically retries the same device until this count expires. If the Slave does not ACK for the mentioned number of retries, then controller generates an error response and move to the Halt state."
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: REG_DAT_DEV11_I2C
              description: Legacy I2C device or not. This bit should be set to 1 if the device is a legacy I2C device.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DEV_ADDR_TABLE12_LOC
          description: NA
          addressOffset: 236
          size: 32
          fields:
            - name: REG_DAT_DEV12_STATIC_ADDR
              description: NA
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: REG_DAT_DEV12_DYNAMIC_ADDR
              description: "Device Dynamic Address with parity, The MSB,bit[23], should be programmed with parity of dynamic address."
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: REG_DAT_DEV12_NACK_RETRY_CNT
              description: "This field is used to set the Device NACK Retry count for the particular device. If the Device NACK's for the device address, the controller automatically retries the same device until this count expires. If the Slave does not ACK for the mentioned number of retries, then controller generates an error response and move to the Halt state."
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: REG_DAT_DEV12_I2C
              description: Legacy I2C device or not. This bit should be set to 1 if the device is a legacy I2C device.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DEV_CHAR_TABLE1_LOC1
          description: NA
          addressOffset: 256
          size: 32
          fields:
            - name: DCT_DEV1_LOC1
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE1_LOC2
          description: NA
          addressOffset: 260
          size: 32
          fields:
            - name: DCT_DEV1_LOC2
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE1_LOC3
          description: NA
          addressOffset: 264
          size: 32
          fields:
            - name: DCT_DEV1_LOC3
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE1_LOC4
          description: NA
          addressOffset: 268
          size: 32
          fields:
            - name: DCT_DEV1_LOC4
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE2_LOC1
          description: NA
          addressOffset: 272
          size: 32
          fields:
            - name: DCT_DEV2_LOC1
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE2_LOC2
          description: NA
          addressOffset: 276
          size: 32
          fields:
            - name: DCT_DEV2_LOC2
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE2_LOC3
          description: NA
          addressOffset: 280
          size: 32
          fields:
            - name: DCT_DEV2_LOC3
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE2_LOC4
          description: NA
          addressOffset: 284
          size: 32
          fields:
            - name: DCT_DEV2_LOC4
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE3_LOC1
          description: NA
          addressOffset: 288
          size: 32
          fields:
            - name: DCT_DEV3_LOC1
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE3_LOC2
          description: NA
          addressOffset: 292
          size: 32
          fields:
            - name: DCT_DEV3_LOC2
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE3_LOC3
          description: NA
          addressOffset: 296
          size: 32
          fields:
            - name: DCT_DEV3_LOC3
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE3_LOC4
          description: NA
          addressOffset: 300
          size: 32
          fields:
            - name: DCT_DEV3_LOC4
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE4_LOC1
          description: NA
          addressOffset: 304
          size: 32
          fields:
            - name: DCT_DEV4_LOC1
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE4_LOC2
          description: NA
          addressOffset: 308
          size: 32
          fields:
            - name: DCT_DEV4_LOC2
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE4_LOC3
          description: NA
          addressOffset: 312
          size: 32
          fields:
            - name: DCT_DEV4_LOC3
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE4_LOC4
          description: NA
          addressOffset: 316
          size: 32
          fields:
            - name: DCT_DEV4_LOC4
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE5_LOC1
          description: NA
          addressOffset: 320
          size: 32
          fields:
            - name: DCT_DEV5_LOC1
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE5_LOC2
          description: NA
          addressOffset: 324
          size: 32
          fields:
            - name: DCT_DEV5_LOC2
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE5_LOC3
          description: NA
          addressOffset: 328
          size: 32
          fields:
            - name: DCT_DEV5_LOC3
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE5_LOC4
          description: NA
          addressOffset: 332
          size: 32
          fields:
            - name: DCT_DEV5_LOC4
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE6_LOC1
          description: NA
          addressOffset: 336
          size: 32
          fields:
            - name: DCT_DEV6_LOC1
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE6_LOC2
          description: NA
          addressOffset: 340
          size: 32
          fields:
            - name: DCT_DEV6_LOC2
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE6_LOC3
          description: NA
          addressOffset: 344
          size: 32
          fields:
            - name: DCT_DEV6_LOC3
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE6_LOC4
          description: NA
          addressOffset: 348
          size: 32
          fields:
            - name: DCT_DEV6_LOC4
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE7_LOC1
          description: NA
          addressOffset: 352
          size: 32
          fields:
            - name: DCT_DEV7_LOC1
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE7_LOC2
          description: NA
          addressOffset: 356
          size: 32
          fields:
            - name: DCT_DEV7_LOC2
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE7_LOC3
          description: NA
          addressOffset: 360
          size: 32
          fields:
            - name: DCT_DEV7_LOC3
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE7_LOC4
          description: NA
          addressOffset: 364
          size: 32
          fields:
            - name: DCT_DEV7_LOC4
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE8_LOC1
          description: NA
          addressOffset: 368
          size: 32
          fields:
            - name: DCT_DEV8_LOC1
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE8_LOC2
          description: NA
          addressOffset: 372
          size: 32
          fields:
            - name: DCT_DEV8_LOC2
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE8_LOC3
          description: NA
          addressOffset: 376
          size: 32
          fields:
            - name: DCT_DEV8_LOC3
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE8_LOC4
          description: NA
          addressOffset: 380
          size: 32
          fields:
            - name: DCT_DEV8_LOC4
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE9_LOC1
          description: NA
          addressOffset: 384
          size: 32
          fields:
            - name: DCT_DEV9_LOC1
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE9_LOC2
          description: NA
          addressOffset: 388
          size: 32
          fields:
            - name: DCT_DEV9_LOC2
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE9_LOC3
          description: NA
          addressOffset: 392
          size: 32
          fields:
            - name: DCT_DEV9_LOC3
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE9_LOC4
          description: NA
          addressOffset: 396
          size: 32
          fields:
            - name: DCT_DEV9_LOC4
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE10_LOC1
          description: NA
          addressOffset: 400
          size: 32
          fields:
            - name: DCT_DEV10_LOC1
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE10_LOC2
          description: NA
          addressOffset: 404
          size: 32
          fields:
            - name: DCT_DEV10_LOC2
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE10_LOC3
          description: NA
          addressOffset: 408
          size: 32
          fields:
            - name: DCT_DEV10_LOC3
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE10_LOC4
          description: NA
          addressOffset: 412
          size: 32
          fields:
            - name: DCT_DEV10_LOC4
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE11_LOC1
          description: NA
          addressOffset: 416
          size: 32
          fields:
            - name: DCT_DEV11_LOC1
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE11_LOC2
          description: NA
          addressOffset: 420
          size: 32
          fields:
            - name: DCT_DEV11_LOC2
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE11_LOC3
          description: NA
          addressOffset: 424
          size: 32
          fields:
            - name: DCT_DEV11_LOC3
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE11_LOC4
          description: NA
          addressOffset: 428
          size: 32
          fields:
            - name: DCT_DEV11_LOC4
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE12_LOC1
          description: NA
          addressOffset: 432
          size: 32
          fields:
            - name: DCT_DEV12_LOC1
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE12_LOC2
          description: NA
          addressOffset: 436
          size: 32
          fields:
            - name: DCT_DEV12_LOC2
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE12_LOC3
          description: NA
          addressOffset: 440
          size: 32
          fields:
            - name: DCT_DEV12_LOC3
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEV_CHAR_TABLE12_LOC4
          description: NA
          addressOffset: 444
          size: 32
          fields:
            - name: DCT_DEV12_LOC4
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
  - name: I3C_SLV
    description: I3C Controller (Slave)
    groupName: I3C_SLV
    baseAddress: 1343074304
    addressBlock:
      - offset: 0
        size: 64
        usage: registers
    interrupt:
      - name: I3C_SLV
        value: 102
    registers:
      - register:
          name: CONFIG
          description: NA
          addressOffset: 4
          size: 32
          resetValue: 3080193
          fields:
            - name: SLVENA
              description: "1: allow the slave to operate on i2c or i3c bus. 0: the slave will ignore the bus. This should be not set until registers such as PARTNO, IDEXT and the like are set 1st  -if used- since they impact data to the master"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: NACK
              description: "1:the slave will NACK all requests to it except CCC broadcast. This should be used with caution as the Master may determine the slave is missing if overused."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MATCHSS
              description: "1: the START and STOP sticky STATUS bits will only be set if MATCHED is set..This allows START and STOP to be used to detect end of a message to /from this slave."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: S0IGNORE
              description: "If 1, the Slave will not detect S0 or S1 errors and so not lock up waiting on an Exit Pattern. This should only be used when the bus will not use HDR."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DDROK
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: IDRAND
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: OFFLINE
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: BAMATCH
              description: "Bus Available condition match value for current ???Slow clock???. This provides the count of the slow clock to count out 1us (or more) to allow an IBI to drive SDA Low when the Master is not doing so. The max width , and so max value, is controlled by the block. Only if enabled for events such IBI or MR or HJ, and if enabled to provide this as a register. With is limited to CLK_SLOW_BITS"
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SADDR
              description: "If allowed by the block:sets i2c 7 bits static address,else should be 0. If enabled to use one and to be provided by SW. Block may provide in HW as well."
              bitOffset: 25
              bitWidth: 7
              access: read-write
      - register:
          name: STATUS
          description: NA
          addressOffset: 8
          size: 32
          fields:
            - name: STNOTSTOP
              description: "Is 1 if bus is busy(activity) and 0 when in a STOP condition. Other bits may also set when busy. Note that this can also be true from an S0 or S1 error, which waits for an Exit Pattern."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: STMSG
              description: "Is 1 if this bus Slave is listening to the bus traffic or repsonding, If STNOSTOP=1, then this will be 0 when a non-matching address seen until next respeated START it STOP."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: STCCCH
              description: Is 1 if a CCC message is being handled automatically.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: STREQRD
              description: "1 if the req in process is an sdr read from this slave or an IBI is being pushed out,"
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: STREQWR
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: STDAA
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: STHDR
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: START
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: MATCHED
              description: NA
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: STOP
              description: NA
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: RXPEND
              description: "Receiving a message from master,which is not being handled by block(not a CCC internally processed). For all but External FIFO, this uses DATACTRL RXTRIG, which defaults to not-empty. If DMA is enabled for RX, DMA will be signaled as well. Will self-clear if data is read(FIFO and non-FIFO)"
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TXNOTFULL
              description: "Is 1 when the To-bus buffer/FIFO can accept more data to go out. Defau:1. For all but External FIFO, this uses DATACTRL TXTRIG,which defaults to not-full. If DMA is enabled for TX, it will also be signaled to provide more."
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: DACHG
              description: "The Slv Dynamic Address has been assigned, reassigned, or reset(lost) and is now in that state of being valid or none. Actual DA can be seen in the DYNADDR register. Note that this will also be used when MAP Auto feature is configured. This will be changing one or more MAP items. See DYNADDR and/or MAPCTRLn. DYNAADDR for the main DA(0) will indicate if last change was due to Auto MAP."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: CCC
              description: "A common -command-code(CCC), not handled by block, has been received. This acts differently between: *Broadcasted ones, which will then also correspond with RXPEND and the 1st byte will be the CCC(command) . *Direct ones, which may never be directed to this device.  If it is, then the TXSEND or RXPEND will be triggered with this end the RXPEND will contain the command."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: ERRWARN
              description: NA
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: HDRMATCH
              description: NA
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: CTRL
          description: NA
          addressOffset: 12
          size: 32
          fields:
            - name: SLV_EVENT
              description: "If set to non-0, will request an event. Once requested, STATUS.EVENT and EVDET will show the status as it progresses. Once completed, the field will automatically return to 0. Once non-0, only 0 can be written(to cancel) until done. 0: Normal mode. If set to 0 after was a non-0 value, will cancel if not already in flight. 1: start an IBI. This will try to push through an IBI on the bus. If data associate with the IBI, it will be drawn from the IBIDATA field. Note that if Time control is enabled, this will include anytime control related bytes  further, the IBIDATA byte will have bit7 set to 1."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: EXTDATA
              description: reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MAPIDX
              description: "Index of Dynamic Address that IBI is for. This is 0 for the main or base Dynamic Address, or can be any valid index."
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: IBIDATA
              description: "Data byte to go with an IBI, if enabled for it. If enabled (was in BCR), then it is required."
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: PENDINT
              description: "Should be set to the pending interrupt that GETSTATUS CCC will return. This should be maintained by the application if used and configured, as the Master will read this. If not configured, the GETSTATUS field will return 1 if an IBI is pending, and 0 otherwise."
              bitOffset: 16
              bitWidth: 4
              access: read-write
            - name: ACTSTATE
              description: NA
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: VENDINFO
              description: NA
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: INTSET
          description: INSET allows setting enables for interrupts(connecting the corresponding STATUS source to causing an IRQ to the processor)
          addressOffset: 16
          size: 32
          fields:
            - name: STOP_ENA
              description: "Interrupt on STOP state on the bus. See Start as the preferred interrupt when needed. This interrupt may not trigger for quick STOP/START combination, as it relates to the state of being stopped."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: RXPEND_ENA
              description: "Interrupt when receiving a message from Master, which is not being handled by the block (excludes CCCs being handled automatically). If FIFO, then RX fullness trigger. If DMA, then message end."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TXSEND_ENA
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: INTCLR
          description: NA
          addressOffset: 20
          size: 32
          fields:
            - name: STOP_CLR
              description: "Interrupt on STOP state on the bus. See Start as the preferred interrupt when needed. This interrupt may not trigger for quick STOP/START combination, as it relates to the state of being stopped."
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: RXPEND_CLR
              description: "Interrupt when receiving a message from Master, which is not being handled by the block (excludes CCCs being handled automatically). If FIFO, then RX fullness trigger. If DMA, then message end."
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: TXSEND_CLR
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: write-only
      - register:
          name: INTMASKED
          description: NA
          addressOffset: 24
          size: 32
          fields:
            - name: STOP_MASK
              description: "Interrupt on STOP state on the bus. See Start as the preferred interrupt when needed. This interrupt may not trigger for quick STOP/START combination, as it relates to the state of being stopped."
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: RXPEND_MASK
              description: "Interrupt when receiving a message from Master, which is not being handled by the block (excludes CCCs being handled automatically). If FIFO, then RX fullness trigger. If DMA, then message end."
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TXSEND_MASK
              description: NA
              bitOffset: 12
              bitWidth: 1
              access: read-only
      - register:
          name: DATACTRL
          description: NA
          addressOffset: 44
          size: 32
          resetValue: 176
          fields:
            - name: FLUSHTB
              description: Flushes the from-bus buffer/FIFO. Not normally used
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: FLUSHFB
              description: Flushes the to-bus buffer/FIFO. Used when Master terminates a to-bus (read) message prematurely
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: UNLOCK
              description: "If this bit is not written 1, the register bits from 7 to 4 are not changed on write."
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: TXTRIG
              description: "Trigger level for tx emptiness when FIFOed, Affects interrupt and DMA(if enabled). The defaults is 3"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: RXTRIG
              description: "Trigger level for rx fulless when FIFOed, Affects interrupt and DMA(if enabled). The defaults is 3"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: TXCOUNT
              description: NA
              bitOffset: 16
              bitWidth: 5
              access: read-only
            - name: RXCOUNT
              description: NA
              bitOffset: 24
              bitWidth: 5
              access: read-only
            - name: TXFULL
              description: NA
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: RXEMPTY
              description: NA
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: WDATAB
          description: NA
          addressOffset: 48
          size: 32
          fields:
            - name: WDATAB
              description: NA
              bitOffset: 0
              bitWidth: 8
              access: write-only
            - name: WDATA_END
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: write-only
      - register:
          name: WDATABE
          description: NA
          addressOffset: 52
          size: 32
          fields:
            - name: WDATABE
              description: NA
              bitOffset: 0
              bitWidth: 8
              access: write-only
      - register:
          name: RDARAB
          description: Read Byte Data (from-bus) register
          addressOffset: 64
          size: 32
          fields:
            - name: DATA0
              description: "This register allows reading a byte from the bus unless external FIFO is used. A byte should not be read unless there is data waiting, as indicated by the RXPEND bit being set in the STATUS register"
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: RDATAH
          description: Read Half-word Data (from-bus) register
          addressOffset: 72
          size: 32
          fields:
            - name: DATA_LSB
              description: NA
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: DATA_MSB
              description: "This register allows reading a Half-word (byte pair)  from the bus unless external FIFO is used. A Half-word should not be read unless there is at least 2 bytes of data waiting, as indicated by the RX FIFO level trigger or RXCOUNT available space in the DATACTRL register"
              bitOffset: 8
              bitWidth: 8
              access: read-only
      - register:
          name: CAPABILITIES2
          description: NA
          addressOffset: 92
          size: 32
          resetValue: 256
          fields:
            - name: CAPABLITIES2
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CAPABILITIES
          description: NA
          addressOffset: 96
          size: 32
          resetValue: 2081684508
          fields:
            - name: CAPABLITIES
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IDPARTNO
          description: NA
          addressOffset: 108
          size: 32
          fields:
            - name: PARTNO
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: IDEXT
          description: NA
          addressOffset: 112
          size: 32
          fields:
            - name: IDEXT
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: VENDORID
          description: NA
          addressOffset: 116
          size: 32
          resetValue: 21840
          fields:
            - name: VID
              description: NA
              bitOffset: 0
              bitWidth: 15
              access: read-write
  - name: AXI_ICM
    description: AXI_ICM Peripheral
    groupName: ICM_AXI
    baseAddress: 1342849024
    addressBlock:
      - offset: 0
        size: 16
        usage: registers
    registers:
      - register:
          name: VERID_FILEDS
          description: NA
          addressOffset: 0
          size: 32
          resetValue: 875574314
          fields:
            - name: ICM_REG_VERID
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HW_CFG
          description: NA
          addressOffset: 4
          size: 32
          resetValue: 7393617
          fields:
            - name: ICM_REG_AXI_HWCFG_QOS_SUPPORT
              description: NA
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ICM_REG_AXI_HWCFG_APB3_SUPPORT
              description: NA
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ICM_REG_AXI_HWCFG_AXI4_SUPPORT
              description: NA
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: ICM_REG_AXI_HWCFG_LOCK_EN
              description: NA
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: ICM_REG_AXI_HWCFG_TRUST_ZONE_EN
              description: NA
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ICM_REG_AXI_HWCFG_DECODER_TYPE
              description: NA
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ICM_REG_AXI_HWCFG_REMAP_EN
              description: NA
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: ICM_REG_AXI_HWCFG_BI_DIR_CMD_EN
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: ICM_REG_AXI_HWCFG_LOW_POWER_INF_EN
              description: NA
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: ICM_REG_AXI_HWCFG_AXI_NUM_MASTERS
              description: NA
              bitOffset: 12
              bitWidth: 5
              access: read-only
            - name: ICM_REG_AXI_HWCFG_AXI_NUM_SLAVES
              description: NA
              bitOffset: 20
              bitWidth: 5
              access: read-only
      - register:
          name: CMD
          description: NA
          addressOffset: 8
          size: 32
          fields:
            - name: ICM_REG_AXI_CMD
              description: NA
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: ICM_REG_RD_WR_CHAN
              description: NA
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: ICM_REG_AXI_MASTER_PORT
              description: NA
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: ICM_REG_AXI_ERR_BIT
              description: NA
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: ICM_REG_AXI_SOFT_RESET_BIT
              description: NA
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: ICM_REG_AXI_RD_WR_CMD
              description: NA
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: ICM_REG_AXI_CMD_EN
              description: NA
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DATA
          description: NA
          addressOffset: 12
          size: 32
          fields:
            - name: ICM_REG_DATA
              description: NA
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: IO_MUX
    description: Input/Output Multiplexer
    groupName: IO_MUX
    baseAddress: 1343098880
    addressBlock:
      - offset: 0
        size: 232
        usage: registers
    registers:
      - register:
          name: DATE
          description: iomux version
          addressOffset: 260
          size: 32
          resetValue: 2101794
          fields:
            - name: DATE
              description: csv date
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          dim: 54
          dimIncrement: 4
          dimIndex: "0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53"
          name: GPIO%s
          description: IO_MUX Control Register
          addressOffset: 4
          size: 32
          access: read-write
          fields:
            - name: MCU_OE
              description: "Configures whether or not to enable the output of GPIOn in sleep mode. 0: Disable 1: Enable"
              bitOffset: 0
              bitWidth: 1
            - name: SLP_SEL
              description: "Configures whether or not to enter sleep mode for GPIOn. 0: Not enter 1: Enter"
              bitOffset: 1
              bitWidth: 1
            - name: MCU_WPD
              description: "Configure whether or not to enable pull-down resistor of GPIOn during sleep mode. 0: Disable 1: Enable"
              bitOffset: 2
              bitWidth: 1
            - name: MCU_WPU
              description: "Configures whether or not to enable pull-up resistor of GPIOn during sleep mode. 0: Disable 1: Enable"
              bitOffset: 3
              bitWidth: 1
            - name: MCU_IE
              description: "Configures whether or not to enable the input of GPIOn during sleep mode. 0: Disable 1: Enable"
              bitOffset: 4
              bitWidth: 1
            - name: MCU_DRV
              description: "Configures the drive strength of GPIOn during sleep mode. 0: ~5 mA 1: ~10 mA 2: ~20 mA 3: ~40 mA"
              bitOffset: 5
              bitWidth: 2
            - name: FUN_WPD
              description: "Configures whether or not to enable pull-down resistor of GPIOn. 0: Disable 1: Enable"
              bitOffset: 7
              bitWidth: 1
            - name: FUN_WPU
              description: "Configures whether or not enable pull-up resistor of GPIOn. 0: Disable 1: Enable"
              bitOffset: 8
              bitWidth: 1
            - name: FUN_IE
              description: "Configures whether or not to enable input of GPIOn. 0: Disable 1: Enable"
              bitOffset: 9
              bitWidth: 1
            - name: FUN_DRV
              description: "Configures the drive strength of GPIOn. 0: ~5 mA 1: ~10 mA 2: ~20 mA 3: ~40 mA"
              bitOffset: 10
              bitWidth: 2
            - name: MCU_SEL
              description: "Configures to select IO MUX function for this pin. 0: Select Function 0 1: Select Function 1 ......"
              bitOffset: 12
              bitWidth: 3
            - name: FILTER_EN
              description: "Configures whether or not to enable filter for pin input signals. 0: Disable 1: Enable"
              bitOffset: 15
              bitWidth: 1
  - name: ISP
    description: ISP Peripheral
    groupName: ISP
    baseAddress: 1342836736
    addressBlock:
      - offset: 0
        size: 580
        usage: registers
    interrupt:
      - name: ISP
        value: 100
    registers:
      - register:
          name: VER_DATE
          description: version control register
          addressOffset: 0
          size: 32
          resetValue: 539035144
          fields:
            - name: VER_DATA
              description: csv version
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CLK_EN
          description: isp clk control register
          addressOffset: 4
          size: 32
          fields:
            - name: CLK_EN
              description: "this bit configures the clk force on of isp reg. 0: disable, 1: enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CLK_BLC_FORCE_ON
              description: "this bit configures the clk force on of blc. 0: disable, 1: enable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CLK_DPC_FORCE_ON
              description: "this bit configures the clk force on of dpc. 0: disable, 1: enable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CLK_BF_FORCE_ON
              description: "this bit configures the clk force on of bf. 0: disable, 1: enable"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CLK_LSC_FORCE_ON
              description: "this bit configures the clk force on of lsc. 0: disable, 1: enable"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CLK_DEMOSAIC_FORCE_ON
              description: "this bit configures the clk force on of demosaic. 0: disable, 1: enable"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CLK_MEDIAN_FORCE_ON
              description: "this bit configures the clk force on of median. 0: disable, 1: enable"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CLK_CCM_FORCE_ON
              description: "this bit configures the clk force on of ccm. 0: disable, 1: enable"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CLK_GAMMA_FORCE_ON
              description: "this bit configures the clk force on of gamma. 0: disable, 1: enable"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CLK_RGB2YUV_FORCE_ON
              description: "this bit configures the clk force on of rgb2yuv. 0: disable, 1: enable"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CLK_SHARP_FORCE_ON
              description: "this bit configures the clk force on of sharp. 0: disable, 1: enable"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CLK_COLOR_FORCE_ON
              description: "this bit configures the clk force on of color. 0: disable, 1: enable"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CLK_YUV2RGB_FORCE_ON
              description: "this bit configures the clk force on of yuv2rgb. 0: disable, 1: enable"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: CLK_AE_FORCE_ON
              description: "this bit configures the clk force on of ae. 0: disable, 1: enable"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: CLK_AF_FORCE_ON
              description: "this bit configures the clk force on of af. 0: disable, 1: enable"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: CLK_AWB_FORCE_ON
              description: "this bit configures the clk force on of awb. 0: disable, 1: enable"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CLK_HIST_FORCE_ON
              description: "this bit configures the clk force on of hist. 0: disable, 1: enable"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CLK_MIPI_IDI_FORCE_ON
              description: "this bit configures the clk force on of mipi idi input. 0: disable, 1: enable"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: ISP_MEM_CLK_FORCE_ON
              description: "this bit configures the clk force on of all isp memory. 0: disable, 1: enable"
              bitOffset: 18
              bitWidth: 1
              access: read-write
      - register:
          name: CNTL
          description: isp module enable control register
          addressOffset: 8
          size: 32
          resetValue: 1073751106
          fields:
            - name: MIPI_DATA_EN
              description: "this bit configures mipi input data enable. 0: disable, 1: enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ISP_EN
              description: "this bit configures isp global enable. 0: disable, 1: enable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: BLC_EN
              description: "this bit configures blc enable. 0: disable, 1: enable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DPC_EN
              description: "this bit configures dpc enable. 0: disable, 1: enable"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: BF_EN
              description: "this bit configures bf enable. 0: disable, 1: enable"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: LSC_EN
              description: "this bit configures lsc enable. 0: disable, 1: enable"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DEMOSAIC_EN
              description: "this bit configures demosaic enable. 0: disable, 1: enable"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: MEDIAN_EN
              description: "this bit configures median enable. 0: disable, 1: enable"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CCM_EN
              description: "this bit configures ccm enable. 0: disable, 1: enable"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: GAMMA_EN
              description: "this bit configures gamma enable. 0: disable, 1: enable"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: RGB2YUV_EN
              description: "this bit configures rgb2yuv enable. 0: disable, 1: enable"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SHARP_EN
              description: "this bit configures sharp enable. 0: disable, 1: enable"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: COLOR_EN
              description: "this bit configures color enable. 0: disable, 1: enable"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: YUV2RGB_EN
              description: "this bit configures yuv2rgb enable. 0: disable, 1: enable"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: AE_EN
              description: "this bit configures ae enable. 0: disable, 1: enable"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: AF_EN
              description: "this bit configures af enable. 0: disable, 1: enable"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: AWB_EN
              description: "this bit configures awb enable. 0: disable, 1: enable"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: HIST_EN
              description: "this bit configures hist enable. 0: disable, 1: enable"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: BYTE_ENDIAN_ORDER
              description: "select input idi data byte_endian_order when isp is bypass, 0: csi_data[31:0], 1: {[7:0], [15:8], [23:16], [31:24]}"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: ISP_DATA_TYPE
              description: "this field configures input data type, 0:RAW8 1:RAW10 2:RAW12"
              bitOffset: 25
              bitWidth: 2
              access: read-write
            - name: ISP_IN_SRC
              description: "this field configures input data source, 0:CSI HOST 1:CAM 2:DMA"
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: ISP_OUT_TYPE
              description: "this field configures pixel output type, 0: RAW8 1: YUV422 2: RGB888 3: YUV420 4: RGB565"
              bitOffset: 29
              bitWidth: 3
              access: read-write
      - register:
          name: HSYNC_CNT
          description: header hsync interval control register
          addressOffset: 12
          size: 32
          resetValue: 7
          fields:
            - name: HSYNC_CNT
              description: this field configures the number of clock before hsync and after vsync and line_end when decodes pix data from idi to isp
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: FRAME_CFG
          description: frame control parameter register
          addressOffset: 16
          size: 32
          resetValue: 1612579296
          fields:
            - name: VADR_NUM
              description: "this field configures input image size in y-direction, image row number - 1"
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: HADR_NUM
              description: "this field configures input image size in x-direction, image line number - 1"
              bitOffset: 12
              bitWidth: 12
              access: read-write
            - name: BAYER_MODE
              description: "this field configures the bayer mode of input pixel. 00 : BG/GR    01 : GB/RG   10 : GR/BG  11 : RG/GB"
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: HSYNC_START_EXIST
              description: "this bit configures the line end packet exist or not. 0: not exist, 1: exist"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: HSYNC_END_EXIST
              description: "this bit configures the line start packet exist or not. 0: not exist, 1: exist"
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: CCM_COEF0
          description: ccm coef register 0
          addressOffset: 20
          size: 32
          resetValue: 38799168
          fields:
            - name: CCM_RR
              description: this field configures the color correction matrix coefficient
              bitOffset: 0
              bitWidth: 13
              access: read-write
            - name: CCM_RG
              description: this field configures the color correction matrix coefficient
              bitOffset: 13
              bitWidth: 13
              access: read-write
      - register:
          name: CCM_COEF1
          description: ccm coef register 1
          addressOffset: 24
          size: 32
          resetValue: 36180160
          fields:
            - name: CCM_RB
              description: this field configures the color correction matrix coefficient
              bitOffset: 0
              bitWidth: 13
              access: read-write
            - name: CCM_GR
              description: this field configures the color correction matrix coefficient
              bitOffset: 13
              bitWidth: 13
              access: read-write
      - register:
          name: CCM_COEF3
          description: ccm coef register 3
          addressOffset: 28
          size: 32
          resetValue: 35653248
          fields:
            - name: CCM_GG
              description: this field configures the color correction matrix coefficient
              bitOffset: 0
              bitWidth: 13
              access: read-write
            - name: CCM_GB
              description: this field configures the color correction matrix coefficient
              bitOffset: 13
              bitWidth: 13
              access: read-write
      - register:
          name: CCM_COEF4
          description: ccm coef register 4
          addressOffset: 32
          size: 32
          resetValue: 39325760
          fields:
            - name: CCM_BR
              description: this field configures the color correction matrix coefficient
              bitOffset: 0
              bitWidth: 13
              access: read-write
            - name: CCM_BG
              description: this field configures the color correction matrix coefficient
              bitOffset: 13
              bitWidth: 13
              access: read-write
      - register:
          name: CCM_COEF5
          description: ccm coef register 5
          addressOffset: 36
          size: 32
          resetValue: 1856
          fields:
            - name: CCM_BB
              description: this field configures the color correction matrix coefficient
              bitOffset: 0
              bitWidth: 13
              access: read-write
      - register:
          name: BF_MATRIX_CTRL
          description: bf pix2matrix ctrl
          addressOffset: 40
          size: 32
          fields:
            - name: BF_TAIL_PIXEN_PULSE_TL
              description: "matrix tail pixen low level threshold, should not to large to prevent expanding to next frame, only reg_bf_tail_pixen_pulse_th!=0 and reg_bf_tail_pixen_pulse_tl!=0 and reg_bf_tail_pixen_pulse_th < reg_bf_tail_pixen_pulse_tl will enable tail pulse function"
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: BF_TAIL_PIXEN_PULSE_TH
              description: "matrix tail pixen high level threshold, must < hnum-1, only reg_bf_tail_pixen_pulse_th!=0 and reg_bf_tail_pixen_pulse_tl!=0 and reg_bf_tail_pixen_pulse_th < reg_bf_tail_pixen_pulse_tl will enable tail pulse function"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: BF_PADDING_DATA
              description: this field configures bf matrix padding data
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: BF_PADDING_MODE
              description: "this bit configures the padding mode of bf matrix.  0: use pixel in image to do padding   1: use reg_padding_data to do padding"
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: BF_SIGMA
          description: bf denoising level control register
          addressOffset: 44
          size: 32
          resetValue: 2
          fields:
            - name: SIGMA
              description: "this field configures the bayer denoising level, valid data from 2 to 20"
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: BF_GAU0
          description: bf gau template register 0
          addressOffset: 48
          size: 32
          resetValue: 4294967295
          fields:
            - name: GAU_TEMPLATE21
              description: this field configures index 21 of gausian template
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: GAU_TEMPLATE20
              description: this field configures index 20 of gausian template
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: GAU_TEMPLATE12
              description: this field configures index 12 of gausian template
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: GAU_TEMPLATE11
              description: this field configures index 11 of gausian template
              bitOffset: 12
              bitWidth: 4
              access: read-write
            - name: GAU_TEMPLATE10
              description: this field configures index 10 of gausian template
              bitOffset: 16
              bitWidth: 4
              access: read-write
            - name: GAU_TEMPLATE02
              description: this field configures index 02 of gausian template
              bitOffset: 20
              bitWidth: 4
              access: read-write
            - name: GAU_TEMPLATE01
              description: this field configures index 01 of gausian template
              bitOffset: 24
              bitWidth: 4
              access: read-write
            - name: GAU_TEMPLATE00
              description: this field configures index 00 of gausian template
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: BF_GAU1
          description: bf gau template register 1
          addressOffset: 52
          size: 32
          resetValue: 15
          fields:
            - name: GAU_TEMPLATE22
              description: this field configures index 22 of gausian template
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: DPC_CTRL
          description: DPC mode control register
          addressOffset: 56
          size: 32
          resetValue: 4
          fields:
            - name: DPC_CHECK_EN
              description: "this bit configures the check mode enable. 0: disable, 1: enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: STA_EN
              description: "this bit configures the sta dpc enable. 0: disable, 1: enable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DYN_EN
              description: "this bit configures the dyn dpc enable. 0: disable, 1: enable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DPC_BLACK_EN
              description: "this bit configures input image type select when in check mode, 0: white img, 1: black img"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DPC_METHOD_SEL
              description: "this bit configures dyn dpc method select. 0: simple method, 1: hard method"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DPC_CHECK_OD_EN
              description: "this bit configures output pixel data when in check mode or not. 0: no data output, 1: data output"
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: DPC_CONF
          description: DPC parameter config register
          addressOffset: 60
          size: 32
          resetValue: 68169776
          fields:
            - name: DPC_THRESHOLD_L
              description: "this bit configures the threshold to detect black img in check mode, or the low threshold(use 8 bit 0~255) in dyn method 0, or the low threshold factor (use 5 bit 10000-> 16/16, 00001->1/16, 0/16~16/16) in dyn method 1"
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: DPC_THRESHOLD_H
              description: "this bit configures the threshold to detect white img in check mode, or the high threshold(use 8 bit 0~255) in dyn method 0, or the high threshold factor (use 5 bit 10000-> 16/16, 00001->1/16, 0/16~16/16) in dyn method 1"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: DPC_FACTOR_DARK
              description: this field configures the dynamic correction method 1 dark   factor
              bitOffset: 16
              bitWidth: 6
              access: read-write
            - name: DPC_FACTOR_BRIG
              description: this field configures the dynamic correction method 1 bright factor
              bitOffset: 22
              bitWidth: 6
              access: read-write
      - register:
          name: DPC_MATRIX_CTRL
          description: dpc pix2matrix ctrl
          addressOffset: 64
          size: 32
          fields:
            - name: DPC_TAIL_PIXEN_PULSE_TL
              description: "matrix tail pixen low level threshold,  should not to large to prevent expanding to next frame, only reg_dpc_tail_pixen_pulse_th!=0 and reg_dpc_tail_pixen_pulse_tl!=0 and reg_dpc_tail_pixen_pulse_th < reg_dpc_tail_pixen_pulse_tl will enable tail pulse function"
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: DPC_TAIL_PIXEN_PULSE_TH
              description: "matrix tail pixen high level threshold, must < hnum-1, only reg_dpc_tail_pixen_pulse_th!=0 and reg_dpc_tail_pixen_pulse_tl!=0 and reg_dpc_tail_pixen_pulse_th < reg_dpc_tail_pixen_pulse_tl will enable tail pulse function"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: DPC_PADDING_DATA
              description: this field configures dpc matrix padding data
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: DPC_PADDING_MODE
              description: "this bit configures the padding mode of dpc matrix.  0: use pixel in image to do padding   1: use reg_padding_data to do padding"
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: DPC_DEADPIX_CNT
          description: DPC dead-pix number register
          addressOffset: 68
          size: 32
          fields:
            - name: DPC_DEADPIX_CNT
              description: this field represents the dead pixel count
              bitOffset: 0
              bitWidth: 10
              access: read-only
      - register:
          name: LUT_CMD
          description: LUT command register
          addressOffset: 72
          size: 32
          fields:
            - name: LUT_ADDR
              description: "this field configures the lut access addr, when select lsc lut, [11:10]:00 sel gb_b lut, 01 sel r_gr lut"
              bitOffset: 0
              bitWidth: 12
              access: write-only
            - name: LUT_NUM
              description: "this field configures the lut selection. 0000:LSC LUT 0001:DPC LUT"
              bitOffset: 12
              bitWidth: 4
              access: write-only
            - name: LUT_CMD
              description: "this bit configures the access event of lut. 0:rd 1: wr"
              bitOffset: 16
              bitWidth: 1
              access: write-only
      - register:
          name: LUT_WDATA
          description: LUT write data register
          addressOffset: 76
          size: 32
          fields:
            - name: LUT_WDATA
              description: this field configures the write data of lut. please initial ISP_LUT_WDATA before write ISP_LUT_CMD register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LUT_RDATA
          description: LUT read data register
          addressOffset: 80
          size: 32
          fields:
            - name: LUT_RDATA
              description: this field represents the read data of lut. read ISP_LUT_RDATA after write ISP_LUT_CMD register
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: LSC_TABLESIZE
          description: LSC point in x-direction
          addressOffset: 84
          size: 32
          resetValue: 31
          fields:
            - name: LSC_XTABLESIZE
              description: this field configures lsc table size in x-direction
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: DEMOSAIC_MATRIX_CTRL
          description: demosaic pix2matrix ctrl
          addressOffset: 88
          size: 32
          fields:
            - name: DEMOSAIC_TAIL_PIXEN_PULSE_TL
              description: "matrix tail pixen low level threshold,  should not to large to prevent expanding to next frame, only reg_demosaic_tail_pixen_pulse_th!=0 and reg_demosaic_tail_pixen_pulse_tl!=0 and reg_demosaic_tail_pixen_pulse_th < reg_demosaic_tail_pixen_pulse_tl will enable tail pulse function"
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: DEMOSAIC_TAIL_PIXEN_PULSE_TH
              description: "matrix tail pixen high level threshold, must < hnum-1, only reg_demosaic_tail_pixen_pulse_th!=0 and reg_demosaic_tail_pixen_pulse_tl!=0 and reg_demosaic_tail_pixen_pulse_th < reg_demosaic_tail_pixen_pulse_tl will enable tail pulse function"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: DEMOSAIC_PADDING_DATA
              description: this field configures demosaic matrix padding data
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: DEMOSAIC_PADDING_MODE
              description: "this bit configures the padding mode of demosaic matrix.  0: use pixel in image to do padding   1: use reg_padding_data to do padding"
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: DEMOSAIC_GRAD_RATIO
          description: demosaic gradient select ratio
          addressOffset: 92
          size: 32
          resetValue: 16
          fields:
            - name: DEMOSAIC_GRAD_RATIO
              description: this field configures demosaic gradient select ratio
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: MEDIAN_MATRIX_CTRL
          description: median pix2matrix ctrl
          addressOffset: 96
          size: 32
          fields:
            - name: MEDIAN_PADDING_DATA
              description: this field configures median matrix padding data
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: MEDIAN_PADDING_MODE
              description: "this bit configures the padding mode of median matrix.  0: use pixel in image to do padding   1: use reg_padding_data to do padding"
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: raw interrupt register
          addressOffset: 100
          size: 32
          fields:
            - name: ISP_DATA_TYPE_ERR_INT_RAW
              description: "the raw interrupt status of input data type error. isp only support RGB bayer data type, other type will report type_err_int"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ISP_ASYNC_FIFO_OVF_INT_RAW
              description: the raw interrupt status of isp input fifo overflow
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ISP_BUF_FULL_INT_RAW
              description: the raw interrupt status of isp input buffer full
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: ISP_HVNUM_SETTING_ERR_INT_RAW
              description: the raw interrupt status of hnum and vnum setting format error
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: ISP_DATA_TYPE_SETTING_ERR_INT_RAW
              description: the raw interrupt status of setting invalid reg_data_type
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ISP_MIPI_HNUM_UNMATCH_INT_RAW
              description: the raw interrupt status of hnum setting unmatch with mipi input
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: DPC_CHECK_DONE_INT_RAW
              description: the raw interrupt status of dpc check done
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: GAMMA_XCOORD_ERR_INT_RAW
              description: "the raw interrupt status of gamma setting error. it report the sum of the lengths represented by reg_gamma_x00~x0F isn't equal to 256"
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: AE_MONITOR_INT_RAW
              description: the raw interrupt status of ae monitor
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: AE_FRAME_DONE_INT_RAW
              description: the raw interrupt status of ae.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: AF_FDONE_INT_RAW
              description: "the raw interrupt status of af statistic. when auto_update enable, each frame done will send one int pulse when manual_update, each time when write 1 to reg_manual_update will send a int pulse when next frame done"
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: AF_ENV_INT_RAW
              description: the raw interrupt status of af monitor. send a int pulse when env_det function enabled and environment changes detected
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: AWB_FDONE_INT_RAW
              description: the raw interrupt status of awb. send a int pulse when statistic of one awb frame done
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: HIST_FDONE_INT_RAW
              description: the raw interrupt status of histogram. send a int pulse when statistic of one frame histogram done
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: FRAME_INT_RAW
              description: the raw interrupt status of isp frame end
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: BLC_FRAME_INT_RAW
              description: the raw interrupt status of blc frame done
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: LSC_FRAME_INT_RAW
              description: the raw interrupt status of lsc frame done
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: DPC_FRAME_INT_RAW
              description: the raw interrupt status of dpc frame done
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: BF_FRAME_INT_RAW
              description: the raw interrupt status of bf frame done
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: DEMOSAIC_FRAME_INT_RAW
              description: the raw interrupt status of demosaic frame done
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: MEDIAN_FRAME_INT_RAW
              description: the raw interrupt status of median frame done
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: CCM_FRAME_INT_RAW
              description: the raw interrupt status of ccm frame done
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: GAMMA_FRAME_INT_RAW
              description: the raw interrupt status of gamma frame done
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: RGB2YUV_FRAME_INT_RAW
              description: the raw interrupt status of rgb2yuv frame done
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: SHARP_FRAME_INT_RAW
              description: the raw interrupt status of sharp frame done
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: COLOR_FRAME_INT_RAW
              description: the raw interrupt status of color frame done
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: YUV2RGB_FRAME_INT_RAW
              description: the raw interrupt status of yuv2rgb frame done
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: TAIL_IDI_FRAME_INT_RAW
              description: the raw interrupt status of isp_tail idi frame_end
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: HEADER_IDI_FRAME_INT_RAW
              description: the raw interrupt status of real input frame end of isp_input
              bitOffset: 28
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: masked interrupt register
          addressOffset: 104
          size: 32
          fields:
            - name: ISP_DATA_TYPE_ERR_INT_ST
              description: the masked interrupt status of input data type error
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ISP_ASYNC_FIFO_OVF_INT_ST
              description: the masked interrupt status of isp input fifo overflow
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ISP_BUF_FULL_INT_ST
              description: the masked interrupt status of isp input buffer full
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: ISP_HVNUM_SETTING_ERR_INT_ST
              description: the masked interrupt status of hnum and vnum setting format error
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: ISP_DATA_TYPE_SETTING_ERR_INT_ST
              description: the masked interrupt status of setting invalid reg_data_type
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ISP_MIPI_HNUM_UNMATCH_INT_ST
              description: the masked interrupt status of hnum setting unmatch with mipi input
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: DPC_CHECK_DONE_INT_ST
              description: the masked interrupt status of dpc check done
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: GAMMA_XCOORD_ERR_INT_ST
              description: the masked interrupt status of gamma setting error
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: AE_MONITOR_INT_ST
              description: the masked interrupt status of ae monitor
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: AE_FRAME_DONE_INT_ST
              description: the masked interrupt status of ae
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: AF_FDONE_INT_ST
              description: the masked interrupt status of af statistic
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: AF_ENV_INT_ST
              description: the masked interrupt status of af monitor
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: AWB_FDONE_INT_ST
              description: the masked interrupt status of awb
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: HIST_FDONE_INT_ST
              description: the masked interrupt status of histogram
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: FRAME_INT_ST
              description: the masked interrupt status of isp frame end
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: BLC_FRAME_INT_ST
              description: the masked interrupt status of blc frame done
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: LSC_FRAME_INT_ST
              description: the masked interrupt status of lsc frame done
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: DPC_FRAME_INT_ST
              description: the masked interrupt status of dpc frame done
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: BF_FRAME_INT_ST
              description: the masked interrupt status of bf frame done
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: DEMOSAIC_FRAME_INT_ST
              description: the masked interrupt status of demosaic frame done
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: MEDIAN_FRAME_INT_ST
              description: the masked interrupt status of median frame done
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: CCM_FRAME_INT_ST
              description: the masked interrupt status of ccm frame done
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: GAMMA_FRAME_INT_ST
              description: the masked interrupt status of gamma frame done
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: RGB2YUV_FRAME_INT_ST
              description: the masked interrupt status of rgb2yuv frame done
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: SHARP_FRAME_INT_ST
              description: the masked interrupt status of sharp frame done
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: COLOR_FRAME_INT_ST
              description: the masked interrupt status of color frame done
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: YUV2RGB_FRAME_INT_ST
              description: the masked interrupt status of yuv2rgb frame done
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: TAIL_IDI_FRAME_INT_ST
              description: the masked interrupt status of isp_tail idi frame_end
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: HEADER_IDI_FRAME_INT_ST
              description: the masked interrupt status of real input frame end of isp_input
              bitOffset: 28
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: interrupt enable register
          addressOffset: 108
          size: 32
          resetValue: 195
          fields:
            - name: ISP_DATA_TYPE_ERR_INT_ENA
              description: write 1 to enable input data type error
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ISP_ASYNC_FIFO_OVF_INT_ENA
              description: write 1 to enable isp input fifo overflow
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ISP_BUF_FULL_INT_ENA
              description: write 1 to enable isp input buffer full
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ISP_HVNUM_SETTING_ERR_INT_ENA
              description: write 1 to enable hnum and vnum setting format error
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: ISP_DATA_TYPE_SETTING_ERR_INT_ENA
              description: write 1 to enable setting invalid reg_data_type
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ISP_MIPI_HNUM_UNMATCH_INT_ENA
              description: write 1 to enable hnum setting unmatch with mipi input
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DPC_CHECK_DONE_INT_ENA
              description: write 1 to enable dpc check done
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: GAMMA_XCOORD_ERR_INT_ENA
              description: write 1 to enable gamma setting error
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: AE_MONITOR_INT_ENA
              description: write 1 to enable ae monitor
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: AE_FRAME_DONE_INT_ENA
              description: write 1 to enable ae
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: AF_FDONE_INT_ENA
              description: write 1 to enable af statistic
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: AF_ENV_INT_ENA
              description: write 1 to enable af monitor
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: AWB_FDONE_INT_ENA
              description: write 1 to enable awb
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: HIST_FDONE_INT_ENA
              description: write 1 to enable histogram
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FRAME_INT_ENA
              description: write 1 to enable isp frame end
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: BLC_FRAME_INT_ENA
              description: write 1 to enable blc frame done
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: LSC_FRAME_INT_ENA
              description: write 1 to enable lsc frame done
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DPC_FRAME_INT_ENA
              description: write 1 to enable dpc frame done
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: BF_FRAME_INT_ENA
              description: write 1 to enable bf frame done
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: DEMOSAIC_FRAME_INT_ENA
              description: write 1 to enable demosaic frame done
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: MEDIAN_FRAME_INT_ENA
              description: write 1 to enable median frame done
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CCM_FRAME_INT_ENA
              description: write 1 to enable ccm frame done
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: GAMMA_FRAME_INT_ENA
              description: write 1 to enable gamma frame done
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RGB2YUV_FRAME_INT_ENA
              description: write 1 to enable rgb2yuv frame done
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SHARP_FRAME_INT_ENA
              description: write 1 to enable sharp frame done
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: COLOR_FRAME_INT_ENA
              description: write 1 to enable color frame done
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: YUV2RGB_FRAME_INT_ENA
              description: write 1 to enable yuv2rgb frame done
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: TAIL_IDI_FRAME_INT_ENA
              description: write 1 to enable isp_tail idi frame_end
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: HEADER_IDI_FRAME_INT_ENA
              description: write 1 to enable real input frame end of isp_input
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: interrupt clear register
          addressOffset: 112
          size: 32
          fields:
            - name: ISP_DATA_TYPE_ERR_INT_CLR
              description: write 1 to clear input data type error
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: ISP_ASYNC_FIFO_OVF_INT_CLR
              description: write 1 to clear isp input fifo overflow
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: ISP_BUF_FULL_INT_CLR
              description: write 1 to clear isp input buffer full
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: ISP_HVNUM_SETTING_ERR_INT_CLR
              description: write 1 to clear hnum and vnum setting format error
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: ISP_DATA_TYPE_SETTING_ERR_INT_CLR
              description: write 1 to clear setting invalid reg_data_type
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: ISP_MIPI_HNUM_UNMATCH_INT_CLR
              description: write 1 to clear hnum setting unmatch with mipi input
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: DPC_CHECK_DONE_INT_CLR
              description: write 1 to clear dpc check done
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: GAMMA_XCOORD_ERR_INT_CLR
              description: write 1 to clear gamma setting error
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: AE_MONITOR_INT_CLR
              description: write 1 to clear ae monitor
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: AE_FRAME_DONE_INT_CLR
              description: write 1 to clear ae
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: AF_FDONE_INT_CLR
              description: write 1 to clear af statistic
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: AF_ENV_INT_CLR
              description: write 1 to clear af monitor
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: AWB_FDONE_INT_CLR
              description: write 1 to clear awb
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: HIST_FDONE_INT_CLR
              description: write 1 to clear histogram
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: FRAME_INT_CLR
              description: write 1 to clear isp frame end
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: BLC_FRAME_INT_CLR
              description: write 1 to clear blc frame done
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: LSC_FRAME_INT_CLR
              description: write 1 to clear lsc frame done
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: DPC_FRAME_INT_CLR
              description: write 1 to clear dpc frame done
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: BF_FRAME_INT_CLR
              description: write 1 to clear bf frame done
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: DEMOSAIC_FRAME_INT_CLR
              description: write 1 to clear demosaic frame done
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: MEDIAN_FRAME_INT_CLR
              description: write 1 to clear median frame done
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: CCM_FRAME_INT_CLR
              description: write 1 to clear ccm frame done
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: GAMMA_FRAME_INT_CLR
              description: write 1 to clear gamma frame done
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: RGB2YUV_FRAME_INT_CLR
              description: write 1 to clear rgb2yuv frame done
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: SHARP_FRAME_INT_CLR
              description: write 1 to clear sharp frame done
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: COLOR_FRAME_INT_CLR
              description: write 1 to clear color frame done
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: YUV2RGB_FRAME_INT_CLR
              description: write 1 to clear yuv2rgb frame done
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: TAIL_IDI_FRAME_INT_CLR
              description: write 1 to clear isp_tail idi frame_end
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: HEADER_IDI_FRAME_INT_CLR
              description: write 1 to clear real input frame end of isp_input
              bitOffset: 28
              bitWidth: 1
              access: write-only
      - register:
          name: GAMMA_CTRL
          description: gamma control register
          addressOffset: 116
          size: 32
          resetValue: 14
          fields:
            - name: GAMMA_UPDATE
              description: Indicates that gamma register configuration is complete
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: GAMMA_B_LAST_CORRECT
              description: "this bit configures enable of last b segment correcction. 0: disable, 1: enable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: GAMMA_G_LAST_CORRECT
              description: "this bit configures enable of last g segment correcction. 0: disable, 1: enable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: GAMMA_R_LAST_CORRECT
              description: "this bit configures enable of last r segment correcction. 0: disable, 1: enable"
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: GAMMA_RY1
          description: point of Y-axis of r channel gamma curve register 1
          addressOffset: 120
          size: 32
          resetValue: 270544960
          fields:
            - name: GAMMA_R_Y03
              description: this field configures the point 3 of Y-axis of r channel gamma curve
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: GAMMA_R_Y02
              description: this field configures the point 2 of Y-axis of r channel gamma curve
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: GAMMA_R_Y01
              description: this field configures the point 1 of Y-axis of r channel gamma curve
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: GAMMA_R_Y00
              description: this field configures the point 0 of Y-axis of r channel gamma curve
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: GAMMA_RY2
          description: point of Y-axis of r channel gamma curve register 2
          addressOffset: 124
          size: 32
          resetValue: 1348497536
          fields:
            - name: GAMMA_R_Y07
              description: this field configures the point 7 of Y-axis of r channel gamma curve
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: GAMMA_R_Y06
              description: this field configures the point 6 of Y-axis of r channel gamma curve
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: GAMMA_R_Y05
              description: this field configures the point 5 of Y-axis of r channel gamma curve
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: GAMMA_R_Y04
              description: this field configures the point 4 of Y-axis of r channel gamma curve
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: GAMMA_RY3
          description: point of Y-axis of r channel gamma curve register 3
          addressOffset: 128
          size: 32
          resetValue: 2426450112
          fields:
            - name: GAMMA_R_Y0B
              description: this field configures the point 11 of Y-axis of r channel gamma curve
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: GAMMA_R_Y0A
              description: this field configures the point 10 of Y-axis of r channel gamma curve
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: GAMMA_R_Y09
              description: this field configures the point 9 of Y-axis of r channel gamma curve
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: GAMMA_R_Y08
              description: this field configures the point 8 of Y-axis of r channel gamma curve
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: GAMMA_RY4
          description: point of Y-axis of r channel gamma curve register 4
          addressOffset: 132
          size: 32
          resetValue: 3504402687
          fields:
            - name: GAMMA_R_Y0F
              description: this field configures the point 15 of Y-axis of r channel gamma curve
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: GAMMA_R_Y0E
              description: this field configures the point 14 of Y-axis of r channel gamma curve
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: GAMMA_R_Y0D
              description: this field configures the point 13 of Y-axis of r channel gamma curve
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: GAMMA_R_Y0C
              description: this field configures the point 12 of Y-axis of r channel gamma curve
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: GAMMA_GY1
          description: point of Y-axis of g channel gamma curve register 1
          addressOffset: 136
          size: 32
          resetValue: 270544960
          fields:
            - name: GAMMA_G_Y03
              description: this field configures the point 3 of Y-axis of g channel gamma curve
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: GAMMA_G_Y02
              description: this field configures the point 2 of Y-axis of g channel gamma curve
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: GAMMA_G_Y01
              description: this field configures the point 1 of Y-axis of g channel gamma curve
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: GAMMA_G_Y00
              description: this field configures the point 0 of Y-axis of g channel gamma curve
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: GAMMA_GY2
          description: point of Y-axis of g channel gamma curve register 2
          addressOffset: 140
          size: 32
          resetValue: 1348497536
          fields:
            - name: GAMMA_G_Y07
              description: this field configures the point 7 of Y-axis of g channel gamma curve
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: GAMMA_G_Y06
              description: this field configures the point 6 of Y-axis of g channel gamma curve
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: GAMMA_G_Y05
              description: this field configures the point 5 of Y-axis of g channel gamma curve
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: GAMMA_G_Y04
              description: this field configures the point 4 of Y-axis of g channel gamma curve
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: GAMMA_GY3
          description: point of Y-axis of g channel gamma curve register 3
          addressOffset: 144
          size: 32
          resetValue: 2426450112
          fields:
            - name: GAMMA_G_Y0B
              description: this field configures the point 11 of Y-axis of g channel gamma curve
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: GAMMA_G_Y0A
              description: this field configures the point 10 of Y-axis of g channel gamma curve
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: GAMMA_G_Y09
              description: this field configures the point 9 of Y-axis of g channel gamma curve
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: GAMMA_G_Y08
              description: this field configures the point 8 of Y-axis of g channel gamma curve
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: GAMMA_GY4
          description: point of Y-axis of g channel gamma curve register 4
          addressOffset: 148
          size: 32
          resetValue: 3504402687
          fields:
            - name: GAMMA_G_Y0F
              description: this field configures the point 15 of Y-axis of g channel gamma curve
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: GAMMA_G_Y0E
              description: this field configures the point 14 of Y-axis of g channel gamma curve
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: GAMMA_G_Y0D
              description: this field configures the point 13 of Y-axis of g channel gamma curve
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: GAMMA_G_Y0C
              description: this field configures the point 12 of Y-axis of g channel gamma curve
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: GAMMA_BY1
          description: point of Y-axis of b channel gamma curve register 1
          addressOffset: 152
          size: 32
          resetValue: 270544960
          fields:
            - name: GAMMA_B_Y03
              description: this field configures the point 3 of Y-axis of b channel gamma curve
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: GAMMA_B_Y02
              description: this field configures the point 2 of Y-axis of b channel gamma curve
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: GAMMA_B_Y01
              description: this field configures the point 1 of Y-axis of b channel gamma curve
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: GAMMA_B_Y00
              description: this field configures the point 0 of Y-axis of b channel gamma curve
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: GAMMA_BY2
          description: point of Y-axis of b channel gamma curve register 2
          addressOffset: 156
          size: 32
          resetValue: 1348497536
          fields:
            - name: GAMMA_B_Y07
              description: this field configures the point 7 of Y-axis of b channel gamma curve
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: GAMMA_B_Y06
              description: this field configures the point 6 of Y-axis of b channel gamma curve
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: GAMMA_B_Y05
              description: this field configures the point 5 of Y-axis of b channel gamma curve
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: GAMMA_B_Y04
              description: this field configures the point 4 of Y-axis of b channel gamma curve
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: GAMMA_BY3
          description: point of Y-axis of b channel gamma curve register 3
          addressOffset: 160
          size: 32
          resetValue: 2426450112
          fields:
            - name: GAMMA_B_Y0B
              description: this field configures the point 11 of Y-axis of b channel gamma curve
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: GAMMA_B_Y0A
              description: this field configures the point 10 of Y-axis of b channel gamma curve
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: GAMMA_B_Y09
              description: this field configures the point 9 of Y-axis of b channel gamma curve
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: GAMMA_B_Y08
              description: this field configures the point 8 of Y-axis of b channel gamma curve
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: GAMMA_BY4
          description: point of Y-axis of b channel gamma curve register 4
          addressOffset: 164
          size: 32
          resetValue: 3504402687
          fields:
            - name: GAMMA_B_Y0F
              description: this field configures the point 15 of Y-axis of b channel gamma curve
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: GAMMA_B_Y0E
              description: this field configures the point 14 of Y-axis of b channel gamma curve
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: GAMMA_B_Y0D
              description: this field configures the point 13 of Y-axis of b channel gamma curve
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: GAMMA_B_Y0C
              description: this field configures the point 12 of Y-axis of b channel gamma curve
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: GAMMA_RX1
          description: point of X-axis of r channel gamma curve register 1
          addressOffset: 168
          size: 32
          resetValue: 9586980
          fields:
            - name: GAMMA_R_X07
              description: "this field configures the point 7 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: GAMMA_R_X06
              description: "this field configures the point 6 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: GAMMA_R_X05
              description: "this field configures the point 5 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: GAMMA_R_X04
              description: "this field configures the point 4 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: GAMMA_R_X03
              description: "this field configures the point 3 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: GAMMA_R_X02
              description: "this field configures the point 2 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: GAMMA_R_X01
              description: "this field configures the point 1 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: GAMMA_R_X00
              description: "this field configures the point 0 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 21
              bitWidth: 3
              access: read-write
      - register:
          name: GAMMA_RX2
          description: point of X-axis of r channel gamma curve register 2
          addressOffset: 172
          size: 32
          resetValue: 9586980
          fields:
            - name: GAMMA_R_X0F
              description: "this field configures the point 15 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: GAMMA_R_X0E
              description: "this field configures the point 14 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: GAMMA_R_X0D
              description: "this field configures the point 13 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: GAMMA_R_X0C
              description: "this field configures the point 12 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: GAMMA_R_X0B
              description: "this field configures the point 11 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: GAMMA_R_X0A
              description: "this field configures the point 10 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: GAMMA_R_X09
              description: "this field configures the point 9 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: GAMMA_R_X08
              description: "this field configures the point 8 of X-axis of r channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 21
              bitWidth: 3
              access: read-write
      - register:
          name: GAMMA_GX1
          description: point of X-axis of g channel gamma curve register 1
          addressOffset: 176
          size: 32
          resetValue: 9586980
          fields:
            - name: GAMMA_G_X07
              description: "this field configures the point 7 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: GAMMA_G_X06
              description: "this field configures the point 6 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: GAMMA_G_X05
              description: "this field configures the point 5 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: GAMMA_G_X04
              description: "this field configures the point 4 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: GAMMA_G_X03
              description: "this field configures the point 3 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: GAMMA_G_X02
              description: "this field configures the point 2 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: GAMMA_G_X01
              description: "this field configures the point 1 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: GAMMA_G_X00
              description: "this field configures the point 0 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 21
              bitWidth: 3
              access: read-write
      - register:
          name: GAMMA_GX2
          description: point of X-axis of g channel gamma curve register 2
          addressOffset: 180
          size: 32
          resetValue: 9586980
          fields:
            - name: GAMMA_G_X0F
              description: "this field configures the point 15 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: GAMMA_G_X0E
              description: "this field configures the point 14 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: GAMMA_G_X0D
              description: "this field configures the point 13 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: GAMMA_G_X0C
              description: "this field configures the point 12 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: GAMMA_G_X0B
              description: "this field configures the point 11 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: GAMMA_G_X0A
              description: "this field configures the point 10 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: GAMMA_G_X09
              description: "this field configures the point 9 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: GAMMA_G_X08
              description: "this field configures the point 8 of X-axis of g channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 21
              bitWidth: 3
              access: read-write
      - register:
          name: GAMMA_BX1
          description: point of X-axis of b channel gamma curve register 1
          addressOffset: 184
          size: 32
          resetValue: 9586980
          fields:
            - name: GAMMA_B_X07
              description: "this field configures the point 7 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: GAMMA_B_X06
              description: "this field configures the point 6 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: GAMMA_B_X05
              description: "this field configures the point 5 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: GAMMA_B_X04
              description: "this field configures the point 4 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: GAMMA_B_X03
              description: "this field configures the point 3 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: GAMMA_B_X02
              description: "this field configures the point 2 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: GAMMA_B_X01
              description: "this field configures the point 1 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: GAMMA_B_X00
              description: "this field configures the point 0 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 21
              bitWidth: 3
              access: read-write
      - register:
          name: GAMMA_BX2
          description: point of X-axis of b channel gamma curve register 2
          addressOffset: 188
          size: 32
          resetValue: 9586980
          fields:
            - name: GAMMA_B_X0F
              description: "this field configures the point 15 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: GAMMA_B_X0E
              description: "this field configures the point 14 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: GAMMA_B_X0D
              description: "this field configures the point 13 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: GAMMA_B_X0C
              description: "this field configures the point 12 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: GAMMA_B_X0B
              description: "this field configures the point 11 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: GAMMA_B_X0A
              description: "this field configures the point 10 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: GAMMA_B_X09
              description: "this field configures the point 9 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: GAMMA_B_X08
              description: "this field configures the point 8 of X-axis of b channel gamma curve, it represents the power of the distance from the previous point"
              bitOffset: 21
              bitWidth: 3
              access: read-write
      - register:
          name: AE_CTRL
          description: ae control register
          addressOffset: 192
          size: 32
          fields:
            - name: AE_UPDATE
              description: write 1 to this bit triggers one statistic event
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: AE_SELECT
              description: "this field configures ae input data source, 0: data from median, 1: data from gama"
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: AE_MONITOR
          description: ae monitor control register
          addressOffset: 196
          size: 32
          fields:
            - name: TL
              description: this field configures the lower lum threshold of ae monitor
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TH
              description: this field configures the higher lum threshold of ae monitor
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: PERIOD
              description: this field cnfigures ae monitor frame period
              bitOffset: 16
              bitWidth: 6
              access: read-write
      - register:
          name: AE_BX
          description: ae window register in x-direction
          addressOffset: 200
          size: 32
          resetValue: 384
          fields:
            - name: AE_X_BSIZE
              description: this field configures every block x size
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: AE_X_START
              description: this field configures first block start x address
              bitOffset: 11
              bitWidth: 11
              access: read-write
      - register:
          name: AE_BY
          description: ae window register in y-direction
          addressOffset: 204
          size: 32
          resetValue: 216
          fields:
            - name: AE_Y_BSIZE
              description: this field configures every block y size
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: AE_Y_START
              description: this field configures first block start y address
              bitOffset: 11
              bitWidth: 11
              access: read-write
      - register:
          name: AE_WINPIXNUM
          description: ae sub-window pix num register
          addressOffset: 208
          size: 32
          resetValue: 82944
          fields:
            - name: AE_SUBWIN_PIXNUM
              description: this field configures the pixel number of each sub win
              bitOffset: 0
              bitWidth: 17
              access: read-write
      - register:
          name: AE_WIN_RECIPROCAL
          description: reciprocal of ae sub-window pixel number
          addressOffset: 212
          size: 32
          fields:
            - name: AE_SUBWIN_RECIP
              description: "this field configures the reciprocal of each subwin_pixnum, 20bit fraction"
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: AE_BLOCK_MEAN_0
          description: ae statistic result register 0
          addressOffset: 216
          size: 32
          fields:
            - name: AE_B03_MEAN
              description: this field configures block03 Y mean data
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: AE_B02_MEAN
              description: this field configures block02 Y mean data
              bitOffset: 8
              bitWidth: 8
              access: read-only
            - name: AE_B01_MEAN
              description: this field configures block01 Y mean data
              bitOffset: 16
              bitWidth: 8
              access: read-only
            - name: AE_B00_MEAN
              description: this field configures block00 Y mean data
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: AE_BLOCK_MEAN_1
          description: ae statistic result register 1
          addressOffset: 220
          size: 32
          fields:
            - name: AE_B12_MEAN
              description: this field configures block12 Y mean data
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: AE_B11_MEAN
              description: this field configures block11 Y mean data
              bitOffset: 8
              bitWidth: 8
              access: read-only
            - name: AE_B10_MEAN
              description: this field configures block10 Y mean data
              bitOffset: 16
              bitWidth: 8
              access: read-only
            - name: AE_B04_MEAN
              description: this field configures block04 Y mean data
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: AE_BLOCK_MEAN_2
          description: ae statistic result register 2
          addressOffset: 224
          size: 32
          fields:
            - name: AE_B21_MEAN
              description: this field configures block21 Y mean data
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: AE_B20_MEAN
              description: this field configures block20 Y mean data
              bitOffset: 8
              bitWidth: 8
              access: read-only
            - name: AE_B14_MEAN
              description: this field configures block14 Y mean data
              bitOffset: 16
              bitWidth: 8
              access: read-only
            - name: AE_B13_MEAN
              description: this field configures block13 Y mean data
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: AE_BLOCK_MEAN_3
          description: ae statistic result register 3
          addressOffset: 228
          size: 32
          fields:
            - name: AE_B30_MEAN
              description: this field configures block30 Y mean data
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: AE_B24_MEAN
              description: this field configures block24 Y mean data
              bitOffset: 8
              bitWidth: 8
              access: read-only
            - name: AE_B23_MEAN
              description: this field configures block23 Y mean data
              bitOffset: 16
              bitWidth: 8
              access: read-only
            - name: AE_B22_MEAN
              description: this field configures block22 Y mean data
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: AE_BLOCK_MEAN_4
          description: ae statistic result register 4
          addressOffset: 232
          size: 32
          fields:
            - name: AE_B34_MEAN
              description: this field configures block34 Y mean data
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: AE_B33_MEAN
              description: this field configures block33 Y mean data
              bitOffset: 8
              bitWidth: 8
              access: read-only
            - name: AE_B32_MEAN
              description: this field configures block32 Y mean data
              bitOffset: 16
              bitWidth: 8
              access: read-only
            - name: AE_B31_MEAN
              description: this field configures block31 Y mean data
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: AE_BLOCK_MEAN_5
          description: ae statistic result register 5
          addressOffset: 236
          size: 32
          fields:
            - name: AE_B43_MEAN
              description: this field configures block43 Y mean data
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: AE_B42_MEAN
              description: this field configures block42 Y mean data
              bitOffset: 8
              bitWidth: 8
              access: read-only
            - name: AE_B41_MEAN
              description: this field configures block41 Y mean data
              bitOffset: 16
              bitWidth: 8
              access: read-only
            - name: AE_B40_MEAN
              description: this field configures block40 Y mean data
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: AE_BLOCK_MEAN_6
          description: ae statistic result register 6
          addressOffset: 240
          size: 32
          fields:
            - name: AE_B44_MEAN
              description: this field configures block44 Y mean data
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: SHARP_CTRL0
          description: sharp control register 0
          addressOffset: 244
          size: 32
          fields:
            - name: SHARP_THRESHOLD_LOW
              description: this field configures sharpen threshold for detail
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SHARP_THRESHOLD_HIGH
              description: this field configures sharpen threshold for edge
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SHARP_AMOUNT_LOW
              description: this field configures sharpen amount for detail
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SHARP_AMOUNT_HIGH
              description: this field configures sharpen amount for edge
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: SHARP_FILTER0
          description: sharp usm config register 0
          addressOffset: 248
          size: 32
          resetValue: 1089
          fields:
            - name: SHARP_FILTER_COE00
              description: this field configures unsharp masking(usm) filter coefficient
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: SHARP_FILTER_COE01
              description: this field configures usm filter coefficient
              bitOffset: 5
              bitWidth: 5
              access: read-write
            - name: SHARP_FILTER_COE02
              description: this field configures usm filter coefficient
              bitOffset: 10
              bitWidth: 5
              access: read-write
      - register:
          name: SHARP_FILTER1
          description: sharp usm config register 1
          addressOffset: 252
          size: 32
          resetValue: 2178
          fields:
            - name: SHARP_FILTER_COE10
              description: this field configures usm filter coefficient
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: SHARP_FILTER_COE11
              description: this field configures usm filter coefficient
              bitOffset: 5
              bitWidth: 5
              access: read-write
            - name: SHARP_FILTER_COE12
              description: this field configures usm filter coefficient
              bitOffset: 10
              bitWidth: 5
              access: read-write
      - register:
          name: SHARP_FILTER2
          description: sharp usm config register 2
          addressOffset: 256
          size: 32
          resetValue: 1089
          fields:
            - name: SHARP_FILTER_COE20
              description: this field configures usm filter coefficient
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: SHARP_FILTER_COE21
              description: this field configures usm filter coefficient
              bitOffset: 5
              bitWidth: 5
              access: read-write
            - name: SHARP_FILTER_COE22
              description: this field configures usm filter coefficient
              bitOffset: 10
              bitWidth: 5
              access: read-write
      - register:
          name: SHARP_MATRIX_CTRL
          description: sharp pix2matrix ctrl
          addressOffset: 260
          size: 32
          fields:
            - name: SHARP_TAIL_PIXEN_PULSE_TL
              description: "matrix tail pixen low level threshold,  should not to large to prevent expanding to next frame, only reg_demosaic_tail_pixen_pulse_th!=0 and reg_demosaic_tail_pixen_pulse_tl!=0 and reg_demosaic_tail_pixen_pulse_th < reg_demosaic_tail_pixen_pulse_tl will enable tail pulse function"
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SHARP_TAIL_PIXEN_PULSE_TH
              description: "matrix tail pixen high level threshold, must < hnum-1, only reg_sharp_tail_pixen_pulse_th!=0 and reg_sharp_tail_pixen_pulse_tl!=0 and reg_sharp_tail_pixen_pulse_th < reg_sharp_tail_pixen_pulse_tl will enable tail pulse function"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SHARP_PADDING_DATA
              description: this field configures sharp padding data
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SHARP_PADDING_MODE
              description: this field configures sharp padding mode
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: SHARP_CTRL1
          description: sharp control register 1
          addressOffset: 264
          size: 32
          fields:
            - name: SHARP_GRADIENT_MAX
              description: "this field configures sharp max gradient, refresh at the end of each frame end"
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: DMA_CNTL
          description: isp dma source trans control register
          addressOffset: 268
          size: 32
          resetValue: 1081512
          fields:
            - name: DMA_EN
              description: write 1 to triger dma to get 1 frame
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: DMA_UPDATE
              description: write 1 to update reg_dma_burst_len & reg_dma_data_type
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DMA_DATA_TYPE
              description: this field configures the idi data type for image data
              bitOffset: 2
              bitWidth: 6
              access: read-write
            - name: DMA_BURST_LEN
              description: "this field configures dma burst len when data source is dma. set according to dma_msize, it is the number of 64bits in a dma transfer"
              bitOffset: 8
              bitWidth: 12
              access: read-write
            - name: DMA_INTERVAL
              description: "this field configures dma req interval, 12'b1: 1 cycle, 12'b11 2 cycle ..."
              bitOffset: 20
              bitWidth: 12
              access: read-write
      - register:
          name: DMA_RAW_DATA
          description: isp dma source total raw number set register
          addressOffset: 272
          size: 32
          fields:
            - name: DMA_RAW_NUM_TOTAL
              description: this field configures the the number of 64bits in a frame
              bitOffset: 0
              bitWidth: 22
              access: read-write
            - name: DMA_RAW_NUM_TOTAL_SET
              description: write 1 to update reg_dma_raw_num_total
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: CAM_CNTL
          description: isp cam source control register
          addressOffset: 276
          size: 32
          resetValue: 4
          fields:
            - name: CAM_EN
              description: "write 1 to start recive camera data, write 0 to disable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CAM_UPDATE
              description: write 1 to update ISP_CAM_CONF
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CAM_RESET
              description: "this bit configures cam clk domain reset, 1: reset cam input logic, 0: release reset"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CAM_CLK_INV
              description: "this bit configures the invertion of cam clk from pad. 0: not invert cam clk, 1: invert cam clk"
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: CAM_CONF
          description: isp cam source config register
          addressOffset: 280
          size: 32
          resetValue: 168
          fields:
            - name: CAM_DATA_ORDER
              description: "this field configures data order of cam port, 0: cam_data_in, 1:{cam_data_in[7:0], cam_data_in[15:8]}"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CAM_2BYTE_MODE
              description: "this field configures enable of cam 2 byte mode(input 2 bytes each clock). 0: disable, 1: enable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CAM_DATA_TYPE
              description: "this field configures idi data type for image data, 0x2a: RAW8, 0x2b: RAW10, 0x2c: RAW12"
              bitOffset: 2
              bitWidth: 6
              access: read-write
            - name: CAM_DE_INV
              description: "this bit configures cam data enable invert. 0: not invert, 1: invert"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CAM_HSYNC_INV
              description: "this bit configures cam hsync invert. 0: not invert, 1: invert"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CAM_VSYNC_INV
              description: "this bit configures cam vsync invert. 0: not invert, 1: invert"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CAM_VSYNC_FILTER_THRES
              description: this bit configures the number of clock of vsync filter length
              bitOffset: 11
              bitWidth: 3
              access: read-write
            - name: CAM_VSYNC_FILTER_EN
              description: this bit configures vsync filter en
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: AF_CTRL0
          description: af control register 0
          addressOffset: 284
          size: 32
          fields:
            - name: AF_AUTO_UPDATE
              description: "this bit configures auto_update enable. when set to 1, will update sum and lum each frame"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: AF_MANUAL_UPDATE
              description: write 1 to this bit will update the sum and lum once
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: AF_ENV_THRESHOLD
              description: "this field configures env threshold. when both sum and lum changes larger than this value, consider environment changes and need to trigger a new autofocus. 4Bit fractional"
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: AF_ENV_PERIOD
              description: "this field configures environment changes detection period (frame). When set to 0, disable this function"
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: AF_CTRL1
          description: af control register 1
          addressOffset: 288
          size: 32
          fields:
            - name: AF_THPIXNUM
              description: this field configures pixnum used when calculating the autofocus threshold. Set to 0 to disable threshold calculation
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          name: AF_GEN_TH_CTRL
          description: af gen threshold control register
          addressOffset: 292
          size: 32
          resetValue: 71303296
          fields:
            - name: AF_GEN_THRESHOLD_MIN
              description: this field configures min threshold when use auto_threshold
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: AF_GEN_THRESHOLD_MAX
              description: this field configures max threshold when use auto_threshold
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: AF_ENV_USER_TH_SUM
          description: af monitor user sum threshold register
          addressOffset: 296
          size: 32
          fields:
            - name: AF_ENV_USER_THRESHOLD_SUM
              description: this field configures user setup env detect sum threshold
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: AF_ENV_USER_TH_LUM
          description: af monitor user lum threshold register
          addressOffset: 300
          size: 32
          fields:
            - name: AF_ENV_USER_THRESHOLD_LUM
              description: this field configures user setup env detect lum threshold
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: AF_THRESHOLD
          description: af threshold register
          addressOffset: 304
          size: 32
          resetValue: 256
          fields:
            - name: AF_THRESHOLD
              description: "this field configures user threshold. When set to non-zero, autofocus will use this threshold"
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: AF_GEN_THRESHOLD
              description: this field represents the last calculated threshold
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: AF_HSCALE_A
          description: h-scale of af window a register
          addressOffset: 308
          size: 32
          resetValue: 65664
          fields:
            - name: AF_RPOINT_A
              description: "this field configures left coordinate of focus window a, must >= 2"
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: AF_LPOINT_A
              description: "this field configures top coordinate of focus window a, must >= 2"
              bitOffset: 16
              bitWidth: 12
              access: read-write
      - register:
          name: AF_VSCALE_A
          description: v-scale of af window a register
          addressOffset: 312
          size: 32
          resetValue: 65664
          fields:
            - name: AF_BPOINT_A
              description: "this field configures right coordinate of focus window a, must <= hnum-2"
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: AF_TPOINT_A
              description: "this field configures bottom coordinate of focus window a, must <= hnum-2"
              bitOffset: 16
              bitWidth: 12
              access: read-write
      - register:
          name: AF_HSCALE_B
          description: h-scale of af window b register
          addressOffset: 316
          size: 32
          resetValue: 65664
          fields:
            - name: AF_RPOINT_B
              description: "this field configures left coordinate of focus window b, must >= 2"
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: AF_LPOINT_B
              description: "this field configures top coordinate of focus window b, must >= 2"
              bitOffset: 16
              bitWidth: 12
              access: read-write
      - register:
          name: AF_VSCALE_B
          description: v-scale of af window b register
          addressOffset: 320
          size: 32
          resetValue: 65664
          fields:
            - name: AF_BPOINT_B
              description: "this field configures right coordinate of focus window b, must <= hnum-2"
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: AF_TPOINT_B
              description: "this field configures bottom coordinate of focus window b, must <= hnum-2"
              bitOffset: 16
              bitWidth: 12
              access: read-write
      - register:
          name: AF_HSCALE_C
          description: v-scale of af window c register
          addressOffset: 324
          size: 32
          resetValue: 65664
          fields:
            - name: AF_RPOINT_C
              description: "this field configures left coordinate of focus window c, must >= 2"
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: AF_LPOINT_C
              description: "this field configures top coordinate of focus window c, must >= 2"
              bitOffset: 16
              bitWidth: 12
              access: read-write
      - register:
          name: AF_VSCALE_C
          description: v-scale of af window c register
          addressOffset: 328
          size: 32
          resetValue: 65664
          fields:
            - name: AF_BPOINT_C
              description: "this field configures right coordinate of focus window c, must <= hnum-2"
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: AF_TPOINT_C
              description: "this field configures bottom coordinate of focus window c, must <= hnum-2"
              bitOffset: 16
              bitWidth: 12
              access: read-write
      - register:
          name: AF_SUM_A
          description: result of sum of af window a
          addressOffset: 332
          size: 32
          fields:
            - name: AF_SUMA
              description: this field represents the result of accumulation of pix grad of focus window a
              bitOffset: 0
              bitWidth: 30
              access: read-only
      - register:
          name: AF_SUM_B
          description: result of sum of af window b
          addressOffset: 336
          size: 32
          fields:
            - name: AF_SUMB
              description: this field represents the result of accumulation of pix grad of focus window b
              bitOffset: 0
              bitWidth: 30
              access: read-only
      - register:
          name: AF_SUM_C
          description: result of sum of af window c
          addressOffset: 340
          size: 32
          fields:
            - name: AF_SUMC
              description: this field represents the result of accumulation of pix grad of focus window c
              bitOffset: 0
              bitWidth: 30
              access: read-only
      - register:
          name: AF_LUM_A
          description: result of lum of af window a
          addressOffset: 344
          size: 32
          fields:
            - name: AF_LUMA
              description: this field represents the result of accumulation of pix light of focus window a
              bitOffset: 0
              bitWidth: 28
              access: read-only
      - register:
          name: AF_LUM_B
          description: result of lum of af window b
          addressOffset: 348
          size: 32
          fields:
            - name: AF_LUMB
              description: this field represents the result of accumulation of pix light of focus window b
              bitOffset: 0
              bitWidth: 28
              access: read-only
      - register:
          name: AF_LUM_C
          description: result of lum of af window c
          addressOffset: 352
          size: 32
          fields:
            - name: AF_LUMC
              description: this field represents the result of accumulation of pix light of focus window c
              bitOffset: 0
              bitWidth: 28
              access: read-only
      - register:
          name: AWB_MODE
          description: awb mode control register
          addressOffset: 356
          size: 32
          resetValue: 3
          fields:
            - name: AWB_MODE
              description: "this field configures awb algo sel. 00: none sellected. 01: sel algo0. 10: sel algo1. 11: sel both algo0 and algo1"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: AWB_SAMPLE
              description: "this bit configures awb sample location, 0:before ccm, 1:after ccm"
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: AWB_HSCALE
          description: h-scale of awb window
          addressOffset: 360
          size: 32
          resetValue: 1919
          fields:
            - name: AWB_RPOINT
              description: this field configures awb window right coordinate
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: AWB_LPOINT
              description: this field configures awb window left coordinate
              bitOffset: 16
              bitWidth: 12
              access: read-write
      - register:
          name: AWB_VSCALE
          description: v-scale of awb window
          addressOffset: 364
          size: 32
          resetValue: 1079
          fields:
            - name: AWB_BPOINT
              description: this field configures awb window bottom coordinate
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: AWB_TPOINT
              description: this field configures awb window top coordinate
              bitOffset: 16
              bitWidth: 12
              access: read-write
      - register:
          name: AWB_TH_LUM
          description: awb lum threshold register
          addressOffset: 368
          size: 32
          resetValue: 50135040
          fields:
            - name: AWB_MIN_LUM
              description: this field configures lower threshold of r+g+b
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: AWB_MAX_LUM
              description: this field configures upper threshold of r+g+b
              bitOffset: 16
              bitWidth: 10
              access: read-write
      - register:
          name: AWB_TH_RG
          description: awb r/g threshold register
          addressOffset: 372
          size: 32
          resetValue: 67043328
          fields:
            - name: AWB_MIN_RG
              description: "this field configures lower threshold of r/g, 2bit integer and 8bit fraction"
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: AWB_MAX_RG
              description: "this field configures upper threshold of r/g, 2bit integer and 8bit fraction"
              bitOffset: 16
              bitWidth: 10
              access: read-write
      - register:
          name: AWB_TH_BG
          description: awb b/g threshold register
          addressOffset: 376
          size: 32
          resetValue: 67043328
          fields:
            - name: AWB_MIN_BG
              description: "this field configures lower threshold of b/g, 2bit integer and 8bit fraction"
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: AWB_MAX_BG
              description: "this field configures upper threshold of b/g, 2bit integer and 8bit fraction"
              bitOffset: 16
              bitWidth: 10
              access: read-write
      - register:
          name: AWB0_WHITE_CNT
          description: result of awb white point number
          addressOffset: 380
          size: 32
          fields:
            - name: AWB0_WHITE_CNT
              description: this field configures number of white point detected of algo0
              bitOffset: 0
              bitWidth: 24
              access: read-only
      - register:
          name: AWB0_ACC_R
          description: result of accumulate of r channel of all white points
          addressOffset: 384
          size: 32
          fields:
            - name: AWB0_ACC_R
              description: this field represents accumulate of channel r of all white point of algo0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: AWB0_ACC_G
          description: result of accumulate of g channel of all white points
          addressOffset: 388
          size: 32
          fields:
            - name: AWB0_ACC_G
              description: this field represents accumulate of channel g of all white point of algo0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: AWB0_ACC_B
          description: result of accumulate of b channel of all white points
          addressOffset: 392
          size: 32
          fields:
            - name: AWB0_ACC_B
              description: this field represents accumulate of channel b of all white point of algo0
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: COLOR_CTRL
          description: color control register
          addressOffset: 396
          size: 32
          resetValue: 8388736
          fields:
            - name: COLOR_SATURATION
              description: this field configures the color saturation value
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: COLOR_HUE
              description: this field configures the color hue angle
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: COLOR_CONTRAST
              description: this field configures the color contrast value
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: COLOR_BRIGHTNESS
              description: "this field configures the color brightness value, signed 2's complement"
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: BLC_VALUE
          description: blc black level register
          addressOffset: 400
          size: 32
          fields:
            - name: BLC_R3_VALUE
              description: this field configures the black level of bottom right channel of bayer img
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: BLC_R2_VALUE
              description: this field configures the black level of bottom left channel of bayer img
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: BLC_R1_VALUE
              description: this field configures the black level of top right channel of bayer img
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: BLC_R0_VALUE
              description: this field configures the black level of top left channel of bayer img
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: BLC_CTRL0
          description: blc stretch control register
          addressOffset: 404
          size: 32
          fields:
            - name: BLC_R3_STRETCH
              description: "this bit configures the stretch feature of bottom right channel. 0: stretch disable, 1: stretch enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: BLC_R2_STRETCH
              description: "this bit configures the stretch feature of bottom left channel. 0: stretch disable, 1: stretch enable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: BLC_R1_STRETCH
              description: "this bit configures the stretch feature of top right channel. 0: stretch disable, 1: stretch enable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: BLC_R0_STRETCH
              description: "this bit configures the stretch feature of top left channel. 0: stretch disable, 1: stretch enable"
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: BLC_CTRL1
          description: blc window control register
          addressOffset: 408
          size: 32
          fields:
            - name: BLC_WINDOW_TOP
              description: this field configures blc average calculation window top
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: BLC_WINDOW_LEFT
              description: this field configures blc average calculation window left
              bitOffset: 11
              bitWidth: 11
              access: read-write
            - name: BLC_WINDOW_VNUM
              description: this field configures blc average calculation window vnum
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: BLC_WINDOW_HNUM
              description: this field configures blc average calculation window hnum
              bitOffset: 26
              bitWidth: 4
              access: read-write
            - name: BLC_FILTER_EN
              description: "this bit configures enable blc average input filter. 0: disable, 1: enable"
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: BLC_CTRL2
          description: blc black threshold control register
          addressOffset: 412
          size: 32
          fields:
            - name: BLC_R3_TH
              description: this field configures black threshold when get blc average of bottom right channel
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: BLC_R2_TH
              description: this field configures black threshold when get blc average of bottom left channel
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: BLC_R1_TH
              description: this field configures black threshold when get blc average of top right channel
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: BLC_R0_TH
              description: this field configures black threshold when get blc average of top left channel
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: BLC_MEAN
          description: results of the average of black window
          addressOffset: 416
          size: 32
          fields:
            - name: BLC_R3_MEAN
              description: this field represents the average black value of bottom right channel
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: BLC_R2_MEAN
              description: this field represents the average black value of bottom left channel
              bitOffset: 8
              bitWidth: 8
              access: read-only
            - name: BLC_R1_MEAN
              description: this field represents the average black value of top right channel
              bitOffset: 16
              bitWidth: 8
              access: read-only
            - name: BLC_R0_MEAN
              description: this field represents the average black value of top left channel
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: HIST_MODE
          description: histogram mode control register
          addressOffset: 420
          size: 32
          resetValue: 4
          fields:
            - name: HIST_MODE
              description: "this field configures statistic mode. 0: RAW_B, 1: RAW_GB, 2: RAW_GR 3: RAW_R, 4: RGB, 5:YUV_Y, 6:YUV_U, 7:YUV_V"
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: HIST_COEFF
          description: histogram rgb to gray coefficients register
          addressOffset: 424
          size: 32
          resetValue: 5592405
          fields:
            - name: B
              description: "this field configures coefficient of B when set hist_mode to RGB, sum of coeff_r and coeff_g and coeff_b should be 256"
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: G
              description: "this field configures coefficient of G when set hist_mode to RGB, sum of coeff_r and coeff_g and coeff_b should be 256"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: R
              description: "this field configures coefficient of R when set hist_mode to RGB, sum of coeff_r and coeff_g and coeff_b should be 256"
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: HIST_OFFS
          description: histogram window offsets register
          addressOffset: 428
          size: 32
          fields:
            - name: HIST_Y_OFFS
              description: this field configures y coordinate of first window
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: HIST_X_OFFS
              description: this field configures x coordinate of first window
              bitOffset: 16
              bitWidth: 12
              access: read-write
      - register:
          name: HIST_SIZE
          description: histogram sub-window size register
          addressOffset: 432
          size: 32
          resetValue: 1179680
          fields:
            - name: HIST_Y_SIZE
              description: this field configures y direction size of subwindow
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: HIST_X_SIZE
              description: this field configures x direction size of subwindow
              bitOffset: 16
              bitWidth: 9
              access: read-write
      - register:
          name: HIST_SEG0
          description: histogram bin control register 0
          addressOffset: 436
          size: 32
          resetValue: 270544960
          fields:
            - name: HIST_SEG_3_4
              description: this field configures threshold of histogram bin 3 and bin 4
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HIST_SEG_2_3
              description: this field configures threshold of histogram bin 2 and bin 3
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HIST_SEG_1_2
              description: this field configures threshold of histogram bin 1 and bin 2
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: HIST_SEG_0_1
              description: this field configures threshold of histogram bin 0 and bin 1
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: HIST_SEG1
          description: histogram bin control register 1
          addressOffset: 440
          size: 32
          resetValue: 1348497536
          fields:
            - name: HIST_SEG_7_8
              description: this field configures threshold of histogram bin 7 and bin 8
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HIST_SEG_6_7
              description: this field configures threshold of histogram bin 6 and bin 7
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HIST_SEG_5_6
              description: this field configures threshold of histogram bin 5 and bin 6
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: HIST_SEG_4_5
              description: this field configures threshold of histogram bin 4 and bin 5
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: HIST_SEG2
          description: histogram bin control register 2
          addressOffset: 444
          size: 32
          resetValue: 2426450112
          fields:
            - name: HIST_SEG_11_12
              description: this field configures threshold of histogram bin 11 and bin 12
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HIST_SEG_10_11
              description: this field configures threshold of histogram bin 10 and bin 11
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HIST_SEG_9_10
              description: this field configures threshold of histogram bin 9 and bin 10
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: HIST_SEG_8_9
              description: this field configures threshold of histogram bin 8 and bin 9
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: HIST_SEG3
          description: histogram bin control register 3
          addressOffset: 448
          size: 32
          resetValue: 13689072
          fields:
            - name: HIST_SEG_14_15
              description: this field configures threshold of histogram bin 14 and bin 15
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HIST_SEG_13_14
              description: this field configures threshold of histogram bin 13 and bin 14
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HIST_SEG_12_13
              description: this field configures threshold of histogram bin 12 and bin 13
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: HIST_WEIGHT0
          description: histogram sub-window weight register 0
          addressOffset: 452
          size: 32
          resetValue: 16843009
          fields:
            - name: HIST_WEIGHT_03
              description: this field configures weight of subwindow 03
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HIST_WEIGHT_02
              description: this field configures weight of subwindow 02
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HIST_WEIGHT_01
              description: this field configures weight of subwindow 01
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: HIST_WEIGHT_00
              description: this field configures weight of subwindow 00 and sum of all weight should be 256
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: HIST_WEIGHT1
          description: histogram sub-window weight register 1
          addressOffset: 456
          size: 32
          resetValue: 16843009
          fields:
            - name: HIST_WEIGHT_12
              description: this field configures weight of subwindow 12
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HIST_WEIGHT_11
              description: this field configures weight of subwindow 11
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HIST_WEIGHT_10
              description: this field configures weight of subwindow 10
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: HIST_WEIGHT_04
              description: this field configures weight of subwindow 04
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: HIST_WEIGHT2
          description: histogram sub-window weight register 2
          addressOffset: 460
          size: 32
          resetValue: 16843009
          fields:
            - name: HIST_WEIGHT_21
              description: this field configures weight of subwindow 21
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HIST_WEIGHT_20
              description: this field configures weight of subwindow 20
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HIST_WEIGHT_14
              description: this field configures weight of subwindow 04
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: HIST_WEIGHT_13
              description: this field configures weight of subwindow 13
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: HIST_WEIGHT3
          description: histogram sub-window weight register 3
          addressOffset: 464
          size: 32
          resetValue: 3892379905
          fields:
            - name: HIST_WEIGHT_30
              description: this field configures weight of subwindow 30
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HIST_WEIGHT_24
              description: this field configures weight of subwindow 24
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HIST_WEIGHT_23
              description: this field configures weight of subwindow 23
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: HIST_WEIGHT_22
              description: this field configures weight of subwindow 22
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: HIST_WEIGHT4
          description: histogram sub-window weight register 4
          addressOffset: 468
          size: 32
          resetValue: 16843009
          fields:
            - name: HIST_WEIGHT_34
              description: this field configures weight of subwindow 34
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HIST_WEIGHT_33
              description: this field configures weight of subwindow 33
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HIST_WEIGHT_32
              description: this field configures weight of subwindow 32
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: HIST_WEIGHT_31
              description: this field configures weight of subwindow 31
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: HIST_WEIGHT5
          description: histogram sub-window weight register 5
          addressOffset: 472
          size: 32
          resetValue: 16843009
          fields:
            - name: HIST_WEIGHT_43
              description: this field configures weight of subwindow 43
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HIST_WEIGHT_42
              description: this field configures weight of subwindow 42
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HIST_WEIGHT_41
              description: this field configures weight of subwindow 41
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: HIST_WEIGHT_40
              description: this field configures weight of subwindow 40
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: HIST_WEIGHT6
          description: histogram sub-window weight register 6
          addressOffset: 476
          size: 32
          resetValue: 1
          fields:
            - name: HIST_WEIGHT_44
              description: this field configures weight of subwindow 44
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: HIST_BIN0
          description: result of histogram bin 0
          addressOffset: 480
          size: 32
          fields:
            - name: HIST_BIN_0
              description: this field represents result of histogram bin 0
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: HIST_BIN1
          description: result of histogram bin 1
          addressOffset: 484
          size: 32
          fields:
            - name: HIST_BIN_1
              description: this field represents result of histogram bin 1
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: HIST_BIN2
          description: result of histogram bin 2
          addressOffset: 488
          size: 32
          fields:
            - name: HIST_BIN_2
              description: this field represents result of histogram bin 2
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: HIST_BIN3
          description: result of histogram bin 3
          addressOffset: 492
          size: 32
          fields:
            - name: HIST_BIN_3
              description: this field represents result of histogram bin 3
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: HIST_BIN4
          description: result of histogram bin 4
          addressOffset: 496
          size: 32
          fields:
            - name: HIST_BIN_4
              description: this field represents result of histogram bin 4
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: HIST_BIN5
          description: result of histogram bin 5
          addressOffset: 500
          size: 32
          fields:
            - name: HIST_BIN_5
              description: this field represents result of histogram bin 5
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: HIST_BIN6
          description: result of histogram bin 6
          addressOffset: 504
          size: 32
          fields:
            - name: HIST_BIN_6
              description: this field represents result of histogram bin 6
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: HIST_BIN7
          description: result of histogram bin 7
          addressOffset: 508
          size: 32
          fields:
            - name: HIST_BIN_7
              description: this field represents result of histogram bin 7
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: HIST_BIN8
          description: result of histogram bin 8
          addressOffset: 512
          size: 32
          fields:
            - name: HIST_BIN_8
              description: this field represents result of histogram bin 8
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: HIST_BIN9
          description: result of histogram bin 9
          addressOffset: 516
          size: 32
          fields:
            - name: HIST_BIN_9
              description: this field represents result of histogram bin 9
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: HIST_BIN10
          description: result of histogram bin 10
          addressOffset: 520
          size: 32
          fields:
            - name: HIST_BIN_10
              description: this field represents result of histogram bin 10
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: HIST_BIN11
          description: result of histogram bin 11
          addressOffset: 524
          size: 32
          fields:
            - name: HIST_BIN_11
              description: this field represents result of histogram bin 11
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: HIST_BIN12
          description: result of histogram bin 12
          addressOffset: 528
          size: 32
          fields:
            - name: HIST_BIN_12
              description: this field represents result of histogram bin 12
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: HIST_BIN13
          description: result of histogram bin 13
          addressOffset: 532
          size: 32
          fields:
            - name: HIST_BIN_13
              description: this field represents result of histogram bin 13
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: HIST_BIN14
          description: result of histogram bin 14
          addressOffset: 536
          size: 32
          fields:
            - name: HIST_BIN_14
              description: this field represents result of histogram bin 14
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: HIST_BIN15
          description: result of histogram bin 15
          addressOffset: 540
          size: 32
          fields:
            - name: HIST_BIN_15
              description: this field represents result of histogram bin 15
              bitOffset: 0
              bitWidth: 17
              access: read-only
      - register:
          name: MEM_AUX_CTRL_0
          description: mem aux control register 0
          addressOffset: 544
          size: 32
          resetValue: 320869152
          fields:
            - name: HEADER_MEM_AUX_CTRL
              description: this field configures the mem_aux of isp input buffer memory
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: DPC_LUT_MEM_AUX_CTRL
              description: this field represents this field configures the mem_aux of dpc lut memory
              bitOffset: 16
              bitWidth: 14
              access: read-write
      - register:
          name: MEM_AUX_CTRL_1
          description: mem aux control register 1
          addressOffset: 548
          size: 32
          resetValue: 320869152
          fields:
            - name: LSC_LUT_R_GR_MEM_AUX_CTRL
              description: this field configures the mem_aux of lsc r gr lut memory
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: LSC_LUT_GB_B_MEM_AUX_CTRL
              description: this field configures the mem_aux of lsc gb b lut memory
              bitOffset: 16
              bitWidth: 14
              access: read-write
      - register:
          name: MEM_AUX_CTRL_2
          description: mem aux control register 2
          addressOffset: 552
          size: 32
          resetValue: 320869152
          fields:
            - name: BF_MATRIX_MEM_AUX_CTRL
              description: this field configures the mem_aux of bf line buffer memory
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: DPC_MATRIX_MEM_AUX_CTRL
              description: this field configures the mem_aux of dpc line buffer memory
              bitOffset: 16
              bitWidth: 14
              access: read-write
      - register:
          name: MEM_AUX_CTRL_3
          description: mem aux control register 3
          addressOffset: 556
          size: 32
          resetValue: 320869152
          fields:
            - name: SHARP_MATRIX_Y_MEM_AUX_CTRL
              description: this field configures the mem_aux of sharp y line buffer memory
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: DEMOSAIC_MATRIX_MEM_AUX_CTRL
              description: this field configures the mem_aux of demosaic line buffer memory
              bitOffset: 16
              bitWidth: 14
              access: read-write
      - register:
          name: MEM_AUX_CTRL_4
          description: mem aux control register 4
          addressOffset: 560
          size: 32
          resetValue: 4896
          fields:
            - name: SHARP_MATRIX_UV_MEM_AUX_CTRL
              description: this field configures the mem_aux of sharp uv line buffer memory
              bitOffset: 0
              bitWidth: 14
              access: read-write
      - register:
          name: YUV_FORMAT
          description: yuv format control register
          addressOffset: 564
          size: 32
          fields:
            - name: YUV_MODE
              description: "this bit configures the yuv mode. 0: ITU-R BT.601, 1: ITU-R BT.709"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: YUV_RANGE
              description: "this bit configures the yuv range. 0: full range, 1: limit range"
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: RDN_ECO_CS
          description: rdn eco cs register
          addressOffset: 568
          size: 32
          fields:
            - name: RDN_ECO_EN
              description: rdn_eco_en
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RDN_ECO_RESULT
              description: rdn_eco_result
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: RDN_ECO_LOW
          description: rdn eco all low register
          addressOffset: 572
          size: 32
          fields:
            - name: RDN_ECO_LOW
              description: rdn_eco_low
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RDN_ECO_HIGH
          description: rdn eco all high register
          addressOffset: 576
          size: 32
          resetValue: 4294967295
          fields:
            - name: RDN_ECO_HIGH
              description: rdn_eco_high
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: JPEG
    description: JPEG Codec
    groupName: JPEG
    baseAddress: 1342726144
    addressBlock:
      - offset: 0
        size: 176
        usage: registers
    interrupt:
      - name: JPEG
        value: 95
    registers:
      - register:
          name: CONFIG
          description: Control and configuration registers
          addressOffset: 0
          size: 32
          resetValue: 4229464
          fields:
            - name: FSM_RST
              description: fsm reset
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: JPEG_START
              description: start to compress a new pic(in dma reg mode)
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: QNR_PRESITION
              description: "0:8bit qnr,1:12bit qnr(TBD)"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FF_CHECK_EN
              description: "enable whether to add \"00\" after \"ff\""
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SAMPLE_SEL
              description: "0:yuv444,1:yuv422, 2:yuv420"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DMA_LINKLIST_MODE
              description: "1:use linklist to configure dma"
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: DEBUG_DIRECT_OUT_EN
              description: "0:normal mode,1:debug mode for direct output from input"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: GRAY_SEL
              description: "0:use non-fifo way to access qnr ram,1:use fifo way to access qnr ram"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: LQNR_TBL_SEL
              description: choose  luminance quntization table id(TBD)
              bitOffset: 9
              bitWidth: 2
              access: read-write
            - name: CQNR_TBL_SEL
              description: choose  chrominance quntization table id (TBD)
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: COLOR_SPACE
              description: "configure picture's color space:0-rb888,1-yuv422,2-rgb565, 3-gray"
              bitOffset: 13
              bitWidth: 2
              access: read-write
            - name: DHT_FIFO_EN
              description: "0:use non-fifo way to write dht len_total/codemin/value table,1:use fifo way to write dht len_total/codemin/value table. Reading dht len_total/codemin/value table only has nonfifo way"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: MEM_CLK_FORCE_ON
              description: "force memory's clock enabled"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: JFIF_VER
              description: "decode pause period to trigger decode_timeout int, the timeout periods =2 power (reg_decode_timeout_thres) -1"
              bitOffset: 17
              bitWidth: 6
              access: read-write
            - name: DECODE_TIMEOUT_TASK_SEL
              description: "0: software use reset to abort decode process ,1: decoder abort decode process by itself"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SOFT_RST
              description: "when set to 1, soft reset JPEG module except jpeg_reg module"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: FIFO_RST
              description: fifo reset
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: PIXEL_REV
              description: reverse the source color pixel
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: TAILER_EN
              description: "set this bit to add EOI of \"0xffd9\" at the end of bitstream"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: PAUSE_EN
              description: set this bit to pause jpeg encoding
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: MEM_FORCE_PD
              description: "0: no operation,1:force jpeg memory to power down"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: MEM_FORCE_PU
              description: "0: no operation,1:force jpeg memory to power up"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: MODE
              description: "0:encoder mode, 1: decoder mode"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DQT_INFO
          description: Control and configuration registers
          addressOffset: 4
          size: 32
          resetValue: 50462976
          fields:
            - name: T0_DQT_INFO
              description: "Configure dqt table0's quantization coefficient precision in bit[7:4], configure dqt table0's table id in bit[3:0]"
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: T1_DQT_INFO
              description: "Configure dqt table1's quantization coefficient precision in bit[7:4], configure dqt table1's table id in bit[3:0]"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: T2_DQT_INFO
              description: "Configure dqt table2's quantization coefficient precision in bit[7:4], configure dqt table2's table id in bit[3:0]"
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: T3_DQT_INFO
              description: "Configure dqt table3's quantization coefficient precision in bit[7:4], configure dqt table3's table id in bit[3:0]"
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: PIC_SIZE
          description: Control and configuration registers
          addressOffset: 8
          size: 32
          resetValue: 41943520
          fields:
            - name: VA
              description: "configure picture's height. when encode, the max configurable bits is 14, when decode, the max configurable bits is 16"
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: HA
              description: "configure picture's width. when encode, the max configurable bits is 14, when decode, the max configurable bits is 16"
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: T0QNR
          description: Control and configuration registers
          addressOffset: 16
          size: 32
          fields:
            - name: T0_QNR_VAL
              description: write this reg to configure 64 quantization coefficient in t0 table
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: T1QNR
          description: Control and configuration registers
          addressOffset: 20
          size: 32
          fields:
            - name: CHROMINANCE_QNR_VAL
              description: write this reg to configure 64 quantization coefficient in t1 table
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: T2QNR
          description: Control and configuration registers
          addressOffset: 24
          size: 32
          fields:
            - name: T2_QNR_VAL
              description: write this reg to configure 64 quantization coefficient in t2 table
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: T3QNR
          description: Control and configuration registers
          addressOffset: 28
          size: 32
          fields:
            - name: T3_QNR_VAL
              description: write this reg to configure 64 quantization coefficient in t3 table
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DECODE_CONF
          description: Control and configuration registers
          addressOffset: 32
          size: 32
          resetValue: 1594032128
          fields:
            - name: RESTART_INTERVAL
              description: configure restart interval in DRI marker when decode
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: COMPONENT_NUM
              description: configure number of components in frame when decode
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SW_DHT_EN
              description: software decode dht table enable
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: SOS_CHECK_BYTE_NUM
              description: Configure the byte number to check next sos marker in the multi-scan picture after one scan is decoded down. The real check number is reg_sos_check_byte_num+1
              bitOffset: 25
              bitWidth: 2
              access: read-write
            - name: RST_CHECK_BYTE_NUM
              description: Configure the byte number to check next rst marker after one rst interval is decoded down. The real check number is reg_rst_check_byte_num+1
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: MULTI_SCAN_ERR_CHECK
              description: reserved for decoder
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: DEZIGZAG_READY_CTL
              description: reserved for decoder
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: C0
          description: Control and configuration registers
          addressOffset: 36
          size: 32
          resetValue: 4352
          fields:
            - name: DQT_TBL_SEL
              description: choose  c0 quntization table id (TBD)
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: Y_FACTOR
              description: vertical sampling factor of c0
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: X_FACTOR
              description: horizontal sampling factor of c0
              bitOffset: 12
              bitWidth: 4
              access: read-write
            - name: ID
              description: the identifier of c0
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: C1
          description: Control and configuration registers
          addressOffset: 40
          size: 32
          resetValue: 4352
          fields:
            - name: DQT_TBL_SEL
              description: choose  c1 quntization table id (TBD)
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: Y_FACTOR
              description: vertical sampling factor of c1
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: X_FACTOR
              description: horizontal sampling factor of c1
              bitOffset: 12
              bitWidth: 4
              access: read-write
            - name: ID
              description: the identifier of c1
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: C2
          description: Control and configuration registers
          addressOffset: 44
          size: 32
          resetValue: 4352
          fields:
            - name: DQT_TBL_SEL
              description: choose  c2 quntization table id (TBD)
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: Y_FACTOR
              description: vertical sampling factor of c2
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: X_FACTOR
              description: horizontal sampling factor of c2
              bitOffset: 12
              bitWidth: 4
              access: read-write
            - name: ID
              description: the identifier of c2
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: C3
          description: Control and configuration registers
          addressOffset: 48
          size: 32
          resetValue: 4352
          fields:
            - name: DQT_TBL_SEL
              description: choose  c3 quntization table id (TBD)
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: Y_FACTOR
              description: vertical sampling factor of c3
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: X_FACTOR
              description: horizontal sampling factor of c3
              bitOffset: 12
              bitWidth: 4
              access: read-write
            - name: ID
              description: the identifier of c3
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: DHT_INFO
          description: Control and configuration registers
          addressOffset: 52
          size: 32
          resetValue: 4112
          fields:
            - name: DC0_DHT_ID
              description: configure dht dc table 0 id
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: DC1_DHT_ID
              description: configure dht dc table 1 id
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: AC0_DHT_ID
              description: configure dht ac table 0 id
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: AC1_DHT_ID
              description: configure dht ac table 1 id
              bitOffset: 12
              bitWidth: 4
              access: read-write
      - register:
          name: INT_RAW
          description: Interrupt raw registers
          addressOffset: 56
          size: 32
          fields:
            - name: DONE_INT_RAW
              description: This raw interrupt bit turns to high level when JPEG finishes encoding a picture..
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RLE_PARALLEL_ERR_INT_RAW
              description: The raw interrupt bit to sign that rle parallel error when decoding.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CID_ERR_INT_RAW
              description: The raw interrupt bit to sign that scan id check with component fails when decoding.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: C_DHT_DC_ID_ERR_INT_RAW
              description: "The raw interrupt bit to sign that scan component's dc dht id check with dc dht table's id fails when decoding."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: C_DHT_AC_ID_ERR_INT_RAW
              description: "The raw interrupt bit to sign that scan component's ac dht id check with ac dht table's id fails when decoding."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: C_DQT_ID_ERR_INT_RAW
              description: "The raw interrupt bit to sign that scan component's dqt id check with dqt table's id fails when decoding."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RST_UXP_ERR_INT_RAW
              description: The raw interrupt bit to sign that RST header marker is detected but restart interval is 0 when decoding.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RST_CHECK_NONE_ERR_INT_RAW
              description: The raw interrupt bit to sign that RST header marker is not detected but restart interval is not 0 when decoding.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RST_CHECK_POS_ERR_INT_RAW
              description: The raw interrupt bit to sign that RST header marker position mismatches with restart interval when decoding.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_INT_RAW
              description: The raw interrupt bit turns to high level when the last pixel of one square has been transmitted for Tx channel.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SR_COLOR_MODE_ERR_INT_RAW
              description: The raw interrupt bit to sign that the selected source color mode is not supported.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DCT_DONE_INT_RAW
              description: The raw interrupt bit to sign that one dct calculation is finished.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: BS_LAST_BLOCK_EOF_INT_RAW
              description: The raw interrupt bit to sign that the coding process for last block is finished.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SCAN_CHECK_NONE_ERR_INT_RAW
              description: The raw interrupt bit to sign that SOS header marker is not detected but there are still components left to be decoded.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SCAN_CHECK_POS_ERR_INT_RAW
              description: The raw interrupt bit to sign that SOS header marker position wrong when decoding.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: UXP_DET_INT_RAW
              description: The raw interrupt bit to sign that unsupported header marker is detected when decoding.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: EN_FRAME_EOF_ERR_INT_RAW
              description: The raw interrupt bit to sign that received pixel blocks are smaller than expected when encoding.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: EN_FRAME_EOF_LACK_INT_RAW
              description: The raw interrupt bit to sign that the frame eof sign bit from dma input is missing when encoding. But the number of pixel blocks is enough.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: DE_FRAME_EOF_ERR_INT_RAW
              description: The raw interrupt bit to sign that decoded blocks are smaller than expected when decoding.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: DE_FRAME_EOF_LACK_INT_RAW
              description: The raw interrupt bit to sign that the either frame eof from dma input or eoi marker is missing when encoding. But the number of decoded blocks is enough.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SOS_UNMATCH_ERR_INT_RAW
              description: "The raw interrupt bit to sign that the component number of a scan is 0 or does not match the sos marker's length when decoding."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: MARKER_ERR_FST_SCAN_INT_RAW
              description: The raw interrupt bit to sign that the first scan has header marker error when decoding.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: MARKER_ERR_OTHER_SCAN_INT_RAW
              description: The raw interrupt bit to sign that the following scans but not the first scan have header marker error when decoding.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: UNDET_INT_RAW
              description: The raw interrupt bit to sign that JPEG format is not detected at the eof data of a packet when decoding.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: DECODE_TIMEOUT_INT_RAW
              description: The raw interrupt bit to sign that decode pause time is longer than the setting decode timeout time when decoding.
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ENA
          description: Interrupt enable registers
          addressOffset: 60
          size: 32
          fields:
            - name: DONE_INT_ENA
              description: This enable interrupt bit turns to high level when JPEG finishes encoding a picture..
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RLE_PARALLEL_ERR_INT_ENA
              description: The enable interrupt bit to sign that rle parallel error when decoding.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CID_ERR_INT_ENA
              description: The enable interrupt bit to sign that scan id check with component fails when decoding.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: C_DHT_DC_ID_ERR_INT_ENA
              description: "The enable interrupt bit to sign that scan component's dc dht id check with dc dht table's id fails when decoding."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: C_DHT_AC_ID_ERR_INT_ENA
              description: "The enable interrupt bit to sign that scan component's ac dht id check with ac dht table's id fails when decoding."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: C_DQT_ID_ERR_INT_ENA
              description: "The enable interrupt bit to sign that scan component's dqt id check with dqt table's id fails when decoding."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RST_UXP_ERR_INT_ENA
              description: The enable interrupt bit to sign that RST header marker is detected but restart interval is 0 when decoding.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RST_CHECK_NONE_ERR_INT_ENA
              description: The enable interrupt bit to sign that RST header marker is not detected but restart interval is not 0 when decoding.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RST_CHECK_POS_ERR_INT_ENA
              description: The enable interrupt bit to sign that RST header marker position mismatches with restart interval when decoding.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_INT_ENA
              description: The enable interrupt bit turns to high level when the last pixel of one square has been transmitted for Tx channel.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SR_COLOR_MODE_ERR_INT_ENA
              description: The enable interrupt bit to sign that the selected source color mode is not supported.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DCT_DONE_INT_ENA
              description: The enable interrupt bit to sign that one dct calculation is finished.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: BS_LAST_BLOCK_EOF_INT_ENA
              description: The enable interrupt bit to sign that the coding process for last block is finished.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SCAN_CHECK_NONE_ERR_INT_ENA
              description: The enable interrupt bit to sign that SOS header marker is not detected but there are still components left to be decoded.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SCAN_CHECK_POS_ERR_INT_ENA
              description: The enable interrupt bit to sign that SOS header marker position wrong when decoding.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: UXP_DET_INT_ENA
              description: The enable interrupt bit to sign that unsupported header marker is detected when decoding.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: EN_FRAME_EOF_ERR_INT_ENA
              description: The enable interrupt bit to sign that received pixel blocks are smaller than expected when encoding.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: EN_FRAME_EOF_LACK_INT_ENA
              description: The enable interrupt bit to sign that the frame eof sign bit from dma input is missing when encoding. But the number of pixel blocks is enough.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: DE_FRAME_EOF_ERR_INT_ENA
              description: The enable interrupt bit to sign that decoded blocks are smaller than expected when decoding.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: DE_FRAME_EOF_LACK_INT_ENA
              description: The enable interrupt bit to sign that the either frame eof from dma input or eoi marker is missing when encoding. But the number of decoded blocks is enough.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SOS_UNMATCH_ERR_INT_ENA
              description: "The enable interrupt bit to sign that the component number of a scan is 0 or does not match the sos marker's length when decoding."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: MARKER_ERR_FST_SCAN_INT_ENA
              description: The enable interrupt bit to sign that the first scan has header marker error when decoding.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: MARKER_ERR_OTHER_SCAN_INT_ENA
              description: The enable interrupt bit to sign that the following scans but not the first scan have header marker error when decoding.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: UNDET_INT_ENA
              description: The enable interrupt bit to sign that JPEG format is not detected at the eof data of a packet when decoding.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: DECODE_TIMEOUT_INT_ENA
              description: The enable interrupt bit to sign that decode pause time is longer than the setting decode timeout time when decoding.
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Interrupt status registers
          addressOffset: 64
          size: 32
          fields:
            - name: DONE_INT_ST
              description: This status interrupt bit turns to high level when JPEG finishes encoding a picture..
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: RLE_PARALLEL_ERR_INT_ST
              description: The status interrupt bit to sign that rle parallel error when decoding.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CID_ERR_INT_ST
              description: The status interrupt bit to sign that scan id check with component fails when decoding.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: C_DHT_DC_ID_ERR_INT_ST
              description: "The status interrupt bit to sign that scan component's dc dht id check with dc dht table's id fails when decoding."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: C_DHT_AC_ID_ERR_INT_ST
              description: "The status interrupt bit to sign that scan component's ac dht id check with ac dht table's id fails when decoding."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: C_DQT_ID_ERR_INT_ST
              description: "The status interrupt bit to sign that scan component's dqt id check with dqt table's id fails when decoding."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: RST_UXP_ERR_INT_ST
              description: The status interrupt bit to sign that RST header marker is detected but restart interval is 0 when decoding.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: RST_CHECK_NONE_ERR_INT_ST
              description: The status interrupt bit to sign that RST header marker is not detected but restart interval is not 0 when decoding.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: RST_CHECK_POS_ERR_INT_ST
              description: The status interrupt bit to sign that RST header marker position mismatches with restart interval when decoding.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: OUT_EOF_INT_ST
              description: The status interrupt bit turns to high level when the last pixel of one square has been transmitted for Tx channel.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SR_COLOR_MODE_ERR_INT_ST
              description: The status interrupt bit to sign that the selected source color mode is not supported.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: DCT_DONE_INT_ST
              description: The status interrupt bit to sign that one dct calculation is finished.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: BS_LAST_BLOCK_EOF_INT_ST
              description: The status interrupt bit to sign that the coding process for last block is finished.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SCAN_CHECK_NONE_ERR_INT_ST
              description: The status interrupt bit to sign that SOS header marker is not detected but there are still components left to be decoded.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SCAN_CHECK_POS_ERR_INT_ST
              description: The status interrupt bit to sign that SOS header marker position wrong when decoding.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: UXP_DET_INT_ST
              description: The status interrupt bit to sign that unsupported header marker is detected when decoding.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: EN_FRAME_EOF_ERR_INT_ST
              description: The status interrupt bit to sign that received pixel blocks are smaller than expected when encoding.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: EN_FRAME_EOF_LACK_INT_ST
              description: The status interrupt bit to sign that the frame eof sign bit from dma input is missing when encoding. But the number of pixel blocks is enough.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: DE_FRAME_EOF_ERR_INT_ST
              description: The status interrupt bit to sign that decoded blocks are smaller than expected when decoding.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: DE_FRAME_EOF_LACK_INT_ST
              description: The status interrupt bit to sign that the either frame eof from dma input or eoi marker is missing when encoding. But the number of decoded blocks is enough.
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: SOS_UNMATCH_ERR_INT_ST
              description: "The status interrupt bit to sign that the component number of a scan is 0 or does not match the sos marker's length when decoding."
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: MARKER_ERR_FST_SCAN_INT_ST
              description: The status interrupt bit to sign that the first scan has header marker error when decoding.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: MARKER_ERR_OTHER_SCAN_INT_ST
              description: The status interrupt bit to sign that the following scans but not the first scan have header marker error when decoding.
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: UNDET_INT_ST
              description: The status interrupt bit to sign that JPEG format is not detected at the eof data of a packet when decoding.
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: DECODE_TIMEOUT_INT_ST
              description: The status interrupt bit to sign that decode pause time is longer than the setting decode timeout time when decoding.
              bitOffset: 24
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          description: Interrupt clear registers
          addressOffset: 68
          size: 32
          fields:
            - name: DONE_INT_CLR
              description: This clear interrupt bit turns to high level when JPEG finishes encoding a picture..
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: RLE_PARALLEL_ERR_INT_CLR
              description: The clear interrupt bit to sign that rle parallel error when decoding.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CID_ERR_INT_CLR
              description: The clear interrupt bit to sign that scan id check with component fails when decoding.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: C_DHT_DC_ID_ERR_INT_CLR
              description: "The clear interrupt bit to sign that scan component's dc dht id check with dc dht table's id fails when decoding."
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: C_DHT_AC_ID_ERR_INT_CLR
              description: "The clear interrupt bit to sign that scan component's ac dht id check with ac dht table's id fails when decoding."
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: C_DQT_ID_ERR_INT_CLR
              description: "The clear interrupt bit to sign that scan component's dqt id check with dqt table's id fails when decoding."
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: RST_UXP_ERR_INT_CLR
              description: The clear interrupt bit to sign that RST header marker is detected but restart interval is 0 when decoding.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: RST_CHECK_NONE_ERR_INT_CLR
              description: The clear interrupt bit to sign that RST header marker is not detected but restart interval is not 0 when decoding.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: RST_CHECK_POS_ERR_INT_CLR
              description: The clear interrupt bit to sign that RST header marker position mismatches with restart interval when decoding.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: OUT_EOF_INT_CLR
              description: The clear interrupt bit turns to high level when the last pixel of one square has been transmitted for Tx channel.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SR_COLOR_MODE_ERR_INT_CLR
              description: The clear interrupt bit to sign that the selected source color mode is not supported.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: DCT_DONE_INT_CLR
              description: The clear interrupt bit to sign that one dct calculation is finished.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: BS_LAST_BLOCK_EOF_INT_CLR
              description: The clear interrupt bit to sign that the coding process for last block is finished.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: SCAN_CHECK_NONE_ERR_INT_CLR
              description: The clear interrupt bit to sign that SOS header marker is not detected but there are still components left to be decoded.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SCAN_CHECK_POS_ERR_INT_CLR
              description: The clear interrupt bit to sign that SOS header marker position wrong when decoding.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: UXP_DET_INT_CLR
              description: The clear interrupt bit to sign that unsupported header marker is detected when decoding.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: EN_FRAME_EOF_ERR_INT_CLR
              description: The clear interrupt bit to sign that received pixel blocks are smaller than expected when encoding.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: EN_FRAME_EOF_LACK_INT_CLR
              description: The clear interrupt bit to sign that the frame eof sign bit from dma input is missing when encoding. But the number of pixel blocks is enough.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: DE_FRAME_EOF_ERR_INT_CLR
              description: The clear interrupt bit to sign that decoded blocks are smaller than expected when decoding.
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: DE_FRAME_EOF_LACK_INT_CLR
              description: The clear interrupt bit to sign that the either frame eof from dma input or eoi marker is missing when encoding. But the number of decoded blocks is enough.
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: SOS_UNMATCH_ERR_INT_CLR
              description: "The clear interrupt bit to sign that the component number of a scan is 0 or does not match the sos marker's length when decoding."
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: MARKER_ERR_FST_SCAN_INT_CLR
              description: The clear interrupt bit to sign that the first scan has header marker error when decoding.
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: MARKER_ERR_OTHER_SCAN_INT_CLR
              description: The clear interrupt bit to sign that the following scans but not the first scan have header marker error when decoding.
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: UNDET_INT_CLR
              description: The clear interrupt bit to sign that JPEG format is not detected at the eof data of a packet when decoding.
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: DECODE_TIMEOUT_INT_CLR
              description: The clear interrupt bit to sign that decode pause time is longer than the setting decode timeout time when decoding.
              bitOffset: 24
              bitWidth: 1
              access: write-only
      - register:
          name: STATUS0
          description: Trace and Debug registers
          addressOffset: 72
          size: 32
          fields:
            - name: BITSTREAM_EOF_VLD_CNT
              description: the valid bit count for last bitstream
              bitOffset: 11
              bitWidth: 6
              access: read-only
            - name: DCTOUT_ZZSCAN_ADDR
              description: the zig-zag read addr from dctout_ram
              bitOffset: 17
              bitWidth: 6
              access: read-only
            - name: QNRVAL_ZZSCAN_ADDR
              description: the zig-zag read addr from qnrval_ram
              bitOffset: 23
              bitWidth: 6
              access: read-only
            - name: REG_STATE_YUV
              description: the state of jpeg fsm
              bitOffset: 29
              bitWidth: 3
              access: read-only
      - register:
          name: STATUS2
          description: Trace and Debug registers
          addressOffset: 76
          size: 32
          resetValue: 134217728
          fields:
            - name: SOURCE_PIXEL
              description: source pixels fetched from dma
              bitOffset: 0
              bitWidth: 24
              access: read-only
            - name: LAST_BLOCK
              description: indicate the encoding process for the last mcu of the picture
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: LAST_MCU
              description: indicate the encoding process for the last block of the picture
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: LAST_DC
              description: indicate the encoding process is at the header of the last block of the picture
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: PACKFIFO_READY
              description: "the jpeg pack_fifo ready signal, high active"
              bitOffset: 27
              bitWidth: 1
              access: read-only
      - register:
          name: STATUS3
          description: Trace and Debug registers
          addressOffset: 80
          size: 32
          fields:
            - name: YO
              description: component y transferred from rgb input
              bitOffset: 0
              bitWidth: 9
              access: read-only
            - name: Y_READY
              description: "component y valid signal, high active"
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: CBO
              description: component cb transferred from rgb input
              bitOffset: 10
              bitWidth: 9
              access: read-only
            - name: CB_READY
              description: "component cb valid signal, high active"
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: CRO
              description: component cr transferred from rgb input
              bitOffset: 20
              bitWidth: 9
              access: read-only
            - name: CR_READY
              description: "component cr valid signal, high active"
              bitOffset: 29
              bitWidth: 1
              access: read-only
      - register:
          name: STATUS4
          description: Trace and Debug registers
          addressOffset: 84
          size: 32
          fields:
            - name: HFM_BITSTREAM
              description: the hufman bitstream during encoding process
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DHT_TOTLEN_DC0
          description: Trace and Debug registers
          addressOffset: 88
          size: 32
          fields:
            - name: DHT_TOTLEN_DC0
              description: write the numbers of 1~n codeword length sum from 1~16 of dc0 table
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DHT_VAl_DC0
          description: Trace and Debug registers
          addressOffset: 92
          size: 32
          fields:
            - name: DHT_VAL_DC0
              description: write codeword corresponding huffman values of dc0 table
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DHT_TOTLEN_AC0
          description: Trace and Debug registers
          addressOffset: 96
          size: 32
          fields:
            - name: DHT_TOTLEN_AC0
              description: write the numbers of 1~n codeword length sum from 1~16 of ac0 table
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DHT_VAl_AC0
          description: Trace and Debug registers
          addressOffset: 100
          size: 32
          fields:
            - name: DHT_VAL_AC0
              description: write codeword corresponding huffman values of ac0 table
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DHT_TOTLEN_DC1
          description: Trace and Debug registers
          addressOffset: 104
          size: 32
          fields:
            - name: DHT_TOTLEN_DC1
              description: write the numbers of 1~n codeword length sum from 1~16 of dc1 table
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DHT_VAl_DC1
          description: Trace and Debug registers
          addressOffset: 108
          size: 32
          fields:
            - name: DHT_VAL_DC1
              description: write codeword corresponding huffman values of dc1 table
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DHT_TOTLEN_AC1
          description: Trace and Debug registers
          addressOffset: 112
          size: 32
          fields:
            - name: DHT_TOTLEN_AC1
              description: write the numbers of 1~n codeword length sum from 1~16 of ac1 table
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DHT_VAl_AC1
          description: Trace and Debug registers
          addressOffset: 116
          size: 32
          fields:
            - name: DHT_VAL_AC1
              description: write codeword corresponding huffman values of ac1 table
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DHT_CODEMIN_DC0
          description: Trace and Debug registers
          addressOffset: 120
          size: 32
          fields:
            - name: DHT_CODEMIN_DC0
              description: write the minimum codeword of  code length from 1~16 of dc0 table. The codeword is left shifted to the MSB position of a 16bit word
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DHT_CODEMIN_AC0
          description: Trace and Debug registers
          addressOffset: 124
          size: 32
          fields:
            - name: DHT_CODEMIN_AC0
              description: write the minimum codeword of  code length from 1~16 of ac0 table. The codeword is left shifted to the MSB position of a 16bit word
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DHT_CODEMIN_DC1
          description: Trace and Debug registers
          addressOffset: 128
          size: 32
          fields:
            - name: DHT_CODEMIN_DC1
              description: write the minimum codeword of  code length from 1~16 of dc1 table. The codeword is left shifted to the MSB position of a 16bit word
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DHT_CODEMIN_AC1
          description: Trace and Debug registers
          addressOffset: 132
          size: 32
          fields:
            - name: DHT_CODEMIN_AC1
              description: write the minimum codeword of  code length from 1~16 of ac1 table. The codeword is left shifted to the MSB position of a 16bit word
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DECODER_STATUS0
          description: Trace and Debug registers
          addressOffset: 136
          size: 32
          fields:
            - name: DECODE_BYTE_CNT
              description: Reserved
              bitOffset: 0
              bitWidth: 26
              access: read-only
            - name: HEADER_DEC_ST
              description: Reserved
              bitOffset: 26
              bitWidth: 4
              access: read-only
            - name: DECODE_SAMPLE_SEL
              description: Reserved
              bitOffset: 30
              bitWidth: 2
              access: read-only
      - register:
          name: DECODER_STATUS1
          description: Trace and Debug registers
          addressOffset: 140
          size: 32
          fields:
            - name: ENCODE_DATA
              description: Reserved
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: COUNT_Q
              description: Reserved
              bitOffset: 16
              bitWidth: 7
              access: read-only
            - name: MCU_FSM_READY
              description: Reserved
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: DECODE_DATA
              description: Reserved
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: DECODER_STATUS2
          description: Trace and Debug registers
          addressOffset: 144
          size: 32
          fields:
            - name: COMP_BLOCK_NUM
              description: Reserved
              bitOffset: 0
              bitWidth: 26
              access: read-only
            - name: SCAN_NUM
              description: Reserved
              bitOffset: 26
              bitWidth: 3
              access: read-only
            - name: RST_CHECK_WAIT
              description: Reserved
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: SCAN_CHECK_WAIT
              description: Reserved
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: MCU_IN_PROC
              description: Reserved
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: DECODER_STATUS3
          description: Trace and Debug registers
          addressOffset: 148
          size: 32
          fields:
            - name: LOOKUP_DATA
              description: Reserved
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DECODER_STATUS4
          description: Trace and Debug registers
          addressOffset: 152
          size: 32
          fields:
            - name: BLOCK_EOF_CNT
              description: Reserved
              bitOffset: 0
              bitWidth: 26
              access: read-only
            - name: DEZIGZAG_READY
              description: Reserved
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: DE_FRAME_EOF_CHECK
              description: Reserved
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: DE_DMA2D_IN_PUSH
              description: Reserved
              bitOffset: 28
              bitWidth: 1
              access: read-only
      - register:
          name: DECODER_STATUS5
          description: Trace and Debug registers
          addressOffset: 156
          size: 32
          fields:
            - name: IDCT_HFM_DATA
              description: Reserved
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: NS0
              description: Reserved
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: NS1
              description: Reserved
              bitOffset: 19
              bitWidth: 3
              access: read-only
            - name: NS2
              description: Reserved
              bitOffset: 22
              bitWidth: 3
              access: read-only
            - name: NS3
              description: Reserved
              bitOffset: 25
              bitWidth: 3
              access: read-only
            - name: DATA_LAST_O
              description: Reserved
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: RDN_RESULT
              description: redundant registers for jpeg
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: RDN_ENA
              description: redundant control registers for jpeg
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: STATUS5
          description: Trace and Debug registers
          addressOffset: 160
          size: 32
          fields:
            - name: PIC_BLOCK_NUM
              description: Reserved
              bitOffset: 0
              bitWidth: 24
              access: read-only
      - register:
          name: ECO_LOW
          description: Trace and Debug registers
          addressOffset: 164
          size: 32
          fields:
            - name: RDN_ECO_LOW
              description: redundant registers for jpeg
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ECO_HIGH
          description: Trace and Debug registers
          addressOffset: 168
          size: 32
          resetValue: 4294967295
          fields:
            - name: RDN_ECO_HIGH
              description: redundant registers for jpeg
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SYS
          description: Trace and Debug registers
          addressOffset: 248
          size: 32
          fields:
            - name: CLK_EN
              description: Reserved
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: VERSION
          description: Trace and Debug registers
          addressOffset: 252
          size: 32
          resetValue: 34673040
          fields:
            - name: JPEG_VER
              description: Reserved
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: LCD_CAM
    description: Camera/LCD Controller
    groupName: LCDCAM
    baseAddress: 1343078400
    addressBlock:
      - offset: 0
        size: 76
        usage: registers
    registers:
      - register:
          name: LCD_CLOCK
          description: LCD clock config register.
          addressOffset: 0
          size: 32
          resetValue: 2115
          fields:
            - name: LCD_CLKCNT_N
              description: f_LCD_PCLK = f_LCD_CLK / (reg_clkcnt_N + 1) when reg_clk_equ_sysclk is 0.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: LCD_CLK_EQU_SYSCLK
              description: "1: f_LCD_PCLK = f_LCD_CLK. 0: f_LCD_PCLK = f_LCD_CLK / (reg_clkcnt_N + 1)."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: LCD_CK_IDLE_EDGE
              description: "1: LCD_PCLK line is high when idle     0: LCD_PCLK line is low when idle."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: LCD_CK_OUT_EDGE
              description: "1: LCD_PCLK line is high in the first half data cycle.     0: LCD_PCLK line is low in the second half data cycle."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: LCD_CLKM_DIV_NUM
              description: Integral LCD clock divider value
              bitOffset: 9
              bitWidth: 8
              access: read-write
            - name: LCD_CLKM_DIV_B
              description: Fractional clock divider numerator value
              bitOffset: 17
              bitWidth: 6
              access: read-write
            - name: LCD_CLKM_DIV_A
              description: Fractional clock divider denominator value
              bitOffset: 23
              bitWidth: 6
              access: read-write
            - name: LCD_CLK_SEL
              description: "Select LCD module source clock. 0: no clock. 1: APLL. 2: CLK160. 3: no clock."
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: CLK_EN
              description: Set this bit to enable clk gate
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: CAM_CTRL
          description: CAM config register.
          addressOffset: 4
          size: 32
          resetValue: 2048
          fields:
            - name: CAM_STOP_EN
              description: "Camera stop enable signal, 1: camera stops when DMA Rx FIFO is full. 0: Not stop."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CAM_VSYNC_FILTER_THRES
              description: Filter threshold value for CAM_VSYNC signal.
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: CAM_UPDATE
              description: "1: Update Camera registers, will be cleared by hardware. 0 : Not care."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CAM_BYTE_ORDER
              description: "1: Change data bit order, change CAM_DATA_in[7:0] to CAM_DATA_in[0:7] in one byte mode, and bits[15:0] to bits[0:15] in two byte mode.  0: Not change."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CAM_BIT_ORDER
              description: "1: invert data byte order, only valid in 2 byte mode. 0: Not change."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CAM_LINE_INT_EN
              description: "1: Enable to generate CAM_HS_INT. 0: Disable."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CAM_VS_EOF_EN
              description: "1: CAM_VSYNC to generate in_suc_eof. 0: in_suc_eof is controlled by reg_cam_rec_data_cyclelen."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CAM_CLKM_DIV_NUM
              description: Integral Camera clock divider value
              bitOffset: 9
              bitWidth: 8
              access: read-write
            - name: CAM_CLKM_DIV_B
              description: Fractional clock divider numerator value
              bitOffset: 17
              bitWidth: 6
              access: read-write
            - name: CAM_CLKM_DIV_A
              description: Fractional clock divider denominator value
              bitOffset: 23
              bitWidth: 6
              access: read-write
            - name: CAM_CLK_SEL
              description: "Select Camera module source clock. 0: no clock. 1: APLL. 2: CLK160. 3: no clock."
              bitOffset: 29
              bitWidth: 2
              access: read-write
      - register:
          name: CAM_CTRL1
          description: CAM config register.
          addressOffset: 8
          size: 32
          fields:
            - name: CAM_REC_DATA_BYTELEN
              description: Camera receive data byte length minus 1 to set DMA in_suc_eof_int.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CAM_LINE_INT_NUM
              description: The line number minus 1 to generate cam_hs_int.
              bitOffset: 16
              bitWidth: 6
              access: read-write
            - name: CAM_CLK_INV
              description: "1: Invert  the input signal CAM_PCLK. 0: Not invert."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: CAM_VSYNC_FILTER_EN
              description: "1: Enable CAM_VSYNC filter function. 0: bypass."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: CAM_2BYTE_EN
              description: "1: The bit number of input data is 9~16.  0: The bit number of input data is 0~8."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: CAM_DE_INV
              description: "CAM_DE invert enable signal, valid in high level."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: CAM_HSYNC_INV
              description: "CAM_HSYNC invert enable signal, valid in high level."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CAM_VSYNC_INV
              description: "CAM_VSYNC invert enable signal, valid in high level."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: CAM_VH_DE_MODE_EN
              description: "1: Input control signals are CAM_DE CAM_HSYNC and CAM_VSYNC. 0: Input control signals are CAM_DE and CAM_VSYNC."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CAM_START
              description: Camera module start signal.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: CAM_RESET
              description: Camera module reset signal.
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: CAM_AFIFO_RESET
              description: Camera AFIFO reset signal.
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: CAM_RGB_YUV
          description: CAM YUV/RGB converter configuration register.
          addressOffset: 12
          size: 32
          resetValue: 12582912
          fields:
            - name: CAM_CONV_8BITS_DATA_INV
              description: "1:invert every two 8bits input data. 2. disabled."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CAM_CONV_YUV2YUV_MODE
              description: "0: to yuv422. 1: to yuv420. 2: to yuv411. 3: disabled.  To enable yuv2yuv mode, trans_mode must be set to 1."
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: CAM_CONV_YUV_MODE
              description: "0: yuv422. 1: yuv420. 2: yuv411. When in yuv2yuv mode, yuv_mode decides the yuv mode of Data_in"
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: CAM_CONV_PROTOCOL_MODE
              description: "0:BT601. 1:BT709."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CAM_CONV_DATA_OUT_MODE
              description: "LIMIT or FULL mode of Data out. 0: limit. 1: full"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: CAM_CONV_DATA_IN_MODE
              description: "LIMIT or FULL mode of Data in. 0: limit. 1: full"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CAM_CONV_MODE_8BITS_ON
              description: "0: 16bits mode. 1: 8bits mode."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: CAM_CONV_TRANS_MODE
              description: "0: YUV to RGB. 1: RGB to YUV."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: CAM_CONV_ENABLE
              description: "0: Bypass converter. 1: Enable converter."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LCD_RGB_YUV
          description: LCD YUV/RGB converter configuration register.
          addressOffset: 16
          size: 32
          resetValue: 12582912
          fields:
            - name: LCD_CONV_8BITS_DATA_INV
              description: "1:invert every two 8bits input data. 2. disabled."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: LCD_CONV_TXTORX
              description: "0: txtorx mode off. 1: txtorx mode on."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: LCD_CONV_YUV2YUV_MODE
              description: "0: to yuv422. 1: to yuv420. 2: to yuv411. 3: disabled.  To enable yuv2yuv mode, trans_mode must be set to 1."
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: LCD_CONV_YUV_MODE
              description: "0: yuv422. 1: yuv420. 2: yuv411. When in yuv2yuv mode, yuv_mode decides the yuv mode of Data_in"
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: LCD_CONV_PROTOCOL_MODE
              description: "0:BT601. 1:BT709."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: LCD_CONV_DATA_OUT_MODE
              description: "LIMIT or FULL mode of Data out. 0: limit. 1: full"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: LCD_CONV_DATA_IN_MODE
              description: "LIMIT or FULL mode of Data in. 0: limit. 1: full"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: LCD_CONV_MODE_8BITS_ON
              description: "0: 16bits mode. 1: 8bits mode."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: LCD_CONV_TRANS_MODE
              description: "0: YUV to RGB. 1: RGB to YUV."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LCD_CONV_ENABLE
              description: "0: Bypass converter. 1: Enable converter."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LCD_USER
          description: LCD config register.
          addressOffset: 20
          size: 32
          resetValue: 1
          fields:
            - name: LCD_DOUT_CYCLELEN
              description: The output data cycles minus 1 of LCD module.
              bitOffset: 0
              bitWidth: 13
              access: read-write
            - name: LCD_ALWAYS_OUT_EN
              description: "LCD always output when LCD is in LCD_DOUT state, unless reg_lcd_start is cleared or reg_lcd_reset is set."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: LCD_DOUT_BYTE_SWIZZLE_MODE
              description: "0: ABAB->BABA. 1: ABC->ACB. 2: ABC->BAC. 3: ABC->BCA. 4:ABC->CAB. 5:ABC->CBA"
              bitOffset: 14
              bitWidth: 3
              access: read-write
            - name: LCD_DOUT_BYTE_SWIZZLE_ENABLE
              description: "1: enable byte swizzle 0: disable"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: LCD_DOUT_BIT_ORDER
              description: "1: change bit order in every byte. 0: Not change."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: LCD_BYTE_MODE
              description: "2: 24bit mode. 1: 16bit mode. 0: 8bit mode"
              bitOffset: 19
              bitWidth: 2
              access: read-write
            - name: LCD_UPDATE
              description: "1: Update LCD registers, will be cleared by hardware. 0 : Not care."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: LCD_BIT_ORDER
              description: "1: Change data bit order, change LCD_DATA_out[7:0] to LCD_DATA_out[0:7] in one byte mode, and bits[15:0] to bits[0:15] in two byte mode.  0: Not change."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: LCD_BYTE_ORDER
              description: "1: invert data byte order, only valid in 2 byte mode. 0: Not change."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: LCD_DOUT
              description: "1: Be able to send data out in LCD sequence when LCD starts. 0: Disable."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: LCD_DUMMY
              description: "1: Enable DUMMY phase in LCD sequence when LCD starts. 0: Disable."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: LCD_CMD
              description: "1: Be able to send command in LCD sequence when LCD starts. 0: Disable."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: LCD_START
              description: "LCD start sending data enable signal, valid in high level."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: LCD_RESET
              description: The value of  command.
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: LCD_DUMMY_CYCLELEN
              description: The dummy cycle length minus 1.
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: LCD_CMD_2_CYCLE_EN
              description: "The cycle length of command phase. 1: 2 cycles. 0: 1 cycle."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LCD_MISC
          description: LCD config register.
          addressOffset: 24
          size: 32
          resetValue: 192
          fields:
            - name: LCD_WIRE_MODE
              description: "The wire width of LCD output. 0: 8bit. 1: 16bit 2: 24bit"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: LCD_VFK_CYCLELEN
              description: The setup cycle length minus 1 in LCD non-RGB mode.
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: LCD_VBK_CYCLELEN
              description: "The vertical back blank region cycle length minus 1 in LCD RGB mode, or the hold time cycle length in LCD non-RGB mode."
              bitOffset: 12
              bitWidth: 13
              access: read-write
            - name: LCD_NEXT_FRAME_EN
              description: "1: Send the next frame data when the current frame is sent out. 0: LCD stops when the current frame is sent out."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: LCD_BK_EN
              description: "1: Enable blank region when LCD sends data out. 0: No blank region."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: LCD_AFIFO_RESET
              description: LCD AFIFO reset signal.
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: LCD_CD_DATA_SET
              description: "1: LCD_CD = !reg_cd_idle_edge when lcd_st[2:0] is in LCD_DOUT state.  0: LCD_CD = reg_cd_idle_edge."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: LCD_CD_DUMMY_SET
              description: "1: LCD_CD = !reg_cd_idle_edge when lcd_st[2:0] is in LCD_DUMMY state.  0: LCD_CD = reg_cd_idle_edge."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: LCD_CD_CMD_SET
              description: "1: LCD_CD = !reg_cd_idle_edge when lcd_st[2:0] is in LCD_CMD state.  0: LCD_CD = reg_cd_idle_edge."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LCD_CD_IDLE_EDGE
              description: The default value of LCD_CD.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LCD_CTRL
          description: LCD config register.
          addressOffset: 28
          size: 32
          fields:
            - name: LCD_HB_FRONT
              description: It is the horizontal blank front porch of a frame.
              bitOffset: 0
              bitWidth: 11
              access: read-write
            - name: LCD_VA_HEIGHT
              description: It is the vertical active height of a frame.
              bitOffset: 11
              bitWidth: 10
              access: read-write
            - name: LCD_VT_HEIGHT
              description: It is the vertical total height of a frame.
              bitOffset: 21
              bitWidth: 10
              access: read-write
            - name: LCD_RGB_MODE_EN
              description: "1: Enable LCD RGB mode. 0: Disable LCD RGB mode."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LCD_CTRL1
          description: LCD config register.
          addressOffset: 32
          size: 32
          fields:
            - name: LCD_VB_FRONT
              description: It is the vertical blank front porch of a frame.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: LCD_HA_WIDTH
              description: It is the horizontal active width of a frame.
              bitOffset: 8
              bitWidth: 12
              access: read-write
            - name: LCD_HT_WIDTH
              description: It is the horizontal total width of a frame.
              bitOffset: 20
              bitWidth: 12
              access: read-write
      - register:
          name: LCD_CTRL2
          description: LCD config register.
          addressOffset: 36
          size: 32
          resetValue: 65537
          fields:
            - name: LCD_VSYNC_WIDTH
              description: It is the position of LCD_VSYNC active pulse in a line.
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: LCD_VSYNC_IDLE_POL
              description: It is the idle value of LCD_VSYNC.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: LCD_DE_IDLE_POL
              description: It is the idle value of LCD_DE.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: LCD_HS_BLANK_EN
              description: "1: The pulse of LCD_HSYNC is out in vertical blanking lines RGB mode. 0: LCD_HSYNC pulse is valid only in active region lines in RGB mode."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: LCD_HSYNC_WIDTH
              description: It is the position of LCD_HSYNC active pulse in a line.
              bitOffset: 16
              bitWidth: 7
              access: read-write
            - name: LCD_HSYNC_IDLE_POL
              description: It is the idle value of LCD_HSYNC.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: LCD_HSYNC_POSITION
              description: It is the position of LCD_HSYNC active pulse in a line.
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: LCD_FIRST_CMD_VAL
          description: LCD config register.
          addressOffset: 40
          size: 32
          fields:
            - name: LCD_FIRST_CMD_VALUE
              description: The LCD write command value of first cmd cycle.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LCD_LATTER_CMD_VAL
          description: LCD config register.
          addressOffset: 44
          size: 32
          fields:
            - name: LCD_LATTER_CMD_VALUE
              description: The LCD write command value of latter cmd cycle.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LCD_DLY_MODE_CFG1
          description: LCD config register.
          addressOffset: 48
          size: 32
          fields:
            - name: DOUT16_MODE
              description: "The output data bit 0 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DOUT17_MODE
              description: "The output data bit 2 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DOUT18_MODE
              description: "The output data bit 4 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DOUT19_MODE
              description: "The output data bit 6 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DOUT20_MODE
              description: "The output data bit 8 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: DOUT21_MODE
              description: "The output data bit 10 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DOUT22_MODE
              description: "The output data bit 12 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DOUT23_MODE
              description: "The output data bit 14 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: LCD_CD_MODE
              description: "The output LCD_CD is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: LCD_DE_MODE
              description: "The output LCD_DE is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: LCD_HSYNC_MODE
              description: "The output LCD_HSYNC is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: LCD_VSYNC_MODE
              description: "The output LCD_VSYNC is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          name: LCD_DLY_MODE_CFG2
          description: LCD config register.
          addressOffset: 56
          size: 32
          fields:
            - name: DOUT0_MODE
              description: "The output data bit 0 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DOUT1_MODE
              description: "The output data bit 2 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: DOUT2_MODE
              description: "The output data bit 4 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: DOUT3_MODE
              description: "The output data bit 6 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: DOUT4_MODE
              description: "The output data bit 8 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: DOUT5_MODE
              description: "The output data bit 10 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DOUT6_MODE
              description: "The output data bit 12 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DOUT7_MODE
              description: "The output data bit 14 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DOUT8_MODE
              description: "The output data bit 16 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DOUT9_MODE
              description: "The output data bit 18 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: DOUT10_MODE
              description: "The output data bit 20 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: DOUT11_MODE
              description: "The output data bit 22 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: DOUT12_MODE
              description: "The output data bit 24 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: DOUT13_MODE
              description: "The output data bit 26 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: DOUT14_MODE
              description: "The output data bit 28 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: DOUT15_MODE
              description: "The output data bit 30 is delayed by module clock LCD_CLK. 0: output without delayed. 1: delay by the positive edge of LCD_CLK. 2: delay by the negative edge of LCD_CLK."
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: LC_DMA_INT_ENA
          description: LCDCAM interrupt enable register.
          addressOffset: 100
          size: 32
          fields:
            - name: LCD_VSYNC_INT_ENA
              description: The enable bit for LCD frame end interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LCD_TRANS_DONE_INT_ENA
              description: The enable bit for lcd transfer end interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CAM_VSYNC_INT_ENA
              description: The enable bit for Camera frame end interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CAM_HS_INT_ENA
              description: The enable bit for Camera line interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: LC_DMA_INT_RAW
          description: "LCDCAM interrupt raw register, valid in level."
          addressOffset: 104
          size: 32
          fields:
            - name: LCD_VSYNC_INT_RAW
              description: The raw bit for LCD frame end interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: LCD_TRANS_DONE_INT_RAW
              description: The raw bit for lcd transfer end interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CAM_VSYNC_INT_RAW
              description: The raw bit for Camera frame end interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CAM_HS_INT_RAW
              description: The raw bit for Camera line interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: LC_DMA_INT_ST
          description: LCDCAM interrupt status register.
          addressOffset: 108
          size: 32
          fields:
            - name: LCD_VSYNC_INT_ST
              description: The status bit for LCD frame end interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: LCD_TRANS_DONE_INT_ST
              description: The status bit for lcd transfer end interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CAM_VSYNC_INT_ST
              description: The status bit for Camera frame end interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CAM_HS_INT_ST
              description: The status bit for Camera transfer end interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: LC_DMA_INT_CLR
          description: LCDCAM interrupt clear register.
          addressOffset: 112
          size: 32
          fields:
            - name: LCD_VSYNC_INT_CLR
              description: The clear bit for LCD frame end interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: LCD_TRANS_DONE_INT_CLR
              description: The clear bit for lcd transfer end interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CAM_VSYNC_INT_CLR
              description: The clear bit for Camera frame end interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CAM_HS_INT_CLR
              description: The clear bit for Camera line interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
      - register:
          name: LC_REG_DATE
          description: Version register
          addressOffset: 252
          size: 32
          resetValue: 36712592
          fields:
            - name: LC_DATE
              description: LCD_CAM version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: LEDC
    description: LED Control PWM (Pulse Width Modulation)
    groupName: LEDC
    baseAddress: 1343041536
    addressBlock:
      - offset: 0
        size: 292
        usage: registers
    interrupt:
      - name: LEDC
        value: 52
    registers:
      - register:
          dim: 8
          dimIncrement: 20
          name: CH%s_CONF0
          description: Configuration register 0 for channel %s
          addressOffset: 0
          size: 32
          fields:
            - name: TIMER_SEL_CH
              description: "Configures which timer is channel %s selected.\\\\0: Select timer0\\\\1: Select timer1\\\\2: Select timer2\\\\3: Select timer3"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SIG_OUT_EN_CH
              description: "Configures whether or not to enable signal output on channel %s.\\\\0: Signal output disable\\\\1: Signal output enable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: IDLE_LV_CH
              description: "Configures the output value when channel %s is inactive. Valid only when  LEDC_SIG_OUT_EN_CH%s is 0.\\\\0: Output level is low\\\\1: Output level is high"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PARA_UP_CH
              description: "Configures whether or not to update LEDC_HPOINT_CH%s, LEDC_DUTY_START_CH%s, LEDC_SIG_OUT_EN_CH%s, LEDC_TIMER_SEL_CH%s, LEDC_DUTY_NUM_CH%s, LEDC_DUTY_CYCLE_CH%s, LEDC_DUTY_SCALE_CH%s, LEDC_DUTY_INC_CH%s, and LEDC_OVF_CNT_EN_CH%s fields for channel %s, and will be automatically cleared by hardware.\\\\0: Invalid. No effect\\\\1: Update"
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: OVF_NUM_CH
              description: Configures the maximum times of overflow minus 1.The LEDC_OVF_CNT_CH%s_INT interrupt will be triggered when channel %s overflows for (LEDC_OVF_NUM_CH%s + 1) times.
              bitOffset: 5
              bitWidth: 10
              access: read-write
            - name: OVF_CNT_EN_CH
              description: "Configures whether or not to enable the ovf_cnt of channel %s.\\\\0: Disable\\\\1: Enable"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_RESET_CH
              description: "Configures whether or not to reset the  ovf_cnt of channel %s.\\\\0: Invalid. No effect\\\\1: Reset the ovf_cnt"
              bitOffset: 16
              bitWidth: 1
              access: write-only
      - register:
          dim: 8
          dimIncrement: 20
          name: CH%s_HPOINT
          description: High point register for channel %s
          addressOffset: 4
          size: 32
          fields:
            - name: HPOINT_CH
              description: Configures high point of signal output on channel %s. The output value changes to high when the selected timers has reached the value specified by this register.
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          dim: 8
          dimIncrement: 20
          name: CH%s_DUTY
          description: Initial duty cycle register for channel %s
          addressOffset: 8
          size: 32
          fields:
            - name: DUTY_CH
              description: Configures the duty of signal output on channel %s.
              bitOffset: 0
              bitWidth: 25
              access: read-write
      - register:
          dim: 8
          dimIncrement: 20
          name: CH%s_CONF1
          description: Configuration register 1 for channel %s
          addressOffset: 12
          size: 32
          fields:
            - name: DUTY_START_CH
              description: "Configures whether the duty cycle fading configurations take effect.\\\\0: Not take effect\\\\1: Take effect"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          dim: 8
          dimIncrement: 20
          name: CH%s_DUTY_R
          description: Current duty cycle register for channel %s
          addressOffset: 16
          size: 32
          fields:
            - name: DUTY_CH_R
              description: Represents the current duty of output signal on channel %s.
              bitOffset: 0
              bitWidth: 25
              access: read-only
      - register:
          dim: 4
          dimIncrement: 8
          name: TIMER%s_CONF
          description: Timer %s configuration register
          addressOffset: 160
          size: 32
          resetValue: 16777216
          fields:
            - name: TIMER_DUTY_RES
              description: Configures the range of the counter in timer %s.
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: CLK_DIV_TIMER
              description: Configures the divisor for the divider in timer %s.The least significant eight bits represent the fractional part.
              bitOffset: 5
              bitWidth: 18
              access: read-write
            - name: TIMER_PAUSE
              description: "Configures whether or not to pause the counter in timer %s.\\\\0: Normal\\\\1: Pause"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TIMER_RST
              description: "Configures whether or not to reset timer %s. The counter will show 0 after reset.\\\\0: Not reset\\\\1: Reset"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TICK_SEL_TIMER
              description: Configures which clock is timer %s selected. Unused.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TIMER_PARA_UP
              description: "Configures whether or not to update LEDC_CLK_DIV_TIMER%s and LEDC_TIMER%s_DUTY_RES.\\\\0: Invalid. No effect\\\\1: Update"
              bitOffset: 26
              bitWidth: 1
              access: write-only
      - register:
          dim: 4
          dimIncrement: 8
          name: TIMER%s_VALUE
          description: Timer %s current counter value register
          addressOffset: 164
          size: 32
          fields:
            - name: TIMER_CNT
              description: Represents the current counter value of timer %s.
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: INT_RAW
          description: Interrupt raw status register
          addressOffset: 192
          size: 32
          fields:
            - name: TIMER0_OVF_INT_RAW
              description: "Raw status bit: The raw interrupt status of LEDC_TIMER0_OVF_INT. Triggered when the timer0 has reached its maximum counter value."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMER1_OVF_INT_RAW
              description: "Raw status bit: The raw interrupt status of LEDC_TIMER1_OVF_INT. Triggered when the timer1 has reached its maximum counter value."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMER2_OVF_INT_RAW
              description: "Raw status bit: The raw interrupt status of LEDC_TIMER2_OVF_INT. Triggered when the timer2 has reached its maximum counter value."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TIMER3_OVF_INT_RAW
              description: "Raw status bit: The raw interrupt status of LEDC_TIMER3_OVF_INT. Triggered when the timer3 has reached its maximum counter value."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH0_INT_RAW
              description: "Raw status bit: The raw interrupt status of LEDC_DUTY_CHNG_END_CH0_INT. Triggered when the fading of duty has finished."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH1_INT_RAW
              description: "Raw status bit: The raw interrupt status of LEDC_DUTY_CHNG_END_CH1_INT. Triggered when the fading of duty has finished."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH2_INT_RAW
              description: "Raw status bit: The raw interrupt status of LEDC_DUTY_CHNG_END_CH2_INT. Triggered when the fading of duty has finished."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH3_INT_RAW
              description: "Raw status bit: The raw interrupt status of LEDC_DUTY_CHNG_END_CH3_INT. Triggered when the fading of duty has finished."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH4_INT_RAW
              description: "Raw status bit: The raw interrupt status of LEDC_DUTY_CHNG_END_CH4_INT. Triggered when the fading of duty has finished."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH5_INT_RAW
              description: "Raw status bit: The raw interrupt status of LEDC_DUTY_CHNG_END_CH5_INT. Triggered when the fading of duty has finished."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH6_INT_RAW
              description: "Raw status bit: The raw interrupt status of LEDC_DUTY_CHNG_END_CH6_INT. Triggered when the fading of duty has finished."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH7_INT_RAW
              description: "Raw status bit: The raw interrupt status of LEDC_DUTY_CHNG_END_CH7_INT. Triggered when the fading of duty has finished."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH0_INT_RAW
              description: "Raw status bit: The raw interrupt status of LEDC_OVF_CNT_CH0_INT. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH0."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH1_INT_RAW
              description: "Raw status bit: The raw interrupt status of LEDC_OVF_CNT_CH1_INT. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH1."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH2_INT_RAW
              description: "Raw status bit: The raw interrupt status of LEDC_OVF_CNT_CH2_INT. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH2."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH3_INT_RAW
              description: "Raw status bit: The raw interrupt status of LEDC_OVF_CNT_CH3_INT. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH3."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH4_INT_RAW
              description: "Raw status bit: The raw interrupt status of LEDC_OVF_CNT_CH4_INT. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH4."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH5_INT_RAW
              description: "Raw status bit: The raw interrupt status of LEDC_OVF_CNT_CH5_INT. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH5."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH6_INT_RAW
              description: "Raw status bit: The raw interrupt status of LEDC_OVF_CNT_CH6_INT. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH6."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH7_INT_RAW
              description: "Raw status bit: The raw interrupt status of LEDC_OVF_CNT_CH7_INT. Triggered when the ovf_cnt has reached the value specified by LEDC_OVF_NUM_CH7."
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Interrupt masked status register
          addressOffset: 196
          size: 32
          fields:
            - name: TIMER0_OVF_INT_ST
              description: "Masked status bit: The masked interrupt status of LEDC_TIMER0_OVF_INT. Valid only when LEDC_TIMER0_OVF_INT_ENA is set to 1."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TIMER1_OVF_INT_ST
              description: "Masked status bit: The masked interrupt status of LEDC_TIMER1_OVF_INT. Valid only when LEDC_TIMER1_OVF_INT_ENA is set to 1."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TIMER2_OVF_INT_ST
              description: "Masked status bit: The masked interrupt status of LEDC_TIMER2_OVF_INT. Valid only when LEDC_TIMER2_OVF_INT_ENA is set to 1."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TIMER3_OVF_INT_ST
              description: "Masked status bit: The masked interrupt status of LEDC_TIMER3_OVF_INT. Valid only when LEDC_TIMER3_OVF_INT_ENA is set to 1."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH0_INT_ST
              description: "Masked status bit: The masked interrupt status of LEDC_DUTY_CHNG_END_CH0_INT. Valid only when LEDC_DUTY_CHNG_END_CH0_INT_ENA is set to 1."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH1_INT_ST
              description: "Masked status bit: The masked interrupt status of LEDC_DUTY_CHNG_END_CH1_INT. Valid only when LEDC_DUTY_CHNG_END_CH1_INT_ENA is set to 1."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH2_INT_ST
              description: "Masked status bit: The masked interrupt status of LEDC_DUTY_CHNG_END_CH2_INT. Valid only when LEDC_DUTY_CHNG_END_CH2_INT_ENA is set to 1."
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH3_INT_ST
              description: "Masked status bit: The masked interrupt status of LEDC_DUTY_CHNG_END_CH3_INT. Valid only when LEDC_DUTY_CHNG_END_CH3_INT_ENA is set to 1."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH4_INT_ST
              description: "Masked status bit: The masked interrupt status of LEDC_DUTY_CHNG_END_CH4_INT. Valid only when LEDC_DUTY_CHNG_END_CH4_INT_ENA is set to 1."
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH5_INT_ST
              description: "Masked status bit: The masked interrupt status of LEDC_DUTY_CHNG_END_CH5_INT. Valid only when LEDC_DUTY_CHNG_END_CH5_INT_ENA is set to 1."
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH6_INT_ST
              description: "Masked status bit: The masked interrupt status of LEDC_DUTY_CHNG_END_CH6_INT. Valid only when LEDC_DUTY_CHNG_END_CH6_INT_ENA is set to 1."
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: DUTY_CHNG_END_CH7_INT_ST
              description: "Masked status bit: The masked interrupt status of LEDC_DUTY_CHNG_END_CH7_INT. Valid only when LEDC_DUTY_CHNG_END_CH7_INT_ENA is set to 1."
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH0_INT_ST
              description: "Masked status bit: The masked interrupt status of LEDC_OVF_CNT_CH0_INT. Valid only when LEDC_OVF_CNT_CH0_INT_ENA is set to 1."
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH1_INT_ST
              description: "Masked status bit: The masked interrupt status of LEDC_OVF_CNT_CH1_INT. Valid only when LEDC_OVF_CNT_CH1_INT_ENA is set to 1."
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH2_INT_ST
              description: "Masked status bit: The masked interrupt status of LEDC_OVF_CNT_CH2_INT. Valid only when LEDC_OVF_CNT_CH2_INT_ENA is set to 1."
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH3_INT_ST
              description: "Masked status bit: The masked interrupt status of LEDC_OVF_CNT_CH3_INT. Valid only when LEDC_OVF_CNT_CH3_INT_ENA is set to 1."
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH4_INT_ST
              description: "Masked status bit: The masked interrupt status of LEDC_OVF_CNT_CH4_INT. Valid only when LEDC_OVF_CNT_CH4_INT_ENA is set to 1."
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH5_INT_ST
              description: "Masked status bit: The masked interrupt status of LEDC_OVF_CNT_CH5_INT. Valid only when LEDC_OVF_CNT_CH5_INT_ENA is set to 1."
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH6_INT_ST
              description: "Masked status bit: The masked interrupt status of LEDC_OVF_CNT_CH6_INT. Valid only when LEDC_OVF_CNT_CH6_INT_ENA is set to 1."
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: OVF_CNT_CH7_INT_ST
              description: "Masked status bit: The masked interrupt status of LEDC_OVF_CNT_CH7_INT. Valid only when LEDC_OVF_CNT_CH7_INT_ENA is set to 1."
              bitOffset: 19
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable register
          addressOffset: 200
          size: 32
          fields:
            - name: TIMER0_OVF_INT_ENA
              description: "Enable bit: Write 1 to enable LEDC_TIMER0_OVF_INT."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMER1_OVF_INT_ENA
              description: "Enable bit: Write 1 to enable LEDC_TIMER1_OVF_INT."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMER2_OVF_INT_ENA
              description: "Enable bit: Write 1 to enable LEDC_TIMER2_OVF_INT."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TIMER3_OVF_INT_ENA
              description: "Enable bit: Write 1 to enable LEDC_TIMER3_OVF_INT."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH0_INT_ENA
              description: "Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH0_INT."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH1_INT_ENA
              description: "Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH1_INT."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH2_INT_ENA
              description: "Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH2_INT."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH3_INT_ENA
              description: "Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH3_INT."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH4_INT_ENA
              description: "Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH4_INT."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH5_INT_ENA
              description: "Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH5_INT."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH6_INT_ENA
              description: "Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH6_INT."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DUTY_CHNG_END_CH7_INT_ENA
              description: "Enable bit: Write 1 to enable LEDC_DUTY_CHNG_END_CH7_INT."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH0_INT_ENA
              description: "Enable bit: Write 1 to enable LEDC_OVF_CNT_CH0_INT."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH1_INT_ENA
              description: "Enable bit: Write 1 to enable LEDC_OVF_CNT_CH1_INT."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH2_INT_ENA
              description: "Enable bit: Write 1 to enable LEDC_OVF_CNT_CH2_INT."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH3_INT_ENA
              description: "Enable bit: Write 1 to enable LEDC_OVF_CNT_CH3_INT."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH4_INT_ENA
              description: "Enable bit: Write 1 to enable LEDC_OVF_CNT_CH4_INT."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH5_INT_ENA
              description: "Enable bit: Write 1 to enable LEDC_OVF_CNT_CH5_INT."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH6_INT_ENA
              description: "Enable bit: Write 1 to enable LEDC_OVF_CNT_CH6_INT."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: OVF_CNT_CH7_INT_ENA
              description: "Enable bit: Write 1 to enable LEDC_OVF_CNT_CH7_INT."
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear register
          addressOffset: 204
          size: 32
          fields:
            - name: TIMER0_OVF_INT_CLR
              description: "Clear bit: Write 1 to clear LEDC_TIMER0_OVF_INT."
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TIMER1_OVF_INT_CLR
              description: "Clear bit: Write 1 to clear LEDC_TIMER1_OVF_INT."
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TIMER2_OVF_INT_CLR
              description: "Clear bit: Write 1 to clear LEDC_TIMER2_OVF_INT."
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TIMER3_OVF_INT_CLR
              description: "Clear bit: Write 1 to clear LEDC_TIMER3_OVF_INT."
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH0_INT_CLR
              description: "Clear bit: Write 1 to clear LEDC_DUTY_CHNG_END_CH0_INT."
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH1_INT_CLR
              description: "Clear bit: Write 1 to clear LEDC_DUTY_CHNG_END_CH1_INT."
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH2_INT_CLR
              description: "Clear bit: Write 1 to clear LEDC_DUTY_CHNG_END_CH2_INT."
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH3_INT_CLR
              description: "Clear bit: Write 1 to clear LEDC_DUTY_CHNG_END_CH3_INT."
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH4_INT_CLR
              description: "Clear bit: Write 1 to clear LEDC_DUTY_CHNG_END_CH4_INT."
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH5_INT_CLR
              description: "Clear bit: Write 1 to clear LEDC_DUTY_CHNG_END_CH5_INT."
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH6_INT_CLR
              description: "Clear bit: Write 1 to clear LEDC_DUTY_CHNG_END_CH6_INT."
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: DUTY_CHNG_END_CH7_INT_CLR
              description: "Clear bit: Write 1 to clear LEDC_DUTY_CHNG_END_CH7_INT."
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH0_INT_CLR
              description: "Clear bit: Write 1 to clear LEDC_OVF_CNT_CH0_INT."
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH1_INT_CLR
              description: "Clear bit: Write 1 to clear LEDC_OVF_CNT_CH1_INT."
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH2_INT_CLR
              description: "Clear bit: Write 1 to clear LEDC_OVF_CNT_CH2_INT."
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH3_INT_CLR
              description: "Clear bit: Write 1 to clear LEDC_OVF_CNT_CH3_INT."
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH4_INT_CLR
              description: "Clear bit: Write 1 to clear LEDC_OVF_CNT_CH4_INT."
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH5_INT_CLR
              description: "Clear bit: Write 1 to clear LEDC_OVF_CNT_CH5_INT."
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH6_INT_CLR
              description: "Clear bit: Write 1 to clear LEDC_OVF_CNT_CH6_INT."
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: OVF_CNT_CH7_INT_CLR
              description: "Clear bit: Write 1 to clear LEDC_OVF_CNT_CH7_INT."
              bitOffset: 19
              bitWidth: 1
              access: write-only
      - register:
          dim: 8
          dimIncrement: 4
          name: CH%s_GAMMA_CONF
          description: Ledc ch%s gamma config register.
          addressOffset: 256
          size: 32
          fields:
            - name: CH_GAMMA_ENTRY_NUM
              description: Configures the number of duty cycle fading rages for LEDC ch%s.
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: CH_GAMMA_PAUSE
              description: "Configures whether or not to pause duty cycle fading of LEDC ch%s.\\\\0: Invalid. No effect\\\\1: Pause"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CH_GAMMA_RESUME
              description: "Configures whether or nor to resume duty cycle fading of LEDC ch%s.\\\\0: Invalid. No effect\\\\1: Resume"
              bitOffset: 6
              bitWidth: 1
              access: write-only
      - register:
          name: EVT_TASK_EN0
          description: Ledc event task enable bit register0.
          addressOffset: 288
          size: 32
          fields:
            - name: EVT_DUTY_CHNG_END_CH0_EN
              description: "Configures whether or not to enable the ledc_ch0_duty_chng_end event.\\\\0: Disable\\\\1: Enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EVT_DUTY_CHNG_END_CH1_EN
              description: "Configures whether or not to enable the ledc_ch1_duty_chng_end event.\\\\0: Disable\\\\1: Enable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: EVT_DUTY_CHNG_END_CH2_EN
              description: "Configures whether or not to enable the ledc_ch2_duty_chng_end event.\\\\0: Disable\\\\1: Enable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: EVT_DUTY_CHNG_END_CH3_EN
              description: "Configures whether or not to enable the ledc_ch3_duty_chng_end event.\\\\0: Disable\\\\1: Enable"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: EVT_DUTY_CHNG_END_CH4_EN
              description: "Configures whether or not to enable the ledc_ch4_duty_chng_end event.\\\\0: Disable\\\\1: Enable"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: EVT_DUTY_CHNG_END_CH5_EN
              description: "Configures whether or not to enable the ledc_ch5_duty_chng_end event.\\\\0: Disable\\\\1: Enable"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: EVT_DUTY_CHNG_END_CH6_EN
              description: "Configures whether or not to enable the ledc_ch6_duty_chng_end event.\\\\0: Disable\\\\1: Enable"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: EVT_DUTY_CHNG_END_CH7_EN
              description: "Configures whether or not to enable the ledc_ch7_duty_chng_end event.\\\\0: Disable\\\\1: Enable"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: EVT_OVF_CNT_PLS_CH0_EN
              description: "Configures whether or not to enable the ledc_ch0_ovf_cnt_pls event.\\\\0: Disable\\\\1: Enable"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: EVT_OVF_CNT_PLS_CH1_EN
              description: "Configures whether or not to enable the ledc_ch1_ovf_cnt_pls event.\\\\0: Disable\\\\1: Enable"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: EVT_OVF_CNT_PLS_CH2_EN
              description: "Configures whether or not to enable the ledc_ch2_ovf_cnt_pls event.\\\\0: Disable\\\\1: Enable"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: EVT_OVF_CNT_PLS_CH3_EN
              description: "Configures whether or not to enable the ledc_ch3_ovf_cnt_pls event.\\\\0: Disable\\\\1: Enable"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: EVT_OVF_CNT_PLS_CH4_EN
              description: "Configures whether or not to enable the ledc_ch4_ovf_cnt_pls event.\\\\0: Disable\\\\1: Enable"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: EVT_OVF_CNT_PLS_CH5_EN
              description: "Configures whether or not to enable the ledc_ch5_ovf_cnt_pls event.\\\\0: Disable\\\\1: Enable"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: EVT_OVF_CNT_PLS_CH6_EN
              description: "Configures whether or not to enable the ledc_ch6_ovf_cnt_pls event.\\\\0: Disable\\\\1: Enable"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: EVT_OVF_CNT_PLS_CH7_EN
              description: "Configures whether or not to enable the ledc_ch7_ovf_cnt_pls event.\\\\0: Disable\\\\1: Enable"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: EVT_TIME_OVF_TIMER0_EN
              description: "Configures whether or not to enable the ledc_timer0_ovf event.\\\\0: Disable\\\\1: Enable"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: EVT_TIME_OVF_TIMER1_EN
              description: "Configures whether or not to enable the ledc_timer1_ovf event.\\\\0: Disable\\\\1: Enable"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: EVT_TIME_OVF_TIMER2_EN
              description: "Configures whether or not to enable the ledc_timer2_ovf event.\\\\0: Disable\\\\1: Enable"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: EVT_TIME_OVF_TIMER3_EN
              description: "Configures whether or not to enable the ledc_timer3_ovf event.\\\\0: Disable\\\\1: Enable"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: EVT_TIME0_CMP_EN
              description: "Configures whether or not to enable the ledc_timer0_cmp event.\\\\0: Disable\\\\1: Enable"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: EVT_TIME1_CMP_EN
              description: "Configures whether or not to enable the ledc_timer1_cmp event.\\\\0: Disable\\\\1: Enable"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: EVT_TIME2_CMP_EN
              description: "Configures whether or not to enable the ledc_timer2_cmp event.\\\\0: Disable\\\\1: Enable"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: EVT_TIME3_CMP_EN
              description: "Configures whether or not to enable the ledc_timer3_cmp event.\\\\0: Disable\\\\1: Enable"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TASK_DUTY_SCALE_UPDATE_CH0_EN
              description: "Configures whether or not to enable the ledc_ch0_duty_scale_update task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TASK_DUTY_SCALE_UPDATE_CH1_EN
              description: "Configures whether or not to enable the ledc_ch1_duty_scale_update task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TASK_DUTY_SCALE_UPDATE_CH2_EN
              description: "Configures whether or not to enable the ledc_ch2_duty_scale_update task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: TASK_DUTY_SCALE_UPDATE_CH3_EN
              description: "Configures whether or not to enable the ledc_ch3_duty_scale_update task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: TASK_DUTY_SCALE_UPDATE_CH4_EN
              description: "Configures whether or not to enable the ledc_ch4_duty_scale_update task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: TASK_DUTY_SCALE_UPDATE_CH5_EN
              description: "Configures whether or not to enable the ledc_ch5_duty_scale_update task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: TASK_DUTY_SCALE_UPDATE_CH6_EN
              description: "Configures whether or not to enable the ledc_ch6_duty_scale_update task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TASK_DUTY_SCALE_UPDATE_CH7_EN
              description: "Configures whether or not to enable the ledc_ch7_duty_scale_update task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EVT_TASK_EN1
          description: Ledc event task enable bit register1.
          addressOffset: 292
          size: 32
          fields:
            - name: TASK_TIMER0_RES_UPDATE_EN
              description: "Configures whether or not to enable ledc_timer0_res_update task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER1_RES_UPDATE_EN
              description: "Configures whether or not to enable ledc_timer1_res_update task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER2_RES_UPDATE_EN
              description: "Configures whether or not to enable ledc_timer2_res_update task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER3_RES_UPDATE_EN
              description: "Configures whether or not to enable ledc_timer3_res_update task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER0_CAP_EN
              description: "Configures whether or not to enable ledc_timer0_cap task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER1_CAP_EN
              description: "Configures whether or not to enable ledc_timer1_cap task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER2_CAP_EN
              description: "Configures whether or not to enable ledc_timer2_cap task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER3_CAP_EN
              description: "Configures whether or not to enable ledc_timer3_cap task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TASK_SIG_OUT_DIS_CH0_EN
              description: "Configures whether or not to enable ledc_ch0_sig_out_dis task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TASK_SIG_OUT_DIS_CH1_EN
              description: "Configures whether or not to enable ledc_ch1_sig_out_dis task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TASK_SIG_OUT_DIS_CH2_EN
              description: "Configures whether or not to enable ledc_ch2_sig_out_dis task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TASK_SIG_OUT_DIS_CH3_EN
              description: "Configures whether or not to enable ledc_ch3_sig_out_dis task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TASK_SIG_OUT_DIS_CH4_EN
              description: "Configures whether or not to enable ledc_ch4_sig_out_dis task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TASK_SIG_OUT_DIS_CH5_EN
              description: "Configures whether or not to enable ledc_ch5_sig_out_dis task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TASK_SIG_OUT_DIS_CH6_EN
              description: "Configures whether or not to enable ledc_ch6_sig_out_dis task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TASK_SIG_OUT_DIS_CH7_EN
              description: "Configures whether or not to enable ledc_ch7_sig_out_dis task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: TASK_OVF_CNT_RST_CH0_EN
              description: "Configures whether or not to enable ledc_ch0_ovf_cnt_rst task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: TASK_OVF_CNT_RST_CH1_EN
              description: "Configures whether or not to enable ledc_ch1_ovf_cnt_rst task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: TASK_OVF_CNT_RST_CH2_EN
              description: "Configures whether or not to enable ledc_ch2_ovf_cnt_rst task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: TASK_OVF_CNT_RST_CH3_EN
              description: "Configures whether or not to enable ledc_ch3_ovf_cnt_rst task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: TASK_OVF_CNT_RST_CH4_EN
              description: "Configures whether or not to enable ledc_ch4_ovf_cnt_rst task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TASK_OVF_CNT_RST_CH5_EN
              description: "Configures whether or not to enable ledc_ch5_ovf_cnt_rst task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: TASK_OVF_CNT_RST_CH6_EN
              description: "Configures whether or not to enable ledc_ch6_ovf_cnt_rst task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TASK_OVF_CNT_RST_CH7_EN
              description: "Configures whether or not to enable ledc_ch7_ovf_cnt_rst task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER0_RST_EN
              description: "Configures whether or not to enable ledc_timer0_rst task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER1_RST_EN
              description: "Configures whether or not to enable ledc_timer1_rst task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER2_RST_EN
              description: "Configures whether or not to enable ledc_timer2_rst task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER3_RST_EN
              description: "Configures whether or not to enable ledc_timer3_rst task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER0_PAUSE_RESUME_EN
              description: "Configures whether or not to enable ledc_timer0_pause_resume task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER1_PAUSE_RESUME_EN
              description: "Configures whether or not to enable ledc_timer1_pause_resume task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER2_PAUSE_RESUME_EN
              description: "Configures whether or not to enable ledc_timer2_pause_resume task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER3_PAUSE_RESUME_EN
              description: "Configures whether or not to enable ledc_timer3_pause_resume task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EVT_TASK_EN2
          description: Ledc event task enable bit register2.
          addressOffset: 296
          size: 32
          fields:
            - name: TASK_GAMMA_RESTART_CH0_EN
              description: "Configures whether or not to enable ledc_ch0_gamma_restart task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_RESTART_CH1_EN
              description: "Configures whether or not to enable ledc_ch1_gamma_restart task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_RESTART_CH2_EN
              description: "Configures whether or not to enable ledc_ch2_gamma_restart task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_RESTART_CH3_EN
              description: "Configures whether or not to enable ledc_ch3_gamma_restart task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_RESTART_CH4_EN
              description: "Configures whether or not to enable ledc_ch4_gamma_restart task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_RESTART_CH5_EN
              description: "Configures whether or not to enable ledc_ch5_gamma_restart task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_RESTART_CH6_EN
              description: "Configures whether or not to enable ledc_ch6_gamma_restart task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_RESTART_CH7_EN
              description: "Configures whether or not to enable ledc_ch7_gamma_restart task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_PAUSE_CH0_EN
              description: "Configures whether or not to enable ledc_ch0_gamma_pause task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_PAUSE_CH1_EN
              description: "Configures whether or not to enable ledc_ch1_gamma_pause task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_PAUSE_CH2_EN
              description: "Configures whether or not to enable ledc_ch2_gamma_pause task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_PAUSE_CH3_EN
              description: "Configures whether or not to enable ledc_ch3_gamma_pause task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_PAUSE_CH4_EN
              description: "Configures whether or not to enable ledc_ch4_gamma_pause task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_PAUSE_CH5_EN
              description: "Configures whether or not to enable ledc_ch5_gamma_pause task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_PAUSE_CH6_EN
              description: "Configures whether or not to enable ledc_ch6_gamma_pause task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_PAUSE_CH7_EN
              description: "Configures whether or not to enable ledc_ch7_gamma_pause task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_RESUME_CH0_EN
              description: "Configures whether or not to enable ledc_ch0_gamma_resume task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_RESUME_CH1_EN
              description: "Configures whether or not to enable ledc_ch1_gamma_resume task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_RESUME_CH2_EN
              description: "Configures whether or not to enable ledc_ch2_gamma_resume task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_RESUME_CH3_EN
              description: "Configures whether or not to enable ledc_ch3_gamma_resume task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_RESUME_CH4_EN
              description: "Configures whether or not to enable ledc_ch4_gamma_resume task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_RESUME_CH5_EN
              description: "Configures whether or not to enable ledc_ch5_gamma_resume task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_RESUME_CH6_EN
              description: "Configures whether or not to enable ledc_ch6_gamma_resume task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TASK_GAMMA_RESUME_CH7_EN
              description: "Configures whether or not to enable ledc_ch7_gamma_resume task.\\\\0: Disable\\\\1: Enable"
              bitOffset: 23
              bitWidth: 1
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: TIMER%s_CMP
          description: Ledc timer%s compare value register.
          addressOffset: 320
          size: 32
          fields:
            - name: TIMER_CMP
              description: Configures the comparison value for LEDC timer%s.
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: TIMER%s_CNT_CAP
          description: Ledc timer%s captured count value register.
          addressOffset: 336
          size: 32
          fields:
            - name: TIMER_CNT_CAP
              description: Represents the captured LEDC timer%s count value.
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: CONF
          description: LEDC global configuration register
          addressOffset: 368
          size: 32
          fields:
            - name: APB_CLK_SEL
              description: "Configures the clock source for the four timers.\\\\0: APB_CLK\\\\1: RC_FAST_CLK\\\\2: XTAL_CLK\\\\3: Invalid. No clock"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: GAMMA_RAM_CLK_EN_CH0
              description: "Configures whether or not to open LEDC ch0 gamma ram clock gate.\\\\0: Open the clock gate only when application writes or reads LEDC ch0 gamma ram\\\\1: Force open the clock gate for LEDC ch0 gamma ram"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: GAMMA_RAM_CLK_EN_CH1
              description: "Configures whether or not to open LEDC ch1 gamma ram clock gate.\\\\0: Open the clock gate only when application writes or reads LEDC ch1 gamma ram\\\\1: Force open the clock gate for LEDC ch1 gamma ram"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: GAMMA_RAM_CLK_EN_CH2
              description: "Configures whether or not to open LEDC ch2 gamma ram clock gate.\\\\0: Open the clock gate only when application writes or reads LEDC ch2 gamma ram\\\\1: Force open the clock gate for LEDC ch2 gamma ram"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: GAMMA_RAM_CLK_EN_CH3
              description: "Configures whether or not to open LEDC ch3 gamma ram clock gate.\\\\0: Open the clock gate only when application writes or reads LEDC ch3 gamma ram\\\\1: Force open the clock gate for LEDC ch3 gamma ram"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: GAMMA_RAM_CLK_EN_CH4
              description: "Configures whether or not to open LEDC ch4 gamma ram clock gate.\\\\0: Open the clock gate only when application writes or reads LEDC ch4 gamma ram\\\\1: Force open the clock gate for LEDC ch4 gamma ram"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: GAMMA_RAM_CLK_EN_CH5
              description: "Configures whether or not to open LEDC ch5 gamma ram clock gate.\\\\0: Open the clock gate only when application writes or reads LEDC ch5 gamma ram\\\\1: Force open the clock gate for LEDC ch5 gamma ram"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: GAMMA_RAM_CLK_EN_CH6
              description: "Configures whether or not to open LEDC ch6 gamma ram clock gate.\\\\0: Open the clock gate only when application writes or reads LEDC ch6 gamma ram\\\\1: Force open the clock gate for LEDC ch6 gamma ram"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: GAMMA_RAM_CLK_EN_CH7
              description: "Configures whether or not to open LEDC ch7 gamma ram clock gate.\\\\0: Open the clock gate only when application writes or reads LEDC ch7 gamma ram\\\\1: Force open the clock gate for LEDC ch7 gamma ram"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "Configures whether or not to open register clock gate.\\\\0: Open the clock gate only when application writes registers\\\\1: Force open the clock gate for register"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version control register
          addressOffset: 372
          size: 32
          resetValue: 36712560
          fields:
            - name: LEDC_DATE
              description: Configures the version.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: LP_INTR
    description: Low-power Interrupt Controller
    groupName: LPINTR
    baseAddress: 1343406080
    addressBlock:
      - offset: 0
        size: 24
        usage: registers
    registers:
      - register:
          name: SW_INT_RAW
          description: need_des
          addressOffset: 0
          size: 32
          fields:
            - name: LP_SW_INT_RAW
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SW_INT_ST
          description: need_des
          addressOffset: 4
          size: 32
          fields:
            - name: LP_SW_INT_ST
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: SW_INT_ENA
          description: need_des
          addressOffset: 8
          size: 32
          fields:
            - name: LP_SW_INT_ENA
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SW_INT_CLR
          description: need_des
          addressOffset: 12
          size: 32
          fields:
            - name: LP_SW_INT_CLR
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: STATUS
          description: need_des
          addressOffset: 16
          size: 32
          fields:
            - name: LP_HUK_INTR_ST
              description: need_des
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SYSREG_INTR_ST
              description: need_des
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: LP_SW_INTR_ST
              description: need_des
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: LP_EFUSE_INTR_ST
              description: need_des
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: LP_UART_INTR_ST
              description: need_des
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: LP_TSENS_INTR_ST
              description: need_des
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: LP_TOUCH_INTR_ST
              description: need_des
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: LP_SPI_INTR_ST
              description: need_des
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: LP_I2S_INTR_ST
              description: need_des
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: LP_I2C_INTR_ST
              description: need_des
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: LP_GPIO_INTR_ST
              description: need_des
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: LP_ADC_INTR_ST
              description: need_des
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: ANAPERI_INTR_ST
              description: need_des
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: PMU_REG_1_INTR_ST
              description: need_des
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: PMU_REG_0_INTR_ST
              description: need_des
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: MB_LP_INTR_ST
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: MB_HP_INTR_ST
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: LP_TIMER_REG_1_INTR_ST
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: LP_TIMER_REG_0_INTR_ST
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: LP_WDT_INTR_ST
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: LP_RTC_INTR_ST
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: HP_INTR_ST
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: need_des
          addressOffset: 1020
          size: 32
          fields:
            - name: CLK_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: LP_PERI
    description: LP_PERI Peripheral
    groupName: LPPERI
    baseAddress: 1343356928
    addressBlock:
      - offset: 0
        size: 44
        usage: registers
    registers:
      - register:
          name: CLK_EN
          description: need_des
          addressOffset: 0
          size: 32
          resetValue: 2147418112
          fields:
            - name: CK_EN_RNG
              description: need_des
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CK_EN_LP_TSENS
              description: need_des
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: CK_EN_LP_PMS
              description: need_des
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: CK_EN_LP_EFUSE
              description: need_des
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: CK_EN_LP_IOMUX
              description: need_des
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CK_EN_LP_TOUCH
              description: need_des
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CK_EN_LP_SPI
              description: need_des
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: CK_EN_LP_ADC
              description: need_des
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: CK_EN_LP_I2S_TX
              description: need_des
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: CK_EN_LP_I2S_RX
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: CK_EN_LP_I2S
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CK_EN_LP_I2CMST
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: CK_EN_LP_I2C
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CK_EN_LP_UART
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: CK_EN_LP_INTR
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: CK_EN_LP_CORE
              description: write 1 to force on lp_core clk
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: CORE_CLK_SEL
          description: need_des
          addressOffset: 4
          size: 32
          fields:
            - name: LP_I2S_TX_CLK_SEL
              description: need_des
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: LP_I2S_RX_CLK_SEL
              description: need_des
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: LP_I2C_CLK_SEL
              description: need_des
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: LP_UART_CLK_SEL
              description: need_des
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: RESET_EN
          description: need_des
          addressOffset: 8
          size: 32
          fields:
            - name: RST_EN_LP_TSENS
              description: need_des
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: RST_EN_LP_PMS
              description: need_des
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: RST_EN_LP_EFUSE
              description: need_des
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: RST_EN_LP_IOMUX
              description: need_des
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: RST_EN_LP_TOUCH
              description: need_des
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RST_EN_LP_SPI
              description: need_des
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: RST_EN_LP_ADC
              description: need_des
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: RST_EN_LP_I2S
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: RST_EN_LP_I2CMST
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: RST_EN_LP_I2C
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: RST_EN_LP_UART
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: RST_EN_LP_INTR
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: RST_EN_LP_ROM
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: RST_EN_LP_CORE
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: CPU
          description: need_des
          addressOffset: 12
          size: 32
          resetValue: 2147483648
          fields:
            - name: LPCORE_DBGM_UNAVAILABLE
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: MEM_CTRL
          description: need_des
          addressOffset: 40
          size: 32
          resetValue: 2147483648
          fields:
            - name: LP_UART_WAKEUP_FLAG_CLR
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: LP_UART_WAKEUP_FLAG
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: LP_UART_WAKEUP_EN
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: LP_UART_MEM_FORCE_PD
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LP_UART_MEM_FORCE_PU
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: ADC_CTRL
          description: need_des
          addressOffset: 44
          size: 32
          resetValue: 67372032
          fields:
            - name: SAR2_CLK_FORCE_ON
              description: need_des
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SAR1_CLK_FORCE_ON
              description: need_des
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: LPADC_FUNC_DIV_NUM
              description: need_des
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: LPADC_SAR2_DIV_NUM
              description: need_des
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: LPADC_SAR1_DIV_NUM
              description: need_des
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: LP_I2S_RXCLK_DIV_NUM
          description: need_des
          addressOffset: 48
          size: 32
          resetValue: 33554432
          fields:
            - name: LP_I2S_RX_CLKM_DIV_NUM
              description: need_des
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: LP_I2S_RXCLK_DIV_XYZ
          description: need_des
          addressOffset: 52
          size: 32
          resetValue: 16384
          fields:
            - name: LP_I2S_RX_CLKM_DIV_YN1
              description: need_des
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: LP_I2S_RX_CLKM_DIV_Z
              description: need_des
              bitOffset: 5
              bitWidth: 9
              access: read-write
            - name: LP_I2S_RX_CLKM_DIV_Y
              description: need_des
              bitOffset: 14
              bitWidth: 9
              access: read-write
            - name: LP_I2S_RX_CLKM_DIV_X
              description: need_des
              bitOffset: 23
              bitWidth: 9
              access: read-write
      - register:
          name: LP_I2S_TXCLK_DIV_NUM
          description: need_des
          addressOffset: 56
          size: 32
          resetValue: 33554432
          fields:
            - name: LP_I2S_TX_CLKM_DIV_NUM
              description: need_des
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: LP_I2S_TXCLK_DIV_XYZ
          description: need_des
          addressOffset: 60
          size: 32
          resetValue: 16384
          fields:
            - name: LP_I2S_TX_CLKM_DIV_YN1
              description: need_des
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: LP_I2S_TX_CLKM_DIV_Z
              description: need_des
              bitOffset: 5
              bitWidth: 9
              access: read-write
            - name: LP_I2S_TX_CLKM_DIV_Y
              description: need_des
              bitOffset: 14
              bitWidth: 9
              access: read-write
            - name: LP_I2S_TX_CLKM_DIV_X
              description: need_des
              bitOffset: 23
              bitWidth: 9
              access: read-write
      - register:
          name: DATE
          description: need_des
          addressOffset: 1020
          size: 32
          fields:
            - name: CLK_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: LP_SYS
    description: LP_SYS Peripheral
    groupName: LPSYSREG
    baseAddress: 1343291392
    addressBlock:
      - offset: 0
        size: 272
        usage: registers
    interrupt:
      - name: LP_SYS
        value: 19
    registers:
      - register:
          name: LP_SYS_VER_DATE
          description: need_des
          addressOffset: 0
          size: 32
          resetValue: 539165961
          fields:
            - name: VER_DATE
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CLK_SEL_CTRL
          description: need_des
          addressOffset: 4
          size: 32
          fields:
            - name: ENA_SW_SEL_SYS_CLK
              description: reserved
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SW_SYS_CLK_SRC_SEL
              description: reserved
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: SYS_CTRL
          description: need_des
          addressOffset: 8
          size: 32
          resetValue: 536856568
          fields:
            - name: LP_CORE_DISABLE
              description: lp cpu disable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SYS_SW_RST
              description: digital system software reset bit
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: FORCE_DOWNLOAD_BOOT
              description: need_des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DIG_FIB
              description: need_des
              bitOffset: 3
              bitWidth: 8
              access: read-write
            - name: IO_MUX_RESET_DISABLE
              description: reset disable bit for LP IOMUX
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: ANA_FIB
              description: need_des
              bitOffset: 14
              bitWidth: 7
              access: read-only
            - name: LP_FIB_SEL
              description: need_des
              bitOffset: 21
              bitWidth: 8
              access: read-write
            - name: LP_CORE_ETM_WAKEUP_FLAG_CLR
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: LP_CORE_ETM_WAKEUP_FLAG
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SYSTIMER_STALL_SEL
              description: "0: use systimer_stall signal from hp_core0, 1: use systimer_stall signal from hp_core1"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_CLK_CTRL
          description: need_des
          addressOffset: 12
          size: 32
          resetValue: 16385
          fields:
            - name: CLK_EN
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LP_FOSC_HP_CKEN
              description: reserved
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: LP_RST_CTRL
          description: need_des
          addressOffset: 16
          size: 32
          resetValue: 3
          fields:
            - name: ANA_RST_BYPASS
              description: "analog source reset bypass : wdt,brown out,super wdt,glitch"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SYS_RST_BYPASS
              description: "system source reset bypass : software reset,hp wdt,lp wdt,efuse"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: EFUSE_FORCE_NORST
              description: efuse force no reset control
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: LP_CORE_BOOT_ADDR
          description: need_des
          addressOffset: 24
          size: 32
          resetValue: 1343225856
          fields:
            - name: LP_CPU_BOOT_ADDR
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: EXT_WAKEUP1
          description: need_des
          addressOffset: 28
          size: 32
          fields:
            - name: SEL
              description: Bitmap to select RTC pads for ext wakeup1
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: STATUS_CLR
              description: clear ext wakeup1 status
              bitOffset: 16
              bitWidth: 1
              access: write-only
      - register:
          name: EXT_WAKEUP1_STATUS
          description: need_des
          addressOffset: 32
          size: 32
          fields:
            - name: EXT_WAKEUP1_STATUS
              description: ext wakeup1 status
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: LP_TCM_PWR_CTRL
          description: need_des
          addressOffset: 36
          size: 32
          fields:
            - name: LP_TCM_ROM_CLK_FORCE_ON
              description: need_des
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: LP_TCM_RAM_CLK_FORCE_ON
              description: need_des
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: BOOT_ADDR_HP_LP
          description: need_des
          addressOffset: 40
          size: 32
          fields:
            - name: BOOT_ADDR_HP_LP
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_STORE0
          description: need_des
          addressOffset: 44
          size: 32
          fields:
            - name: LP_SCRATCH0
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_STORE1
          description: need_des
          addressOffset: 48
          size: 32
          fields:
            - name: LP_SCRATCH1
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_STORE2
          description: need_des
          addressOffset: 52
          size: 32
          fields:
            - name: LP_SCRATCH2
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_STORE3
          description: need_des
          addressOffset: 56
          size: 32
          fields:
            - name: LP_SCRATCH3
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_STORE4
          description: need_des
          addressOffset: 60
          size: 32
          fields:
            - name: LP_SCRATCH4
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_STORE5
          description: need_des
          addressOffset: 64
          size: 32
          fields:
            - name: LP_SCRATCH5
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_STORE6
          description: need_des
          addressOffset: 68
          size: 32
          fields:
            - name: LP_SCRATCH6
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_STORE7
          description: need_des
          addressOffset: 72
          size: 32
          fields:
            - name: LP_SCRATCH7
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_STORE8
          description: need_des
          addressOffset: 76
          size: 32
          fields:
            - name: LP_SCRATCH8
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_STORE9
          description: need_des
          addressOffset: 80
          size: 32
          fields:
            - name: LP_SCRATCH9
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_STORE10
          description: need_des
          addressOffset: 84
          size: 32
          fields:
            - name: LP_SCRATCH10
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_STORE11
          description: need_des
          addressOffset: 88
          size: 32
          fields:
            - name: LP_SCRATCH11
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_STORE12
          description: need_des
          addressOffset: 92
          size: 32
          fields:
            - name: LP_SCRATCH12
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_STORE13
          description: need_des
          addressOffset: 96
          size: 32
          fields:
            - name: LP_SCRATCH13
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_STORE14
          description: need_des
          addressOffset: 100
          size: 32
          fields:
            - name: LP_SCRATCH14
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_STORE15
          description: need_des
          addressOffset: 104
          size: 32
          fields:
            - name: LP_SCRATCH15
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_PROBEA_CTRL
          description: need_des
          addressOffset: 108
          size: 32
          fields:
            - name: PROBE_A_MOD_SEL
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: PROBE_A_TOP_SEL
              description: need_des
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: PROBE_L_SEL
              description: need_des
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: PROBE_H_SEL
              description: need_des
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: PROBE_GLOBAL_EN
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: LP_PROBEB_CTRL
          description: need_des
          addressOffset: 112
          size: 32
          fields:
            - name: PROBE_B_MOD_SEL
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: PROBE_B_TOP_SEL
              description: need_des
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: PROBE_B_EN
              description: need_des
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: LP_PROBE_OUT
          description: need_des
          addressOffset: 116
          size: 32
          fields:
            - name: PROBE_TOP_OUT
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: F2S_APB_BRG_CNTL
          description: need_des
          addressOffset: 156
          size: 32
          fields:
            - name: F2S_APB_POSTW_EN
              description: reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: USB_CTRL
          description: need_des
          addressOffset: 256
          size: 32
          fields:
            - name: SW_HW_USB_PHY_SEL
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SW_USB_PHY_SEL
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: USBOTG20_WAKEUP_CLR
              description: clear usb wakeup to PMU.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: USBOTG20_IN_SUSPEND
              description: indicate usb otg2.0 is in suspend state.
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: ANA_XPD_PAD_GROUP
          description: need_des
          addressOffset: 268
          size: 32
          resetValue: 255
          fields:
            - name: ANA_REG_XPD_PAD_GROUP
              description: Set 1 to power up pad group
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: LP_TCM_RAM_RDN_ECO_CS
          description: need_des
          addressOffset: 272
          size: 32
          fields:
            - name: LP_TCM_RAM_RDN_ECO_EN
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LP_TCM_RAM_RDN_ECO_RESULT
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: LP_TCM_RAM_RDN_ECO_LOW
          description: need_des
          addressOffset: 276
          size: 32
          fields:
            - name: LP_TCM_RAM_RDN_ECO_LOW
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_TCM_RAM_RDN_ECO_HIGH
          description: need_des
          addressOffset: 280
          size: 32
          resetValue: 4294967295
          fields:
            - name: LP_TCM_RAM_RDN_ECO_HIGH
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_TCM_ROM_RDN_ECO_CS
          description: need_des
          addressOffset: 284
          size: 32
          fields:
            - name: LP_TCM_ROM_RDN_ECO_EN
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LP_TCM_ROM_RDN_ECO_RESULT
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: LP_TCM_ROM_RDN_ECO_LOW
          description: need_des
          addressOffset: 288
          size: 32
          fields:
            - name: LP_TCM_ROM_RDN_ECO_LOW
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_TCM_ROM_RDN_ECO_HIGH
          description: need_des
          addressOffset: 292
          size: 32
          resetValue: 4294967295
          fields:
            - name: LP_TCM_ROM_RDN_ECO_HIGH
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HP_ROOT_CLK_CTRL
          description: need_des
          addressOffset: 304
          size: 32
          resetValue: 3
          fields:
            - name: CPU_CLK_EN
              description: clock gate enable for hp cpu root 400M clk
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SYS_CLK_EN
              description: clock gate enable for hp sys root 480M clk
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: LP_PMU_RDN_ECO_LOW
          description: need_des
          addressOffset: 312
          size: 32
          fields:
            - name: PMU_RDN_ECO_LOW
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_PMU_RDN_ECO_HIGH
          description: need_des
          addressOffset: 316
          size: 32
          resetValue: 4294967295
          fields:
            - name: PMU_RDN_ECO_HIGH
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PAD_COMP0
          description: need_des
          addressOffset: 328
          size: 32
          fields:
            - name: DREF_COMP0
              description: pad comp dref
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: MODE_COMP0
              description: pad comp mode
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: XPD_COMP0
              description: pad comp xpd
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: PAD_COMP1
          description: need_des
          addressOffset: 332
          size: 32
          fields:
            - name: DREF_COMP1
              description: pad comp dref
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: MODE_COMP1
              description: pad comp mode
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: XPD_COMP1
              description: pad comp xpd
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: BACKUP_DMA_CFG0
          description: need_des
          addressOffset: 340
          size: 32
          resetValue: 419840330
          fields:
            - name: BURST_LIMIT_AON
              description: need_des
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: READ_INTERVAL_AON
              description: need_des
              bitOffset: 5
              bitWidth: 7
              access: read-write
            - name: LINK_BACKUP_TOUT_THRES_AON
              description: need_des
              bitOffset: 12
              bitWidth: 10
              access: read-write
            - name: LINK_TOUT_THRES_AON
              description: need_des
              bitOffset: 22
              bitWidth: 10
              access: read-write
      - register:
          name: BACKUP_DMA_CFG1
          description: need_des
          addressOffset: 344
          size: 32
          fields:
            - name: AON_BYPASS
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: BACKUP_DMA_CFG2
          description: need_des
          addressOffset: 348
          size: 32
          fields:
            - name: LINK_ADDR_AON
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: BOOT_ADDR_HP_CORE1
          description: need_des
          addressOffset: 356
          size: 32
          fields:
            - name: BOOT_ADDR_HP_CORE1
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_ADDRHOLE_ADDR
          description: need_des
          addressOffset: 360
          size: 32
          fields:
            - name: LP_ADDRHOLE_ADDR
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: LP_ADDRHOLE_INFO
          description: need_des
          addressOffset: 364
          size: 32
          fields:
            - name: LP_ADDRHOLE_ID
              description: "master id: 5'h0: hp core0, 5'h1:hp core1, 5'h2:lp core, 5'h3:usb otg11, 5'h4: regdma, 5'h5: gmac, 5'h5 sdmmc, 5'h7: usbotg20, 5'h8: trace0, 5'h9: trace1, 5'ha tcm monitor, 5'hb: l2mem monitor. 5'h10~5'h1f: ahb pdma."
              bitOffset: 0
              bitWidth: 5
              access: read-only
            - name: LP_ADDRHOLE_WR
              description: "1:write trans, 0: read trans."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: LP_ADDRHOLE_SECURE
              description: "1: illegal address access, 0: access without permission"
              bitOffset: 6
              bitWidth: 1
              access: read-only
      - register:
          name: INT_RAW
          description: raw interrupt register
          addressOffset: 368
          size: 32
          fields:
            - name: LP_ADDRHOLE_INT_RAW
              description: "the raw interrupt status of lp addrhole(for lp peri  and lp ram tee apm, and lp matrix default slave)"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: IDBUS_ADDRHOLE_INT_RAW
              description: the raw interrupt status of idbus addrhole(only for lp cpu ibus and dbus)
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: LP_CORE_AHB_TIMEOUT_INT_RAW
              description: the raw interrupt status of lp core ahb bus timeout
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: LP_CORE_IBUS_TIMEOUT_INT_RAW
              description: the raw interrupt status of lp core  ibus timeout
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: LP_CORE_DBUS_TIMEOUT_INT_RAW
              description: the raw interrupt status of lp core  dbus timeout
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ETM_TASK_ULP_INT_RAW
              description: the raw interrupt status of etm task ulp
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: SLOW_CLK_TICK_INT_RAW
              description: the raw interrupt status of slow_clk_tick
              bitOffset: 6
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: masked interrupt register
          addressOffset: 372
          size: 32
          fields:
            - name: LP_ADDRHOLE_INT_ST
              description: "the masked interrupt status of lp addrhole (for lp peri  and lp ram tee apm, and lp matrix default slave)"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: IDBUS_ADDRHOLE_INT_ST
              description: the masked interrupt status of idbus addrhole(only for lp cpu ibus and dbus)
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: LP_CORE_AHB_TIMEOUT_INT_ST
              description: the masked interrupt status of lp core ahb bus timeout
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: LP_CORE_IBUS_TIMEOUT_INT_ST
              description: the masked interrupt status of lp core  ibus timeout
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: LP_CORE_DBUS_TIMEOUT_INT_ST
              description: the masked interrupt status of lp core  dbus timeout
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ETM_TASK_ULP_INT_ST
              description: the masked interrupt status of etm task ulp
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: SLOW_CLK_TICK_INT_ST
              description: the masked interrupt status of slow_clk_tick
              bitOffset: 6
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: masked interrupt register
          addressOffset: 376
          size: 32
          fields:
            - name: LP_ADDRHOLE_INT_ENA
              description: Write 1 to enable lp addrhole int
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: IDBUS_ADDRHOLE_INT_ENA
              description: Write 1 to enable idbus addrhole int
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: LP_CORE_AHB_TIMEOUT_INT_ENA
              description: Write 1 to enable lp_core_ahb_timeout int
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: LP_CORE_IBUS_TIMEOUT_INT_ENA
              description: Write 1 to enable lp_core_ibus_timeout int
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: LP_CORE_DBUS_TIMEOUT_INT_ENA
              description: Write 1 to enable lp_core_dbus_timeout int
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ETM_TASK_ULP_INT_ENA
              description: Write 1 to enable etm task ulp int
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SLOW_CLK_TICK_INT_ENA
              description: Write 1 to enable slow_clk_tick int
              bitOffset: 6
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: interrupt clear register
          addressOffset: 380
          size: 32
          fields:
            - name: LP_ADDRHOLE_INT_CLR
              description: write 1 to clear lp addrhole int
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: IDBUS_ADDRHOLE_INT_CLR
              description: write 1 to clear idbus addrhole int
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: LP_CORE_AHB_TIMEOUT_INT_CLR
              description: Write 1 to clear lp_core_ahb_timeout int
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: LP_CORE_IBUS_TIMEOUT_INT_CLR
              description: Write 1 to clear lp_core_ibus_timeout int
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: LP_CORE_DBUS_TIMEOUT_INT_CLR
              description: Write 1 to clear lp_core_dbus_timeout int
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: ETM_TASK_ULP_INT_CLR
              description: Write 1 to clear etm tasl ulp int
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: SLOW_CLK_TICK_INT_CLR
              description: Write 1 to clear slow_clk_tick int
              bitOffset: 6
              bitWidth: 1
              access: write-only
      - register:
          name: HP_MEM_AUX_CTRL
          description: need_des
          addressOffset: 384
          size: 32
          resetValue: 8304
          fields:
            - name: HP_MEM_AUX_CTRL
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_MEM_AUX_CTRL
          description: need_des
          addressOffset: 388
          size: 32
          resetValue: 8304
          fields:
            - name: LP_MEM_AUX_CTRL
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HP_ROM_AUX_CTRL
          description: need_des
          addressOffset: 392
          size: 32
          resetValue: 112
          fields:
            - name: HP_ROM_AUX_CTRL
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_ROM_AUX_CTRL
          description: need_des
          addressOffset: 396
          size: 32
          resetValue: 112
          fields:
            - name: LP_ROM_AUX_CTRL
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_CPU_DBG_PC
          description: need_des
          addressOffset: 400
          size: 32
          fields:
            - name: LP_CPU_DBG_PC
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: LP_CPU_EXC_PC
          description: need_des
          addressOffset: 404
          size: 32
          fields:
            - name: LP_CPU_EXC_PC
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IDBUS_ADDRHOLE_ADDR
          description: need_des
          addressOffset: 408
          size: 32
          fields:
            - name: IDBUS_ADDRHOLE_ADDR
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: IDBUS_ADDRHOLE_INFO
          description: need_des
          addressOffset: 412
          size: 32
          fields:
            - name: IDBUS_ADDRHOLE_ID
              description: need_des
              bitOffset: 0
              bitWidth: 5
              access: read-only
            - name: IDBUS_ADDRHOLE_WR
              description: need_des
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: IDBUS_ADDRHOLE_SECURE
              description: need_des
              bitOffset: 6
              bitWidth: 1
              access: read-only
      - register:
          name: HP_POR_RST_BYPASS_CTRL
          description: need_des
          addressOffset: 416
          size: 32
          resetValue: 4278255360
          fields:
            - name: HP_PO_CNNT_RSTN_BYPASS_CTRL
              description: "[15] 1'b1: po_cnnt_rstn bypass sys_sw_rstn\n[14] 1'b1: po_cnnt_rstn bypass hp_wdt_sys_rstn\n[13] 1'b1: po_cnnt_rstn bypass hp_cpu_intrusion_rstn\n[12] 1'b1: po_cnnt_rstn bypass hp_sdio_sys_rstn\n[11] 1'b1: po_cnnt_rstn bypass usb_jtag_chip_rst\n[10] 1'b1: po_cnnt_rstn bypass usb_uart_chip_rst\n[9] 1'b1: po_cnnt_rstn bypass lp_wdt_hp_sys_rstn\n[8] 1'b1: po_cnnt_rstn bypass efuse_err_rstn"
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: HP_PO_RSTN_BYPASS_CTRL
              description: "[31] 1'b1: po_rstn bypass sys_sw_rstn\n[30] 1'b1: po_rstn bypass hp_wdt_sys_rstn\n[29] 1'b1: po_rstn bypass hp_cpu_intrusion_rstn\n[28] 1'b1: po_rstn bypass hp_sdio_sys_rstn\n[27] 1'b1: po_rstn bypass usb_jtag_chip_rst\n[26] 1'b1: po_rstn bypass usb_uart_chip_rst\n[25] 1'b1: po_rstn bypass lp_wdt_hp_sys_rstn\n[24] 1'b1: po_rstn bypass efuse_err_rstn"
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: RNG_DATA
          description: rng data register
          addressOffset: 420
          size: 32
          fields:
            - name: RND_DATA
              description: result of rng output
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: LP_CORE_AHB_TIMEOUT
          description: need_des
          addressOffset: 432
          size: 32
          resetValue: 8388607
          fields:
            - name: EN
              description: set this field to 1 to enable lp core ahb timeout handle
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: THRES
              description: This field used to set lp core ahb bus timeout  threshold
              bitOffset: 1
              bitWidth: 16
              access: read-write
            - name: LP2HP_AHB_TIMEOUT_EN
              description: set this field to 1 to enable lp2hp ahb timeout handle
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: LP2HP_AHB_TIMEOUT_THRES
              description: This field used to set lp2hp ahb bus timeout  threshold
              bitOffset: 18
              bitWidth: 5
              access: read-write
      - register:
          name: LP_CORE_IBUS_TIMEOUT
          description: need_des
          addressOffset: 436
          size: 32
          resetValue: 131071
          fields:
            - name: EN
              description: set this field to 1 to enable lp core ibus timeout handle
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: THRES
              description: This field used to set lp core ibus timeout  threshold
              bitOffset: 1
              bitWidth: 16
              access: read-write
      - register:
          name: LP_CORE_DBUS_TIMEOUT
          description: need_des
          addressOffset: 440
          size: 32
          resetValue: 131071
          fields:
            - name: EN
              description: set this field to 1 to enable lp core dbus timeout handle
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: THRES
              description: This field used to set lp core dbus timeout  threshold
              bitOffset: 1
              bitWidth: 16
              access: read-write
      - register:
          name: LP_CORE_ERR_RESP_DIS
          description: need_des
          addressOffset: 444
          size: 32
          fields:
            - name: LP_CORE_ERR_RESP_DIS
              description: Set bit0 to disable ibus err resp;Set bit1 to disable dbus err resp; Set bit 2 to disable ahb err resp.
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: RNG_CFG
          description: rng cfg register
          addressOffset: 448
          size: 32
          resetValue: 3
          fields:
            - name: RNG_TIMER_EN
              description: enable rng timer
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RNG_TIMER_PSCALE
              description: configure ng timer pscale
              bitOffset: 1
              bitWidth: 8
              access: read-write
            - name: RNG_SAR_ENABLE
              description: enable rng_saradc
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: RNG_SAR_DATA
              description: debug rng sar sample cnt
              bitOffset: 16
              bitWidth: 13
              access: read-only
  - name: LP_ANA_PERI
    description: LP_ANA_PERI Peripheral
    groupName: LP_ANA_PERI
    baseAddress: 1343303680
    addressBlock:
      - offset: 0
        size: 320
        usage: registers
    interrupt:
      - name: LP_ANA
        value: 8
    registers:
      - register:
          name: LP_ANA_BOD_MODE0_CNTL
          description: need_des
          addressOffset: 0
          size: 32
          resetValue: 268173568
          fields:
            - name: LP_ANA_BOD_MODE0_CLOSE_FLASH_ENA
              description: need_des
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: LP_ANA_BOD_MODE0_PD_RF_ENA
              description: need_des
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: LP_ANA_BOD_MODE0_INTR_WAIT
              description: need_des
              bitOffset: 8
              bitWidth: 10
              access: read-write
            - name: LP_ANA_BOD_MODE0_RESET_WAIT
              description: need_des
              bitOffset: 18
              bitWidth: 10
              access: read-write
            - name: LP_ANA_BOD_MODE0_CNT_CLR
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: LP_ANA_BOD_MODE0_INTR_ENA
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: LP_ANA_BOD_MODE0_RESET_SEL
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LP_ANA_BOD_MODE0_RESET_ENA
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_ANA_BOD_MODE1_CNTL
          description: need_des
          addressOffset: 4
          size: 32
          fields:
            - name: LP_ANA_BOD_MODE1_RESET_ENA
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_ANA_VDD_SOURCE_CNTL
          description: need_des
          addressOffset: 8
          size: 32
          resetValue: 67109119
          fields:
            - name: LP_ANA_DETMODE_SEL
              description: need_des
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: LP_ANA_VGOOD_EVENT_RECORD
              description: need_des
              bitOffset: 8
              bitWidth: 8
              access: read-only
            - name: LP_ANA_VBAT_EVENT_RECORD_CLR
              description: need_des
              bitOffset: 16
              bitWidth: 8
              access: write-only
            - name: LP_ANA_BOD_SOURCE_ENA
              description: need_des
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: LP_ANA_VDDBAT_BOD_CNTL
          description: need_des
          addressOffset: 12
          size: 32
          resetValue: 4290772992
          fields:
            - name: LP_ANA_VDDBAT_UNDERVOLTAGE_FLAG
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: LP_ANA_VDDBAT_CHARGER
              description: need_des
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: LP_ANA_VDDBAT_CNT_CLR
              description: need_des
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: LP_ANA_VDDBAT_UPVOLTAGE_TARGET
              description: need_des
              bitOffset: 12
              bitWidth: 10
              access: read-write
            - name: LP_ANA_VDDBAT_UNDERVOLTAGE_TARGET
              description: need_des
              bitOffset: 22
              bitWidth: 10
              access: read-write
      - register:
          name: LP_ANA_VDDBAT_CHARGE_CNTL
          description: need_des
          addressOffset: 16
          size: 32
          resetValue: 4290772992
          fields:
            - name: LP_ANA_VDDBAT_CHARGE_UNDERVOLTAGE_FLAG
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: LP_ANA_VDDBAT_CHARGE_CHARGER
              description: need_des
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: LP_ANA_VDDBAT_CHARGE_CNT_CLR
              description: need_des
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: LP_ANA_VDDBAT_CHARGE_UPVOLTAGE_TARGET
              description: need_des
              bitOffset: 12
              bitWidth: 10
              access: read-write
            - name: LP_ANA_VDDBAT_CHARGE_UNDERVOLTAGE_TARGET
              description: need_des
              bitOffset: 22
              bitWidth: 10
              access: read-write
      - register:
          name: LP_ANA_CK_GLITCH_CNTL
          description: need_des
          addressOffset: 20
          size: 32
          fields:
            - name: LP_ANA_CK_GLITCH_RESET_ENA
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_ANA_PG_GLITCH_CNTL
          description: need_des
          addressOffset: 24
          size: 32
          fields:
            - name: LP_ANA_POWER_GLITCH_RESET_ENA
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_ANA_FIB_ENABLE
          description: need_des
          addressOffset: 28
          size: 32
          resetValue: 4294967295
          fields:
            - name: LP_ANA_ANA_FIB_ENA
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_ANA_INT_RAW
          description: need_des
          addressOffset: 32
          size: 32
          fields:
            - name: LP_ANA_VDDBAT_CHARGE_UPVOLTAGE_INT_RAW
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: LP_ANA_VDDBAT_CHARGE_UNDERVOLTAGE_INT_RAW
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: LP_ANA_VDDBAT_UPVOLTAGE_INT_RAW
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: LP_ANA_VDDBAT_UNDERVOLTAGE_INT_RAW
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LP_ANA_BOD_MODE0_INT_RAW
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_ANA_INT_ST
          description: need_des
          addressOffset: 36
          size: 32
          fields:
            - name: LP_ANA_VDDBAT_CHARGE_UPVOLTAGE_INT_ST
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: LP_ANA_VDDBAT_CHARGE_UNDERVOLTAGE_INT_ST
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: LP_ANA_VDDBAT_UPVOLTAGE_INT_ST
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: LP_ANA_VDDBAT_UNDERVOLTAGE_INT_ST
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: LP_ANA_BOD_MODE0_INT_ST
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: LP_ANA_INT_ENA
          description: need_des
          addressOffset: 40
          size: 32
          fields:
            - name: LP_ANA_VDDBAT_CHARGE_UPVOLTAGE_INT_ENA
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: LP_ANA_VDDBAT_CHARGE_UNDERVOLTAGE_INT_ENA
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: LP_ANA_VDDBAT_UPVOLTAGE_INT_ENA
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: LP_ANA_VDDBAT_UNDERVOLTAGE_INT_ENA
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LP_ANA_BOD_MODE0_INT_ENA
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_ANA_INT_CLR
          description: need_des
          addressOffset: 44
          size: 32
          fields:
            - name: LP_ANA_VDDBAT_CHARGE_UPVOLTAGE_INT_CLR
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: LP_ANA_VDDBAT_CHARGE_UNDERVOLTAGE_INT_CLR
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: LP_ANA_VDDBAT_UPVOLTAGE_INT_CLR
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: LP_ANA_VDDBAT_UNDERVOLTAGE_INT_CLR
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: LP_ANA_BOD_MODE0_INT_CLR
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: LP_ANA_LP_INT_RAW
          description: need_des
          addressOffset: 48
          size: 32
          fields:
            - name: LP_ANA_BOD_MODE0_LP_INT_RAW
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_ANA_LP_INT_ST
          description: need_des
          addressOffset: 52
          size: 32
          fields:
            - name: LP_ANA_BOD_MODE0_LP_INT_ST
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: LP_ANA_LP_INT_ENA
          description: need_des
          addressOffset: 56
          size: 32
          fields:
            - name: LP_ANA_BOD_MODE0_LP_INT_ENA
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_ANA_LP_INT_CLR
          description: need_des
          addressOffset: 60
          size: 32
          fields:
            - name: LP_ANA_BOD_MODE0_LP_INT_CLR
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: LP_ANA_TOUCH_APPROACH_WORK_MEAS_NUM
          description: need_des
          addressOffset: 252
          size: 32
          resetValue: 104960100
          fields:
            - name: LP_ANA_TOUCH_APPROACH_MEAS_NUM2
              description: need_des
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: LP_ANA_TOUCH_APPROACH_MEAS_NUM1
              description: need_des
              bitOffset: 10
              bitWidth: 10
              access: read-write
            - name: LP_ANA_TOUCH_APPROACH_MEAS_NUM0
              description: need_des
              bitOffset: 20
              bitWidth: 10
              access: read-write
      - register:
          name: LP_ANA_TOUCH_SCAN_CTRL1
          description: need_des
          addressOffset: 256
          size: 32
          resetValue: 524288
          fields:
            - name: LP_ANA_TOUCH_SHIELD_PAD_EN
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LP_ANA_TOUCH_INACTIVE_CONNECTION
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: LP_ANA_TOUCH_SCAN_PAD_MAP
              description: need_des
              bitOffset: 2
              bitWidth: 15
              access: read-write
            - name: LP_ANA_TOUCH_XPD_WAIT
              description: need_des
              bitOffset: 17
              bitWidth: 15
              access: read-write
      - register:
          name: LP_ANA_TOUCH_SCAN_CTRL2
          description: need_des
          addressOffset: 260
          size: 32
          resetValue: 935329728
          fields:
            - name: LP_ANA_TOUCH_TIMEOUT_NUM
              description: need_des
              bitOffset: 6
              bitWidth: 16
              access: read-write
            - name: LP_ANA_TOUCH_TIMEOUT_EN
              description: need_des
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: LP_ANA_TOUCH_OUT_RING
              description: need_des
              bitOffset: 23
              bitWidth: 4
              access: read-write
            - name: LP_ANA_FREQ_SCAN_EN
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: LP_ANA_FREQ_SCAN_CNT_LIMIT
              description: need_des
              bitOffset: 28
              bitWidth: 2
              access: read-write
      - register:
          name: LP_ANA_TOUCH_WORK
          description: need_des
          addressOffset: 264
          size: 32
          fields:
            - name: LP_ANA_DIV_NUM2
              description: need_des
              bitOffset: 16
              bitWidth: 3
              access: read-write
            - name: LP_ANA_DIV_NUM1
              description: need_des
              bitOffset: 19
              bitWidth: 3
              access: read-write
            - name: LP_ANA_DIV_NUM0
              description: need_des
              bitOffset: 22
              bitWidth: 3
              access: read-write
            - name: LP_ANA_TOUCH_OUT_SEL
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: LP_ANA_TOUCH_OUT_RESET
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: LP_ANA_TOUCH_OUT_GATE
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: LP_ANA_TOUCH_WORK_MEAS_NUM
          description: need_des
          addressOffset: 268
          size: 32
          resetValue: 104960100
          fields:
            - name: LP_ANA_TOUCH_MEAS_NUM2
              description: need_des
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: LP_ANA_TOUCH_MEAS_NUM1
              description: need_des
              bitOffset: 10
              bitWidth: 10
              access: read-write
            - name: LP_ANA_TOUCH_MEAS_NUM0
              description: need_des
              bitOffset: 20
              bitWidth: 10
              access: read-write
      - register:
          name: LP_ANA_TOUCH_FILTER1
          description: need_des
          addressOffset: 272
          size: 32
          resetValue: 1779040768
          fields:
            - name: LP_ANA_TOUCH_NEG_NOISE_DISUPDATE_BASELINE_EN
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LP_ANA_TOUCH_HYSTERESIS
              description: need_des
              bitOffset: 1
              bitWidth: 2
              access: read-write
            - name: LP_ANA_TOUCH_NEG_NOISE_THRES
              description: need_des
              bitOffset: 3
              bitWidth: 2
              access: read-write
            - name: LP_ANA_TOUCH_NOISE_THRES
              description: need_des
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: LP_ANA_TOUCH_SMOOTH_LVL
              description: need_des
              bitOffset: 7
              bitWidth: 2
              access: read-write
            - name: LP_ANA_TOUCH_JITTER_STEP
              description: need_des
              bitOffset: 9
              bitWidth: 4
              access: read-write
            - name: LP_ANA_TOUCH_FILTER_MODE
              description: need_des
              bitOffset: 13
              bitWidth: 3
              access: read-write
            - name: LP_ANA_TOUCH_FILTER_EN
              description: need_des
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: LP_ANA_TOUCH_NEG_NOISE_LIMIT
              description: need_des
              bitOffset: 17
              bitWidth: 4
              access: read-write
            - name: LP_ANA_TOUCH_APPROACH_LIMIT
              description: need_des
              bitOffset: 21
              bitWidth: 8
              access: read-write
            - name: LP_ANA_TOUCH_DEBOUNCE_LIMIT
              description: need_des
              bitOffset: 29
              bitWidth: 3
              access: read-write
      - register:
          name: LP_ANA_TOUCH_FILTER2
          description: need_des
          addressOffset: 276
          size: 32
          resetValue: 536838144
          fields:
            - name: LP_ANA_TOUCH_OUTEN
              description: need_des
              bitOffset: 15
              bitWidth: 15
              access: read-write
            - name: LP_ANA_TOUCH_BYPASS_NOISE_THRES
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LP_ANA_TOUCH_BYPASS_NEG_NOISE_THRES
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_ANA_TOUCH_FILTER3
          description: need_des
          addressOffset: 280
          size: 32
          fields:
            - name: LP_ANA_TOUCH_BASELINE_SW
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: LP_ANA_TOUCH_UPDATE_BASELINE_SW
              description: need_des
              bitOffset: 16
              bitWidth: 1
              access: write-only
      - register:
          name: LP_ANA_TOUCH_SLP0
          description: need_des
          addressOffset: 284
          size: 32
          resetValue: 1966080
          fields:
            - name: LP_ANA_TOUCH_SLP_TH0
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: LP_ANA_TOUCH_SLP_CHANNEL_CLR
              description: need_des
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: LP_ANA_TOUCH_SLP_PAD
              description: need_des
              bitOffset: 17
              bitWidth: 4
              access: read-write
      - register:
          name: LP_ANA_TOUCH_SLP1
          description: need_des
          addressOffset: 288
          size: 32
          fields:
            - name: LP_ANA_TOUCH_SLP_TH2
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: LP_ANA_TOUCH_SLP_TH1
              description: need_des
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_CLR
          description: need_des
          addressOffset: 292
          size: 32
          fields:
            - name: LP_ANA_TOUCH_CHANNEL_CLR
              description: need_des
              bitOffset: 0
              bitWidth: 15
              access: write-only
            - name: LP_ANA_TOUCH_STATUS_CLR
              description: need_des
              bitOffset: 15
              bitWidth: 1
              access: write-only
      - register:
          name: LP_ANA_TOUCH_APPROACH
          description: need_des
          addressOffset: 296
          size: 32
          resetValue: 4095
          fields:
            - name: PAD0
              description: need_des
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: PAD1
              description: need_des
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: PAD2
              description: need_des
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: LP_ANA_TOUCH_SLP_APPROACH_EN
              description: need_des
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: LP_ANA_TOUCH_FREQ0_SCAN_PARA
          description: need_des
          addressOffset: 300
          size: 32
          fields:
            - name: LP_ANA_TOUCH_FREQ0_DCAP_LPF
              description: need_des
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: LP_ANA_TOUCH_FREQ0_DRES_LPF
              description: need_des
              bitOffset: 7
              bitWidth: 2
              access: read-write
            - name: LP_ANA_TOUCH_FREQ0_DRV_LS
              description: need_des
              bitOffset: 9
              bitWidth: 4
              access: read-write
            - name: LP_ANA_TOUCH_FREQ0_DRV_HS
              description: need_des
              bitOffset: 13
              bitWidth: 5
              access: read-write
            - name: LP_ANA_TOUCH_FREQ0_DBIAS
              description: need_des
              bitOffset: 18
              bitWidth: 5
              access: read-write
      - register:
          name: LP_ANA_TOUCH_FREQ1_SCAN_PARA
          description: need_des
          addressOffset: 304
          size: 32
          fields:
            - name: LP_ANA_TOUCH_FREQ1_DCAP_LPF
              description: need_des
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: LP_ANA_TOUCH_FREQ1_DRES_LPF
              description: need_des
              bitOffset: 7
              bitWidth: 2
              access: read-write
            - name: LP_ANA_TOUCH_FREQ1_DRV_LS
              description: need_des
              bitOffset: 9
              bitWidth: 4
              access: read-write
            - name: LP_ANA_TOUCH_FREQ1_DRV_HS
              description: need_des
              bitOffset: 13
              bitWidth: 5
              access: read-write
            - name: LP_ANA_TOUCH_FREQ1_DBIAS
              description: need_des
              bitOffset: 18
              bitWidth: 5
              access: read-write
      - register:
          name: LP_ANA_TOUCH_FREQ2_SCAN_PARA
          description: need_des
          addressOffset: 308
          size: 32
          fields:
            - name: LP_ANA_TOUCH_FREQ2_DCAP_LPF
              description: need_des
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: LP_ANA_TOUCH_FREQ2_DRES_LPF
              description: need_des
              bitOffset: 7
              bitWidth: 2
              access: read-write
            - name: LP_ANA_TOUCH_FREQ2_DRV_LS
              description: need_des
              bitOffset: 9
              bitWidth: 4
              access: read-write
            - name: LP_ANA_TOUCH_FREQ2_DRV_HS
              description: need_des
              bitOffset: 13
              bitWidth: 5
              access: read-write
            - name: LP_ANA_TOUCH_FREQ2_DBIAS
              description: need_des
              bitOffset: 18
              bitWidth: 5
              access: read-write
      - register:
          name: LP_ANA_TOUCH_ANA_PARA
          description: need_des
          addressOffset: 312
          size: 32
          fields:
            - name: LP_ANA_TOUCH_TOUCH_BUF_DRV
              description: need_des
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: LP_ANA_TOUCH_TOUCH_EN_CAL
              description: need_des
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: LP_ANA_TOUCH_TOUCH_DCAP_CAL
              description: need_des
              bitOffset: 4
              bitWidth: 7
              access: read-write
      - register:
          name: LP_ANA_TOUCH_MUX0
          description: need_des
          addressOffset: 316
          size: 32
          resetValue: 536870912
          fields:
            - name: LP_ANA_TOUCH_DATA_SEL
              description: need_des
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: LP_ANA_TOUCH_FREQ_SEL
              description: need_des
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: LP_ANA_TOUCH_BUFSEL
              description: need_des
              bitOffset: 12
              bitWidth: 15
              access: read-write
            - name: LP_ANA_TOUCH_DONE_EN
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: LP_ANA_TOUCH_DONE_FORCE
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: LP_ANA_TOUCH_FSM_EN
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: LP_ANA_TOUCH_START_EN
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LP_ANA_TOUCH_START_FORCE
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_ANA_TOUCH_MUX1
          description: need_des
          addressOffset: 320
          size: 32
          fields:
            - name: LP_ANA_TOUCH_START
              description: need_des
              bitOffset: 0
              bitWidth: 15
              access: read-write
            - name: LP_ANA_TOUCH_XPD
              description: need_des
              bitOffset: 15
              bitWidth: 15
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD0_TH0
          description: need_des
          addressOffset: 324
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD0_TH0
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD0_TH1
          description: need_des
          addressOffset: 328
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD0_TH1
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD0_TH2
          description: need_des
          addressOffset: 332
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD0_TH2
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD1_TH0
          description: need_des
          addressOffset: 336
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD1_TH0
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD1_TH1
          description: need_des
          addressOffset: 340
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD1_TH1
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD1_TH2
          description: need_des
          addressOffset: 344
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD1_TH2
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD2_TH0
          description: need_des
          addressOffset: 348
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD2_TH0
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD2_TH1
          description: need_des
          addressOffset: 352
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD2_TH1
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD2_TH2
          description: need_des
          addressOffset: 356
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD2_TH2
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD3_TH0
          description: need_des
          addressOffset: 360
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD3_TH0
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD3_TH1
          description: need_des
          addressOffset: 364
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD3_TH1
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD3_TH2
          description: need_des
          addressOffset: 368
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD3_TH2
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD4_TH0
          description: need_des
          addressOffset: 372
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD4_TH0
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD4_TH1
          description: need_des
          addressOffset: 376
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD4_TH1
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD4_TH2
          description: need_des
          addressOffset: 380
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD4_TH2
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD5_TH0
          description: need_des
          addressOffset: 384
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD5_TH0
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD5_TH1
          description: need_des
          addressOffset: 388
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD5_TH1
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD5_TH2
          description: need_des
          addressOffset: 392
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD5_TH2
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD6_TH0
          description: need_des
          addressOffset: 396
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD6_TH0
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD6_TH1
          description: need_des
          addressOffset: 400
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD6_TH1
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD6_TH2
          description: need_des
          addressOffset: 404
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD6_TH2
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD7_TH0
          description: need_des
          addressOffset: 408
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD7_TH0
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD7_TH1
          description: need_des
          addressOffset: 412
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD7_TH1
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD7_TH2
          description: need_des
          addressOffset: 416
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD7_TH2
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD8_TH0
          description: need_des
          addressOffset: 420
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD8_TH0
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD8_TH1
          description: need_des
          addressOffset: 424
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD8_TH1
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD8_TH2
          description: need_des
          addressOffset: 428
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD8_TH2
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD9_TH0
          description: need_des
          addressOffset: 432
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD9_TH0
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD9_TH1
          description: need_des
          addressOffset: 436
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD9_TH1
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD9_TH2
          description: need_des
          addressOffset: 440
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD9_TH2
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD10_TH0
          description: need_des
          addressOffset: 444
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD10_TH0
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD10_TH1
          description: need_des
          addressOffset: 448
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD10_TH1
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD10_TH2
          description: need_des
          addressOffset: 452
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD10_TH2
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD11_TH0
          description: need_des
          addressOffset: 456
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD11_TH0
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD11_TH1
          description: need_des
          addressOffset: 460
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD11_TH1
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD11_TH2
          description: need_des
          addressOffset: 464
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD11_TH2
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD12_TH0
          description: need_des
          addressOffset: 468
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD12_TH0
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD12_TH1
          description: need_des
          addressOffset: 472
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD12_TH1
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD12_TH2
          description: need_des
          addressOffset: 476
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD12_TH2
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD13_TH0
          description: need_des
          addressOffset: 480
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD13_TH0
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD13_TH1
          description: need_des
          addressOffset: 484
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD13_TH1
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD13_TH2
          description: need_des
          addressOffset: 488
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD13_TH2
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD14_TH0
          description: need_des
          addressOffset: 492
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD14_TH0
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD14_TH1
          description: need_des
          addressOffset: 496
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD14_TH1
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_TOUCH_PAD14_TH2
          description: need_des
          addressOffset: 500
          size: 32
          fields:
            - name: LP_ANA_TOUCH_PAD14_TH2
              description: Reserved
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: LP_ANA_DATE
          description: need_des
          addressOffset: 1020
          size: 32
          resetValue: 2294816
          fields:
            - name: LP_ANA_LP_ANA_DATE
              description: need_des
              bitOffset: 0
              bitWidth: 31
              access: read-write
            - name: LP_ANA_CLK_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: LP_AON_CLKRST
    description: LP_AON_CLKRST Peripheral
    groupName: LP_AON_CLKRST
    baseAddress: 1343295488
    addressBlock:
      - offset: 0
        size: 84
        usage: registers
    registers:
      - register:
          name: LP_AONCLKRST_LP_CLK_CONF
          description: need_des
          addressOffset: 0
          size: 32
          resetValue: 4
          fields:
            - name: LP_AONCLKRST_SLOW_CLK_SEL
              description: need_des
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: LP_AONCLKRST_FAST_CLK_SEL
              description: need_des
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: LP_AONCLKRST_LP_PERI_DIV_NUM
              description: need_des
              bitOffset: 4
              bitWidth: 6
              access: read-write
            - name: LP_AONCLKRST_ANA_SEL_REF_PLL8M
              description: need_des
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: LP_AONCLKRST_LP_CLK_PO_EN
          description: need_des
          addressOffset: 4
          size: 32
          fields:
            - name: LP_AONCLKRST_CLK_CORE_EFUSE_OEN
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_CLK_LP_BUS_OEN
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_CLK_AON_SLOW_OEN
              description: need_des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_CLK_AON_FAST_OEN
              description: need_des
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_CLK_SLOW_OEN
              description: need_des
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_CLK_FAST_OEN
              description: need_des
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_CLK_FOSC_OEN
              description: need_des
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_CLK_RC32K_OEN
              description: need_des
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_CLK_SXTAL_OEN
              description: need_des
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_CLK_SOSC_OEN
              description: "1'b1: probe sosc clk on\n1'b0: probe sosc clk off"
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: LP_AONCLKRST_LP_CLK_EN
          description: need_des
          addressOffset: 8
          size: 32
          resetValue: 134217728
          fields:
            - name: LP_AONCLKRST_LP_RTC_XTAL_FORCE_ON
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_CK_EN_LP_RAM
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_ETM_EVENT_TICK_EN
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_PLL8M_CLK_FORCE_ON
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_XTAL_CLK_FORCE_ON
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_FOSC_CLK_FORCE_ON
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_AONCLKRST_LP_RST_EN
          description: need_des
          addressOffset: 12
          size: 32
          fields:
            - name: LP_AONCLKRST_RST_EN_LP_HUK
              description: need_des
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_RST_EN_LP_ANAPERI
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_RST_EN_LP_WDT
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_RST_EN_LP_TIMER
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_RST_EN_LP_RTC
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_RST_EN_LP_MAILBOX
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_RST_EN_LP_AONEFUSEREG
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_RST_EN_LP_RAM
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_AONCLKRST_RESET_CAUSE
          description: need_des
          addressOffset: 16
          size: 32
          resetValue: 33554432
          fields:
            - name: LP_AONCLKRST_LPCORE_RESET_CAUSE
              description: "6'h1: POR reset\n6'h9: PMU LP PERI power down reset\n6'ha: PMU LP CPU reset\n6'hf: brown out reset\n6'h10: LP watchdog chip reset\n6'h12: super watch dog reset\n6'h13: glitch reset\n6'h14: software reset"
              bitOffset: 0
              bitWidth: 6
              access: read-only
            - name: LP_AONCLKRST_LPCORE_RESET_FLAG
              description: need_des
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: LP_AONCLKRST_HPCORE0_RESET_CAUSE
              description: "6'h1: POR reset\n6'h3: digital system software reset\n6'h5: PMU HP system power down reset\n6'h7: HP system reset from HP watchdog\n6'h9: HP system reset from LP watchdog\n6'hb: HP core reset from HP watchdog\n6'hc: HP core software reset\n6'hd: HP core reset from LP watchdog\n6'hf: brown out reset\n6'h10: LP watchdog chip reset\n6'h12: super watch dog reset\n6'h13: glitch reset\n6'h14: efuse crc error reset\n6'h16: HP usb jtag chip reset\n6'h17: HP usb uart chip reset\n6'h18: HP jtag reset\n6'h1a: HP core lockup"
              bitOffset: 7
              bitWidth: 6
              access: read-only
            - name: LP_AONCLKRST_HPCORE0_RESET_FLAG
              description: need_des
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: LP_AONCLKRST_HPCORE1_RESET_CAUSE
              description: "6'h1: POR reset\n6'h3: digital system software reset\n6'h5: PMU HP system power down reset\n6'h7: HP system reset from HP watchdog\n6'h9: HP system reset from LP watchdog\n6'hb: HP core reset from HP watchdog\n6'hc: HP core software reset\n6'hd: HP core reset from LP watchdog\n6'hf: brown out reset\n6'h10: LP watchdog chip reset\n6'h12: super watch dog reset\n6'h13: glitch reset\n6'h14: efuse crc error reset\n6'h16: HP usb jtag chip reset\n6'h17: HP usb uart chip reset\n6'h18: HP jtag reset\n6'h1a: HP core lockup"
              bitOffset: 14
              bitWidth: 6
              access: read-only
            - name: LP_AONCLKRST_HPCORE1_RESET_FLAG
              description: need_des
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: LP_AONCLKRST_LPCORE_RESET_CAUSE_PMU_LP_CPU_MASK
              description: "1'b0: enable lpcore pmu_lp_cpu_reset reset_cause, 1'b1: disable lpcore pmu_lp_cpu_reset reset_cause"
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_LPCORE_RESET_CAUSE_CLR
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: LP_AONCLKRST_LPCORE_RESET_FLAG_CLR
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: LP_AONCLKRST_HPCORE0_RESET_CAUSE_CLR
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: LP_AONCLKRST_HPCORE0_RESET_FLAG_CLR
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: LP_AONCLKRST_HPCORE1_RESET_CAUSE_CLR
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: LP_AONCLKRST_HPCORE1_RESET_FLAG_CLR
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: LP_AONCLKRST_HPCPU_RESET_CTRL0
          description: need_des
          addressOffset: 20
          size: 32
          resetValue: 2147647490
          fields:
            - name: LP_AONCLKRST_HPCORE0_LOCKUP_RESET_EN
              description: "write 1 to enable hpcore0 lockup reset feature, write 0 to disable hpcore0 lockup reset feature"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_LP_WDT_HPCORE0_RESET_LENGTH
              description: need_des
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: LP_AONCLKRST_LP_WDT_HPCORE0_RESET_EN
              description: "write 1 to enable lp_wdt reset hpcore0 feature, write 0 to disable lp_wdt reset hpcore0 feature"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HPCORE0_STALL_WAIT
              description: need_des
              bitOffset: 5
              bitWidth: 7
              access: read-write
            - name: LP_AONCLKRST_HPCORE0_STALL_EN
              description: need_des
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HPCORE0_SW_RESET
              description: need_des
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: LP_AONCLKRST_HPCORE0_OCD_HALT_ON_RESET
              description: need_des
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HPCORE0_STAT_VECTOR_SEL
              description: "1'b1: boot from HP TCM ROM: 0x4FC00000\n1'b0: boot from LP TCM RAM:  0x50108000"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HPCORE1_LOCKUP_RESET_EN
              description: "write 1 to enable hpcore1 lockup reset feature, write 0 to disable hpcore1 lockup reset feature"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_LP_WDT_HPCORE1_RESET_LENGTH
              description: need_des
              bitOffset: 17
              bitWidth: 3
              access: read-write
            - name: LP_AONCLKRST_LP_WDT_HPCORE1_RESET_EN
              description: "write 1 to enable lp_wdt reset hpcore1 feature, write 0 to disable lp_wdt reset hpcore1 feature"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HPCORE1_STALL_WAIT
              description: need_des
              bitOffset: 21
              bitWidth: 7
              access: read-write
            - name: LP_AONCLKRST_HPCORE1_STALL_EN
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HPCORE1_SW_RESET
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: LP_AONCLKRST_HPCORE1_OCD_HALT_ON_RESET
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HPCORE1_STAT_VECTOR_SEL
              description: "1'b1: boot from HP TCM ROM: 0x4FC00000\n1'b0: boot from LP TCM RAM:  0x50108000"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_AONCLKRST_HPCPU_RESET_CTRL1
          description: need_des
          addressOffset: 24
          size: 32
          fields:
            - name: LP_AONCLKRST_HPCORE0_SW_STALL_CODE
              description: "HP core0 software stall when set to 8'h86"
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: LP_AONCLKRST_HPCORE1_SW_STALL_CODE
              description: "HP core1 software stall when set to 8'h86"
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: LP_AONCLKRST_FOSC_CNTL
          description: need_des
          addressOffset: 28
          size: 32
          resetValue: 1677721600
          fields:
            - name: LP_AONCLKRST_FOSC_DFREQ
              description: need_des
              bitOffset: 22
              bitWidth: 10
              access: read-write
      - register:
          name: LP_AONCLKRST_RC32K_CNTL
          description: need_des
          addressOffset: 32
          size: 32
          resetValue: 650
          fields:
            - name: LP_AONCLKRST_RC32K_DFREQ
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_AONCLKRST_SOSC_CNTL
          description: need_des
          addressOffset: 36
          size: 32
          resetValue: 721420288
          fields:
            - name: LP_AONCLKRST_SOSC_DFREQ
              description: need_des
              bitOffset: 22
              bitWidth: 10
              access: read-write
      - register:
          name: LP_AONCLKRST_CLK_TO_HP
          description: need_des
          addressOffset: 40
          size: 32
          resetValue: 4026531840
          fields:
            - name: LP_AONCLKRST_ICG_HP_XTAL32K
              description: reserved
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_ICG_HP_SOSC
              description: reserved
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_ICG_HP_OSC32K
              description: reserved
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_ICG_HP_FOSC
              description: reserved
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_AONCLKRST_LPMEM_FORCE
          description: need_des
          addressOffset: 44
          size: 32
          fields:
            - name: LP_AONCLKRST_LPMEM_CLK_FORCE_ON
              description: reserved
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_AONCLKRST_XTAL32K
          description: need_des
          addressOffset: 48
          size: 32
          resetValue: 1723858944
          fields:
            - name: LP_AONCLKRST_DRES_XTAL32K
              description: need_des
              bitOffset: 22
              bitWidth: 3
              access: read-write
            - name: LP_AONCLKRST_DGM_XTAL32K
              description: need_des
              bitOffset: 25
              bitWidth: 3
              access: read-write
            - name: LP_AONCLKRST_DBUF_XTAL32K
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_DAC_XTAL32K
              description: need_des
              bitOffset: 29
              bitWidth: 3
              access: read-write
      - register:
          name: LP_AONCLKRST_MUX_HPSYS_RESET_BYPASS
          description: need_des
          addressOffset: 52
          size: 32
          resetValue: 4294967295
          fields:
            - name: LP_AONCLKRST_MUX_HPSYS_RESET_BYPASS
              description: reserved
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_AONCLKRST_HPSYS_0_RESET_BYPASS
          description: need_des
          addressOffset: 56
          size: 32
          resetValue: 4294967295
          fields:
            - name: LP_AONCLKRST_HPSYS_0_RESET_BYPASS
              description: reserved
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_AONCLKRST_HPSYS_APM_RESET_BYPASS
          description: need_des
          addressOffset: 60
          size: 32
          resetValue: 4294967295
          fields:
            - name: LP_AONCLKRST_HPSYS_APM_RESET_BYPASS
              description: reserved
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: LP_AONCLKRST_HP_CLK_CTRL
          description: HP Clock Control Register.
          addressOffset: 64
          size: 32
          resetValue: 536870908
          fields:
            - name: LP_AONCLKRST_HP_ROOT_CLK_SRC_SEL
              description: "HP SoC Root Clock Source Select. 2'd0: xtal_40m, 2'd1: cpll_400m, 2'd2: fosc_20m."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: LP_AONCLKRST_HP_ROOT_CLK_EN
              description: HP SoC Root Clock Enable.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HP_PAD_PARLIO_TX_CLK_EN
              description: PARLIO TX Clock From Pad Enable.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HP_PAD_PARLIO_RX_CLK_EN
              description: PARLIO RX Clock From Pad Enable.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HP_PAD_UART4_SLP_CLK_EN
              description: UART4 SLP Clock From Pad Enable.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HP_PAD_UART3_SLP_CLK_EN
              description: UART3 SLP Clock From Pad Enable.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HP_PAD_UART2_SLP_CLK_EN
              description: UART2 SLP Clock From Pad Enable.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HP_PAD_UART1_SLP_CLK_EN
              description: UART1 SLP Clock From Pad Enable.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HP_PAD_UART0_SLP_CLK_EN
              description: UART0 SLP Clock From Pad Enable.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HP_PAD_I2S2_MCLK_EN
              description: I2S2 MCLK Clock From Pad Enable.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HP_PAD_I2S1_MCLK_EN
              description: I2S1 MCLK Clock From Pad Enable.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HP_PAD_I2S0_MCLK_EN
              description: I2S0 MCLK Clock From Pad Enable.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HP_PAD_EMAC_TX_CLK_EN
              description: EMAC RX Clock From Pad Enable.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HP_PAD_EMAC_RX_CLK_EN
              description: EMAC TX Clock From Pad Enable.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HP_PAD_EMAC_TXRX_CLK_EN
              description: EMAC TXRX Clock From Pad Enable.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HP_XTAL_32K_CLK_EN
              description: XTAL 32K Clock Enable.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HP_RC_32K_CLK_EN
              description: RC 32K Clock Enable.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HP_SOSC_150K_CLK_EN
              description: SOSC 150K Clock Enable.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HP_PLL_8M_CLK_EN
              description: PLL 8M Clock Enable.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HP_AUDIO_PLL_CLK_EN
              description: AUDIO PLL Clock Enable.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HP_SDIO_PLL2_CLK_EN
              description: SDIO PLL2 Clock Enable.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HP_SDIO_PLL1_CLK_EN
              description: SDIO PLL1 Clock Enable.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HP_SDIO_PLL0_CLK_EN
              description: SDIO PLL0 Clock Enable.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HP_FOSC_20M_CLK_EN
              description: FOSC 20M Clock Enable.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HP_XTAL_40M_CLK_EN
              description: XTAL 40M Clock Enalbe.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HP_CPLL_400M_CLK_EN
              description: CPLL 400M Clock Enable.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HP_SPLL_480M_CLK_EN
              description: SPLL 480M Clock Enable.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_HP_MPLL_500M_CLK_EN
              description: MPLL 500M Clock Enable.
              bitOffset: 28
              bitWidth: 1
              access: read-write
      - register:
          name: LP_AONCLKRST_HP_USB_CLKRST_CTRL0
          description: HP USB Clock Reset Control Register.
          addressOffset: 68
          size: 32
          resetValue: 163889786
          fields:
            - name: LP_AONCLKRST_USB_OTG20_SLEEP_MODE
              description: unused.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_USB_OTG20_BK_SYS_CLK_EN
              description: unused.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_USB_OTG11_SLEEP_MODE
              description: unused.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_USB_OTG11_BK_SYS_CLK_EN
              description: unused.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_USB_OTG11_48M_CLK_EN
              description: usb otg11 fs phy clock enable.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_USB_DEVICE_48M_CLK_EN
              description: usb device fs phy clock enable.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_USB_48M_DIV_NUM
              description: usb 480m to 25m divide number.
              bitOffset: 6
              bitWidth: 8
              access: read-write
            - name: LP_AONCLKRST_USB_25M_DIV_NUM
              description: usb 500m to 25m divide number.
              bitOffset: 14
              bitWidth: 8
              access: read-write
            - name: LP_AONCLKRST_USB_12M_DIV_NUM
              description: usb 480m to 12m divide number.
              bitOffset: 22
              bitWidth: 8
              access: read-write
      - register:
          name: LP_AONCLKRST_HP_USB_CLKRST_CTRL1
          description: HP USB Clock Reset Control Register.
          addressOffset: 72
          size: 32
          resetValue: 3221225472
          fields:
            - name: LP_AONCLKRST_RST_EN_USB_OTG20_ADP
              description: usb otg20 adp reset en
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_RST_EN_USB_OTG20_PHY
              description: usb otg20 phy reset en
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_RST_EN_USB_OTG20
              description: usb otg20 reset en
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_RST_EN_USB_OTG11
              description: usb org11 reset en
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_RST_EN_USB_DEVICE
              description: usb device reset en
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_USB_OTG20_PHYREF_CLK_SRC_SEL
              description: "usb otg20 hs phy src sel. 2'd0: 12m, 2'd1: 25m, 2'd2: pad_hsphy_refclk."
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: LP_AONCLKRST_USB_OTG20_PHYREF_CLK_EN
              description: usb otg20 hs phy refclk enable.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_USB_OTG20_ULPI_CLK_EN
              description: usb otg20 ulpi clock enable.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_AONCLKRST_HP_SDMMC_EMAC_RST_CTRL
          description: need_des
          addressOffset: 76
          size: 32
          fields:
            - name: LP_AONCLKRST_RST_EN_SDMMC
              description: hp sdmmc reset en
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_FORCE_NORST_SDMMC
              description: hp sdmmc force norst
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_RST_EN_EMAC
              description: hp emac reset en
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LP_AONCLKRST_FORCE_NORST_EMAC
              description: hp emac force norst
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_AONCLKRST_DATE
          description: need_des
          addressOffset: 1020
          size: 32
          fields:
            - name: LP_AONCLKRST_CLK_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: LP_GPIO
    description: Low-power General Purpose Input/Output
    groupName: LP_GPIO
    baseAddress: 1343397888
    addressBlock:
      - offset: 0
        size: 236
        usage: registers
    interrupt:
      - name: LP_GPIO
        value: 10
    registers:
      - register:
          name: CLK_EN
          description: Reserved
          addressOffset: 0
          size: 32
          resetValue: 1
          fields:
            - name: REG_CLK_EN
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: VER_DATE
          description: Reserved
          addressOffset: 4
          size: 32
          resetValue: 2294563
          fields:
            - name: REG_VER_DATE
              description: Reserved
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: OUT
          description: Reserved
          addressOffset: 8
          size: 32
          fields:
            - name: REG_GPIO_OUT_DATA
              description: Reserved
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: OUT_W1TS
          description: Reserved
          addressOffset: 12
          size: 32
          fields:
            - name: REG_GPIO_OUT_DATA_W1TS
              description: Reserved
              bitOffset: 0
              bitWidth: 16
              access: write-only
      - register:
          name: OUT_W1TC
          description: Reserved
          addressOffset: 16
          size: 32
          fields:
            - name: REG_GPIO_OUT_DATA_W1TC
              description: Reserved
              bitOffset: 0
              bitWidth: 16
              access: write-only
      - register:
          name: ENABLE
          description: Reserved
          addressOffset: 20
          size: 32
          fields:
            - name: REG_GPIO_ENABLE_DATA
              description: Reserved
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: ENABLE_W1TS
          description: Reserved
          addressOffset: 24
          size: 32
          fields:
            - name: REG_GPIO_ENABLE_DATA_W1TS
              description: Reserved
              bitOffset: 0
              bitWidth: 16
              access: write-only
      - register:
          name: ENABLE_W1TC
          description: Reserved
          addressOffset: 28
          size: 32
          fields:
            - name: REG_GPIO_ENABLE_DATA_W1TC
              description: Reserved
              bitOffset: 0
              bitWidth: 16
              access: write-only
      - register:
          name: STATUS
          description: Reserved
          addressOffset: 32
          size: 32
          fields:
            - name: REG_GPIO_STATUS_DATA
              description: Reserved
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: STATUS_W1TS
          description: Reserved
          addressOffset: 36
          size: 32
          fields:
            - name: REG_GPIO_STATUS_DATA_W1TS
              description: Reserved
              bitOffset: 0
              bitWidth: 16
              access: write-only
      - register:
          name: STATUS_W1TC
          description: Reserved
          addressOffset: 40
          size: 32
          fields:
            - name: REG_GPIO_STATUS_DATA_W1TC
              description: Reserved
              bitOffset: 0
              bitWidth: 16
              access: write-only
      - register:
          name: STATUS_NEXT
          description: Reserved
          addressOffset: 44
          size: 32
          fields:
            - name: REG_GPIO_STATUS_INTERRUPT_NEXT
              description: Reserved
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: IN
          description: Reserved
          addressOffset: 48
          size: 32
          fields:
            - name: REG_GPIO_IN_DATA_NEXT
              description: Reserved
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: PIN0
          description: Reserved
          addressOffset: 52
          size: 32
          fields:
            - name: REG_GPIO_PIN0_WAKEUP_ENABLE
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_PIN0_INT_TYPE
              description: Reserved
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: REG_GPIO_PIN0_PAD_DRIVER
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_PIN0_EDGE_WAKEUP_CLR
              description: need des
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: PIN1
          description: Reserved
          addressOffset: 56
          size: 32
          fields:
            - name: REG_GPIO_PIN1_WAKEUP_ENABLE
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_PIN1_INT_TYPE
              description: Reserved
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: REG_GPIO_PIN1_PAD_DRIVER
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_GPI1_PIN0_EDGE_WAKEUP_CLR
              description: need des
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: PIN2
          description: Reserved
          addressOffset: 60
          size: 32
          fields:
            - name: REG_GPIO_PIN2_WAKEUP_ENABLE
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_PIN2_INT_TYPE
              description: Reserved
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: REG_GPIO_PIN2_PAD_DRIVER
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_GPI2_PIN0_EDGE_WAKEUP_CLR
              description: need des
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: PIN3
          description: Reserved
          addressOffset: 64
          size: 32
          fields:
            - name: REG_GPIO_PIN3_WAKEUP_ENABLE
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_PIN3_INT_TYPE
              description: Reserved
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: REG_GPIO_PIN3_PAD_DRIVER
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_GPI3_PIN0_EDGE_WAKEUP_CLR
              description: need des
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: PIN4
          description: Reserved
          addressOffset: 68
          size: 32
          fields:
            - name: REG_GPIO_PIN4_WAKEUP_ENABLE
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_PIN4_INT_TYPE
              description: Reserved
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: REG_GPIO_PIN4_PAD_DRIVER
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_GPI4_PIN0_EDGE_WAKEUP_CLR
              description: need des
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: PIN5
          description: Reserved
          addressOffset: 72
          size: 32
          fields:
            - name: REG_GPIO_PIN5_WAKEUP_ENABLE
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_PIN5_INT_TYPE
              description: Reserved
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: REG_GPIO_PIN5_PAD_DRIVER
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_GPI5_PIN0_EDGE_WAKEUP_CLR
              description: need des
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: PIN6
          description: Reserved
          addressOffset: 76
          size: 32
          fields:
            - name: REG_GPIO_PIN6_WAKEUP_ENABLE
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_PIN6_INT_TYPE
              description: Reserved
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: REG_GPIO_PIN6_PAD_DRIVER
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_GPI6_PIN0_EDGE_WAKEUP_CLR
              description: need des
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: PIN7
          description: Reserved
          addressOffset: 80
          size: 32
          fields:
            - name: REG_GPIO_PIN7_WAKEUP_ENABLE
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_PIN7_INT_TYPE
              description: Reserved
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: REG_GPIO_PIN7_PAD_DRIVER
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_GPI7_PIN0_EDGE_WAKEUP_CLR
              description: need des
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: PIN8
          description: Reserved
          addressOffset: 84
          size: 32
          fields:
            - name: REG_GPIO_PIN8_WAKEUP_ENABLE
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_PIN8_INT_TYPE
              description: Reserved
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: REG_GPIO_PIN8_PAD_DRIVER
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_GPI8_PIN0_EDGE_WAKEUP_CLR
              description: need des
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: PIN9
          description: Reserved
          addressOffset: 88
          size: 32
          fields:
            - name: REG_GPIO_PIN9_WAKEUP_ENABLE
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_PIN9_INT_TYPE
              description: Reserved
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: REG_GPIO_PIN9_PAD_DRIVER
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_GPI9_PIN0_EDGE_WAKEUP_CLR
              description: need des
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: PIN10
          description: Reserved
          addressOffset: 92
          size: 32
          fields:
            - name: REG_GPIO_PIN10_WAKEUP_ENABLE
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_PIN10_INT_TYPE
              description: Reserved
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: REG_GPIO_PIN10_PAD_DRIVER
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_GPI10_PIN0_EDGE_WAKEUP_CLR
              description: need des
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: PIN11
          description: Reserved
          addressOffset: 96
          size: 32
          fields:
            - name: REG_GPIO_PIN11_WAKEUP_ENABLE
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_PIN11_INT_TYPE
              description: Reserved
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: REG_GPIO_PIN11_PAD_DRIVER
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_GPI11_PIN0_EDGE_WAKEUP_CLR
              description: need des
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: PIN12
          description: Reserved
          addressOffset: 100
          size: 32
          fields:
            - name: REG_GPIO_PIN12_WAKEUP_ENABLE
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_PIN12_INT_TYPE
              description: Reserved
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: REG_GPIO_PIN12_PAD_DRIVER
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_GPI12_PIN0_EDGE_WAKEUP_CLR
              description: need des
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: PIN13
          description: Reserved
          addressOffset: 104
          size: 32
          fields:
            - name: REG_GPIO_PIN13_WAKEUP_ENABLE
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_PIN13_INT_TYPE
              description: Reserved
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: REG_GPIO_PIN13_PAD_DRIVER
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_GPI13_PIN0_EDGE_WAKEUP_CLR
              description: need des
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: PIN14
          description: Reserved
          addressOffset: 108
          size: 32
          fields:
            - name: REG_GPIO_PIN14_WAKEUP_ENABLE
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_PIN14_INT_TYPE
              description: Reserved
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: REG_GPIO_PIN14_PAD_DRIVER
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_GPI14_PIN0_EDGE_WAKEUP_CLR
              description: need des
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: PIN15
          description: Reserved
          addressOffset: 112
          size: 32
          fields:
            - name: REG_GPIO_PIN15_WAKEUP_ENABLE
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_PIN15_INT_TYPE
              description: Reserved
              bitOffset: 1
              bitWidth: 3
              access: read-write
            - name: REG_GPIO_PIN15_PAD_DRIVER
              description: Reserved
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_GPI15_PIN0_EDGE_WAKEUP_CLR
              description: need des
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: FUNC0_IN_SEL_CFG
          description: Reserved
          addressOffset: 116
          size: 32
          resetValue: 192
          fields:
            - name: REG_GPIO_FUNC0_IN_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_SIG0_IN_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC0_IN_SEL
              description: "reg_gpio_func0_in_sel[5:4]==2'b11->constant 1,reg_gpio_func0_in_sel[5:4]==2'b10->constant 0"
              bitOffset: 2
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC1_IN_SEL_CFG
          description: Reserved
          addressOffset: 120
          size: 32
          resetValue: 192
          fields:
            - name: REG_GPIO_FUNC1_IN_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_SIG1_IN_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC1_IN_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC2_IN_SEL_CFG
          description: Reserved
          addressOffset: 124
          size: 32
          resetValue: 128
          fields:
            - name: REG_GPIO_FUNC2_IN_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_SIG2_IN_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC2_IN_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC3_IN_SEL_CFG
          description: Reserved
          addressOffset: 128
          size: 32
          resetValue: 192
          fields:
            - name: REG_GPIO_FUNC3_IN_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_SIG3_IN_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC3_IN_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC4_IN_SEL_CFG
          description: Reserved
          addressOffset: 132
          size: 32
          resetValue: 192
          fields:
            - name: REG_GPIO_FUNC4_IN_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_SIG4_IN_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC4_IN_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC5_IN_SEL_CFG
          description: Reserved
          addressOffset: 136
          size: 32
          resetValue: 128
          fields:
            - name: REG_GPIO_FUNC5_IN_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_SIG5_IN_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC5_IN_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC6_IN_SEL_CFG
          description: Reserved
          addressOffset: 140
          size: 32
          resetValue: 128
          fields:
            - name: REG_GPIO_FUNC6_IN_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_SIG6_IN_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC6_IN_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC7_IN_SEL_CFG
          description: Reserved
          addressOffset: 144
          size: 32
          resetValue: 128
          fields:
            - name: REG_GPIO_FUNC7_IN_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_SIG7_IN_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC7_IN_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC8_IN_SEL_CFG
          description: Reserved
          addressOffset: 148
          size: 32
          resetValue: 128
          fields:
            - name: REG_GPIO_FUNC8_IN_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_SIG8_IN_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC8_IN_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC9_IN_SEL_CFG
          description: Reserved
          addressOffset: 152
          size: 32
          resetValue: 128
          fields:
            - name: REG_GPIO_FUNC9_IN_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_SIG9_IN_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC9_IN_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC10_IN_SEL_CFG
          description: Reserved
          addressOffset: 156
          size: 32
          resetValue: 128
          fields:
            - name: REG_GPIO_FUNC10_IN_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_SIG10_IN_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC10_IN_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC11_IN_SEL_CFG
          description: Reserved
          addressOffset: 160
          size: 32
          resetValue: 128
          fields:
            - name: REG_GPIO_FUNC11_IN_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_SIG11_IN_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC11_IN_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC12_IN_SEL_CFG
          description: Reserved
          addressOffset: 164
          size: 32
          resetValue: 128
          fields:
            - name: REG_GPIO_FUNC12_IN_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_SIG12_IN_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC12_IN_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC13_IN_SEL_CFG
          description: Reserved
          addressOffset: 168
          size: 32
          resetValue: 128
          fields:
            - name: REG_GPIO_FUNC13_IN_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_SIG13_IN_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC13_IN_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC0_OUT_SEL_CFG
          description: Reserved
          addressOffset: 244
          size: 32
          resetValue: 256
          fields:
            - name: REG_GPIO_FUNC0_OE_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC0_OE_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC0_OUT_INV_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC0_OUT_SEL
              description: "reg_gpio_func0_out_sel[5:1]==16 -> output gpio register value to pad"
              bitOffset: 3
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC1_OUT_SEL_CFG
          description: Reserved
          addressOffset: 248
          size: 32
          resetValue: 256
          fields:
            - name: REG_GPIO_FUNC1_OE_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC1_OE_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC1_OUT_INV_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC1_OUT_SEL
              description: Reserved
              bitOffset: 3
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC2_OUT_SEL_CFG
          description: Reserved
          addressOffset: 252
          size: 32
          resetValue: 256
          fields:
            - name: REG_GPIO_FUNC2_OE_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC2_OE_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC2_OUT_INV_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC2_OUT_SEL
              description: Reserved
              bitOffset: 3
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC3_OUT_SEL_CFG
          description: Reserved
          addressOffset: 256
          size: 32
          resetValue: 256
          fields:
            - name: REG_GPIO_FUNC3_OE_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC3_OE_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC3_OUT_INV_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC3_OUT_SEL
              description: Reserved
              bitOffset: 3
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC4_OUT_SEL_CFG
          description: Reserved
          addressOffset: 260
          size: 32
          resetValue: 256
          fields:
            - name: REG_GPIO_FUNC4_OE_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC4_OE_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC4_OUT_INV_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC4_OUT_SEL
              description: Reserved
              bitOffset: 3
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC5_OUT_SEL_CFG
          description: Reserved
          addressOffset: 264
          size: 32
          resetValue: 256
          fields:
            - name: REG_GPIO_FUNC5_OE_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC5_OE_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC5_OUT_INV_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC5_OUT_SEL
              description: Reserved
              bitOffset: 3
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC6_OUT_SEL_CFG
          description: Reserved
          addressOffset: 268
          size: 32
          resetValue: 256
          fields:
            - name: REG_GPIO_FUNC6_OE_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC6_OE_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC6_OUT_INV_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC6_OUT_SEL
              description: Reserved
              bitOffset: 3
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC7_OUT_SEL_CFG
          description: Reserved
          addressOffset: 272
          size: 32
          resetValue: 256
          fields:
            - name: REG_GPIO_FUNC7_OE_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC7_OE_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC7_OUT_INV_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC7_OUT_SEL
              description: Reserved
              bitOffset: 3
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC8_OUT_SEL_CFG
          description: Reserved
          addressOffset: 276
          size: 32
          resetValue: 256
          fields:
            - name: REG_GPIO_FUNC8_OE_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC8_OE_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC8_OUT_INV_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC8_OUT_SEL
              description: Reserved
              bitOffset: 3
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC9_OUT_SEL_CFG
          description: Reserved
          addressOffset: 280
          size: 32
          resetValue: 256
          fields:
            - name: REG_GPIO_FUNC9_OE_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC9_OE_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC9_OUT_INV_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC9_OUT_SEL
              description: Reserved
              bitOffset: 3
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC10_OUT_SEL_CFG
          description: Reserved
          addressOffset: 284
          size: 32
          resetValue: 256
          fields:
            - name: REG_GPIO_FUNC10_OE_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC10_OE_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC10_OUT_INV_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC10_OUT_SEL
              description: Reserved
              bitOffset: 3
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC11_OUT_SEL_CFG
          description: Reserved
          addressOffset: 288
          size: 32
          resetValue: 256
          fields:
            - name: REG_GPIO_FUNC11_OE_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC11_OE_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC11_OUT_INV_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC11_OUT_SEL
              description: Reserved
              bitOffset: 3
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC12_OUT_SEL_CFG
          description: Reserved
          addressOffset: 292
          size: 32
          resetValue: 256
          fields:
            - name: REG_GPIO_FUNC12_OE_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC12_OE_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC12_OUT_INV_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC12_OUT_SEL
              description: Reserved
              bitOffset: 3
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC13_OUT_SEL_CFG
          description: Reserved
          addressOffset: 296
          size: 32
          resetValue: 256
          fields:
            - name: REG_GPIO_FUNC13_OE_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC13_OE_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC13_OUT_INV_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC13_OUT_SEL
              description: Reserved
              bitOffset: 3
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC14_OUT_SEL_CFG
          description: Reserved
          addressOffset: 300
          size: 32
          resetValue: 256
          fields:
            - name: REG_GPIO_FUNC14_OE_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC14_OE_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC14_OUT_INV_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC14_OUT_SEL
              description: Reserved
              bitOffset: 3
              bitWidth: 6
              access: read-write
      - register:
          name: FUNC15_OUT_SEL_CFG
          description: Reserved
          addressOffset: 304
          size: 32
          resetValue: 256
          fields:
            - name: REG_GPIO_FUNC15_OE_INV_SEL
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC15_OE_SEL
              description: Reserved
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC15_OUT_INV_SEL
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_GPIO_FUNC15_OUT_SEL
              description: Reserved
              bitOffset: 3
              bitWidth: 6
              access: read-write
  - name: LP_I2C0
    description: Low-power I2C (Inter-Integrated Circuit) Controller 0
    groupName: LP_I2C
    baseAddress: 1343365120
    addressBlock:
      - offset: 0
        size: 136
        usage: registers
    interrupt:
      - name: LP_I2C0
        value: 11
    registers:
      - register:
          name: SCL_LOW_PERIOD
          description: "Configures the low level width of the SCL\nClock"
          addressOffset: 0
          size: 32
          fields:
            - name: SCL_LOW_PERIOD
              description: "Configures the low level width of the SCL Clock. \nMeasurement unit: i2c_sclk."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: CTR
          description: Transmission setting
          addressOffset: 4
          size: 32
          resetValue: 520
          fields:
            - name: SDA_FORCE_OUT
              description: "Configures the SDA output mode\n1: Direct output,\n\n0: Open drain output."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SCL_FORCE_OUT
              description: "Configures the SCL output mode\n1: Direct output,\n\n0: Open drain output."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SAMPLE_SCL_LEVEL
              description: "Configures the sample mode for SDA.\n1: Sample SDA data on the SCL low level.\n\n0: Sample SDA data on the SCL high level."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_FULL_ACK_LEVEL
              description: Configures the ACK value that needs to be sent by master when the rx_fifo_cnt has reached the threshold.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TRANS_START
              description: "Configures to start sending the data in txfifo for slave. \n0: No effect\n\n1: Start"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: TX_LSB_FIRST
              description: "Configures to control the sending order for data needing to be sent. \n1: send data from the least significant bit,\n\n0: send data from the most significant bit."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_LSB_FIRST
              description: "Configures to control the storage order for received data.\n1: receive data from the least significant bit\n\n0: receive data from the most significant bit."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "Configures whether to gate clock signal for registers.\n\n0: Force clock on for registers \n\n1: Support clock only when registers are read or written to by software."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ARBITRATION_EN
              description: "Configures to enable I2C bus arbitration detection.\n0: No effect\n\n1: Enable"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FSM_RST
              description: "Configures to reset the SCL_FSM.\n0: No effect\n\n1: Reset"
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: CONF_UPGATE
              description: "Configures this bit for synchronization\n0: No effect\n\n1: Synchronize"
              bitOffset: 11
              bitWidth: 1
              access: write-only
      - register:
          name: SR
          description: Describe I2C work status.
          addressOffset: 8
          size: 32
          fields:
            - name: RESP_REC
              description: "Represents the received ACK value in master mode or slave mode.\n0: ACK,\n\n1: NACK."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ARB_LOST
              description: "Represents whether the I2C controller loses control of SCL line.\n0: No arbitration lost\n\n1: Arbitration lost"
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BUS_BUSY
              description: "Represents the I2C bus state.\n1: The I2C bus is busy transferring data, \n\n0: The I2C bus is in idle state."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: RXFIFO_CNT
              description: Represents the number of data bytes to be sent.
              bitOffset: 8
              bitWidth: 5
              access: read-only
            - name: TXFIFO_CNT
              description: Represents the number of data bytes received in RAM.
              bitOffset: 18
              bitWidth: 5
              access: read-only
            - name: SCL_MAIN_STATE_LAST
              description: "Represents the states of the I2C module state machine. \n0: Idle,\n\n1: Address shift,\n\n2: ACK address,\n\n3: Rx data,\n\n4: Tx data,\n\n5: Send ACK,\n\n6: Wait ACK"
              bitOffset: 24
              bitWidth: 3
              access: read-only
            - name: SCL_STATE_LAST
              description: "Represents the states of the state machine used to produce SCL.\n0: Idle,\n\n1: Start,\n\n2: Negative edge,\n\n3: Low,\n\n4: Positive edge,\n\n5: High,\n\n6: Stop"
              bitOffset: 28
              bitWidth: 3
              access: read-only
      - register:
          name: TO
          description: Setting time out control for receiving data.
          addressOffset: 12
          size: 32
          resetValue: 16
          fields:
            - name: TIME_OUT_VALUE
              description: "Configures the timeout threshold period for SCL stucking at high or low level. The actual period is 2^(reg_time_out_value).\nMeasurement unit: i2c_sclk."
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: TIME_OUT_EN
              description: "Configures to enable time out control.\n0: No effect\n\n1: Enable"
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: FIFO_ST
          description: FIFO status register.
          addressOffset: 20
          size: 32
          fields:
            - name: RXFIFO_RADDR
              description: Represents the offset address of the APB reading from RXFIFO
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: RXFIFO_WADDR
              description: Represents the offset address of i2c module receiving data and writing to RXFIFO.
              bitOffset: 5
              bitWidth: 4
              access: read-only
            - name: TXFIFO_RADDR
              description: Represents the offset address of i2c module reading from TXFIFO.
              bitOffset: 10
              bitWidth: 4
              access: read-only
            - name: TXFIFO_WADDR
              description: Represents the offset address of APB bus writing to TXFIFO.
              bitOffset: 15
              bitWidth: 4
              access: read-only
      - register:
          name: FIFO_CONF
          description: FIFO configuration register.
          addressOffset: 24
          size: 32
          resetValue: 16454
          fields:
            - name: RXFIFO_WM_THRHD
              description: "Configures the water mark threshold of RXFIFO in nonfifo access mode. When reg_reg_fifo_prt_en is 1 and rx FIFO counter is bigger than reg_rxfifo_wm_thrhd[3:0], reg_rxfifo_wm_int_raw bit will be valid."
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: TXFIFO_WM_THRHD
              description: "Configures the water mark threshold of TXFIFO in nonfifo access mode. When reg_reg_fifo_prt_en is 1 and tx FIFO counter is smaller than reg_txfifo_wm_thrhd[3:0], reg_txfifo_wm_int_raw bit will be valid."
              bitOffset: 5
              bitWidth: 4
              access: read-write
            - name: NONFIFO_EN
              description: Configures to enable APB nonfifo access.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: RX_FIFO_RST
              description: "Configures to reset RXFIFO.\n0: No effect\n\n1: Reset"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_FIFO_RST
              description: "Configures to reset TXFIFO.\n0: No effect\n\n1: Reset"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FIFO_PRT_EN
              description: "Configures to enable FIFO pointer in non-fifo access mode. This bit controls the valid bits and the TX/RX FIFO overflow, underflow, full and empty interrupts.\n0: No effect\n\n1: Enable"
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: DATA
          description: Rx FIFO read data.
          addressOffset: 28
          size: 32
          fields:
            - name: FIFO_RDATA
              description: Represents the value of RXFIFO read data.
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 32
          size: 32
          resetValue: 2
          fields:
            - name: RXFIFO_WM_INT_RAW
              description: The raw interrupt status of I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_WM_INT_RAW
              description: The raw interrupt status of I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_RAW
              description: The raw interrupt status of I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: END_DETECT_INT_RAW
              description: The raw interrupt status of the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BYTE_TRANS_DONE_INT_RAW
              description: The raw interrupt status of the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ARBITRATION_LOST_INT_RAW
              description: The raw interrupt status of the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: MST_TXFIFO_UDF_INT_RAW
              description: The raw interrupt status of I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TRANS_COMPLETE_INT_RAW
              description: The raw interrupt status of the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TIME_OUT_INT_RAW
              description: The raw interrupt status of the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: TRANS_START_INT_RAW
              description: The raw interrupt status of the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: NACK_INT_RAW
              description: The raw interrupt status of I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: TXFIFO_OVF_INT_RAW
              description: The raw interrupt status of I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: RXFIFO_UDF_INT_RAW
              description: The raw interrupt status of I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SCL_ST_TO_INT_RAW
              description: The raw interrupt status of I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SCL_MAIN_ST_TO_INT_RAW
              description: The raw interrupt status of I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: DET_START_INT_RAW
              description: The raw interrupt status of I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 36
          size: 32
          fields:
            - name: RXFIFO_WM_INT_CLR
              description: Write 1 to clear I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TXFIFO_WM_INT_CLR
              description: Write 1 to clear I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RXFIFO_OVF_INT_CLR
              description: Write 1 to clear I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: END_DETECT_INT_CLR
              description: Write 1 to clear the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: BYTE_TRANS_DONE_INT_CLR
              description: Write 1 to clear the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: ARBITRATION_LOST_INT_CLR
              description: Write 1 to clear the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: MST_TXFIFO_UDF_INT_CLR
              description: Write 1 to clear I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: TRANS_COMPLETE_INT_CLR
              description: Write 1 to clear the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: TIME_OUT_INT_CLR
              description: Write 1 to clear the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: TRANS_START_INT_CLR
              description: Write 1 to clear the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: NACK_INT_CLR
              description: Write 1 to clear I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: TXFIFO_OVF_INT_CLR
              description: Write 1 to clear I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: RXFIFO_UDF_INT_CLR
              description: Write 1 to clear I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: SCL_ST_TO_INT_CLR
              description: Write 1 to clear I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SCL_MAIN_ST_TO_INT_CLR
              description: Write 1 to clear I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: DET_START_INT_CLR
              description: Write 1 to clear I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 40
          size: 32
          fields:
            - name: RXFIFO_WM_INT_ENA
              description: Write 1 to anable I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TXFIFO_WM_INT_ENA
              description: Write 1 to anable I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RXFIFO_OVF_INT_ENA
              description: Write 1 to anable I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: END_DETECT_INT_ENA
              description: Write 1 to anable the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: BYTE_TRANS_DONE_INT_ENA
              description: Write 1 to anable the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ARBITRATION_LOST_INT_ENA
              description: Write 1 to anable the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: MST_TXFIFO_UDF_INT_ENA
              description: Write 1 to anable I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TRANS_COMPLETE_INT_ENA
              description: Write 1 to anable the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TIME_OUT_INT_ENA
              description: Write 1 to anable the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TRANS_START_INT_ENA
              description: Write 1 to anable the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: NACK_INT_ENA
              description: Write 1 to anable I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TXFIFO_OVF_INT_ENA
              description: Write 1 to anable I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RXFIFO_UDF_INT_ENA
              description: Write 1 to anable I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SCL_ST_TO_INT_ENA
              description: Write 1 to anable I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SCL_MAIN_ST_TO_INT_ENA
              description: Write 1 to anable I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DET_START_INT_ENA
              description: Write 1 to anable I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: INT_STATUS
          description: Status of captured I2C communication events
          addressOffset: 44
          size: 32
          fields:
            - name: RXFIFO_WM_INT_ST
              description: The masked interrupt status status of I2C_RXFIFO_WM_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_WM_INT_ST
              description: The masked interrupt status status of I2C_TXFIFO_WM_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_ST
              description: The masked interrupt status status of I2C_RXFIFO_OVF_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: END_DETECT_INT_ST
              description: The masked interrupt status status of the I2C_END_DETECT_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: BYTE_TRANS_DONE_INT_ST
              description: The masked interrupt status status of the I2C_END_DETECT_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ARBITRATION_LOST_INT_ST
              description: The masked interrupt status status of the I2C_ARBITRATION_LOST_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: MST_TXFIFO_UDF_INT_ST
              description: The masked interrupt status status of I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TRANS_COMPLETE_INT_ST
              description: The masked interrupt status status of the I2C_TRANS_COMPLETE_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TIME_OUT_INT_ST
              description: The masked interrupt status status of the I2C_TIME_OUT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: TRANS_START_INT_ST
              description: The masked interrupt status status of the I2C_TRANS_START_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: NACK_INT_ST
              description: The masked interrupt status status of I2C_SLAVE_STRETCH_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: TXFIFO_OVF_INT_ST
              description: The masked interrupt status status of I2C_TXFIFO_OVF_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: RXFIFO_UDF_INT_ST
              description: The masked interrupt status status of I2C_RXFIFO_UDF_INT  interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SCL_ST_TO_INT_ST
              description: The masked interrupt status status of I2C_SCL_ST_TO_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SCL_MAIN_ST_TO_INT_ST
              description: The masked interrupt status status of I2C_SCL_MAIN_ST_TO_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: DET_START_INT_ST
              description: The masked interrupt status status of I2C_DET_START_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-only
      - register:
          name: SDA_HOLD
          description: Configures the hold time after a negative SCL edge.
          addressOffset: 48
          size: 32
          fields:
            - name: TIME
              description: "Configures the time to hold the data after the falling edge of SCL.\nMeasurement unit: i2c_sclk"
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SDA_SAMPLE
          description: Configures the sample time after a positive SCL edge.
          addressOffset: 52
          size: 32
          fields:
            - name: TIME
              description: "Configures the sample time after a positive SCL edge.\nMeasurement unit: i2c_sclk"
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_HIGH_PERIOD
          description: Configures the high level width of SCL
          addressOffset: 56
          size: 32
          fields:
            - name: SCL_HIGH_PERIOD
              description: "Configures for how long SCL remains high in master mode.\nMeasurement unit: i2c_sclk"
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: SCL_WAIT_HIGH_PERIOD
              description: "Configures the SCL_FSM's waiting period for SCL high level in master mode.\nMeasurement unit: i2c_sclk"
              bitOffset: 9
              bitWidth: 7
              access: read-write
      - register:
          name: SCL_START_HOLD
          description: Configures the delay between the SDA and SCL negative edge for a start condition
          addressOffset: 64
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: "Configures the time between the falling edge of SDA and the falling edge of SCL for a START condition.\nMeasurement unit: i2c_sclk."
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_RSTART_SETUP
          description: "Configures the delay between the positive\nedge of SCL and the negative edge of SDA"
          addressOffset: 68
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: "Configures the time between the positive edge of SCL and the negative edge of SDA for a RESTART condition.\nMeasurement unit: i2c_sclk"
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_STOP_HOLD
          description: "Configures the delay after the SCL clock\nedge for a stop condition"
          addressOffset: 72
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: "Configures the delay after the STOP condition.\nMeasurement unit: i2c_sclk"
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SCL_STOP_SETUP
          description: "Configures the delay between the SDA and\nSCL positive edge for a stop condition"
          addressOffset: 76
          size: 32
          resetValue: 8
          fields:
            - name: TIME
              description: "Configures the time between the rising edge of SCL and the rising edge of SDA.\nMeasurement unit: i2c_sclk"
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: FILTER_CFG
          description: SCL and SDA filter configuration register
          addressOffset: 80
          size: 32
          resetValue: 768
          fields:
            - name: SCL_FILTER_THRES
              description: "Configures the threshold pulse width to be filtered on SCL. When a pulse on the SCL input has smaller width than this register value, the I2C controller will ignore that pulse. \nMeasurement unit: i2c_sclk"
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: SDA_FILTER_THRES
              description: "Configures the threshold pulse width to be filtered on SDA. When a pulse on the SDA input has smaller width than this register value, the I2C controller will ignore that pulse. \nMeasurement unit: i2c_sclk"
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: SCL_FILTER_EN
              description: Configures to enable the filter function for SCL.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SDA_FILTER_EN
              description: Configures to enable the filter function for SDA.
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: CLK_CONF
          description: I2C CLK configuration register
          addressOffset: 84
          size: 32
          resetValue: 2097152
          fields:
            - name: SCLK_DIV_NUM
              description: the integral part of the fractional divisor for i2c module
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SCLK_DIV_A
              description: the numerator of the fractional part of the fractional divisor for i2c module
              bitOffset: 8
              bitWidth: 6
              access: read-write
            - name: SCLK_DIV_B
              description: the denominator of the fractional part of the fractional divisor for i2c module
              bitOffset: 14
              bitWidth: 6
              access: read-write
            - name: SCLK_SEL
              description: "The clock selection for i2c module:0-XTAL,1-CLK_8MHz."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SCLK_ACTIVE
              description: The clock switch for i2c module
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          name: COMD0
          description: I2C command register 0
          addressOffset: 88
          size: 32
          fields:
            - name: COMMAND0
              description: "Configures command 0. It consists of three parts: \nop_code is the command,\n0: RSTART, \n1: WRITE,\n2: READ,\n3: STOP,\n4: END.\n\nByte_num represents the number of bytes that need to be sent or received.\nack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd structure for more information."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND0_DONE
              description: "Represents whether command 0 is done in I2C Master mode.\n0: Not done\n\n1: Done"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: COMD1
          description: I2C command register 1
          addressOffset: 92
          size: 32
          fields:
            - name: COMMAND1
              description: "Configures command 1. See details in I2C_CMD0_REG[13:0]."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND1_DONE
              description: "Represents whether command 1 is done in I2C Master mode.\n0: Not done\n\n1: Done"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: COMD2
          description: I2C command register 2
          addressOffset: 96
          size: 32
          fields:
            - name: COMMAND2
              description: "Configures command 2. See details in I2C_CMD0_REG[13:0]."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND2_DONE
              description: "Represents whether command 2 is done in I2C Master mode.\n0: Not done\n\n1: Done"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: COMD3
          description: I2C command register 3
          addressOffset: 100
          size: 32
          fields:
            - name: COMMAND3
              description: "Configures command 3. See details in I2C_CMD0_REG[13:0]."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND3_DONE
              description: "Represents whether command 3 is done in I2C Master mode.\n0: Not done\n\n1: Done"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: COMD4
          description: I2C command register 4
          addressOffset: 104
          size: 32
          fields:
            - name: COMMAND4
              description: "Configures command 4. See details in I2C_CMD0_REG[13:0]."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND4_DONE
              description: "Represents whether command 4 is done in I2C Master mode.\n0: Not done\n\n1: Done"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: COMD5
          description: I2C command register 5
          addressOffset: 108
          size: 32
          fields:
            - name: COMMAND5
              description: "Configures command 5. See details in I2C_CMD0_REG[13:0]."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND5_DONE
              description: "Represents whether command 5 is done in I2C Master mode.\n0: Not done\n\n1: Done"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: COMD6
          description: I2C command register 6
          addressOffset: 112
          size: 32
          fields:
            - name: COMMAND6
              description: "Configures command 6. See details in I2C_CMD0_REG[13:0]."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND6_DONE
              description: "Represents whether command 6 is done in I2C Master mode.\n0: Not done\n\n1: Done"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: COMD7
          description: I2C command register 7
          addressOffset: 116
          size: 32
          fields:
            - name: COMMAND7
              description: "Configures command 7. See details in I2C_CMD0_REG[13:0]."
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: COMMAND7_DONE
              description: "Represents whether command 7 is done in I2C Master mode.\n0: Not done\n\n1: Done"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SCL_ST_TIME_OUT
          description: SCL status time out register
          addressOffset: 120
          size: 32
          resetValue: 16
          fields:
            - name: SCL_ST_TO_I2C
              description: "Configures the threshold value of SCL_FSM state unchanged period. It should be no more than 23.\nMeasurement unit: i2c_sclk"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SCL_MAIN_ST_TIME_OUT
          description: SCL main status time out register
          addressOffset: 124
          size: 32
          resetValue: 16
          fields:
            - name: SCL_MAIN_ST_TO_I2C
              description: "Configures the threshold value of SCL_MAIN_FSM state unchanged period.nIt should be no more than 23.\nMeasurement unit: i2c_sclk"
              bitOffset: 0
              bitWidth: 5
              access: read-write
      - register:
          name: SCL_SP_CONF
          description: Power configuration register
          addressOffset: 128
          size: 32
          fields:
            - name: SCL_RST_SLV_EN
              description: "When I2C master is IDLE, set this bit to send out SCL pulses. The number of pulses equals to reg_scl_rst_slv_num[4:0]."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SCL_RST_SLV_NUM
              description: "Configures to send out SCL pulses when I2C master is IDLE. The number of pulses equals to reg_scl_rst_slv_num[4:0]."
              bitOffset: 1
              bitWidth: 5
              access: read-write
            - name: SCL_PD_EN
              description: "Configure the pulses of SCL generated in I2C master mode. \nValid when reg_scl_rst_slv_en is 1.\nMeasurement unit: i2c_sclk"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SDA_PD_EN
              description: "Configures to power down the I2C output SCL line. \n0: Not power down.\n\n1: Power down.\nValid only when reg_scl_force_out is 1."
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version register
          addressOffset: 248
          size: 32
          resetValue: 35656003
          fields:
            - name: DATE
              description: Version control register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TXFIFO_START_ADDR
          description: I2C TXFIFO base address register
          addressOffset: 256
          size: 32
          fields:
            - name: TXFIFO_START_ADDR
              description: Represents the I2C txfifo first address.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RXFIFO_START_ADDR
          description: I2C RXFIFO base address register
          addressOffset: 384
          size: 32
          fields:
            - name: RXFIFO_START_ADDR
              description: Represents the I2C rxfifo first address.
              bitOffset: 0
              bitWidth: 32
              access: read-only
  - name: LP_I2S0
    description: Low-power I2S (Inter-IC Sound) Controller 0
    groupName: LP_I2S
    baseAddress: 1343377408
    addressBlock:
      - offset: 0
        size: 152
        usage: registers
    interrupt:
      - name: LP_I2S0
        value: 12
    registers:
      - register:
          name: VAD_CONF
          description: I2S VAD Configure register
          addressOffset: 0
          size: 32
          fields:
            - name: VAD_EN
              description: VAD enable register
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: VAD_RESET
              description: VAD reset register
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: VAD_FORCE_START
              description: VAD force start register.
              bitOffset: 2
              bitWidth: 1
              access: write-only
      - register:
          name: VAD_RESULT
          description: I2S VAD Result register
          addressOffset: 4
          size: 32
          fields:
            - name: VAD_FLAG
              description: Reg vad flag observe signal
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ENERGY_ENOUGH
              description: Reg energy enough observe signal
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: RX_MEM_CONF
          description: I2S VAD Observe register
          addressOffset: 8
          size: 32
          resetValue: 32256
          fields:
            - name: RX_MEM_FIFO_CNT
              description: The number of data in the rx mem
              bitOffset: 0
              bitWidth: 9
              access: read-only
            - name: RX_MEM_THRESHOLD
              description: I2S rx mem will trigger an interrupt when the data in the mem is over(not including equal) reg_rx_mem_threshold
              bitOffset: 9
              bitWidth: 8
              access: read-write
      - register:
          name: INT_RAW
          description: "I2S interrupt raw register, valid in level."
          addressOffset: 12
          size: 32
          fields:
            - name: RX_DONE_INT_RAW
              description: The raw interrupt status bit  for the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: RX_HUNG_INT_RAW
              description: The raw interrupt status bit  for the i2s_rx_hung_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_FIFOMEM_UDF_INT_RAW
              description: The raw interrupt status bit  for the i2s_rx_fifomem_udf_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: VAD_DONE_INT_RAW
              description: The raw interrupt status bit  for the vad_done_int interrupt
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: VAD_RESET_DONE_INT_RAW
              description: The raw interrupt status bit  for the vad_reset_done_int interrupt
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: RX_MEM_THRESHOLD_INT_RAW
              description: The raw interrupt status bit  for the rx_mem_threshold_int interrupt
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST
          description: I2S interrupt status register.
          addressOffset: 16
          size: 32
          fields:
            - name: RX_DONE_INT_ST
              description: The masked interrupt status bit  for the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: RX_HUNG_INT_ST
              description: The masked interrupt status bit  for the i2s_rx_hung_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_FIFOMEM_UDF_INT_ST
              description: The masked interrupt status bit  for the i2s_rx_fifomem_udf_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: LP_VAD_DONE_INT_ST
              description: The masked interrupt status bit  for the vad_done_int interrupt
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: LP_VAD_RESET_DONE_INT_ST
              description: The masked interrupt status bit  for the vad_reset_done_int interrupt
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: RX_MEM_THRESHOLD_INT_ST
              description: The masked interrupt status bit  for the rx_mem_threshold_int interrupt
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: I2S interrupt enable register.
          addressOffset: 20
          size: 32
          fields:
            - name: RX_DONE_INT_ENA
              description: The interrupt enable bit  for the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_HUNG_INT_ENA
              description: The interrupt enable bit  for the i2s_rx_hung_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_FIFOMEM_UDF_INT_ENA
              description: The interrupt enable bit  for the i2s_rx_fifomem_udf_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: LP_VAD_DONE_INT_ENA
              description: The interrupt enable bit  for the vad_done_int interrupt
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: LP_VAD_RESET_DONE_INT_ENA
              description: The interrupt enable bit  for the vad_reset_done_int interrupt
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RX_MEM_THRESHOLD_INT_ENA
              description: The interrupt enable bit  for the rx_mem_threshold_int interrupt
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: I2S interrupt clear register.
          addressOffset: 24
          size: 32
          fields:
            - name: RX_DONE_INT_CLR
              description: Set this bit to clear the i2s_rx_done_int interrupt
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: RX_HUNG_INT_CLR
              description: Set this bit to clear the i2s_rx_hung_int interrupt
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RX_FIFOMEM_UDF_INT_CLR
              description: Set this bit to clear the i2s_rx_fifomem_udf_int interrupt
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: LP_VAD_DONE_INT_CLR
              description: Set this bit to clear the vad_done_int interrupt
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: LP_VAD_RESET_DONE_INT_CLR
              description: Set this bit to clear the vad_reset_done_int interrupt
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: RX_MEM_THRESHOLD_INT_CLR
              description: Set this bit to clear the rx_mem_threshold_int interrupt
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: RX_CONF
          description: I2S RX configure register
          addressOffset: 32
          size: 32
          resetValue: 38400
          fields:
            - name: RX_RESET
              description: Set this bit to reset receiver
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: RX_FIFO_RESET
              description: Set this bit to reset Rx AFIFO
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RX_START
              description: Set this bit to start receiving data
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_SLAVE_MOD
              description: Set this bit to enable slave receiver mode
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_FIFOMEM_RESET
              description: Set this bit to reset Rx Syncfifomem
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: RX_MONO
              description: Set this bit to enable receiver  in mono mode
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RX_BIG_ENDIAN
              description: "I2S Rx byte endian, 1: low addr value to high addr. 0: low addr with low addr value."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RX_UPDATE
              description: Set 1 to update I2S RX registers from APB clock domain to I2S RX clock domain. This bit will be cleared by hardware after update register done.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: RX_MONO_FST_VLD
              description: "1: The first channel data value is valid in I2S RX mono mode.   0: The second channel data value is valid in I2S RX mono mode."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: RX_PCM_CONF
              description: "I2S RX compress/decompress configuration bit. & 0 (atol): A-Law decompress, 1 (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou) : u-Law compress. &"
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: RX_PCM_BYPASS
              description: Set this bit to bypass Compress/Decompress module for received data.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RX_STOP_MODE
              description: "0  : I2S Rx only stop when reg_rx_start is cleared.   1: Stop when reg_rx_start is 0 or in_suc_eof is 1.   2:  Stop I2S RX when reg_rx_start is 0 or RX FIFO is full."
              bitOffset: 13
              bitWidth: 2
              access: read-write
            - name: RX_LEFT_ALIGN
              description: "1: I2S RX left alignment mode. 0: I2S RX right alignment mode."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RX_24_FILL_EN
              description: "1: store 24 channel bits to 32 bits. 0:store 24 channel bits to 24 bits."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RX_WS_IDLE_POL
              description: "0: WS should be 0 when receiving left channel data, and WS is 1in right channel.  1: WS should be 1 when receiving left channel data, and WS is 0in right channel."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: RX_BIT_ORDER
              description: "I2S Rx bit endian. 1:small endian, the LSB is received first. 0:big endian, the MSB is received first."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: RX_TDM_EN
              description: "1: Enable I2S TDM Rx mode . 0: Disable."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: RX_PDM_EN
              description: "1: Enable I2S PDM Rx mode . 0: Disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: RX_CONF1
          description: I2S RX configure register 1
          addressOffset: 40
          size: 32
          resetValue: 792584960
          fields:
            - name: RX_TDM_WS_WIDTH
              description: "The width of rx_ws_out in TDM mode is (I2S_RX_TDM_WS_WIDTH[6:0] +1) * T_bck"
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: RX_BCK_DIV_NUM
              description: Bit clock configuration bits in receiver mode.
              bitOffset: 7
              bitWidth: 6
              access: read-write
            - name: RX_BITS_MOD
              description: "Set the bits to configure the valid data bit length of I2S receiver channel. 7: all the valid channel data is in 8-bit-mode. 15: all the valid channel data is in 16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid channel data is in 32-bit-mode."
              bitOffset: 13
              bitWidth: 5
              access: read-write
            - name: RX_HALF_SAMPLE_BITS
              description: I2S Rx half sample bits -1.
              bitOffset: 18
              bitWidth: 6
              access: read-write
            - name: RX_TDM_CHAN_BITS
              description: The Rx bit number for each channel minus 1in TDM mode.
              bitOffset: 24
              bitWidth: 5
              access: read-write
            - name: RX_MSB_SHIFT
              description: Set this bit to enable receiver in Phillips standard mode
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: RX_TDM_CTRL
          description: I2S TX TDM mode control register
          addressOffset: 80
          size: 32
          resetValue: 3
          fields:
            - name: RX_TDM_PDM_CHAN0_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 0. 0:  Disable, just input 0 in this channel."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_TDM_PDM_CHAN1_EN
              description: "1: Enable the valid data input of I2S RX TDM or PDM channel 1. 0:  Disable, just input 0 in this channel."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_TDM_TOT_CHAN_NUM
              description: The total channel number of I2S TX TDM mode.
              bitOffset: 16
              bitWidth: 4
              access: read-write
      - register:
          name: RX_TIMING
          description: I2S RX timing control register
          addressOffset: 88
          size: 32
          fields:
            - name: RX_SD_IN_DM
              description: "The delay mode of I2S Rx SD input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: RX_WS_OUT_DM
              description: "The delay mode of I2S Rx WS output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: RX_BCK_OUT_DM
              description: "The delay mode of I2S Rx BCK output signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: RX_WS_IN_DM
              description: "The delay mode of I2S Rx WS input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: RX_BCK_IN_DM
              description: "The delay mode of I2S Rx BCK input signal. 0: bypass. 1: delay by pos edge.  2: delay by neg edge. 3: not used."
              bitOffset: 28
              bitWidth: 2
              access: read-write
      - register:
          name: LC_HUNG_CONF
          description: I2S HUNG configure register.
          addressOffset: 96
          size: 32
          resetValue: 2064
          fields:
            - name: LC_FIFO_TIMEOUT
              description: the i2s_tx_hung_int interrupt or the i2s_rx_hung_int interrupt will be triggered when fifo hung counter is equal to this value
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: LC_FIFO_TIMEOUT_SHIFT
              description: The bits are used to scale tick counter threshold. The tick counter is reset when counter value >= 88000/2^i2s_lc_fifo_timeout_shift
              bitOffset: 8
              bitWidth: 3
              access: read-write
            - name: LC_FIFO_TIMEOUT_ENA
              description: The enable bit for FIFO timeout
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: RXEOF_NUM
          description: I2S RX data number control register.
          addressOffset: 100
          size: 32
          resetValue: 64
          fields:
            - name: RX_EOF_NUM
              description: "The receive data bit length is (I2S_RX_BITS_MOD[4:0] + 1) * (REG_RX_EOF_NUM[11:0] + 1) . It will trigger in_suc_eof interrupt in the configured DMA RX channel."
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: CONF_SIGLE_DATA
          description: I2S signal data register
          addressOffset: 104
          size: 32
          fields:
            - name: SINGLE_DATA
              description: The configured constant channel data to be sent out.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RX_PDM_CONF
          description: I2S RX configure register
          addressOffset: 112
          size: 32
          resetValue: 4162846720
          fields:
            - name: RX_PDM2PCM_EN
              description: "1: Enable PDM2PCM RX mode. 0: DIsable."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: RX_PDM_SINC_DSR_16_EN
              description: "Configure the down sampling rate of PDM RX filter group1 module. 1: The  down sampling rate is 128. 0: down sampling rate is 64."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: RX_PDM2PCM_AMPLIFY_NUM
              description: Configure PDM RX amplify number.
              bitOffset: 21
              bitWidth: 4
              access: read-write
            - name: RX_PDM_HP_BYPASS
              description: I2S PDM RX bypass hp filter or not.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: RX_IIR_HP_MULT12_5
              description: "The fourth parameter of PDM RX IIR_HP filter stage 2 is (504 + LP_I2S_RX_IIR_HP_MULT12_5[2:0])"
              bitOffset: 26
              bitWidth: 3
              access: read-write
            - name: RX_IIR_HP_MULT12_0
              description: "The fourth parameter of PDM RX IIR_HP filter stage 1 is (504 + LP_I2S_RX_IIR_HP_MULT12_0[2:0])"
              bitOffset: 29
              bitWidth: 3
              access: read-write
      - register:
          name: ECO_LOW
          description: I2S ECO register
          addressOffset: 116
          size: 32
          fields:
            - name: RDN_ECO_LOW
              description: logic low eco registers
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ECO_HIGH
          description: I2S ECO register
          addressOffset: 120
          size: 32
          resetValue: 4294967295
          fields:
            - name: RDN_ECO_HIGH
              description: logic high eco registers
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ECO_CONF
          description: I2S ECO register
          addressOffset: 124
          size: 32
          fields:
            - name: RDN_ENA
              description: enable rdn counter bit
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RDN_RESULT
              description: rdn result
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: VAD_PARAM0
          description: I2S VAD Parameter register
          addressOffset: 128
          size: 32
          resetValue: 13112200
          fields:
            - name: PARAM_MIN_ENERGY
              description: VAD parameter
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: PARAM_INIT_FRAME_NUM
              description: VAD parameter
              bitOffset: 16
              bitWidth: 9
              access: read-write
      - register:
          name: VAD_PARAM1
          description: I2S VAD Parameter register
          addressOffset: 132
          size: 32
          resetValue: 673062467
          fields:
            - name: PARAM_MIN_SPEECH_COUNT
              description: VAD parameter
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: PARAM_MAX_SPEECH_COUNT
              description: VAD parameter
              bitOffset: 4
              bitWidth: 7
              access: read-write
            - name: PARAM_HANGOVER_SPEECH
              description: VAD parameter
              bitOffset: 11
              bitWidth: 5
              access: read-write
            - name: PARAM_HANGOVER_SILENT
              description: VAD parameter
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: PARAM_MAX_OFFSET
              description: VAD parameter
              bitOffset: 24
              bitWidth: 7
              access: read-write
            - name: PARAM_SKIP_BAND_ENERGY
              description: Set 1 to skip band energy check.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: VAD_PARAM2
          description: I2S VAD Parameter register
          addressOffset: 136
          size: 32
          resetValue: 2126014054
          fields:
            - name: PARAM_NOISE_AMP_DOWN
              description: VAD parameter
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: PARAM_NOISE_AMP_UP
              description: VAD parameter
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: VAD_PARAM3
          description: I2S VAD Parameter register
          addressOffset: 140
          size: 32
          resetValue: 2104590303
          fields:
            - name: PARAM_NOISE_SPE_UP0
              description: VAD parameter
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: PARAM_NOISE_SPE_UP1
              description: VAD parameter
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: VAD_PARAM4
          description: I2S VAD Parameter register
          addressOffset: 144
          size: 32
          resetValue: 2040161894
          fields:
            - name: PARAM_NOISE_SPE_DOWN
              description: VAD parameter
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: PARAM_NOISE_MEAN_DOWN
              description: VAD parameter
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: VAD_PARAM5
          description: I2S VAD Parameter register
          addressOffset: 148
          size: 32
          resetValue: 2083028337
          fields:
            - name: PARAM_NOISE_MEAN_UP0
              description: VAD parameter
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: PARAM_NOISE_MEAN_UP1
              description: VAD parameter
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: VAD_PARAM6
          description: I2S VAD Parameter register
          addressOffset: 152
          size: 32
          resetValue: 3019930880
          fields:
            - name: PARAM_NOISE_STD_FS_THSL
              description: "Feature_sum threshold to determine noise_std max value when vad_tag=1, equal to ((noise_std_max)>>11)^2*5"
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: PARAM_NOISE_STD_FS_THSH
              description: "Feature_sum threshold to determine noise_std max value when vad_tag=0, equal to ((noise_std_max)>>11)^2*5"
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: VAD_PARAM7
          description: I2S VAD Parameter register
          addressOffset: 156
          size: 32
          resetValue: 21528248
          fields:
            - name: PARAM_THRES_UPD_BASE
              description: VAD parameter
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: PARAM_THRES_UPD_VARY
              description: VAD parameter
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: VAD_PARAM8
          description: I2S VAD Parameter register
          addressOffset: 160
          size: 32
          resetValue: 536891456
          fields:
            - name: PARAM_THRES_UPD_BDL
              description: Noise_std boundary low when updating threshold.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: PARAM_THRES_UPD_BDH
              description: Noise_std boundary high when updating threshold.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: PARAM_FEATURE_BURST
              description: VAD parameter
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: VAD_OB0
          description: I2S VAD Observe register
          addressOffset: 176
          size: 32
          fields:
            - name: SPEECH_COUNT_OB
              description: Reg silent count observe
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: SILENT_COUNT_OB
              description: Reg speech count observe
              bitOffset: 8
              bitWidth: 8
              access: read-only
            - name: MAX_SIGNAL0_OB
              description: Reg max signal0 observe
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: VAD_OB1
          description: I2S VAD Observe register
          addressOffset: 180
          size: 32
          fields:
            - name: MAX_SIGNAL1_OB
              description: Reg max signal1 observe
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: MAX_SIGNAL2_OB
              description: Reg max signal2 observe
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: VAD_OB2
          description: I2S VAD Observe register
          addressOffset: 184
          size: 32
          fields:
            - name: NOISE_AMP_OB
              description: Reg noise_amp observe signal
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: VAD_OB3
          description: I2S VAD Observe register
          addressOffset: 188
          size: 32
          fields:
            - name: NOISE_MEAN_OB
              description: Reg noise_mean observe signal
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: VAD_OB4
          description: I2S VAD Observe register
          addressOffset: 192
          size: 32
          fields:
            - name: NOISE_STD_OB
              description: Reg noise_std observe signal
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: VAD_OB5
          description: I2S VAD Observe register
          addressOffset: 196
          size: 32
          fields:
            - name: OFFSET_OB
              description: Reg offset observe signal
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: VAD_OB6
          description: I2S VAD Observe register
          addressOffset: 200
          size: 32
          fields:
            - name: THRESHOLD_OB
              description: Reg threshold observe signal
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: VAD_OB7
          description: I2S VAD Observe register
          addressOffset: 204
          size: 32
          fields:
            - name: ENERGY_LOW_OB
              description: Reg energy bit 31~0 observe signal
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: VAD_OB8
          description: I2S VAD Observe register
          addressOffset: 208
          size: 32
          fields:
            - name: ENERGY_HIGH_OB
              description: Reg energy bit 63~32 observe signal
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CLK_GATE
          description: Clock gate register
          addressOffset: 248
          size: 32
          resetValue: 10
          fields:
            - name: CLK_EN
              description: set this bit to enable clock gate
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: VAD_CG_FORCE_ON
              description: VAD clock gate force on register
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_MEM_CG_FORCE_ON
              description: I2S rx mem clock gate force on register
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RX_REG_CG_FORCE_ON
              description: I2S rx reg clock gate force on register
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version control register
          addressOffset: 252
          size: 32
          resetValue: 36720704
          fields:
            - name: DATE
              description: I2S version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: LP_IO_MUX
    description: Low-power Input/Output Multiplexer
    groupName: LP_IOMUX
    baseAddress: 1343401984
    addressBlock:
      - offset: 0
        size: 84
        usage: registers
    registers:
      - register:
          name: CLK_EN
          description: Reserved
          addressOffset: 0
          size: 32
          resetValue: 1
          fields:
            - name: REG_CLK_EN
              description: Reserved
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: VER_DATE
          description: Reserved
          addressOffset: 4
          size: 32
          resetValue: 2294547
          fields:
            - name: REG_VER_DATE
              description: Reserved
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: PAD0
          description: Reserved
          addressOffset: 8
          size: 32
          resetValue: 2
          fields:
            - name: REG_PAD0_DRV
              description: Reserved
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: REG_PAD0_RDE
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_PAD0_RUE
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: REG_PAD0_MUX_SEL
              description: "1:use LP GPIO,0: use digital GPIO"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_PAD0_FUN_SEL
              description: function sel
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: REG_PAD0_SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: REG_PAD0_SLP_IE
              description: input enable in sleep mode
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REG_PAD0_SLP_OE
              description: output enable in sleep mode
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REG_PAD0_FUN_IE
              description: input enable in work mode
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: REG_PAD0_FILTER_EN
              description: need des
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: PAD1
          description: Reserved
          addressOffset: 12
          size: 32
          resetValue: 2
          fields:
            - name: REG_PAD1_DRV
              description: Reserved
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: REG_PAD1_RDE
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_PAD1_RUE
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: REG_PAD1_MUX_SEL
              description: "1:use LP GPIO,0: use digital GPIO"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_PAD1_FUN_SEL
              description: function sel
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: REG_PAD1_SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: REG_PAD1_SLP_IE
              description: input enable in sleep mode
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REG_PAD1_SLP_OE
              description: output enable in sleep mode
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REG_PAD1_FUN_IE
              description: input enable in work mode
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: REG_PAD1_FILTER_EN
              description: need des
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: PAD2
          description: Reserved
          addressOffset: 16
          size: 32
          resetValue: 2
          fields:
            - name: REG_PAD2_DRV
              description: Reserved
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: REG_PAD2_RDE
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_PAD2_RUE
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: REG_PAD2_MUX_SEL
              description: "1:use LP GPIO,0: use digital GPIO"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_PAD2_FUN_SEL
              description: function sel
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: REG_PAD2_SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: REG_PAD2_SLP_IE
              description: input enable in sleep mode
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REG_PAD2_SLP_OE
              description: output enable in sleep mode
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REG_PAD2_FUN_IE
              description: input enable in work mode
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: REG_PAD2_FILTER_EN
              description: need des
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: PAD3
          description: Reserved
          addressOffset: 20
          size: 32
          resetValue: 2
          fields:
            - name: REG_PAD3_DRV
              description: Reserved
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: REG_PAD3_RDE
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_PAD3_RUE
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: REG_PAD3_MUX_SEL
              description: "1:use LP GPIO,0: use digital GPIO"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_PAD3_FUN_SEL
              description: function sel
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: REG_PAD3_SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: REG_PAD3_SLP_IE
              description: input enable in sleep mode
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REG_PAD3_SLP_OE
              description: output enable in sleep mode
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REG_PAD3_FUN_IE
              description: input enable in work mode
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: REG_PAD3_FILTER_EN
              description: need des
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: PAD4
          description: Reserved
          addressOffset: 24
          size: 32
          resetValue: 2
          fields:
            - name: REG_PAD4_DRV
              description: Reserved
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: REG_PAD4_RDE
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_PAD4_RUE
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: REG_PAD4_MUX_SEL
              description: "1:use LP GPIO,0: use digital GPIO"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_PAD4_FUN_SEL
              description: function sel
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: REG_PAD4_SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: REG_PAD4_SLP_IE
              description: input enable in sleep mode
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REG_PAD4_SLP_OE
              description: output enable in sleep mode
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REG_PAD4_FUN_IE
              description: input enable in work mode
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: REG_PAD4_FILTER_EN
              description: need des
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: PAD5
          description: Reserved
          addressOffset: 28
          size: 32
          resetValue: 2
          fields:
            - name: REG_PAD5_DRV
              description: Reserved
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: REG_PAD5_RDE
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_PAD5_RUE
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: REG_PAD5_MUX_SEL
              description: "1:use LP GPIO,0: use digital GPIO"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_PAD5_FUN_SEL
              description: function sel
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: REG_PAD5_SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: REG_PAD5_SLP_IE
              description: input enable in sleep mode
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REG_PAD5_SLP_OE
              description: output enable in sleep mode
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REG_PAD5_FUN_IE
              description: input enable in work mode
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: REG_PAD5_FILTER_EN
              description: need des
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: PAD6
          description: Reserved
          addressOffset: 32
          size: 32
          resetValue: 2
          fields:
            - name: REG_PAD6_DRV
              description: Reserved
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: REG_PAD6_RDE
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_PAD6_RUE
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: REG_PAD6_MUX_SEL
              description: "1:use LP GPIO,0: use digital GPIO"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_PAD6_FUN_SEL
              description: function sel
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: REG_PAD6_SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: REG_PAD6_SLP_IE
              description: input enable in sleep mode
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REG_PAD6_SLP_OE
              description: output enable in sleep mode
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REG_PAD6_FUN_IE
              description: input enable in work mode
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: REG_PAD6_FILTER_EN
              description: need des
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: PAD7
          description: Reserved
          addressOffset: 36
          size: 32
          resetValue: 2
          fields:
            - name: REG_PAD7_DRV
              description: Reserved
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: REG_PAD7_RDE
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_PAD7_RUE
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: REG_PAD7_MUX_SEL
              description: "1:use LP GPIO,0: use digital GPIO"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_PAD7_FUN_SEL
              description: function sel
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: REG_PAD7_SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: REG_PAD7_SLP_IE
              description: input enable in sleep mode
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REG_PAD7_SLP_OE
              description: output enable in sleep mode
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REG_PAD7_FUN_IE
              description: input enable in work mode
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: REG_PAD7_FILTER_EN
              description: need des
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: PAD8
          description: Reserved
          addressOffset: 40
          size: 32
          resetValue: 2
          fields:
            - name: REG_PAD8_DRV
              description: Reserved
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: REG_PAD8_RDE
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_PAD8_RUE
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: REG_PAD8_MUX_SEL
              description: "1:use LP GPIO,0: use digital GPIO"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_PAD8_FUN_SEL
              description: function sel
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: REG_PAD8_SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: REG_PAD8_SLP_IE
              description: input enable in sleep mode
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REG_PAD8_SLP_OE
              description: output enable in sleep mode
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REG_PAD8_FUN_IE
              description: input enable in work mode
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: REG_PAD8_FILTER_EN
              description: need des
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: PAD9
          description: Reserved
          addressOffset: 44
          size: 32
          resetValue: 2
          fields:
            - name: REG_PAD9_DRV
              description: Reserved
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: REG_PAD9_RDE
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_PAD9_RUE
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: REG_PAD9_MUX_SEL
              description: "1:use LP GPIO,0: use digital GPIO"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_PAD9_FUN_SEL
              description: function sel
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: REG_PAD9_SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: REG_PAD9_SLP_IE
              description: input enable in sleep mode
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REG_PAD9_SLP_OE
              description: output enable in sleep mode
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REG_PAD9_FUN_IE
              description: input enable in work mode
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: REG_PAD9_FILTER_EN
              description: need des
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: PAD10
          description: Reserved
          addressOffset: 48
          size: 32
          resetValue: 2
          fields:
            - name: REG_PAD10_DRV
              description: Reserved
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: REG_PAD10_RDE
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_PAD10_RUE
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: REG_PAD10_MUX_SEL
              description: "1:use LP GPIO,0: use digital GPIO"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_PAD10_FUN_SEL
              description: function sel
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: REG_PAD10_SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: REG_PAD10_SLP_IE
              description: input enable in sleep mode
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REG_PAD10_SLP_OE
              description: output enable in sleep mode
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REG_PAD10_FUN_IE
              description: input enable in work mode
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: REG_PAD10_FILTER_EN
              description: need des
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: PAD11
          description: Reserved
          addressOffset: 52
          size: 32
          resetValue: 2
          fields:
            - name: REG_PAD11_DRV
              description: Reserved
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: REG_PAD11_RDE
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_PAD11_RUE
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: REG_PAD11_MUX_SEL
              description: "1:use LP GPIO,0: use digital GPIO"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_PAD11_FUN_SEL
              description: function sel
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: REG_PAD11_SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: REG_PAD11_SLP_IE
              description: input enable in sleep mode
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REG_PAD11_SLP_OE
              description: output enable in sleep mode
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REG_PAD11_FUN_IE
              description: input enable in work mode
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: REG_PAD11_FILTER_EN
              description: need des
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: PAD120
          description: Reserved
          addressOffset: 56
          size: 32
          resetValue: 2
          fields:
            - name: REG_PAD12_DRV
              description: Reserved
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: REG_PAD12_RDE
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_PAD12_RUE
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: REG_PAD12_MUX_SEL
              description: "1:use LP GPIO,0: use digital GPIO"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_PAD12_FUN_SEL
              description: function sel
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: REG_PAD12_SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: REG_PAD12_SLP_IE
              description: input enable in sleep mode
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REG_PAD12_SLP_OE
              description: output enable in sleep mode
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REG_PAD12_FUN_IE
              description: input enable in work mode
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: REG_PAD12_FILTER_EN
              description: need des
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: PAD13
          description: Reserved
          addressOffset: 60
          size: 32
          resetValue: 2
          fields:
            - name: REG_PAD13_DRV
              description: Reserved
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: REG_PAD13_RDE
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_PAD13_RUE
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: REG_PAD13_MUX_SEL
              description: "1:use LP GPIO,0: use digital GPIO"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_PAD13_FUN_SEL
              description: function sel
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: REG_PAD13_SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: REG_PAD13_SLP_IE
              description: input enable in sleep mode
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REG_PAD13_SLP_OE
              description: output enable in sleep mode
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REG_PAD13_FUN_IE
              description: input enable in work mode
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: REG_PAD13_FILTER_EN
              description: need des
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: PAD14
          description: Reserved
          addressOffset: 64
          size: 32
          resetValue: 2
          fields:
            - name: REG_PAD14_DRV
              description: Reserved
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: REG_PAD14_RDE
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_PAD14_RUE
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: REG_PAD14_MUX_SEL
              description: "1:use LP GPIO,0: use digital GPIO"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_PAD14_FUN_SEL
              description: function sel
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: REG_PAD14_SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: REG_PAD14_SLP_IE
              description: input enable in sleep mode
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REG_PAD14_SLP_OE
              description: output enable in sleep mode
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REG_PAD14_FUN_IE
              description: input enable in work mode
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: REG_PAD14_FILTER_EN
              description: need des
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: PAD15
          description: Reserved
          addressOffset: 68
          size: 32
          resetValue: 2
          fields:
            - name: REG_PAD15_DRV
              description: Reserved
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: REG_PAD15_RDE
              description: Reserved
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REG_PAD15_RUE
              description: Reserved
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: REG_PAD15_MUX_SEL
              description: "1:use LP GPIO,0: use digital GPIO"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: REG_PAD15_FUN_SEL
              description: function sel
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: REG_PAD15_SLP_SEL
              description: "1: enable sleep mode during sleep,0: no sleep mode"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: REG_PAD15_SLP_IE
              description: input enable in sleep mode
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: REG_PAD15_SLP_OE
              description: output enable in sleep mode
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: REG_PAD15_FUN_IE
              description: input enable in work mode
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: REG_PAD15_FILTER_EN
              description: need des
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: EXT_WAKEUP0_SEL
          description: Reserved
          addressOffset: 72
          size: 32
          fields:
            - name: REG_XTL_EXT_CTR_SEL
              description: select LP GPIO 0 ~ 15 to control XTAL
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: REG_EXT_WAKEUP0_SEL
              description: Reserved
              bitOffset: 5
              bitWidth: 5
              access: read-write
      - register:
          name: LP_PAD_HOLD
          description: Reserved
          addressOffset: 76
          size: 32
          fields:
            - name: REG_LP_GPIO_HOLD
              description: Reserved
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: LP_PAD_HYS
          description: Reserved
          addressOffset: 80
          size: 32
          fields:
            - name: REG_LP_GPIO_HYS
              description: Reserved
              bitOffset: 0
              bitWidth: 16
              access: read-write
  - name: LP_UART
    description: Low-power UART (Universal Asynchronous Receiver-Transmitter) Controller
    groupName: LP_UART
    baseAddress: 1343361024
    addressBlock:
      - offset: 0
        size: 132
        usage: registers
    interrupt:
      - name: LP_UART
        value: 16
    registers:
      - register:
          name: FIFO
          description: FIFO data register
          addressOffset: 0
          size: 32
          fields:
            - name: RXFIFO_RD_BYTE
              description: UART 0 accesses FIFO via this register.
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 4
          size: 32
          resetValue: 2
          fields:
            - name: RXFIFO_FULL_INT_RAW
              description: This interrupt raw bit turns to high level when receiver receives more data than what rxfifo_full_thrhd specifies.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TXFIFO_EMPTY_INT_RAW
              description: This interrupt raw bit turns to high level when the amount of data in Tx-FIFO is less than what txfifo_empty_thrhd specifies .
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PARITY_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a parity error in the data.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FRM_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a data frame error .
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RXFIFO_OVF_INT_RAW
              description: This interrupt raw bit turns to high level when receiver receives more data than the FIFO can store.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DSR_CHG_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the edge change of DSRn signal.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CTS_CHG_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the edge change of CTSn signal.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BRK_DET_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a 0 after the stop bit.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RXFIFO_TOUT_INT_RAW
              description: This interrupt raw bit turns to high level when receiver takes more time than rx_tout_thrhd to receive a byte.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SW_XON_INT_RAW
              description: This interrupt raw bit turns to high level when receiver recevies Xon char when uart_sw_flow_con_en is set to 1.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SW_XOFF_INT_RAW
              description: This interrupt raw bit turns to high level when receiver receives Xoff char when uart_sw_flow_con_en is set to 1.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GLITCH_DET_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a glitch in the middle of a start bit.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TX_BRK_DONE_INT_RAW
              description: This interrupt raw bit turns to high level when transmitter completes  sending  NULL characters after all data in Tx-FIFO are sent.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_BRK_IDLE_DONE_INT_RAW
              description: This interrupt raw bit turns to high level when transmitter has kept the shortest duration after sending the  last data.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_DONE_INT_RAW
              description: This interrupt raw bit turns to high level when transmitter has send out all data in FIFO.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: AT_CMD_CHAR_DET_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the configured at_cmd char.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: WAKEUP_INT_RAW
              description: This interrupt raw bit turns to high level when input rxd edge changes more times than what reg_active_threshold specifies in light sleeping mode.
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Masked interrupt status
          addressOffset: 8
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_ST
              description: This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena is set to 1.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_EMPTY_INT_ST
              description: This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena is set to 1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: PARITY_ERR_INT_ST
              description: This is the status bit for parity_err_int_raw when parity_err_int_ena is set to 1.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: FRM_ERR_INT_ST
              description: This is the status bit for frm_err_int_raw when frm_err_int_ena is set to 1.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_ST
              description: This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena is set to 1.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: DSR_CHG_INT_ST
              description: This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena is set to 1.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CTS_CHG_INT_ST
              description: This is the status bit for cts_chg_int_raw when cts_chg_int_ena is set to 1.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: BRK_DET_INT_ST
              description: This is the status bit for brk_det_int_raw when brk_det_int_ena is set to 1.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: RXFIFO_TOUT_INT_ST
              description: This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena is set to 1.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SW_XON_INT_ST
              description: This is the status bit for sw_xon_int_raw when sw_xon_int_ena is set to 1.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SW_XOFF_INT_ST
              description: This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena is set to 1.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: GLITCH_DET_INT_ST
              description: This is the status bit for glitch_det_int_raw when glitch_det_int_ena is set to 1.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TX_BRK_DONE_INT_ST
              description: This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena is set to 1.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: TX_BRK_IDLE_DONE_INT_ST
              description: This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena is set to 1.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: TX_DONE_INT_ST
              description: This is the status bit for tx_done_int_raw when tx_done_int_ena is set to 1.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: AT_CMD_CHAR_DET_INT_ST
              description: This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena is set to 1.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: WAKEUP_INT_ST
              description: This is the status bit for uart_wakeup_int_raw when uart_wakeup_int_ena is set to 1.
              bitOffset: 19
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 12
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_ENA
              description: This is the enable bit for rxfifo_full_int_st register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TXFIFO_EMPTY_INT_ENA
              description: This is the enable bit for txfifo_empty_int_st register.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PARITY_ERR_INT_ENA
              description: This is the enable bit for parity_err_int_st register.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FRM_ERR_INT_ENA
              description: This is the enable bit for frm_err_int_st register.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RXFIFO_OVF_INT_ENA
              description: This is the enable bit for rxfifo_ovf_int_st register.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DSR_CHG_INT_ENA
              description: This is the enable bit for dsr_chg_int_st register.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CTS_CHG_INT_ENA
              description: This is the enable bit for cts_chg_int_st register.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BRK_DET_INT_ENA
              description: This is the enable bit for brk_det_int_st register.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RXFIFO_TOUT_INT_ENA
              description: This is the enable bit for rxfifo_tout_int_st register.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SW_XON_INT_ENA
              description: This is the enable bit for sw_xon_int_st register.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SW_XOFF_INT_ENA
              description: This is the enable bit for sw_xoff_int_st register.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GLITCH_DET_INT_ENA
              description: This is the enable bit for glitch_det_int_st register.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TX_BRK_DONE_INT_ENA
              description: This is the enable bit for tx_brk_done_int_st register.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_BRK_IDLE_DONE_INT_ENA
              description: This is the enable bit for tx_brk_idle_done_int_st register.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_DONE_INT_ENA
              description: This is the enable bit for tx_done_int_st register.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: AT_CMD_CHAR_DET_INT_ENA
              description: This is the enable bit for at_cmd_char_det_int_st register.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: WAKEUP_INT_ENA
              description: This is the enable bit for uart_wakeup_int_st register.
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 16
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_CLR
              description: Set this bit to clear the rxfifo_full_int_raw interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TXFIFO_EMPTY_INT_CLR
              description: Set this bit to clear txfifo_empty_int_raw interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: PARITY_ERR_INT_CLR
              description: Set this bit to clear parity_err_int_raw interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: FRM_ERR_INT_CLR
              description: Set this bit to clear frm_err_int_raw interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: RXFIFO_OVF_INT_CLR
              description: Set this bit to clear rxfifo_ovf_int_raw interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: DSR_CHG_INT_CLR
              description: Set this bit to clear the dsr_chg_int_raw interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CTS_CHG_INT_CLR
              description: Set this bit to clear the cts_chg_int_raw interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: BRK_DET_INT_CLR
              description: Set this bit to clear the brk_det_int_raw interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: RXFIFO_TOUT_INT_CLR
              description: Set this bit to clear the rxfifo_tout_int_raw interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SW_XON_INT_CLR
              description: Set this bit to clear the sw_xon_int_raw interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SW_XOFF_INT_CLR
              description: Set this bit to clear the sw_xoff_int_raw interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: GLITCH_DET_INT_CLR
              description: Set this bit to clear the glitch_det_int_raw interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: TX_BRK_DONE_INT_CLR
              description: Set this bit to clear the tx_brk_done_int_raw interrupt..
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: TX_BRK_IDLE_DONE_INT_CLR
              description: Set this bit to clear the tx_brk_idle_done_int_raw interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: TX_DONE_INT_CLR
              description: Set this bit to clear the tx_done_int_raw interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: AT_CMD_CHAR_DET_INT_CLR
              description: Set this bit to clear the at_cmd_char_det_int_raw interrupt.
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: WAKEUP_INT_CLR
              description: Set this bit to clear the uart_wakeup_int_raw interrupt.
              bitOffset: 19
              bitWidth: 1
              access: write-only
      - register:
          name: CLKDIV_SYNC
          description: Clock divider configuration
          addressOffset: 20
          size: 32
          resetValue: 694
          fields:
            - name: CLKDIV
              description: The integral part of the frequency divider factor.
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: CLKDIV_FRAG
              description: The decimal part of the frequency divider factor.
              bitOffset: 20
              bitWidth: 4
              access: read-write
      - register:
          name: RX_FILT
          description: Rx Filter configuration
          addressOffset: 24
          size: 32
          resetValue: 8
          fields:
            - name: GLITCH_FILT
              description: when input pulse width is lower than this value the pulse is ignored.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: GLITCH_FILT_EN
              description: Set this bit to enable Rx signal filter.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: STATUS
          description: UART status register
          addressOffset: 28
          size: 32
          resetValue: 3758145536
          fields:
            - name: RXFIFO_CNT
              description: Stores the byte number of valid data in Rx-FIFO.
              bitOffset: 3
              bitWidth: 5
              access: read-only
            - name: DSRN
              description: The register represent the level value of the internal uart dsr signal.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: CTSN
              description: This register represent the level value of the internal uart cts signal.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: RXD
              description: This register represent the  level value of the internal uart rxd signal.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TXFIFO_CNT
              description: Stores the byte number of data in Tx-FIFO.
              bitOffset: 19
              bitWidth: 5
              access: read-only
            - name: DTRN
              description: This bit represents the level of the internal uart dtr signal.
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: RTSN
              description: This bit represents the level of the internal uart rts signal.
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: TXD
              description: This bit represents the  level of the internal uart txd signal.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CONF0_SYNC
          description: Configuration register 0
          addressOffset: 32
          size: 32
          resetValue: 28
          fields:
            - name: PARITY
              description: This register is used to configure the parity check mode.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PARITY_EN
              description: Set this bit to enable uart parity check.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: BIT_NUM
              description: This register is used to set the length of data.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: STOP_BIT_NUM
              description: This register is used to set the length of  stop bit.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: TXD_BRK
              description: Set this bit to enbale transmitter to  send NULL when the process of sending data is done.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: LOOPBACK
              description: Set this bit to enable uart loopback test mode.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_FLOW_EN
              description: Set this bit to enable flow control function for transmitter.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: RXD_INV
              description: Set this bit to inverse the level value of uart rxd signal.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: TXD_INV
              description: Set this bit to inverse the level value of uart txd signal.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DIS_RX_DAT_OVF
              description: Disable UART Rx data overflow detect.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: ERR_WR_MASK
              description: "1'h1: Receiver stops storing data into FIFO when data is wrong. 1'h0: Receiver stores the data even if the  received data is wrong."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: MEM_CLK_EN
              description: UART memory clock gate enable signal.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SW_RTS
              description: This register is used to configure the software rts signal which is used in software flow control.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: RXFIFO_RST
              description: Set this bit to reset the uart receive-FIFO.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TXFIFO_RST
              description: Set this bit to reset the uart transmit-FIFO.
              bitOffset: 23
              bitWidth: 1
              access: read-write
      - register:
          name: CONF1
          description: Configuration register 1
          addressOffset: 36
          size: 32
          resetValue: 24672
          fields:
            - name: RXFIFO_FULL_THRHD
              description: It will produce rxfifo_full_int interrupt when receiver receives more data than this register value.
              bitOffset: 3
              bitWidth: 5
              access: read-write
            - name: TXFIFO_EMPTY_THRHD
              description: It will produce txfifo_empty_int interrupt when the data amount in Tx-FIFO is less than this register value.
              bitOffset: 11
              bitWidth: 5
              access: read-write
            - name: CTS_INV
              description: Set this bit to inverse the level value of uart cts signal.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DSR_INV
              description: Set this bit to inverse the level value of uart dsr signal.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: RTS_INV
              description: Set this bit to inverse the level value of uart rts signal.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: DTR_INV
              description: Set this bit to inverse the level value of uart dtr signal.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SW_DTR
              description: This register is used to configure the software dtr signal which is used in software flow control.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          name: HWFC_CONF_SYNC
          description: Hardware flow-control configuration
          addressOffset: 44
          size: 32
          fields:
            - name: RX_FLOW_THRHD
              description: This register is used to configure the maximum amount of data that can be received  when hardware flow control works.
              bitOffset: 3
              bitWidth: 5
              access: read-write
            - name: RX_FLOW_EN
              description: This is the flow enable bit for UART receiver.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: SLEEP_CONF0
          description: UART sleep configure register 0
          addressOffset: 48
          size: 32
          fields:
            - name: WK_CHAR1
              description: This register restores the specified wake up char1 to wake up
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: WK_CHAR2
              description: This register restores the specified wake up char2 to wake up
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: WK_CHAR3
              description: This register restores the specified wake up char3 to wake up
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: WK_CHAR4
              description: This register restores the specified wake up char4 to wake up
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: SLEEP_CONF1
          description: UART sleep configure register 1
          addressOffset: 52
          size: 32
          fields:
            - name: WK_CHAR0
              description: This register restores the specified char0 to wake up
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: SLEEP_CONF2
          description: UART sleep configure register 2
          addressOffset: 56
          size: 32
          resetValue: 1319152
          fields:
            - name: ACTIVE_THRESHOLD
              description: The uart is activated from light sleeping mode when the input rxd edge changes more times than this register value.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: RX_WAKE_UP_THRHD
              description: In wake up mode 1 this field is used to set the received data number threshold to wake up chip.
              bitOffset: 13
              bitWidth: 5
              access: read-write
            - name: WK_CHAR_NUM
              description: This register is used to select number of wake up char.
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: WK_CHAR_MASK
              description: This register is used to mask  wake up char.
              bitOffset: 21
              bitWidth: 5
              access: read-write
            - name: WK_MODE_SEL
              description: "This register is used to select wake up mode. 0: RXD toggling to wake up. 1: received data number larger than"
              bitOffset: 26
              bitWidth: 2
              access: read-write
      - register:
          name: SWFC_CONF0_SYNC
          description: Software flow-control character configuration
          addressOffset: 60
          size: 32
          resetValue: 4881
          fields:
            - name: XON_CHAR
              description: This register stores the Xon flow control char.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: XOFF_CHAR
              description: This register stores the Xoff flow control char.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: XON_XOFF_STILL_SEND
              description: "In software flow control mode, UART Tx is disabled once UART Rx receives XOFF. In this status, UART Tx can not transmit XOFF even the received data number is larger than UART_XOFF_THRESHOLD. Set this bit to enable UART Tx can transmit XON/XOFF when UART Tx is disabled."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SW_FLOW_CON_EN
              description: Set this bit to enable software flow control. It is used with register sw_xon or sw_xoff.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: XONOFF_DEL
              description: Set this bit to remove flow control char from the received data.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: FORCE_XON
              description: Set this bit to enable the transmitter to go on sending data.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: FORCE_XOFF
              description: Set this bit to stop the  transmitter from sending data.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SEND_XON
              description: Set this bit to send Xon char. It is cleared by hardware automatically.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SEND_XOFF
              description: Set this bit to send Xoff char. It is cleared by hardware automatically.
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: SWFC_CONF1
          description: Software flow-control character configuration
          addressOffset: 64
          size: 32
          resetValue: 24576
          fields:
            - name: XON_THRESHOLD
              description: When the data amount in Rx-FIFO is less than this register value with uart_sw_flow_con_en set to 1  it will send a Xon char.
              bitOffset: 3
              bitWidth: 5
              access: read-write
            - name: XOFF_THRESHOLD
              description: When the data amount in Rx-FIFO is more than this register value with uart_sw_flow_con_en set to 1  it will send a Xoff char.
              bitOffset: 11
              bitWidth: 5
              access: read-write
      - register:
          name: TXBRK_CONF_SYNC
          description: Tx Break character configuration
          addressOffset: 68
          size: 32
          resetValue: 10
          fields:
            - name: TX_BRK_NUM
              description: This register is used to configure the number of 0 to be sent after the process of sending data is done. It is active when txd_brk is set to 1.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: IDLE_CONF_SYNC
          description: Frame-end idle configuration
          addressOffset: 72
          size: 32
          resetValue: 262400
          fields:
            - name: RX_IDLE_THRHD
              description: It will produce frame end signal when receiver takes more time to receive one byte data than this register value.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: TX_IDLE_NUM
              description: This register is used to configure the duration time between transfers.
              bitOffset: 10
              bitWidth: 10
              access: read-write
      - register:
          name: RS485_CONF_SYNC
          description: RS485 mode configuration
          addressOffset: 76
          size: 32
          fields:
            - name: DL0_EN
              description: Set this bit to delay the stop bit by 1 bit.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DL1_EN
              description: Set this bit to delay the stop bit by 1 bit.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: AT_CMD_PRECNT_SYNC
          description: Pre-sequence timing configuration
          addressOffset: 80
          size: 32
          resetValue: 2305
          fields:
            - name: PRE_IDLE_NUM
              description: This register is used to configure the idle duration time before the first at_cmd is received by receiver.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: AT_CMD_POSTCNT_SYNC
          description: Post-sequence timing configuration
          addressOffset: 84
          size: 32
          resetValue: 2305
          fields:
            - name: POST_IDLE_NUM
              description: This register is used to configure the duration time between the last at_cmd and the next data.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: AT_CMD_GAPTOUT_SYNC
          description: Timeout configuration
          addressOffset: 88
          size: 32
          resetValue: 11
          fields:
            - name: RX_GAP_TOUT
              description: This register is used to configure the duration time between the at_cmd chars.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: AT_CMD_CHAR_SYNC
          description: AT escape sequence detection configuration
          addressOffset: 92
          size: 32
          resetValue: 811
          fields:
            - name: AT_CMD_CHAR
              description: This register is used to configure the content of at_cmd char.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CHAR_NUM
              description: This register is used to configure the num of continuous at_cmd chars received by receiver.
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: MEM_CONF
          description: UART memory power configuration
          addressOffset: 96
          size: 32
          fields:
            - name: MEM_FORCE_PD
              description: Set this bit to force power down UART memory.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: MEM_FORCE_PU
              description: Set this bit to force power up UART memory.
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: TOUT_CONF_SYNC
          description: UART threshold and allocation configuration
          addressOffset: 100
          size: 32
          resetValue: 40
          fields:
            - name: RX_TOUT_EN
              description: "This is the enble bit for uart receiver's timeout function."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_TOUT_FLOW_DIS
              description: Set this bit to stop accumulating idle_cnt when hardware flow control works.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_TOUT_THRHD
              description: This register is used to configure the threshold time that receiver takes to receive one byte. The rxfifo_tout_int interrupt will be trigger when the receiver takes more time to receive one byte with rx_tout_en set to 1.
              bitOffset: 2
              bitWidth: 10
              access: read-write
      - register:
          name: MEM_TX_STATUS
          description: Tx-SRAM write and read offset address.
          addressOffset: 104
          size: 32
          fields:
            - name: TX_SRAM_WADDR
              description: This register stores the offset write address in Tx-SRAM.
              bitOffset: 3
              bitWidth: 5
              access: read-only
            - name: TX_SRAM_RADDR
              description: This register stores the offset read address in Tx-SRAM.
              bitOffset: 12
              bitWidth: 5
              access: read-only
      - register:
          name: MEM_RX_STATUS
          description: Rx-SRAM write and read offset address.
          addressOffset: 108
          size: 32
          resetValue: 65664
          fields:
            - name: RX_SRAM_RADDR
              description: This register stores the offset read address in RX-SRAM.
              bitOffset: 3
              bitWidth: 5
              access: read-only
            - name: RX_SRAM_WADDR
              description: This register stores the offset write address in Rx-SRAM.
              bitOffset: 12
              bitWidth: 5
              access: read-only
      - register:
          name: FSM_STATUS
          description: UART transmit and receive status.
          addressOffset: 112
          size: 32
          fields:
            - name: ST_URX_OUT
              description: This is the status register of receiver.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: ST_UTX_OUT
              description: This is the status register of transmitter.
              bitOffset: 4
              bitWidth: 4
              access: read-only
      - register:
          name: CLK_CONF
          description: UART core clock configuration
          addressOffset: 136
          size: 32
          resetValue: 50331648
          fields:
            - name: TX_SCLK_EN
              description: Set this bit to enable UART Tx clock.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: RX_SCLK_EN
              description: Set this bit to enable UART Rx clock.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TX_RST_CORE
              description: Write 1 then write 0 to this bit to reset UART Tx.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: RX_RST_CORE
              description: Write 1 then write 0 to this bit to reset UART Rx.
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: UART Version register
          addressOffset: 140
          size: 32
          resetValue: 36720720
          fields:
            - name: DATE
              description: This is the version register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: AFIFO_STATUS
          description: UART AFIFO Status
          addressOffset: 144
          size: 32
          resetValue: 10
          fields:
            - name: TX_AFIFO_FULL
              description: Full signal of APB TX AFIFO.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_AFIFO_EMPTY
              description: Empty signal of APB TX AFIFO.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_AFIFO_FULL
              description: Full signal of APB RX AFIFO.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: RX_AFIFO_EMPTY
              description: Empty signal of APB RX AFIFO.
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: REG_UPDATE
          description: UART Registers Configuration Update register
          addressOffset: 152
          size: 32
          fields:
            - name: REG_UPDATE
              description: Software write 1 would synchronize registers into UART Core clock domain and would be cleared by hardware after synchronization is done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: ID
          description: UART ID register
          addressOffset: 156
          size: 32
          resetValue: 1280
          fields:
            - name: ID
              description: This register is used to configure the uart_id.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: MCPWM0
    description: Motor Control Pulse-Width Modulation 0
    groupName: MCPWM
    baseAddress: 1342963712
    addressBlock:
      - offset: 0
        size: 332
        usage: registers
    interrupt:
      - name: PWM0
        value: 38
    registers:
      - register:
          name: CLK_CFG
          description: PWM clock prescaler register.
          addressOffset: 0
          size: 32
          fields:
            - name: CLK_PRESCALE
              description: "Configures the prescaler value of clock, so that the period of PWM_clk = 6.25ns * (PWM_CLK_PRESCALE + 1)."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          dim: 3
          dimIncrement: 16
          name: TIMER%s_CFG0
          description: PWM timer%s period and update method configuration register.
          addressOffset: 4
          size: 32
          resetValue: 65280
          fields:
            - name: TIMER_PRESCALE
              description: "Configures the prescaler value of timer%s, so that the period of PT0_clk = Period of PWM_clk * (PWM_TIMER%s_PRESCALE + 1)"
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TIMER_PERIOD
              description: Configures the period shadow of PWM timer%s
              bitOffset: 8
              bitWidth: 16
              access: read-write
            - name: TIMER_PERIOD_UPMETHOD
              description: "Configures the update method for active register of PWM timer%s period.\\\\0: Immediate\\\\1: TEZ\\\\2: Sync\\\\3: TEZ or sync\\\\TEZ here and below means timer equal zero event"
              bitOffset: 24
              bitWidth: 2
              access: read-write
      - register:
          dim: 3
          dimIncrement: 16
          name: TIMER%s_CFG1
          description: PWM timer%s working mode and start/stop control register.
          addressOffset: 8
          size: 32
          fields:
            - name: TIMER_START
              description: "Configures whether or not to start/stop PWM timer%s.\\\\0: If PWM timer%s starts, then stops at TEZ\\\\1: If timer%s starts, then stops at TEP\\\\2: PWM timer%s starts and runs on\\\\3: Timer%s starts and stops at the next TEZ\\\\4: Timer0 starts and stops at the next TEP.\\\\TEP here and below means the event that happens when the timer equals to period"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: TIMER_MOD
              description: "Configures the working mode of PWM timer%s.\\\\0: Freeze\\\\1: Increase mode\\\\2: Decrease mode\\\\3: Up-down mode"
              bitOffset: 3
              bitWidth: 2
              access: read-write
      - register:
          dim: 3
          dimIncrement: 16
          name: TIMER%s_SYNC
          description: PWM timer%s sync function configuration register.
          addressOffset: 12
          size: 32
          fields:
            - name: TIMER_SYNCI_EN
              description: "Configures whether or not to enable timer%s reloading with phase on sync input event is enabled.\\\\0: Disable\\\\1: Enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SW
              description: Configures the generation of software sync. Toggling this bit will trigger a software sync.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMER_SYNCO_SEL
              description: "Configures the selection of PWM timer%s sync_out.\\\\0: Sync_in\\\\1: TEZ\\\\2: TEP\\\\3: Invalid, sync_out selects noting"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: TIMER_PHASE
              description: Configures the phase for timer%s reload on sync event.
              bitOffset: 4
              bitWidth: 16
              access: read-write
            - name: TIMER_PHASE_DIRECTION
              description: "Configures the PWM timer%s's direction when timer%s mode is up-down mode.\\\\0: Increase\\\\1: Decrease"
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          dim: 3
          dimIncrement: 16
          name: TIMER%s_STATUS
          description: PWM timer%s status register.
          addressOffset: 16
          size: 32
          fields:
            - name: TIMER_VALUE
              description: Represents current PWM timer%s counter value.
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: TIMER_DIRECTION
              description: "Represents current PWM timer%s counter direction.\\\\0: Increment\\\\1: Decrement"
              bitOffset: 16
              bitWidth: 1
              access: read-only
      - register:
          name: TIMER_SYNCI_CFG
          description: Synchronization input selection register for PWM timers.
          addressOffset: 52
          size: 32
          fields:
            - name: TIMER0_SYNCISEL
              description: "Configures the selection of sync input for PWM timer0.\\\\1: PWM timer0 sync_out\\\\2: PWM timer1 sync_out\\\\3: PWM timer2 sync_out\\\\4: SYNC0 from GPIO matrix\\\\5: SYNC1 from GPIO matrix\\\\6: SYNC2 from GPIO matrix\\\\Other values: No sync input selected"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: TIMER1_SYNCISEL
              description: "Configures the selection of sync input for PWM timer1.\\\\1: PWM timer0 sync_out\\\\2: PWM timer1 sync_out\\\\3: PWM timer2 sync_out\\\\4: SYNC0 from GPIO matrix\\\\5: SYNC1 from GPIO matrix\\\\6: SYNC2 from GPIO matrix\\\\Other values: No sync input selected"
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: TIMER2_SYNCISEL
              description: "Configures the selection of sync input for PWM timer2.\\\\1: PWM timer0 sync_out\\\\2: PWM timer1 sync_out\\\\3: PWM timer2 sync_out\\\\4: SYNC0 from GPIO matrix\\\\5: SYNC1 from GPIO matrix\\\\6: SYNC2 from GPIO matrix\\\\Other values: No sync input selected"
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: EXTERNAL_SYNCI0_INVERT
              description: "Configures whether or not to invert SYNC0 from GPIO matrix.\\\\0: Not invert\\\\1: Invert"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: EXTERNAL_SYNCI1_INVERT
              description: "Configures whether or not to invert SYNC1 from GPIO matrix.\\\\0: Not invert\\\\1: Invert"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: EXTERNAL_SYNCI2_INVERT
              description: "Configures whether or not to invert SYNC2 from GPIO matrix.\\\\0: Not invert\\\\1: Invert"
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: OPERATOR_TIMERSEL
          description: "PWM operator's timer select register"
          addressOffset: 56
          size: 32
          fields:
            - name: OPERATOR0_TIMERSEL
              description: "Configures which PWM timer will be the timing reference for PWM operator0.\\\\0: Timer0\\\\1: Timer1\\\\2: Timer2\\\\3: Invalid, will select timer2"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: OPERATOR1_TIMERSEL
              description: "Configures which PWM timer will be the timing reference for PWM operator1.\\\\0: Timer0\\\\1: Timer1\\\\2: Timer2\\\\3: Invalid, will select timer2"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: OPERATOR2_TIMERSEL
              description: "Configures which PWM timer will be the timing reference for PWM operator2.\\\\0: Timer0\\\\1: Timer1\\\\2: Timer2\\\\3: Invalid, will select timer2"
              bitOffset: 4
              bitWidth: 2
              access: read-write
      - register:
          dim: 3
          dimIncrement: 56
          name: GEN%s_STMP_CFG
          description: Generator%s time stamp registers A and B transfer status and update method register
          addressOffset: 60
          size: 32
          fields:
            - name: CMPR_A_UPMETHOD
              description: "Configures the update method for PWM generator %s time stamp A's active register.\\\\0: Immediately\\\\Bit0 is set to 1: TEZ\\\\Bit1 is set to 1: TEP\\\\Bit2 is set to 1: Sync\\\\Bit3 is set to 1: Disable the update"
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: CMPR_B_UPMETHOD
              description: "Configures the update method for PWM generator %s time stamp B's active register.\\\\0: Immediately\\\\Bit0 is set to 1: TEZ\\\\Bit1 is set to 1: TEP\\\\Bit2 is set to 1: Sync\\\\Bit3 is set to 1: Disable the update"
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: CMPR_A_SHDW_FULL
              description: "Represents whether or not generator%s time stamp A's shadow reg is transferred.\\\\0: A's active reg has been updated with shadow register latest value.\\\\1: A's shadow reg is filled and waiting to be transferred to A's active reg"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CMPR_B_SHDW_FULL
              description: "Represents whether or not generator%s time stamp B's shadow reg is transferred.\\\\0: B's active reg has been updated with shadow register latest value.\\\\1: B's shadow reg is filled and waiting to be transferred to B's active reg"
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          dim: 3
          dimIncrement: 56
          name: GEN%s_TSTMP_A
          description: "Generator%s time stamp A's shadow register"
          addressOffset: 64
          size: 32
          fields:
            - name: CMPR_A
              description: "Configures the value of PWM generator %s time stamp A's shadow register."
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          dim: 3
          dimIncrement: 56
          name: GEN%s_TSTMP_B
          description: "Generator%s time stamp B's shadow register"
          addressOffset: 68
          size: 32
          fields:
            - name: CMPR_B
              description: "Configures the value of PWM generator %s time stamp B's shadow register."
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          dim: 3
          dimIncrement: 56
          name: GEN%s_CFG0
          description: Generator%s fault event T0 and T1 configuration register
          addressOffset: 72
          size: 32
          fields:
            - name: GEN_CFG_UPMETHOD
              description: "Configures update method for PWM generator %s's active register.\\\\0: Immediately\\\\Bit0 is set to 1: TEZ\\\\Bit1 is set to 1: TEP\\\\Bit2 is set to 1: Sync\\\\Bit3 is set to 1: Disable the update"
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: GEN_T0_SEL
              description: "Configures source selection for PWM generator %s event_t0, take effect immediately.\\\\0: fault_event0\\\\1: fault_event1\\\\2: fault_event2\\\\3: sync_taken\\\\4: Invalid, Select nothing"
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: GEN_T1_SEL
              description: "Configures source selection for PWM generator %s event_t1, take effect immediately.\\\\0: fault_event0\\\\1: fault_event1\\\\2: fault_event2\\\\3: sync_taken\\\\4: Invalid, Select nothing"
              bitOffset: 7
              bitWidth: 3
              access: read-write
      - register:
          dim: 3
          dimIncrement: 56
          name: GEN%s_FORCE
          description: Generator%s output signal force mode register.
          addressOffset: 76
          size: 32
          resetValue: 32
          fields:
            - name: GEN_CNTUFORCE_UPMETHOD
              description: "Configures update method for continuous software force of PWM generator%s.\\\\0: Immediately\\\\Bit0 is set to 1: TEZ\\\\Bit1 is set to 1: TEP\\\\Bit2 is set to 1: TEA\\\\Bit3 is set to 1: TEB\\\\Bit4 is set to 1: Sync\\\\Bit5 is set to 1: Disable update. TEA/B here and below means an event generated when the timer's value equals to that of register A/B."
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: GEN_A_CNTUFORCE_MODE
              description: "Configures continuous software force mode for PWM%s A.\\\\0: Disabled\\\\1: Low\\\\2: High\\\\3: Disabled"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: GEN_B_CNTUFORCE_MODE
              description: "Configures continuous software force mode for PWM%s B.\\\\0: Disabled\\\\1: Low\\\\2: High\\\\3: Disabled"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: GEN_A_NCIFORCE
              description: "Configures the generation of non-continuous immediate software-force event for PWM%s A, a toggle will trigger a force event."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GEN_A_NCIFORCE_MODE
              description: "Configures non-continuous immediate software force mode for PWM%s A.\\\\0: Disabled\\\\1: Low\\\\2: High\\\\3: Disabled"
              bitOffset: 11
              bitWidth: 2
              access: read-write
            - name: GEN_B_NCIFORCE
              description: "Configures the generation of non-continuous immediate software-force event for PWM%s B, a toggle will trigger a force event."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: GEN_B_NCIFORCE_MODE
              description: "Configures non-continuous immediate software force mode for PWM%s B.\\\\0: Disabled\\\\1: Low\\\\2: High\\\\3: Disabled"
              bitOffset: 14
              bitWidth: 2
              access: read-write
      - register:
          dim: 3
          dimIncrement: 56
          name: GEN%s_A
          description: PWM%s output signal A actions configuration register
          addressOffset: 80
          size: 32
          fields:
            - name: UTEZ
              description: "Configures action on PWM%s A triggered by event TEZ when timer increasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: UTEP
              description: "Configures action on PWM%s A triggered by event TEP when timer increasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: UTEA
              description: "Configures action on PWM%s A triggered by event TEA when timer increasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: UTEB
              description: "Configures action on PWM%s A triggered by event TEB when timer increasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: UT0
              description: "Configures action on PWM%s A triggered by event_t0 when timer increasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: UT1
              description: "Configures action on PWM%s A triggered by event_t1 when timer increasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DTEZ
              description: "Configures action on PWM%s A triggered by event TEZ when timer decreasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DTEP
              description: "Configures action on PWM%s A triggered by event TEP when timer decreasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DTEA
              description: "Configures action on PWM%s A triggered by event TEA when timer decreasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DTEB
              description: "Configures action on PWM%s A triggered by event TEB when timer decreasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: DT0
              description: "Configures action on PWM%s A triggered by event_t0 when timer decreasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: DT1
              description: "Configures action on PWM%s A triggered by event_t1 when timer decreasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          dim: 3
          dimIncrement: 56
          name: GEN%s_B
          description: PWM%s output signal B actions configuration register
          addressOffset: 84
          size: 32
          fields:
            - name: UTEZ
              description: "Configures action on PWM%s B triggered by event TEZ when timer increasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: UTEP
              description: "Configures action on PWM%s B triggered by event TEP when timer increasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: UTEA
              description: "Configures action on PWM%s B triggered by event TEA when timer increasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: UTEB
              description: "Configures action on PWM%s B triggered by event TEB when timer increasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: UT0
              description: "Configures action on PWM%s B triggered by event_t0 when timer increasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: UT1
              description: "Configures action on PWM%s B triggered by event_t1 when timer increasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: DTEZ
              description: "Configures action on PWM%s B triggered by event TEZ when timer decreasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: DTEP
              description: "Configures action on PWM%s B triggered by event TEP when timer decreasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: DTEA
              description: "Configures action on PWM%s B triggered by event TEA when timer decreasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: DTEB
              description: "Configures action on PWM%s B triggered by event TEB when timer decreasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: DT0
              description: "Configures action on PWM%s B triggered by event_t0 when timer decreasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: DT1
              description: "Configures action on PWM%s B triggered by event_t1 when timer decreasing.\\\\0: No change\\\\1: Low\\\\2: High\\\\3: Toggle"
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          dim: 3
          dimIncrement: 56
          name: DT%s_CFG
          description: Dead time configuration register
          addressOffset: 88
          size: 32
          resetValue: 98304
          fields:
            - name: DB_FED_UPMETHOD
              description: "Configures update method for FED (Falling edge delay) active register.\\\\0: Immediate\\\\Bit0 is set to 1: TEZ\\\\Bit1 is set to 1: TEP\\\\Bit2 is set to 1: Sync\\\\Bit3 is set to 1: Disable the update"
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: DB_RED_UPMETHOD
              description: "Configures update method for RED (rising edge delay) active register.\\\\0: Immediate\\\\Bit0 is set to 1: TEZ\\\\Bit1 is set to 1: TEP\\\\Bit2 is set to 1: Sync\\\\Bit3 is set to 1: Disable the update"
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: DB_DEB_MODE
              description: "Configures S8 in table, dual-edge B mode.\\\\0: fed/red take effect on different path separately\\\\1: fed/red take effect on B path, A out is in bypass or dulpB mode"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DB_A_OUTSWAP
              description: Configures S6 in table.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DB_B_OUTSWAP
              description: Configures S7 in table.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DB_RED_INSEL
              description: Configures S4 in table.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DB_FED_INSEL
              description: Configures S5 in table.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DB_RED_OUTINVERT
              description: Configures S2 in table.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: DB_FED_OUTINVERT
              description: Configures S3 in table.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DB_A_OUTBYPASS
              description: Configures S1 in table.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: DB_B_OUTBYPASS
              description: Configures S0 in table.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DB_CLK_SEL
              description: "Configures dead time generator %s clock selection.\\\\0: PWM_clk\\\\1: PT_clk"
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          dim: 3
          dimIncrement: 56
          name: DT%s_FED_CFG
          description: Falling edge delay (FED) shadow register
          addressOffset: 92
          size: 32
          fields:
            - name: DB_FED
              description: Configures shadow register for FED.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          dim: 3
          dimIncrement: 56
          name: DT%s_RED_CFG
          description: Rising edge delay (RED) shadow register
          addressOffset: 96
          size: 32
          fields:
            - name: DB_RED
              description: Configures shadow register for RED.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          dim: 3
          dimIncrement: 56
          name: CARRIER%s_CFG
          description: Carrier%s configuration register
          addressOffset: 100
          size: 32
          fields:
            - name: CHOPPER_EN
              description: "Configures whether or not to enable carrier%s.\\\\0: Bypassed\\\\1: Enabled"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CHOPPER_PRESCALE
              description: "Configures the prescale value of PWM carrier%s clock (PC_clk), so that period of PC_clk = period of PWM_clk * (PWM_CARRIER%s_PRESCALE + 1)"
              bitOffset: 1
              bitWidth: 4
              access: read-write
            - name: CHOPPER_DUTY
              description: Configures carrier duty. Duty = PWM_CARRIER%s_DUTY / 8
              bitOffset: 5
              bitWidth: 3
              access: read-write
            - name: CHOPPER_OSHTWTH
              description: "Configures width of the first pulse. Measurement unit: Periods of the carrier."
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: CHOPPER_OUT_INVERT
              description: "Configures whether or not to invert the output of PWM%s A and PWM%s B for this submodule.\\\\0: Normal\\\\1: Invert"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: CHOPPER_IN_INVERT
              description: "Configures whether or not to invert the input of PWM%s A and PWM%s B for this submodule.\\\\0: Normal\\\\1: Invert"
              bitOffset: 13
              bitWidth: 1
              access: read-write
      - register:
          dim: 3
          dimIncrement: 56
          name: FH%s_CFG0
          description: PWM%s A and PWM%s B trip events actions configuration register
          addressOffset: 104
          size: 32
          fields:
            - name: TZ_SW_CBC
              description: "Configures whether or not to enable software force cycle-by-cycle mode action.\\\\0: Disable\\\\1: Enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TZ_F2_CBC
              description: "Configures whether or not event_f2 will trigger cycle-by-cycle mode action.\\\\0: Disable\\\\1: Enable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TZ_F1_CBC
              description: "Configures whether or not event_f1 will trigger cycle-by-cycle mode action.\\\\0: Disable\\\\1: Enable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TZ_F0_CBC
              description: "Configures whether or not event_f0 will trigger cycle-by-cycle mode action.\\\\0: Disable\\\\1: Enable"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TZ_SW_OST
              description: "Configures whether or not to enable software force one-shot mode action.\\\\0: Disable\\\\1: Enable"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TZ_F2_OST
              description: "Configures whether or not event_f2 will trigger one-shot mode action.\\\\0: Disable\\\\1: Enable"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TZ_F1_OST
              description: "Configures whether or not event_f1 will trigger one-shot mode action.\\\\0: Disable\\\\1: Enable"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TZ_F0_OST
              description: "Configures whether or not event_f0 will trigger one-shot mode action.\\\\0: Disable\\\\1: Enable"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TZ_A_CBC_D
              description: "Configures cycle-by-cycle mode action on PWM%s A when fault event occurs and timer is decreasing.\\\\0: Do nothing\\\\1: Force low\\\\2: Force high\\\\3: Toggle"
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: TZ_A_CBC_U
              description: "Configures cycle-by-cycle mode action on PWM%s A when fault event occurs and timer is increasing.\\\\0: Do nothing\\\\1: Force low\\\\2: Force high\\\\3: Toggle"
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: TZ_A_OST_D
              description: "Configures one-shot mode action on PWM%s A when fault event occurs and timer is decreasing.\\\\0: Do nothing\\\\1: Force low\\\\2: Force high\\\\3: Toggle"
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: TZ_A_OST_U
              description: "Configures one-shot mode action on PWM%s A when fault event occurs and timer is increasing.\\\\0: Do nothing\\\\1: Force low\\\\2: Force high\\\\3: Toggle"
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: TZ_B_CBC_D
              description: "Configures cycle-by-cycle mode action on PWM%s B when fault event occurs and timer is decreasing.\\\\0: Do nothing\\\\1: Force low\\\\2: Force high\\\\3: Toggle"
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: TZ_B_CBC_U
              description: "Configures cycle-by-cycle mode action on PWM%s B when fault event occurs and timer is increasing.\\\\0: Do nothing\\\\1: Force low\\\\2: Force high\\\\3: Toggle"
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: TZ_B_OST_D
              description: "Configures one-shot mode action on PWM%s B when fault event occurs and timer is decreasing.\\\\0: Do nothing\\\\1: Force low\\\\2: Force high\\\\3: Toggle"
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: TZ_B_OST_U
              description: "Configures one-shot mode action on PWM%s B when fault event occurs and timer is increasing.\\\\0: Do nothing\\\\1: Force low\\\\2: Force high\\\\3: Toggle"
              bitOffset: 22
              bitWidth: 2
              access: read-write
      - register:
          dim: 3
          dimIncrement: 56
          name: FH%s_CFG1
          description: Software triggers for fault handler actions configuration register
          addressOffset: 108
          size: 32
          fields:
            - name: TZ_CLR_OST
              description: Configures the generation of software one-shot mode action clear. A toggle (software negate its value) triggers a clear for on going one-shot mode action.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TZ_CBCPULSE
              description: "Configures the refresh moment selection of cycle-by-cycle mode action.\\\\0: Select nothing, will not refresh\\\\Bit0 is set to 1: TEZ\\\\Bit1 is set to 1: TEP"
              bitOffset: 1
              bitWidth: 2
              access: read-write
            - name: TZ_FORCE_CBC
              description: Configures the generation of software cycle-by-cycle mode action. A toggle (software negate its value) triggers a cycle-by-cycle mode action.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TZ_FORCE_OST
              description: Configures the generation of software one-shot mode action. A toggle (software negate its value) triggers a one-shot mode action.
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          dim: 3
          dimIncrement: 56
          name: FH%s_STATUS
          description: Fault events status register
          addressOffset: 112
          size: 32
          fields:
            - name: TZ_CBC_ON
              description: "Represents whether or not an cycle-by-cycle mode action is on going.\\\\0:No action\\\\1: On going"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TZ_OST_ON
              description: "Represents whether or not an one-shot mode action is on going.\\\\0:No action\\\\1: On going"
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: FAULT_DETECT
          description: Fault detection configuration and status register
          addressOffset: 228
          size: 32
          fields:
            - name: F0_EN
              description: "Configures whether or not to enable event_f0 generation.\\\\0: Disable\\\\1: Enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: F1_EN
              description: "Configures whether or not to enable event_f1 generation.\\\\0: Disable\\\\1: Enable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: F2_EN
              description: "Configures whether or not to enable event_f2 generation.\\\\0: Disable\\\\1: Enable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: F0_POLE
              description: "Configures event_f0 trigger polarity on FAULT0 source from GPIO matrix.\\\\0: Level low\\\\1: Level high"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: F1_POLE
              description: "Configures event_f1 trigger polarity on FAULT1 source from GPIO matrix.\\\\0: Level low\\\\1: Level high"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: F2_POLE
              description: "Configures event_f2 trigger polarity on FAULT2 source from GPIO matrix.\\\\0: Level low\\\\1: Level high"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: EVENT_F0
              description: "Represents whether or not an event_f0 is on going.\\\\0: No action\\\\1: On going"
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: EVENT_F1
              description: "Represents whether or not an event_f1 is on going.\\\\0: No action\\\\1: On going"
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: EVENT_F2
              description: "Represents whether or not an event_f2 is on going.\\\\0: No action\\\\1: On going"
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: CAP_TIMER_CFG
          description: Capture timer configuration register
          addressOffset: 232
          size: 32
          fields:
            - name: CAP_TIMER_EN
              description: "Configures whether or not to enable capture timer increment.\\\\0: Disable\\\\1: Enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CAP_SYNCI_EN
              description: "Configures whether or not to enable capture timer sync.\\\\0: Disable\\\\1: Enable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CAP_SYNCI_SEL
              description: "Configures the selection of capture module sync input.\\\\0: None\\\\1: Timer0 sync_out\\\\2: Timer1 sync_out\\\\3: Timer2 sync_out\\\\4: SYNC0 from GPIO matrix\\\\5: SYNC1 from GPIO matrix\\\\6: SYNC2 from GPIO matrix\\\\7: None"
              bitOffset: 2
              bitWidth: 3
              access: read-write
            - name: CAP_SYNC_SW
              description: "Configures the generation of a capture timer sync when reg_cap_synci_en is 1.\\\\0: Invalid, No effect\\\\1: Trigger a capture timer sync, capture timer is loaded with value in phase register"
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: CAP_TIMER_PHASE
          description: Capture timer sync phase register
          addressOffset: 236
          size: 32
          fields:
            - name: CAP_PHASE
              description: Configures phase value for capture timer sync operation.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          dim: 3
          dimIncrement: 4
          name: CAP_CH%s_CFG
          description: Capture channel %s configuration register
          addressOffset: 240
          size: 32
          fields:
            - name: CAP_EN
              description: "Configures whether or not to enable capture on channel %s.\\\\0: Disable\\\\1: Enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CAP_MODE
              description: "Configures which edge of capture on channel %s after prescaling is used.\\\\0: None\\\\Bit0 is set to 1: Rnable capture on the negative edge\\\\Bit1 is set to 1: Enable capture on the positive edge"
              bitOffset: 1
              bitWidth: 2
              access: read-write
            - name: CAP_PRESCALE
              description: Configures prescale value on possitive edge of CAP%s. Prescale value = PWM_CAP%s_PRESCALE + 1
              bitOffset: 3
              bitWidth: 8
              access: read-write
            - name: CAP_IN_INVERT
              description: "Configures whether or not to invert CAP%s from GPIO matrix before prescale.\\\\0: Normal\\\\1: Invert"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CAP_SW
              description: "Configures the generation of software capture.\\\\0: Invalid, No effect\\\\1: Trigger a software forced capture on channel %s"
              bitOffset: 12
              bitWidth: 1
              access: write-only
      - register:
          dim: 3
          dimIncrement: 4
          name: CAP_CH%s
          description: CAP%s capture value register
          addressOffset: 252
          size: 32
          fields:
            - name: CAP_VALUE
              description: Represents value of last capture on CAP%s
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CAP_STATUS
          description: Last capture trigger edge information register
          addressOffset: 264
          size: 32
          fields:
            - name: CAP0_EDGE
              description: "Represents edge of last capture trigger on channel0.\\\\0: Posedge\\\\1: Negedge"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CAP1_EDGE
              description: "Represents edge of last capture trigger on channel1.\\\\0: Posedge\\\\1: Negedge"
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CAP2_EDGE
              description: "Represents edge of last capture trigger on channel2.\\\\0: Posedge\\\\1: Negedge"
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: UPDATE_CFG
          description: Generator Update configuration register
          addressOffset: 268
          size: 32
          resetValue: 5
          fields:
            - name: GLOBAL_UP_EN
              description: "Configures whether or not to enable global update for all active registers in MCPWM module.\\\\0: Disable\\\\1: Enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: GLOBAL_FORCE_UP
              description: Configures the generation of global forced update for all active registers in MCPWM module. A toggle (software invert its value) will trigger a global forced update. Valid only when MCPWM_GLOBAL_UP_EN and MCPWM_OP0/1/2_UP_EN are both set to 1.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: OP0_UP_EN
              description: "Configures whether or not to enable update of active registers in PWM operator0. Valid only when PWM_GLOBAL_UP_EN is set to 1.\\\\0: Disable\\\\1: Enable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: OP0_FORCE_UP
              description: Configures the generation of forced update for active registers in PWM operator0. A toggle (software invert its value) will trigger a forced update. Valid only when MCPWM_GLOBAL_UP_EN and MCPWM_OP0_UP_EN are both set to 1.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: OP1_UP_EN
              description: "Configures whether or not to enable update of active registers in PWM operator1. Valid only when PWM_GLOBAL_UP_EN is set to 1.\\\\0: Disable\\\\1: Enable"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: OP1_FORCE_UP
              description: Configures the generation of forced update for active registers in PWM operator1. A toggle (software invert its value) will trigger a forced update. Valid only when MCPWM_GLOBAL_UP_EN and MCPWM_OP1_UP_EN are both set to 1.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OP2_UP_EN
              description: "Configures whether or not to enable update of active registers in PWM operator2. Valid only when PWM_GLOBAL_UP_EN is set to 1.\\\\0: Disable\\\\1: Enable"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: OP2_FORCE_UP
              description: Configures the generation of forced update for active registers in PWM operator2. A toggle (software invert its value) will trigger a forced update. Valid only when MCPWM_GLOBAL_UP_EN and MCPWM_OP2_UP_EN are both set to 1.
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ENA
          description: Interrupt enable register
          addressOffset: 272
          size: 32
          fields:
            - name: TIMER0_STOP_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered when the timer 0 stops."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMER1_STOP_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered when the timer 1 stops."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMER2_STOP_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered when the timer 2 stops."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TIMER0_TEZ_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered by a PWM timer 0 TEZ event."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TIMER1_TEZ_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered by a PWM timer 1 TEZ event."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TIMER2_TEZ_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered by a PWM timer 2 TEZ event."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TIMER0_TEP_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered by a PWM timer 0 TEP event."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TIMER1_TEP_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered by a PWM timer 1 TEP event."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TIMER2_TEP_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered by a PWM timer 2 TEP event."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FAULT0_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered when event_f0 starts."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FAULT1_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered when event_f1 starts."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FAULT2_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered when event_f2 starts."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FAULT0_CLR_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered when event_f0 clears."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FAULT1_CLR_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered when event_f1 clears."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FAULT2_CLR_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered when event_f2 clears."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: CMPR0_TEA_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered by a PWM operator 0 TEA event."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CMPR1_TEA_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered by a PWM operator 1 TEA event."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CMPR2_TEA_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered by a PWM operator 2 TEA event."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: CMPR0_TEB_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered by a PWM operator 0 TEB event."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: CMPR1_TEB_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered by a PWM operator 1 TEB event."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: CMPR2_TEB_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered by a PWM operator 2 TEB event."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TZ0_CBC_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered by a cycle-by-cycle mode action on PWM0."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: TZ1_CBC_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered by a cycle-by-cycle mode action on PWM1."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TZ2_CBC_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered by a cycle-by-cycle mode action on PWM2."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TZ0_OST_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered by a one-shot mode action on PWM0."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TZ1_OST_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered by a one-shot mode action on PWM1."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TZ2_OST_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered by a one-shot mode action on PWM2."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CAP0_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered by capture on CAP0."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: CAP1_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered by capture on CAP1."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CAP2_INT_ENA
              description: "Enable bit: Write 1 to enable the interrupt triggered by capture on CAP2."
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: Interrupt raw status register
          addressOffset: 276
          size: 32
          fields:
            - name: TIMER0_STOP_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered when the timer 0 stops."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMER1_STOP_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered when the timer 1 stops."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TIMER2_STOP_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered when the timer 2 stops."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TIMER0_TEZ_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered by a PWM timer 0 TEZ event."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TIMER1_TEZ_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered by a PWM timer 1 TEZ event."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TIMER2_TEZ_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered by a PWM timer 2 TEZ event."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TIMER0_TEP_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered by a PWM timer 0 TEP event."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TIMER1_TEP_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered by a PWM timer 1 TEP event."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TIMER2_TEP_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered by a PWM timer 2 TEP event."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: FAULT0_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered when event_f0 starts."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FAULT1_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered when event_f1 starts."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: FAULT2_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered when event_f2 starts."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: FAULT0_CLR_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered when event_f0 clears."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: FAULT1_CLR_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered when event_f1 clears."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: FAULT2_CLR_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered when event_f2 clears."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: CMPR0_TEA_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered by a PWM operator 0 TEA event"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CMPR1_TEA_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered by a PWM operator 1 TEA event"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CMPR2_TEA_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered by a PWM operator 2 TEA event"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: CMPR0_TEB_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered by a PWM operator 0 TEB event"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: CMPR1_TEB_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered by a PWM operator 1 TEB event"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: CMPR2_TEB_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered by a PWM operator 2 TEB event"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TZ0_CBC_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered by a cycle-by-cycle mode action on PWM0."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: TZ1_CBC_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered by a cycle-by-cycle mode action on PWM1."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TZ2_CBC_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered by a cycle-by-cycle mode action on PWM2."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TZ0_OST_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered by a one-shot mode action on PWM0."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TZ1_OST_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered by a one-shot mode action on PWM1."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TZ2_OST_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered by a one-shot mode action on PWM2."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CAP0_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered by capture on CAP0."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: CAP1_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered by capture on CAP1."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CAP2_INT_RAW
              description: "Raw status bit: The raw interrupt status of the interrupt triggered by capture on CAP2."
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Interrupt masked status register
          addressOffset: 280
          size: 32
          fields:
            - name: TIMER0_STOP_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered when the timer 0 stops."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TIMER1_STOP_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered when the timer 1 stops."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TIMER2_STOP_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered when the timer 2 stops."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TIMER0_TEZ_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered by a PWM timer 0 TEZ event."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: TIMER1_TEZ_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered by a PWM timer 1 TEZ event."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: TIMER2_TEZ_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered by a PWM timer 2 TEZ event."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: TIMER0_TEP_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered by a PWM timer 0 TEP event."
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TIMER1_TEP_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered by a PWM timer 1 TEP event."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: TIMER2_TEP_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered by a PWM timer 2 TEP event."
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: FAULT0_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered when event_f0 starts."
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: FAULT1_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered when event_f1 starts."
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: FAULT2_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered when event_f2 starts."
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: FAULT0_CLR_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered when event_f0 clears."
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: FAULT1_CLR_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered when event_f1 clears."
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: FAULT2_CLR_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered when event_f2 clears."
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: CMPR0_TEA_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered by a PWM operator 0 TEA event"
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: CMPR1_TEA_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered by a PWM operator 1 TEA event"
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: CMPR2_TEA_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered by a PWM operator 2 TEA event"
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: CMPR0_TEB_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered by a PWM operator 0 TEB event"
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: CMPR1_TEB_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered by a PWM operator 1 TEB event"
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: CMPR2_TEB_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered by a PWM operator 2 TEB event"
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: TZ0_CBC_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered by a cycle-by-cycle mode action on PWM0."
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: TZ1_CBC_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered by a cycle-by-cycle mode action on PWM1."
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: TZ2_CBC_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered by a cycle-by-cycle mode action on PWM2."
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: TZ0_OST_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered by a one-shot mode action on PWM0."
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: TZ1_OST_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered by a one-shot mode action on PWM1."
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: TZ2_OST_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered by a one-shot mode action on PWM2."
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: CAP0_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered by capture on CAP0."
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: CAP1_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered by capture on CAP1."
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: CAP2_INT_ST
              description: "Masked status bit: The masked interrupt status of the interrupt triggered by capture on CAP2."
              bitOffset: 29
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          description: Interrupt clear register
          addressOffset: 284
          size: 32
          fields:
            - name: TIMER0_STOP_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered when the timer 0 stops."
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TIMER1_STOP_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered when the timer 1 stops."
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TIMER2_STOP_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered when the timer 2 stops."
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TIMER0_TEZ_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered by a PWM timer 0 TEZ event."
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: TIMER1_TEZ_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered by a PWM timer 1 TEZ event."
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: TIMER2_TEZ_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered by a PWM timer 2 TEZ event."
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: TIMER0_TEP_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered by a PWM timer 0 TEP event."
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: TIMER1_TEP_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered by a PWM timer 1 TEP event."
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: TIMER2_TEP_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered by a PWM timer 2 TEP event."
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: FAULT0_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered when event_f0 starts."
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: FAULT1_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered when event_f1 starts."
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: FAULT2_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered when event_f2 starts."
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: FAULT0_CLR_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered when event_f0 clears."
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: FAULT1_CLR_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered when event_f1 clears."
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: FAULT2_CLR_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered when event_f2 clears."
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: CMPR0_TEA_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered by a PWM operator 0 TEA event"
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: CMPR1_TEA_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered by a PWM operator 1 TEA event"
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: CMPR2_TEA_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered by a PWM operator 2 TEA event"
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: CMPR0_TEB_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered by a PWM operator 0 TEB event"
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: CMPR1_TEB_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered by a PWM operator 1 TEB event"
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: CMPR2_TEB_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered by a PWM operator 2 TEB event"
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: TZ0_CBC_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered by a cycle-by-cycle mode action on PWM0."
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: TZ1_CBC_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered by a cycle-by-cycle mode action on PWM1."
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: TZ2_CBC_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered by a cycle-by-cycle mode action on PWM2."
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: TZ0_OST_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered by a one-shot mode action on PWM0."
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: TZ1_OST_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered by a one-shot mode action on PWM1."
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: TZ2_OST_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered by a one-shot mode action on PWM2."
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: CAP0_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered by capture on CAP0."
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: CAP1_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered by capture on CAP1."
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: CAP2_INT_CLR
              description: "Clear bit: Write 1 to clear the interrupt triggered by capture on CAP2."
              bitOffset: 29
              bitWidth: 1
              access: write-only
      - register:
          name: EVT_EN
          description: Event enable register
          addressOffset: 288
          size: 32
          fields:
            - name: EVT_TIMER0_STOP_EN
              description: "Configures whether or not to enable timer0 stop event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EVT_TIMER1_STOP_EN
              description: "Configures whether or not to enable timer1 stop event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: EVT_TIMER2_STOP_EN
              description: "Configures whether or not to enable timer2 stop event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: EVT_TIMER0_TEZ_EN
              description: "Configures whether or not to enable timer0 equal zero event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: EVT_TIMER1_TEZ_EN
              description: "Configures whether or not to enable timer1 equal zero event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: EVT_TIMER2_TEZ_EN
              description: "Configures whether or not to enable timer2 equal zero event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: EVT_TIMER0_TEP_EN
              description: "Configures whether or not to enable timer0 equal period event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: EVT_TIMER1_TEP_EN
              description: "Configures whether or not to enable timer1 equal period event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: EVT_TIMER2_TEP_EN
              description: "Configures whether or not to enable timer2 equal period event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: EVT_OP0_TEA_EN
              description: "Configures whether or not to enable PWM generator0 timer equal a event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: EVT_OP1_TEA_EN
              description: "Configures whether or not to enable PWM generator1 timer equal a event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: EVT_OP2_TEA_EN
              description: "Configures whether or not to enable PWM generator2 timer equal a event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: EVT_OP0_TEB_EN
              description: "Configures whether or not to enable PWM generator0 timer equal b event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: EVT_OP1_TEB_EN
              description: "Configures whether or not to enable PWM generator1 timer equal b event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: EVT_OP2_TEB_EN
              description: "Configures whether or not to enable PWM generator2 timer equal b event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: EVT_F0_EN
              description: "Configures whether or not to enable fault0 event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: EVT_F1_EN
              description: "Configures whether or not to enable fault1 event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: EVT_F2_EN
              description: "Configures whether or not to enable fault2 event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: EVT_F0_CLR_EN
              description: "Configures whether or not to enable fault0 clear event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: EVT_F1_CLR_EN
              description: "Configures whether or not to enable fault1 clear event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: EVT_F2_CLR_EN
              description: "Configures whether or not to enable fault2 clear event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: EVT_TZ0_CBC_EN
              description: "Configures whether or not to enable cycle-by-cycle trip0 event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: EVT_TZ1_CBC_EN
              description: "Configures whether or not to enable cycle-by-cycle trip1 event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: EVT_TZ2_CBC_EN
              description: "Configures whether or not to enable cycle-by-cycle trip2 event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: EVT_TZ0_OST_EN
              description: "Configures whether or not to enable one-shot trip0 event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: EVT_TZ1_OST_EN
              description: "Configures whether or not to enable one-shot trip1 event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: EVT_TZ2_OST_EN
              description: "Configures whether or not to enable one-shot trip2 event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: EVT_CAP0_EN
              description: "Configures whether or not to enable capture0 event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: EVT_CAP1_EN
              description: "Configures whether or not to enable capture1 event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: EVT_CAP2_EN
              description: "Configures whether or not to enable capture2 event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: TASK_EN
          description: Task enable register
          addressOffset: 292
          size: 32
          fields:
            - name: TASK_CMPR0_A_UP_EN
              description: "Configures whether or not to enable PWM generator0 timer stamp A's shadow register update task receive.\\\\0: Disable\\\\1: Enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TASK_CMPR1_A_UP_EN
              description: "Configures whether or not to enable PWM generator1 timer stamp A's shadow register update task receive.\\\\0: Disable\\\\1: Enable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TASK_CMPR2_A_UP_EN
              description: "Configures whether or not to enable PWM generator2 timer stamp A's shadow register update task receive.\\\\0: Disable\\\\1: Enable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TASK_CMPR0_B_UP_EN
              description: "Configures whether or not to enable PWM generator0 timer stamp B's shadow register update task receive.\\\\0: Disable\\\\1: Enable"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TASK_CMPR1_B_UP_EN
              description: "Configures whether or not to enable PWM generator1 timer stamp B's shadow register update task receive.\\\\0: Disable\\\\1: Enable"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TASK_CMPR2_B_UP_EN
              description: "Configures whether or not to enable PWM generator2 timer stamp B's shadow register update task receive.\\\\0: Disable\\\\1: Enable"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TASK_GEN_STOP_EN
              description: "Configures whether or not to enable all PWM generate stop task receive.\\\\0: Disable\\\\1: Enable"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER0_SYNC_EN
              description: "Configures whether or not to enable timer0 sync task receive.\\\\0: Disable\\\\1: Enable"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER1_SYNC_EN
              description: "Configures whether or not to enable timer1 sync task receive.\\\\0: Disable\\\\1: Enable"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER2_SYNC_EN
              description: "Configures whether or not to enable timer2 sync task receive.\\\\0: Disable\\\\1: Enable"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER0_PERIOD_UP_EN
              description: "Configures whether or not to enable timer0 period update task receive.\\\\0: Disable\\\\1: Enable"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER1_PERIOD_UP_EN
              description: "Configures whether or not to enable timer1 period update task receive.\\\\0: Disable\\\\1: Enable"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TASK_TIMER2_PERIOD_UP_EN
              description: "Configures whether or not to enable timer2 period update task receive.\\\\0: Disable\\\\1: Enable"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TASK_TZ0_OST_EN
              description: "Configures whether or not to enable one shot trip0 task receive.\\\\0: Disable\\\\1: Enable"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TASK_TZ1_OST_EN
              description: "Configures whether or not to enable one shot trip1 task receive.\\\\0: Disable\\\\1: Enable"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TASK_TZ2_OST_EN
              description: "Configures whether or not to enable one shot trip2 task receive.\\\\0: Disable\\\\1: Enable"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: TASK_CLR0_OST_EN
              description: "Configures whether or not to enable one shot trip0 clear task receive.\\\\0: Disable\\\\1: Enable"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: TASK_CLR1_OST_EN
              description: "Configures whether or not to enable one shot trip1 clear task receive.\\\\0: Disable\\\\1: Enable"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: TASK_CLR2_OST_EN
              description: "Configures whether or not to enable one shot trip2 clear task receive.\\\\0: Disable\\\\1: Enable"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: TASK_CAP0_EN
              description: "Configures whether or not to enable capture0 task receive.\\\\0: Disable\\\\1: Enable"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: TASK_CAP1_EN
              description: "Configures whether or not to enable capture1 task receive.\\\\0: Disable\\\\1: Enable"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TASK_CAP2_EN
              description: "Configures whether or not to enable capture2 task receive.\\\\0: Disable\\\\1: Enable"
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          name: EVT_EN2
          description: Event enable register2
          addressOffset: 296
          size: 32
          fields:
            - name: EVT_OP0_TEE1_EN
              description: "Configures whether or not to enable PWM generator0 timer equal OP0_TSTMP_E1_REG event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EVT_OP1_TEE1_EN
              description: "Configures whether or not to enable PWM generator1 timer equal OP1_TSTMP_E1_REG event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: EVT_OP2_TEE1_EN
              description: "Configures whether or not to enable PWM generator2 timer equal OP2_TSTMP_E1_REG event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: EVT_OP0_TEE2_EN
              description: "Configures whether or not to enable PWM generator0 timer equal OP0_TSTMP_E2_REG event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: EVT_OP1_TEE2_EN
              description: "Configures whether or not to enable PWM generator1 timer equal OP1_TSTMP_E2_REG event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: EVT_OP2_TEE2_EN
              description: "Configures whether or not to enable PWM generator2 timer equal OP2_TSTMP_E2_REG event generate.\\\\0: Disable\\\\1: Enable"
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          dim: 3
          dimIncrement: 8
          name: OP%s_TSTMP_E1
          description: Generator%s timer stamp E1 value register
          addressOffset: 300
          size: 32
          fields:
            - name: OP_TSTMP_E1
              description: Configures generator%s timer stamp E1 value register
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          dim: 3
          dimIncrement: 8
          name: OP%s_TSTMP_E2
          description: Generator%s timer stamp E2 value register
          addressOffset: 304
          size: 32
          fields:
            - name: OP_TSTMP_E2
              description: Configures generator%s timer stamp E2 value register
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: CLK
          description: Global configuration register
          addressOffset: 324
          size: 32
          fields:
            - name: EN
              description: "Configures whether or not to open register clock gate.\\\\0: Open the clock gate only when application writes registers\\\\1: Force open the clock gate for register"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: VERSION
          description: Version register.
          addressOffset: 328
          size: 32
          resetValue: 35725968
          fields:
            - name: DATE
              description: Configures the version.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: MCPWM1
    description: Motor Control Pulse-Width Modulation 1
    baseAddress: 1342967808
    interrupt:
      - name: PWM1
        value: 39
    derivedFrom: MCPWM0
  - name: PARL_IO
    description: Parallel IO Controller
    groupName: PARL_IO
    baseAddress: 1343025152
    addressBlock:
      - offset: 0
        size: 84
        usage: registers
    interrupt:
      - name: PARLIO_RX
        value: 113
      - name: PARLIO_TX
        value: 114
    registers:
      - register:
          name: RX_MODE_CFG
          description: Parallel RX Sampling mode configuration register.
          addressOffset: 0
          size: 32
          resetValue: 14680064
          fields:
            - name: RX_EXT_EN_SEL
              description: Configures rx external enable signal selection from IO PAD.
              bitOffset: 21
              bitWidth: 4
              access: read-write
            - name: RX_SW_EN
              description: Set this bit to enable data sampling by software.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: RX_EXT_EN_INV
              description: Set this bit to invert the external enable signal.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: RX_PULSE_SUBMODE_SEL
              description: "Configures the rxd pulse sampling submode. \n4'd0: positive pulse start(data bit included) &&  positive pulse end(data bit included)\n4'd1: positive pulse start(data bit included) && positive pulse end (data bit excluded)\n4'd2: positive pulse start(data bit excluded) && positive pulse end (data bit included)\n4'd3: positive pulse start(data bit excluded) && positive pulse end (data bit excluded)\n4'd4: positive pulse start(data bit included) && length end\n4'd5: positive pulse start(data bit excluded) && length end"
              bitOffset: 27
              bitWidth: 3
              access: read-write
            - name: RX_SMP_MODE_SEL
              description: "Configures the rxd sampling mode. \n2'b00: external level enable mode\n2'b01: external pulse enable mode  \n2'b10: internal software enable mode"
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: RX_DATA_CFG
          description: Parallel RX data configuration register.
          addressOffset: 4
          size: 32
          resetValue: 1610612736
          fields:
            - name: RX_BITLEN
              description: Configures expected byte number of received data.
              bitOffset: 9
              bitWidth: 19
              access: read-write
            - name: RX_DATA_ORDER_INV
              description: Set this bit to invert bit order of one byte sent from RX_FIFO to DMA.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: RX_BUS_WID_SEL
              description: "Configures the rxd bus width. \n3'd0: bus width is 1.\n3'd1: bus width is 2.\n3'd2: bus width is 4.\n3'd3: bus width is 8."
              bitOffset: 29
              bitWidth: 3
              access: read-write
      - register:
          name: RX_GENRL_CFG
          description: Parallel RX general configuration register.
          addressOffset: 8
          size: 32
          resetValue: 570417152
          fields:
            - name: RX_GATING_EN
              description: Set this bit to enable the clock gating of output rx clock.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RX_TIMEOUT_THRES
              description: Configures threshold of timeout counter.
              bitOffset: 13
              bitWidth: 16
              access: read-write
            - name: RX_TIMEOUT_EN
              description: Set this bit to enable timeout function to generate error eof.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: RX_EOF_GEN_SEL
              description: "Configures the DMA eof generated mechanism. 1'b0: eof generated by data bit length. 1'b1: eof generated by external enable signal."
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: RX_START_CFG
          description: Parallel RX Start configuration register.
          addressOffset: 12
          size: 32
          fields:
            - name: RX_START
              description: Set this bit to start rx data sampling.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TX_DATA_CFG
          description: Parallel TX data configuration register.
          addressOffset: 16
          size: 32
          resetValue: 1610612736
          fields:
            - name: TX_BITLEN
              description: Configures expected byte number of sent data.
              bitOffset: 9
              bitWidth: 19
              access: read-write
            - name: TX_DATA_ORDER_INV
              description: Set this bit to invert bit order of one byte sent from TX_FIFO to IO data.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: TX_BUS_WID_SEL
              description: "Configures the txd bus width. \n3'd0: bus width is 1.\n3'd1: bus width is 2.\n3'd2: bus width is 4.\n3'd3: bus width is 8."
              bitOffset: 29
              bitWidth: 3
              access: read-write
      - register:
          name: TX_START_CFG
          description: Parallel TX Start configuration register.
          addressOffset: 20
          size: 32
          fields:
            - name: TX_START
              description: Set this bit to start tx data transmit.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TX_GENRL_CFG
          description: Parallel TX general configuration register.
          addressOffset: 24
          size: 32
          fields:
            - name: TX_EOF_GEN_SEL
              description: "Configures the tx eof generated mechanism. 1'b0: eof generated by data bit length. 1'b1: eof generated by DMA eof."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_IDLE_VALUE
              description: Configures bus value of transmitter in IDLE state.
              bitOffset: 14
              bitWidth: 16
              access: read-write
            - name: TX_GATING_EN
              description: Set this bit to enable the clock gating of output tx clock.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TX_VALID_OUTPUT_EN
              description: Set this bit to enable the output of tx data valid signal.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: FIFO_CFG
          description: Parallel IO FIFO configuration register.
          addressOffset: 28
          size: 32
          fields:
            - name: TX_FIFO_SRST
              description: Set this bit to reset async fifo in tx module.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: RX_FIFO_SRST
              description: Set this bit to reset async fifo in rx module.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: REG_UPDATE
          description: Parallel IO FIFO configuration register.
          addressOffset: 32
          size: 32
          fields:
            - name: RX_REG_UPDATE
              description: Set this bit to update rx register configuration.
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: ST
          description: Parallel IO module status register0.
          addressOffset: 36
          size: 32
          fields:
            - name: TX_READY
              description: Represents the status that tx is ready to transmit.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Parallel IO interrupt enable singal configuration register.
          addressOffset: 40
          size: 32
          fields:
            - name: TX_FIFO_REMPTY_INT_ENA
              description: Set this bit to enable TX_FIFO_REMPTY_INT.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_FIFO_WOVF_INT_ENA
              description: Set this bit to enable RX_FIFO_WOVF_INT.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TX_EOF_INT_ENA
              description: Set this bit to enable TX_EOF_INT.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: Parallel IO interrupt raw singal status register.
          addressOffset: 44
          size: 32
          fields:
            - name: TX_FIFO_REMPTY_INT_RAW
              description: The raw interrupt status of TX_FIFO_REMPTY_INT.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_FIFO_WOVF_INT_RAW
              description: The raw interrupt status of RX_FIFO_WOVF_INT.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TX_EOF_INT_RAW
              description: The raw interrupt status of TX_EOF_INT.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Parallel IO interrupt singal status register.
          addressOffset: 48
          size: 32
          fields:
            - name: TX_FIFO_REMPTY_INT_ST
              description: The masked interrupt status of TX_FIFO_REMPTY_INT.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: RX_FIFO_WOVF_INT_ST
              description: The masked interrupt status of RX_FIFO_WOVF_INT.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TX_EOF_INT_ST
              description: The masked interrupt status of TX_EOF_INT.
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          description: Parallel IO interrupt  clear singal configuration register.
          addressOffset: 52
          size: 32
          fields:
            - name: TX_FIFO_REMPTY_INT_CLR
              description: Set this bit to clear TX_FIFO_REMPTY_INT.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: RX_FIFO_WOVF_INT_CLR
              description: Set this bit to clear RX_FIFO_WOVF_INT.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TX_EOF_INT_CLR
              description: Set this bit to clear TX_EOF_INT.
              bitOffset: 2
              bitWidth: 1
              access: write-only
      - register:
          name: RX_ST0
          description: Parallel IO RX status register0
          addressOffset: 56
          size: 32
          fields:
            - name: RX_CNT
              description: Indicates the cycle number of reading Rx FIFO.
              bitOffset: 8
              bitWidth: 5
              access: read-only
            - name: RX_FIFO_WR_BIT_CNT
              description: Indicates the current written bit number into Rx FIFO.
              bitOffset: 13
              bitWidth: 19
              access: read-only
      - register:
          name: RX_ST1
          description: Parallel IO RX status register1
          addressOffset: 60
          size: 32
          fields:
            - name: RX_FIFO_RD_BIT_CNT
              description: Indicates the current read bit number from Rx FIFO.
              bitOffset: 13
              bitWidth: 19
              access: read-only
      - register:
          name: TX_ST0
          description: Parallel IO TX status register0
          addressOffset: 64
          size: 32
          fields:
            - name: TX_CNT
              description: Indicates the cycle number of reading Tx FIFO.
              bitOffset: 6
              bitWidth: 7
              access: read-only
            - name: TX_FIFO_RD_BIT_CNT
              description: Indicates the current read bit number from Tx FIFO.
              bitOffset: 13
              bitWidth: 19
              access: read-only
      - register:
          name: RX_CLK_CFG
          description: Parallel IO RX clk configuration register
          addressOffset: 68
          size: 32
          fields:
            - name: RX_CLK_I_INV
              description: Set this bit to invert the input Rx core clock.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: RX_CLK_O_INV
              description: Set this bit to invert the output Rx core clock.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TX_CLK_CFG
          description: Parallel IO TX clk configuration register
          addressOffset: 72
          size: 32
          fields:
            - name: TX_CLK_I_INV
              description: Set this bit to invert the input Tx core clock.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TX_CLK_O_INV
              description: Set this bit to invert the output Tx core clock.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: CLK
          description: Parallel IO clk configuration register
          addressOffset: 288
          size: 32
          fields:
            - name: EN
              description: Force clock on for this register file
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: VERSION
          description: Version register.
          addressOffset: 1020
          size: 32
          resetValue: 35725920
          fields:
            - name: DATE
              description: Version of this register file
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: PAU
    description: PAU Peripheral
    groupName: PAU
    baseAddress: 1611214848
    addressBlock:
      - offset: 0
        size: 68
        usage: registers
    interrupt:
      - name: PAU
        value: 112
    registers:
      - register:
          name: REGDMA_CONF
          description: Peri backup control register
          addressOffset: 0
          size: 32
          fields:
            - name: FLOW_ERR
              description: backup error type
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: START
              description: backup start signal
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: TO_MEM
              description: backup direction(reg to mem / mem to reg)
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: LINK_SEL
              description: Link select
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: START_MAC
              description: mac sw backup start signal
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: TO_MEM_MAC
              description: mac sw backup direction(reg to mem / mem to reg)
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SEL_MAC
              description: mac hw/sw select
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: REGDMA_CLK_CONF
          description: Clock control register
          addressOffset: 4
          size: 32
          fields:
            - name: CLK_EN
              description: clock enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: REGDMA_ETM_CTRL
          description: ETM start ctrl reg
          addressOffset: 8
          size: 32
          fields:
            - name: ETM_START_0
              description: etm_start_0 reg
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: ETM_START_1
              description: etm_start_1 reg
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: ETM_START_2
              description: etm_start_2 reg
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: ETM_START_3
              description: etm_start_3 reg
              bitOffset: 3
              bitWidth: 1
              access: write-only
      - register:
          name: REGDMA_LINK_0_ADDR
          description: link_0_addr
          addressOffset: 12
          size: 32
          fields:
            - name: LINK_ADDR_0
              description: link_0_addr reg
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGDMA_LINK_1_ADDR
          description: Link_1_addr
          addressOffset: 16
          size: 32
          fields:
            - name: LINK_ADDR_1
              description: Link_1_addr reg
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGDMA_LINK_2_ADDR
          description: Link_2_addr
          addressOffset: 20
          size: 32
          fields:
            - name: LINK_ADDR_2
              description: Link_2_addr reg
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGDMA_LINK_3_ADDR
          description: Link_3_addr
          addressOffset: 24
          size: 32
          fields:
            - name: LINK_ADDR_3
              description: Link_3_addr reg
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGDMA_LINK_MAC_ADDR
          description: Link_mac_addr
          addressOffset: 28
          size: 32
          fields:
            - name: LINK_ADDR_MAC
              description: Link_mac_addr reg
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REGDMA_CURRENT_LINK_ADDR
          description: current link addr
          addressOffset: 32
          size: 32
          fields:
            - name: CURRENT_LINK_ADDR
              description: current link addr reg
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: REGDMA_BACKUP_ADDR
          description: Backup addr
          addressOffset: 36
          size: 32
          fields:
            - name: BACKUP_ADDR
              description: backup addr reg
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: REGDMA_MEM_ADDR
          description: mem addr
          addressOffset: 40
          size: 32
          fields:
            - name: MEM_ADDR
              description: mem addr reg
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: REGDMA_BKP_CONF
          description: backup config
          addressOffset: 44
          size: 32
          resetValue: 2098207008
          fields:
            - name: READ_INTERVAL
              description: Link read_interval
              bitOffset: 0
              bitWidth: 7
              access: read-write
            - name: LINK_TOUT_THRES
              description: link wait timeout threshold
              bitOffset: 7
              bitWidth: 10
              access: read-write
            - name: BURST_LIMIT
              description: burst limit
              bitOffset: 17
              bitWidth: 5
              access: read-write
            - name: BACKUP_TOUT_THRES
              description: Backup timeout threshold
              bitOffset: 22
              bitWidth: 10
              access: read-write
      - register:
          name: INT_ENA
          description: Read only register for error and done
          addressOffset: 48
          size: 32
          fields:
            - name: DONE_INT_ENA
              description: backup done flag
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ERROR_INT_ENA
              description: error flag
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: Read only register for error and done
          addressOffset: 52
          size: 32
          fields:
            - name: DONE_INT_RAW
              description: backup done flag
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ERROR_INT_RAW
              description: error flag
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Read only register for error and done
          addressOffset: 56
          size: 32
          fields:
            - name: DONE_INT_CLR
              description: backup done flag
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: ERROR_INT_CLR
              description: error flag
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ST
          description: Read only register for error and done
          addressOffset: 60
          size: 32
          fields:
            - name: DONE_INT_ST
              description: backup done flag
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: ERROR_INT_ST
              description: error flag
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: Date register.
          addressOffset: 1020
          size: 32
          resetValue: 35663984
          fields:
            - name: DATE
              description: REGDMA date information/ REGDMA version information.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: PCNT
    description: Pulse Count Controller
    groupName: PCNT
    baseAddress: 1343000576
    addressBlock:
      - offset: 0
        size: 120
        usage: registers
    interrupt:
      - name: PCNT
        value: 111
    registers:
      - register:
          dim: 4
          dimIncrement: 12
          name: U%s_CONF0
          description: Configuration register 0 for unit %s
          addressOffset: 0
          size: 32
          resetValue: 15376
          fields:
            - name: FILTER_THRES_U
              description: "This sets the maximum threshold, in APB_CLK cycles, for the filter.\n\nAny pulses with width less than this will be ignored when the filter is enabled."
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: FILTER_EN_U
              description: "This is the enable bit for unit %s's input filter."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: THR_ZERO_EN_U
              description: "This is the enable bit for unit %s's zero comparator."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: THR_H_LIM_EN_U
              description: "This is the enable bit for unit %s's thr_h_lim comparator. Configures it to enable the high limit interrupt."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: THR_L_LIM_EN_U
              description: "This is the enable bit for unit %s's thr_l_lim comparator. Configures it to enable the low limit interrupt."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: THR_THRES0_EN_U
              description: "This is the enable bit for unit %s's thres0 comparator."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: THR_THRES1_EN_U
              description: "This is the enable bit for unit %s's thres1 comparator."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CH0_NEG_MODE_U
              description: "This register sets the behavior when the signal input of channel 0 detects a negative edge.\n\n1: Increase the counter.2: Decrease the counter.0, 3: No effect on counter"
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: CH0_POS_MODE_U
              description: "This register sets the behavior when the signal input of channel 0 detects a positive edge.\n\n1: Increase the counter.2: Decrease the counter.0, 3: No effect on counter"
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: CH0_HCTRL_MODE_U
              description: "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is high.\n\n0: No modification.1: Invert behavior (increase -> decrease, decrease -> increase).2, 3: Inhibit counter modification"
              bitOffset: 20
              bitWidth: 2
              access: read-write
            - name: CH0_LCTRL_MODE_U
              description: "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is low.\n\n0: No modification.1: Invert behavior (increase -> decrease, decrease -> increase).2, 3: Inhibit counter modification"
              bitOffset: 22
              bitWidth: 2
              access: read-write
            - name: CH1_NEG_MODE_U
              description: "This register sets the behavior when the signal input of channel 1 detects a negative edge.\n\n1: Increment the counter.2: Decrement the counter.0, 3: No effect on counter"
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: CH1_POS_MODE_U
              description: "This register sets the behavior when the signal input of channel 1 detects a positive edge.\n\n1: Increment the counter.2: Decrement the counter.0, 3: No effect on counter"
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: CH1_HCTRL_MODE_U
              description: "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is high.\n\n0: No modification.1: Invert behavior (increase -> decrease, decrease -> increase).2, 3: Inhibit counter modification"
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: CH1_LCTRL_MODE_U
              description: "This register configures how the CH%s_POS_MODE/CH%s_NEG_MODE settings will be modified when the control signal is low.\n\n0: No modification.1: Invert behavior (increase -> decrease, decrease -> increase).2, 3: Inhibit counter modification"
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          dim: 4
          dimIncrement: 12
          name: U%s_CONF1
          description: Configuration register 1 for unit %s
          addressOffset: 4
          size: 32
          fields:
            - name: CNT_THRES0_U
              description: This register is used to configure the thres0 value for unit %s.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CNT_THRES1_U
              description: This register is used to configure the thres1 value for unit %s.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          dim: 4
          dimIncrement: 12
          name: U%s_CONF2
          description: Configuration register 2 for unit %s
          addressOffset: 8
          size: 32
          fields:
            - name: CNT_H_LIM_U
              description: "This register is used to configure the thr_h_lim value for unit %s. When pcnt reaches this value, the counter will be cleared to 0."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CNT_L_LIM_U
              description: "This register is used to configure the thr_l_lim value for unit %s. When pcnt reaches this value, the counter will be cleared to 0."
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: U%s_CNT
          description: Counter value for unit %s
          addressOffset: 48
          size: 32
          fields:
            - name: PULSE_CNT_U
              description: This register stores the current pulse count value for unit %s.
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: INT_RAW
          description: Interrupt raw status register
          addressOffset: 64
          size: 32
          fields:
            - name: CNT_THR_EVENT_U0_INT_RAW
              description: The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CNT_THR_EVENT_U1_INT_RAW
              description: The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CNT_THR_EVENT_U2_INT_RAW
              description: The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CNT_THR_EVENT_U3_INT_RAW
              description: The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Interrupt status register
          addressOffset: 68
          size: 32
          fields:
            - name: CNT_THR_EVENT_U0_INT_ST
              description: The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U1_INT_ST
              description: The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U2_INT_ST
              description: The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CNT_THR_EVENT_U3_INT_ST
              description: The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable register
          addressOffset: 72
          size: 32
          fields:
            - name: CNT_THR_EVENT_U0_INT_ENA
              description: The interrupt enable bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CNT_THR_EVENT_U1_INT_ENA
              description: The interrupt enable bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CNT_THR_EVENT_U2_INT_ENA
              description: The interrupt enable bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CNT_THR_EVENT_U3_INT_ENA
              description: The interrupt enable bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear register
          addressOffset: 76
          size: 32
          fields:
            - name: CNT_THR_EVENT_U0_INT_CLR
              description: Set this bit to clear the PCNT_CNT_THR_EVENT_U0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: CNT_THR_EVENT_U1_INT_CLR
              description: Set this bit to clear the PCNT_CNT_THR_EVENT_U1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CNT_THR_EVENT_U2_INT_CLR
              description: Set this bit to clear the PCNT_CNT_THR_EVENT_U2_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CNT_THR_EVENT_U3_INT_CLR
              description: Set this bit to clear the PCNT_CNT_THR_EVENT_U3_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
      - register:
          dim: 4
          dimIncrement: 4
          name: U%s_STATUS
          description: PNCT UNIT%s status register
          addressOffset: 80
          size: 32
          fields:
            - name: CNT_THR_ZERO_MODE_U
              description: "The pulse counter status of PCNT_U%s corresponding to 0. 0: pulse counter decreases from positive to 0. 1: pulse counter increases from negative to 0. 2: pulse counter is negative. 3: pulse counter is positive."
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: CNT_THR_THRES1_LAT_U
              description: "The latched value of thres1 event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thres1 and thres1 event is valid. 0: others"
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CNT_THR_THRES0_LAT_U
              description: "The latched value of thres0 event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thres0 and thres0 event is valid. 0: others"
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: CNT_THR_L_LIM_LAT_U
              description: "The latched value of low limit event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thr_l_lim and low limit event is valid. 0: others"
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: CNT_THR_H_LIM_LAT_U
              description: "The latched value of high limit event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to thr_h_lim and high limit event is valid. 0: others"
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CNT_THR_ZERO_LAT_U
              description: "The latched value of zero threshold event of PCNT_U%s when threshold event interrupt is valid. 1: the current pulse counter equals to 0 and zero threshold event is valid. 0: others"
              bitOffset: 6
              bitWidth: 1
              access: read-only
      - register:
          name: CTRL
          description: Control register for all counters
          addressOffset: 96
          size: 32
          resetValue: 1
          fields:
            - name: PULSE_CNT_RST_U0
              description: "Set this bit to clear unit 0's counter."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CNT_PAUSE_U0
              description: "Set this bit to freeze unit 0's counter."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PULSE_CNT_RST_U1
              description: "Set this bit to clear unit 1's counter."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CNT_PAUSE_U1
              description: "Set this bit to freeze unit 1's counter."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PULSE_CNT_RST_U2
              description: "Set this bit to clear unit 2's counter."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CNT_PAUSE_U2
              description: "Set this bit to freeze unit 2's counter."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: PULSE_CNT_RST_U3
              description: "Set this bit to clear unit 3's counter."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CNT_PAUSE_U3
              description: "Set this bit to freeze unit 3's counter."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DALTA_CHANGE_EN_U0
              description: "Configures this bit to enable unit 0's step comparator."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DALTA_CHANGE_EN_U1
              description: "Configures this bit to enable unit 1's step comparator."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DALTA_CHANGE_EN_U2
              description: "Configures this bit to enable unit 2's step comparator."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DALTA_CHANGE_EN_U3
              description: "Configures this bit to enable unit 3's step comparator."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "The registers clock gate enable signal of PCNT module. 1: the registers can be read and written by application. 0: the registers can not be read or written by application"
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: U3_CHANGE_CONF
          description: "Configuration register for unit $n's step value."
          addressOffset: 100
          size: 32
          fields:
            - name: CNT_STEP_U3
              description: Configures the step value for unit 3.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CNT_STEP_LIM_U3
              description: Configures the step limit value for unit 3.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: U2_CHANGE_CONF
          description: "Configuration register for unit $n's step value."
          addressOffset: 104
          size: 32
          fields:
            - name: CNT_STEP_U2
              description: Configures the step value for unit 2.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CNT_STEP_LIM_U2
              description: Configures the step limit value for unit 2.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: U1_CHANGE_CONF
          description: "Configuration register for unit $n's step value."
          addressOffset: 108
          size: 32
          fields:
            - name: CNT_STEP_U1
              description: Configures the step value for unit 1.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CNT_STEP_LIM_U1
              description: Configures the step limit value for unit 1.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: U0_CHANGE_CONF
          description: "Configuration register for unit $n's step value."
          addressOffset: 112
          size: 32
          fields:
            - name: CNT_STEP_U0
              description: Configures the step value for unit 0.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CNT_STEP_LIM_U0
              description: Configures the step limit value for unit 0.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: DATE
          description: PCNT version control register
          addressOffset: 252
          size: 32
          resetValue: 571021568
          fields:
            - name: DATE
              description: This is the PCNT version control register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: PMU
    description: PMU Peripheral
    groupName: PMU
    baseAddress: 1343311872
    addressBlock:
      - offset: 0
        size: 540
        usage: registers
    interrupt:
      - name: PMU0
        value: 6
      - name: PMU1
        value: 7
    registers:
      - register:
          name: HP_ACTIVE_DIG_POWER
          description: need_des
          addressOffset: 0
          size: 32
          fields:
            - name: HP_ACTIVE_DCDC_SWITCH_PD_EN
              description: need_des
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_HP_MEM_DSLP
              description: need_des
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_PD_HP_MEM_PD_EN
              description: need_des
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_PD_CNNT_PD_EN
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_PD_TOP_PD_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HP_ACTIVE_ICG_HP_FUNC
          description: need_des
          addressOffset: 4
          size: 32
          resetValue: 4294967295
          fields:
            - name: HP_ACTIVE_DIG_ICG_FUNC_EN
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HP_ACTIVE_ICG_HP_APB
          description: need_des
          addressOffset: 8
          size: 32
          resetValue: 4294967295
          fields:
            - name: HP_ACTIVE_DIG_ICG_APB_EN
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HP_ACTIVE_ICG_MODEM
          description: need_des
          addressOffset: 12
          size: 32
          fields:
            - name: HP_ACTIVE_DIG_ICG_MODEM_CODE
              description: need_des
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: HP_ACTIVE_HP_SYS_CNTL
          description: need_des
          addressOffset: 16
          size: 32
          fields:
            - name: HP_ACTIVE_HP_POWER_DET_BYPASS
              description: need_des
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_UART_WAKEUP_EN
              description: need_des
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_LP_PAD_HOLD_ALL
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_HP_PAD_HOLD_ALL
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_DIG_PAD_SLP_SEL
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_DIG_PAUSE_WDT
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_DIG_CPU_STALL
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: HP_ACTIVE_HP_CK_POWER
          description: need_des
          addressOffset: 20
          size: 32
          fields:
            - name: HP_ACTIVE_I2C_ISO_EN
              description: need_des
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_I2C_RETENTION
              description: need_des
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_XPD_PLL_I2C
              description: need_des
              bitOffset: 23
              bitWidth: 4
              access: read-write
            - name: HP_ACTIVE_XPD_PLL
              description: need_des
              bitOffset: 27
              bitWidth: 4
              access: read-write
      - register:
          name: HP_ACTIVE_BIAS
          description: need_des
          addressOffset: 24
          size: 32
          resetValue: 5242880
          fields:
            - name: HP_ACTIVE_DCM_VSET
              description: need_des
              bitOffset: 18
              bitWidth: 5
              access: read-write
            - name: HP_ACTIVE_DCM_MODE
              description: need_des
              bitOffset: 23
              bitWidth: 2
              access: read-write
            - name: HP_ACTIVE_XPD_BIAS
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_DBG_ATTEN
              description: need_des
              bitOffset: 26
              bitWidth: 4
              access: read-write
            - name: HP_ACTIVE_PD_CUR
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SLEEP
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HP_ACTIVE_BACKUP
          description: need_des
          addressOffset: 28
          size: 32
          fields:
            - name: HP_SLEEP2ACTIVE_BACKUP_MODEM_CLK_CODE
              description: need_des
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: HP_MODEM2ACTIVE_BACKUP_MODEM_CLK_CODE
              description: need_des
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: HP_ACTIVE_RETENTION_MODE
              description: need_des
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP2ACTIVE_RETENTION_EN
              description: need_des
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: HP_MODEM2ACTIVE_RETENTION_EN
              description: need_des
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP2ACTIVE_BACKUP_CLK_SEL
              description: need_des
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: HP_MODEM2ACTIVE_BACKUP_CLK_SEL
              description: need_des
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: HP_SLEEP2ACTIVE_BACKUP_MODE
              description: need_des
              bitOffset: 20
              bitWidth: 3
              access: read-write
            - name: HP_MODEM2ACTIVE_BACKUP_MODE
              description: need_des
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: HP_SLEEP2ACTIVE_BACKUP_EN
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: HP_MODEM2ACTIVE_BACKUP_EN
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: HP_ACTIVE_BACKUP_CLK
          description: need_des
          addressOffset: 32
          size: 32
          fields:
            - name: HP_ACTIVE_BACKUP_ICG_FUNC_EN
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HP_ACTIVE_SYSCLK
          description: need_des
          addressOffset: 36
          size: 32
          fields:
            - name: HP_ACTIVE_DIG_SYS_CLK_NO_DIV
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_ICG_SYS_CLOCK_EN
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_SYS_CLK_SLP_SEL
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_ICG_SLP_SEL
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_DIG_SYS_CLK_SEL
              description: need_des
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: HP_ACTIVE_HP_REGULATOR0
          description: need_des
          addressOffset: 40
          size: 32
          resetValue: 3328668032
          fields:
            - name: LP_DBIAS_VOL
              description: need_des
              bitOffset: 4
              bitWidth: 5
              access: read-only
            - name: HP_DBIAS_VOL
              description: need_des
              bitOffset: 9
              bitWidth: 5
              access: read-only
            - name: DIG_REGULATOR0_DBIAS_SEL
              description: need_des
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DIG_DBIAS_INIT
              description: need_des
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: HP_ACTIVE_HP_REGULATOR_SLP_MEM_XPD
              description: need_des
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_XPD
              description: need_des
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_HP_REGULATOR_XPD
              description: need_des
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE_HP_REGULATOR_SLP_MEM_DBIAS
              description: need_des
              bitOffset: 19
              bitWidth: 4
              access: read-write
            - name: HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_DBIAS
              description: need_des
              bitOffset: 23
              bitWidth: 4
              access: read-write
            - name: HP_ACTIVE_HP_REGULATOR_DBIAS
              description: need_des
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: HP_ACTIVE_HP_REGULATOR1
          description: need_des
          addressOffset: 44
          size: 32
          fields:
            - name: HP_ACTIVE_HP_REGULATOR_DRV_B
              description: need_des
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: HP_ACTIVE_XTAL
          description: need_des
          addressOffset: 48
          size: 32
          resetValue: 2147483648
          fields:
            - name: HP_ACTIVE_XPD_XTAL
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HP_MODEM_DIG_POWER
          description: need_des
          addressOffset: 52
          size: 32
          fields:
            - name: HP_MODEM_DCDC_SWITCH_PD_EN
              description: need_des
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: HP_MODEM_HP_MEM_DSLP
              description: need_des
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: HP_MODEM_PD_HP_MEM_PD_EN
              description: need_des
              bitOffset: 23
              bitWidth: 4
              access: write-only
            - name: HP_MODEM_PD_HP_WIFI_PD_EN
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: HP_MODEM_PD_HP_CPU_PD_EN
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: HP_MODEM_PD_CNNT_PD_EN
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: HP_MODEM_PD_TOP_PD_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: HP_MODEM_ICG_HP_FUNC
          description: need_des
          addressOffset: 56
          size: 32
          resetValue: 4294967295
          fields:
            - name: HP_MODEM_DIG_ICG_FUNC_EN
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: HP_MODEM_ICG_HP_APB
          description: need_des
          addressOffset: 60
          size: 32
          resetValue: 4294967295
          fields:
            - name: HP_MODEM_DIG_ICG_APB_EN
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: HP_MODEM_ICG_MODEM
          description: need_des
          addressOffset: 64
          size: 32
          fields:
            - name: HP_MODEM_DIG_ICG_MODEM_CODE
              description: need_des
              bitOffset: 30
              bitWidth: 2
              access: write-only
      - register:
          name: HP_MODEM_HP_SYS_CNTL
          description: need_des
          addressOffset: 68
          size: 32
          fields:
            - name: HP_MODEM_HP_POWER_DET_BYPASS
              description: need_des
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: HP_MODEM_UART_WAKEUP_EN
              description: need_des
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: HP_MODEM_LP_PAD_HOLD_ALL
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: HP_MODEM_HP_PAD_HOLD_ALL
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: HP_MODEM_DIG_PAD_SLP_SEL
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: HP_MODEM_DIG_PAUSE_WDT
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: HP_MODEM_DIG_CPU_STALL
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: write-only
      - register:
          name: HP_MODEM_HP_CK_POWER
          description: need_des
          addressOffset: 72
          size: 32
          fields:
            - name: HP_MODEM_I2C_ISO_EN
              description: need_des
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: HP_MODEM_I2C_RETENTION
              description: need_des
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: HP_MODEM_XPD_PLL_I2C
              description: need_des
              bitOffset: 23
              bitWidth: 4
              access: write-only
            - name: HP_MODEM_XPD_PLL
              description: need_des
              bitOffset: 27
              bitWidth: 4
              access: write-only
      - register:
          name: HP_MODEM_BIAS
          description: need_des
          addressOffset: 76
          size: 32
          resetValue: 5242880
          fields:
            - name: HP_MODEM_DCM_VSET
              description: need_des
              bitOffset: 18
              bitWidth: 5
              access: write-only
            - name: HP_MODEM_DCM_MODE
              description: need_des
              bitOffset: 23
              bitWidth: 2
              access: write-only
            - name: HP_MODEM_XPD_BIAS
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: HP_MODEM_DBG_ATTEN
              description: need_des
              bitOffset: 26
              bitWidth: 4
              access: write-only
            - name: HP_MODEM_PD_CUR
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: SLEEP
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: HP_MODEM_BACKUP
          description: need_des
          addressOffset: 80
          size: 32
          fields:
            - name: HP_SLEEP2MODEM_BACKUP_MODEM_CLK_CODE
              description: need_des
              bitOffset: 4
              bitWidth: 2
              access: write-only
            - name: HP_MODEM_RETENTION_MODE
              description: need_des
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: HP_SLEEP2MODEM_RETENTION_EN
              description: need_des
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: HP_SLEEP2MODEM_BACKUP_CLK_SEL
              description: need_des
              bitOffset: 14
              bitWidth: 2
              access: write-only
            - name: HP_SLEEP2MODEM_BACKUP_MODE
              description: need_des
              bitOffset: 20
              bitWidth: 3
              access: write-only
            - name: HP_SLEEP2MODEM_BACKUP_EN
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: write-only
      - register:
          name: HP_MODEM_BACKUP_CLK
          description: need_des
          addressOffset: 84
          size: 32
          fields:
            - name: HP_MODEM_BACKUP_ICG_FUNC_EN
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: HP_MODEM_SYSCLK
          description: need_des
          addressOffset: 88
          size: 32
          fields:
            - name: HP_MODEM_DIG_SYS_CLK_NO_DIV
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: HP_MODEM_ICG_SYS_CLOCK_EN
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: HP_MODEM_SYS_CLK_SLP_SEL
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: HP_MODEM_ICG_SLP_SEL
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: HP_MODEM_DIG_SYS_CLK_SEL
              description: need_des
              bitOffset: 30
              bitWidth: 2
              access: write-only
      - register:
          name: HP_MODEM_HP_REGULATOR0
          description: need_des
          addressOffset: 92
          size: 32
          resetValue: 3328638976
          fields:
            - name: HP_MODEM_HP_REGULATOR_SLP_MEM_XPD
              description: need_des
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: HP_MODEM_HP_REGULATOR_SLP_LOGIC_XPD
              description: need_des
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: HP_MODEM_HP_REGULATOR_XPD
              description: need_des
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: HP_MODEM_HP_REGULATOR_SLP_MEM_DBIAS
              description: need_des
              bitOffset: 19
              bitWidth: 4
              access: write-only
            - name: HP_MODEM_HP_REGULATOR_SLP_LOGIC_DBIAS
              description: need_des
              bitOffset: 23
              bitWidth: 4
              access: write-only
            - name: HP_MODEM_HP_REGULATOR_DBIAS
              description: need_des
              bitOffset: 27
              bitWidth: 5
              access: write-only
      - register:
          name: HP_MODEM_HP_REGULATOR1
          description: need_des
          addressOffset: 96
          size: 32
          fields:
            - name: HP_MODEM_HP_REGULATOR_DRV_B
              description: need_des
              bitOffset: 8
              bitWidth: 24
              access: write-only
      - register:
          name: HP_MODEM_XTAL
          description: need_des
          addressOffset: 100
          size: 32
          resetValue: 2147483648
          fields:
            - name: HP_MODEM_XPD_XTAL
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: HP_SLEEP_DIG_POWER
          description: need_des
          addressOffset: 104
          size: 32
          fields:
            - name: HP_SLEEP_DCDC_SWITCH_PD_EN
              description: need_des
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_HP_MEM_DSLP
              description: need_des
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_PD_HP_MEM_PD_EN
              description: need_des
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_PD_CNNT_PD_EN
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_PD_TOP_PD_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HP_SLEEP_ICG_HP_FUNC
          description: need_des
          addressOffset: 108
          size: 32
          resetValue: 4294967295
          fields:
            - name: HP_SLEEP_DIG_ICG_FUNC_EN
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HP_SLEEP_ICG_HP_APB
          description: need_des
          addressOffset: 112
          size: 32
          resetValue: 4294967295
          fields:
            - name: HP_SLEEP_DIG_ICG_APB_EN
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HP_SLEEP_ICG_MODEM
          description: need_des
          addressOffset: 116
          size: 32
          fields:
            - name: HP_SLEEP_DIG_ICG_MODEM_CODE
              description: need_des
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: HP_SLEEP_HP_SYS_CNTL
          description: need_des
          addressOffset: 120
          size: 32
          fields:
            - name: HP_SLEEP_HP_POWER_DET_BYPASS
              description: need_des
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_UART_WAKEUP_EN
              description: need_des
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_LP_PAD_HOLD_ALL
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_HP_PAD_HOLD_ALL
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_DIG_PAD_SLP_SEL
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_DIG_PAUSE_WDT
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_DIG_CPU_STALL
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: HP_SLEEP_HP_CK_POWER
          description: need_des
          addressOffset: 124
          size: 32
          fields:
            - name: HP_SLEEP_I2C_ISO_EN
              description: need_des
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_I2C_RETENTION
              description: need_des
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_XPD_PLL_I2C
              description: need_des
              bitOffset: 23
              bitWidth: 4
              access: read-write
            - name: HP_SLEEP_XPD_PLL
              description: need_des
              bitOffset: 27
              bitWidth: 4
              access: read-write
      - register:
          name: HP_SLEEP_BIAS
          description: need_des
          addressOffset: 128
          size: 32
          resetValue: 5242880
          fields:
            - name: HP_SLEEP_DCM_VSET
              description: need_des
              bitOffset: 18
              bitWidth: 5
              access: read-write
            - name: HP_SLEEP_DCM_MODE
              description: need_des
              bitOffset: 23
              bitWidth: 2
              access: read-write
            - name: HP_SLEEP_XPD_BIAS
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_DBG_ATTEN
              description: need_des
              bitOffset: 26
              bitWidth: 4
              access: read-write
            - name: HP_SLEEP_PD_CUR
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SLEEP
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HP_SLEEP_BACKUP
          description: need_des
          addressOffset: 132
          size: 32
          fields:
            - name: HP_MODEM2SLEEP_BACKUP_MODEM_CLK_CODE
              description: need_des
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: HP_ACTIVE2SLEEP_BACKUP_MODEM_CLK_CODE
              description: need_des
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: HP_SLEEP_RETENTION_MODE
              description: need_des
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: HP_MODEM2SLEEP_RETENTION_EN
              description: need_des
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE2SLEEP_RETENTION_EN
              description: need_des
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: HP_MODEM2SLEEP_BACKUP_CLK_SEL
              description: need_des
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: HP_ACTIVE2SLEEP_BACKUP_CLK_SEL
              description: need_des
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: HP_MODEM2SLEEP_BACKUP_MODE
              description: need_des
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: HP_ACTIVE2SLEEP_BACKUP_MODE
              description: need_des
              bitOffset: 26
              bitWidth: 3
              access: read-write
            - name: HP_MODEM2SLEEP_BACKUP_EN
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: HP_ACTIVE2SLEEP_BACKUP_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HP_SLEEP_BACKUP_CLK
          description: need_des
          addressOffset: 136
          size: 32
          fields:
            - name: HP_SLEEP_BACKUP_ICG_FUNC_EN
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: HP_SLEEP_SYSCLK
          description: need_des
          addressOffset: 140
          size: 32
          fields:
            - name: HP_SLEEP_DIG_SYS_CLK_NO_DIV
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_ICG_SYS_CLOCK_EN
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_SYS_CLK_SLP_SEL
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_ICG_SLP_SEL
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_DIG_SYS_CLK_SEL
              description: need_des
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: HP_SLEEP_HP_REGULATOR0
          description: need_des
          addressOffset: 144
          size: 32
          resetValue: 3328638976
          fields:
            - name: HP_SLEEP_HP_REGULATOR_SLP_MEM_XPD
              description: need_des
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_HP_REGULATOR_SLP_LOGIC_XPD
              description: need_des
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_HP_REGULATOR_XPD
              description: need_des
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_HP_REGULATOR_SLP_MEM_DBIAS
              description: need_des
              bitOffset: 19
              bitWidth: 4
              access: read-write
            - name: HP_SLEEP_HP_REGULATOR_SLP_LOGIC_DBIAS
              description: need_des
              bitOffset: 23
              bitWidth: 4
              access: read-write
            - name: HP_SLEEP_HP_REGULATOR_DBIAS
              description: need_des
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: HP_SLEEP_HP_REGULATOR1
          description: need_des
          addressOffset: 148
          size: 32
          fields:
            - name: HP_SLEEP_HP_REGULATOR_DRV_B
              description: need_des
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: HP_SLEEP_XTAL
          description: need_des
          addressOffset: 152
          size: 32
          resetValue: 2147483648
          fields:
            - name: HP_SLEEP_XPD_XTAL
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HP_SLEEP_LP_REGULATOR0
          description: need_des
          addressOffset: 156
          size: 32
          resetValue: 3328180224
          fields:
            - name: HP_SLEEP_LP_REGULATOR_SLP_XPD
              description: need_des
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_LP_REGULATOR_XPD
              description: need_des
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_LP_REGULATOR_SLP_DBIAS
              description: need_des
              bitOffset: 23
              bitWidth: 4
              access: read-write
            - name: HP_SLEEP_LP_REGULATOR_DBIAS
              description: need_des
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: HP_SLEEP_LP_REGULATOR1
          description: need_des
          addressOffset: 160
          size: 32
          fields:
            - name: HP_SLEEP_LP_REGULATOR_DRV_B
              description: need_des
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: HP_SLEEP_LP_DCDC_RESERVE
          description: need_des
          addressOffset: 164
          size: 32
          fields:
            - name: PMU_HP_SLEEP_LP_DCDC_RESERVE
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: HP_SLEEP_LP_DIG_POWER
          description: need_des
          addressOffset: 168
          size: 32
          fields:
            - name: HP_SLEEP_LP_PAD_SLP_SEL
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_BOD_SOURCE_SEL
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_VDDBAT_MODE
              description: need_des
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: HP_SLEEP_LP_MEM_DSLP
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_PD_LP_PERI_PD_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HP_SLEEP_LP_CK_POWER
          description: need_des
          addressOffset: 172
          size: 32
          resetValue: 1073741824
          fields:
            - name: HP_SLEEP_XPD_LPPLL
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_XPD_XTAL32K
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_XPD_RC32K
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_XPD_FOSC_CLK
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: HP_SLEEP_PD_OSC_CLK
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_SLEEP_LP_BIAS_RESERVE
          description: need_des
          addressOffset: 176
          size: 32
          fields:
            - name: PMU_LP_SLEEP_LP_BIAS_RESERVE
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: LP_SLEEP_LP_REGULATOR0
          description: need_des
          addressOffset: 180
          size: 32
          resetValue: 3328180224
          fields:
            - name: LP_SLEEP_LP_REGULATOR_SLP_XPD
              description: need_des
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: LP_SLEEP_LP_REGULATOR_XPD
              description: need_des
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: LP_SLEEP_LP_REGULATOR_SLP_DBIAS
              description: need_des
              bitOffset: 23
              bitWidth: 4
              access: read-write
            - name: LP_SLEEP_LP_REGULATOR_DBIAS
              description: need_des
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: LP_SLEEP_LP_REGULATOR1
          description: need_des
          addressOffset: 184
          size: 32
          fields:
            - name: LP_SLEEP_LP_REGULATOR_DRV_B
              description: need_des
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: LP_SLEEP_XTAL
          description: need_des
          addressOffset: 188
          size: 32
          resetValue: 2147483648
          fields:
            - name: LP_SLEEP_XPD_XTAL
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_SLEEP_LP_DIG_POWER
          description: need_des
          addressOffset: 192
          size: 32
          fields:
            - name: LP_SLEEP_LP_PAD_SLP_SEL
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: LP_SLEEP_BOD_SOURCE_SEL
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: LP_SLEEP_VDDBAT_MODE
              description: need_des
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: LP_SLEEP_LP_MEM_DSLP
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LP_SLEEP_PD_LP_PERI_PD_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_SLEEP_LP_CK_POWER
          description: need_des
          addressOffset: 196
          size: 32
          resetValue: 1073741824
          fields:
            - name: LP_SLEEP_XPD_LPPLL
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: LP_SLEEP_XPD_XTAL32K
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: LP_SLEEP_XPD_RC32K
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: LP_SLEEP_XPD_FOSC_CLK
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LP_SLEEP_PD_OSC_CLK
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_SLEEP_BIAS
          description: need_des
          addressOffset: 200
          size: 32
          fields:
            - name: LP_SLEEP_XPD_BIAS
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: LP_SLEEP_DBG_ATTEN
              description: need_des
              bitOffset: 26
              bitWidth: 4
              access: read-write
            - name: LP_SLEEP_PD_CUR
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SLEEP
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: IMM_HP_CK_POWER
          description: need_des
          addressOffset: 204
          size: 32
          fields:
            - name: TIE_LOW_CALI_XTAL_ICG
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIE_LOW_GLOBAL_PLL_ICG
              description: need_des
              bitOffset: 1
              bitWidth: 4
              access: write-only
            - name: TIE_LOW_GLOBAL_XTAL_ICG
              description: need_des
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: TIE_LOW_I2C_RETENTION
              description: need_des
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: TIE_LOW_XPD_PLL_I2C
              description: need_des
              bitOffset: 7
              bitWidth: 4
              access: write-only
            - name: TIE_LOW_XPD_PLL
              description: need_des
              bitOffset: 11
              bitWidth: 4
              access: write-only
            - name: TIE_LOW_XPD_XTAL
              description: need_des
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: TIE_HIGH_CALI_XTAL_ICG
              description: need_des
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: TIE_HIGH_GLOBAL_PLL_ICG
              description: need_des
              bitOffset: 17
              bitWidth: 4
              access: write-only
            - name: TIE_HIGH_GLOBAL_XTAL_ICG
              description: need_des
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: TIE_HIGH_I2C_RETENTION
              description: need_des
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: TIE_HIGH_XPD_PLL_I2C
              description: need_des
              bitOffset: 23
              bitWidth: 4
              access: write-only
            - name: TIE_HIGH_XPD_PLL
              description: need_des
              bitOffset: 27
              bitWidth: 4
              access: write-only
            - name: TIE_HIGH_XPD_XTAL
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: IMM_SLEEP_SYSCLK
          description: need_des
          addressOffset: 208
          size: 32
          fields:
            - name: UPDATE_DIG_ICG_SWITCH
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: TIE_LOW_ICG_SLP_SEL
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: TIE_HIGH_ICG_SLP_SEL
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: UPDATE_DIG_SYS_CLK_SEL
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: IMM_HP_FUNC_ICG
          description: need_des
          addressOffset: 212
          size: 32
          fields:
            - name: UPDATE_DIG_ICG_FUNC_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: IMM_HP_APB_ICG
          description: need_des
          addressOffset: 216
          size: 32
          fields:
            - name: UPDATE_DIG_ICG_APB_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: IMM_MODEM_ICG
          description: need_des
          addressOffset: 220
          size: 32
          fields:
            - name: UPDATE_DIG_ICG_MODEM_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: IMM_LP_ICG
          description: need_des
          addressOffset: 224
          size: 32
          fields:
            - name: TIE_LOW_LP_ROOTCLK_SEL
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: TIE_HIGH_LP_ROOTCLK_SEL
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: IMM_PAD_HOLD_ALL
          description: need_des
          addressOffset: 228
          size: 32
          fields:
            - name: PAD_SLP_SEL
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: LP_PAD_HOLD_ALL
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: HP_PAD_HOLD_ALL
              description: need_des
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TIE_HIGH_PAD_SLP_SEL
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: TIE_LOW_PAD_SLP_SEL
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: TIE_HIGH_LP_PAD_HOLD_ALL
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: TIE_LOW_LP_PAD_HOLD_ALL
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: TIE_HIGH_HP_PAD_HOLD_ALL
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: TIE_LOW_HP_PAD_HOLD_ALL
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: IMM_I2C_ISO
          description: need_des
          addressOffset: 232
          size: 32
          fields:
            - name: TIE_HIGH_I2C_ISO_EN
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: TIE_LOW_I2C_ISO_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: POWER_WAIT_TIMER0
          description: need_des
          addressOffset: 236
          size: 32
          resetValue: 2143281120
          fields:
            - name: DG_HP_POWERDOWN_TIMER
              description: need_des
              bitOffset: 5
              bitWidth: 9
              access: read-write
            - name: DG_HP_POWERUP_TIMER
              description: need_des
              bitOffset: 14
              bitWidth: 9
              access: read-write
            - name: DG_HP_WAIT_TIMER
              description: need_des
              bitOffset: 23
              bitWidth: 9
              access: read-write
      - register:
          name: POWER_WAIT_TIMER1
          description: need_des
          addressOffset: 240
          size: 32
          resetValue: 2143281120
          fields:
            - name: DG_LP_POWERDOWN_TIMER
              description: need_des
              bitOffset: 5
              bitWidth: 9
              access: read-write
            - name: DG_LP_POWERUP_TIMER
              description: need_des
              bitOffset: 14
              bitWidth: 9
              access: read-write
            - name: DG_LP_WAIT_TIMER
              description: need_des
              bitOffset: 23
              bitWidth: 9
              access: read-write
      - register:
          name: POWER_PD_TOP_CNTL
          description: need_des
          addressOffset: 244
          size: 32
          resetValue: 28
          fields:
            - name: FORCE_TOP_RESET
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FORCE_TOP_ISO
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FORCE_TOP_PU
              description: need_des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FORCE_TOP_NO_RESET
              description: need_des
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FORCE_TOP_NO_ISO
              description: need_des
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FORCE_TOP_PD
              description: need_des
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: POWER_PD_CNNT_CNTL
          description: need_des
          addressOffset: 248
          size: 32
          resetValue: 28
          fields:
            - name: FORCE_CNNT_RESET
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FORCE_CNNT_ISO
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FORCE_CNNT_PU
              description: need_des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FORCE_CNNT_NO_RESET
              description: need_des
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FORCE_CNNT_NO_ISO
              description: need_des
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FORCE_CNNT_PD
              description: need_des
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: POWER_PD_HPMEM_CNTL
          description: need_des
          addressOffset: 252
          size: 32
          resetValue: 28
          fields:
            - name: FORCE_HP_MEM_RESET
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FORCE_HP_MEM_ISO
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FORCE_HP_MEM_PU
              description: need_des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FORCE_HP_MEM_NO_RESET
              description: need_des
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FORCE_HP_MEM_NO_ISO
              description: need_des
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FORCE_HP_MEM_PD
              description: need_des
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: POWER_PD_TOP_MASK
          description: need_des
          addressOffset: 256
          size: 32
          fields:
            - name: XPD_TOP_MASK
              description: need_des
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: PD_TOP_MASK
              description: need_des
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: POWER_PD_CNNT_MASK
          description: need_des
          addressOffset: 260
          size: 32
          fields:
            - name: XPD_CNNT_MASK
              description: need_des
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: PD_CNNT_MASK
              description: need_des
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: POWER_PD_HPMEM_MASK
          description: need_des
          addressOffset: 264
          size: 32
          fields:
            - name: XPD_HP_MEM_MASK
              description: need_des
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: PD_HP_MEM_MASK
              description: need_des
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: POWER_DCDC_SWITCH
          description: need_des
          addressOffset: 268
          size: 32
          resetValue: 1
          fields:
            - name: FORCE_DCDC_SWITCH_PU
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FORCE_DCDC_SWITCH_PD
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: POWER_PD_LPPERI_CNTL
          description: need_des
          addressOffset: 272
          size: 32
          resetValue: 28
          fields:
            - name: FORCE_LP_PERI_RESET
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FORCE_LP_PERI_ISO
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FORCE_LP_PERI_PU
              description: need_des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FORCE_LP_PERI_NO_RESET
              description: need_des
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FORCE_LP_PERI_NO_ISO
              description: need_des
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: FORCE_LP_PERI_PD
              description: need_des
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: POWER_PD_LPPERI_MASK
          description: need_des
          addressOffset: 276
          size: 32
          fields:
            - name: XPD_LP_PERI_MASK
              description: need_des
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: PD_LP_PERI_MASK
              description: need_des
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: POWER_HP_PAD
          description: need_des
          addressOffset: 280
          size: 32
          fields:
            - name: FORCE_HP_PAD_NO_ISO_ALL
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FORCE_HP_PAD_ISO_ALL
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: POWER_CK_WAIT_CNTL
          description: need_des
          addressOffset: 284
          size: 32
          resetValue: 16777472
          fields:
            - name: PMU_WAIT_XTL_STABLE
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: PMU_WAIT_PLL_STABLE
              description: need_des
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: SLP_WAKEUP_CNTL0
          description: need_des
          addressOffset: 288
          size: 32
          fields:
            - name: SLEEP_REQ
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: SLP_WAKEUP_CNTL1
          description: need_des
          addressOffset: 292
          size: 32
          fields:
            - name: SLEEP_REJECT_ENA
              description: need_des
              bitOffset: 0
              bitWidth: 31
              access: read-write
            - name: SLP_REJECT_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SLP_WAKEUP_CNTL2
          description: need_des
          addressOffset: 296
          size: 32
          fields:
            - name: WAKEUP_ENA
              description: need_des
              bitOffset: 0
              bitWidth: 31
              access: read-write
      - register:
          name: SLP_WAKEUP_CNTL3
          description: need_des
          addressOffset: 300
          size: 32
          fields:
            - name: LP_MIN_SLP_VAL
              description: need_des
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: HP_MIN_SLP_VAL
              description: need_des
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SLEEP_PRT_SEL
              description: need_des
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: SLP_WAKEUP_CNTL4
          description: need_des
          addressOffset: 304
          size: 32
          fields:
            - name: SLP_REJECT_CAUSE_CLR
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: SLP_WAKEUP_CNTL5
          description: need_des
          addressOffset: 308
          size: 32
          resetValue: 16777344
          fields:
            - name: MODEM_WAIT_TARGET
              description: need_des
              bitOffset: 0
              bitWidth: 20
              access: read-write
            - name: LP_ANA_WAIT_TARGET
              description: need_des
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: SLP_WAKEUP_CNTL6
          description: need_des
          addressOffset: 312
          size: 32
          resetValue: 128
          fields:
            - name: SOC_WAKEUP_WAIT
              description: need_des
              bitOffset: 0
              bitWidth: 20
              access: read-write
            - name: SOC_WAKEUP_WAIT_CFG
              description: need_des
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: SLP_WAKEUP_CNTL7
          description: need_des
          addressOffset: 316
          size: 32
          resetValue: 65536
          fields:
            - name: ANA_WAIT_TARGET
              description: need_des
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: SLP_WAKEUP_CNTL8
          description: need_des
          addressOffset: 320
          size: 32
          fields:
            - name: LP_LITE_WAKEUP_ENA
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SLP_WAKEUP_STATUS0
          description: need_des
          addressOffset: 324
          size: 32
          fields:
            - name: WAKEUP_CAUSE
              description: need_des
              bitOffset: 0
              bitWidth: 31
              access: read-only
      - register:
          name: SLP_WAKEUP_STATUS1
          description: need_des
          addressOffset: 328
          size: 32
          fields:
            - name: REJECT_CAUSE
              description: need_des
              bitOffset: 0
              bitWidth: 31
              access: read-only
      - register:
          name: SLP_WAKEUP_STATUS2
          description: need_des
          addressOffset: 332
          size: 32
          fields:
            - name: LP_LITE_WAKEUP_CAUSE
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: HP_CK_POWERON
          description: need_des
          addressOffset: 336
          size: 32
          resetValue: 50
          fields:
            - name: I2C_POR_WAIT_TARGET
              description: need_des
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: HP_CK_CNTL
          description: need_des
          addressOffset: 340
          size: 32
          resetValue: 2570
          fields:
            - name: MODIFY_ICG_CNTL_WAIT
              description: need_des
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SWITCH_ICG_CNTL_WAIT
              description: need_des
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: POR_STATUS
          description: need_des
          addressOffset: 344
          size: 32
          resetValue: 2147483648
          fields:
            - name: POR_DONE
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: RF_PWC
          description: need_des
          addressOffset: 348
          size: 32
          resetValue: 134217728
          fields:
            - name: MSPI_PHY_XPD
              description: need_des
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SDIO_PLL_XPD
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: PERIF_I2C_RSTB
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: XPD_PERIF_I2C
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: XPD_TXRF_I2C
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: XPD_RFRX_PBUS
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: XPD_CKGEN_I2C
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: BACKUP_CFG
          description: need_des
          addressOffset: 352
          size: 32
          resetValue: 2147483648
          fields:
            - name: BACKUP_SYS_CLK_NO_DIV
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: need_des
          addressOffset: 356
          size: 32
          fields:
            - name: _0P1A_CNT_TARGET0_REACH_0_HP_INT_RAW
              description: reg_0p1a_0_counter after xpd reach target0
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: _0P1A_CNT_TARGET1_REACH_0_HP_INT_RAW
              description: reg_0p1a_1_counter after xpd reach target1
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: _0P1A_CNT_TARGET0_REACH_1_HP_INT_RAW
              description: reg_0p1a_0 counter after xpd reach target0
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: _0P1A_CNT_TARGET1_REACH_1_HP_INT_RAW
              description: reg_0p1a_1_counter after xpd reach target1
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: _0P2A_CNT_TARGET0_REACH_0_HP_INT_RAW
              description: reg_0p2a_0 counter after xpd reach target0
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: _0P2A_CNT_TARGET1_REACH_0_HP_INT_RAW
              description: reg_0p2a_1_counter after xpd reach target1
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: _0P2A_CNT_TARGET0_REACH_1_HP_INT_RAW
              description: reg_0p2a_0 counter after xpd reach target0
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: _0P2A_CNT_TARGET1_REACH_1_HP_INT_RAW
              description: reg_0p2a_1_counter after xpd reach target1
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: _0P3A_CNT_TARGET0_REACH_0_HP_INT_RAW
              description: reg_0p3a_0 counter after xpd reach target0
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: _0P3A_CNT_TARGET1_REACH_0_HP_INT_RAW
              description: reg_0p3a_1_counter after xpd reach target1
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: _0P3A_CNT_TARGET0_REACH_1_HP_INT_RAW
              description: reg_0p3a_0_counter after xpd reach target0
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: _0P3A_CNT_TARGET1_REACH_1_HP_INT_RAW
              description: reg_0p3a_1_counter after xpd reach target1
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: LP_CPU_EXC_INT_RAW
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SDIO_IDLE_INT_RAW
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SW_INT_RAW
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SOC_SLEEP_REJECT_INT_RAW
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SOC_WAKEUP_INT_RAW
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HP_INT_ST
          description: need_des
          addressOffset: 360
          size: 32
          fields:
            - name: _0P1A_CNT_TARGET0_REACH_0_HP_INT_ST
              description: reg_0p1a_0_counter after xpd reach target0
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: _0P1A_CNT_TARGET1_REACH_0_HP_INT_ST
              description: reg_0p1a_1_counter after xpd reach target1
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: _0P1A_CNT_TARGET0_REACH_1_HP_INT_ST
              description: reg_0p1a_0 counter after xpd reach target0
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: _0P1A_CNT_TARGET1_REACH_1_HP_INT_ST
              description: reg_0p1a_1_counter after xpd reach target1
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: _0P2A_CNT_TARGET0_REACH_0_HP_INT_ST
              description: reg_0p2a_0 counter after xpd reach target0
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: _0P2A_CNT_TARGET1_REACH_0_HP_INT_ST
              description: reg_0p2a_1_counter after xpd reach target1
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: _0P2A_CNT_TARGET0_REACH_1_HP_INT_ST
              description: reg_0p2a_0 counter after xpd reach target0
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: _0P2A_CNT_TARGET1_REACH_1_HP_INT_ST
              description: reg_0p2a_1_counter after xpd reach target1
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: _0P3A_CNT_TARGET0_REACH_0_HP_INT_ST
              description: reg_0p3a_0 counter after xpd reach target0
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: _0P3A_CNT_TARGET1_REACH_0_HP_INT_ST
              description: reg_0p3a_1_counter after xpd reach target1
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: _0P3A_CNT_TARGET0_REACH_1_HP_INT_ST
              description: reg_0p3a_0_counter after xpd reach target0
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: _0P3A_CNT_TARGET1_REACH_1_HP_INT_ST
              description: reg_0p3a_1_counter after xpd reach target1
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: LP_CPU_EXC_INT_ST
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: SDIO_IDLE_INT_ST
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: SW_INT_ST
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: SOC_SLEEP_REJECT_INT_ST
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: SOC_WAKEUP_INT_ST
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: HP_INT_ENA
          description: need_des
          addressOffset: 364
          size: 32
          fields:
            - name: _0P1A_CNT_TARGET0_REACH_0_HP_INT_ENA
              description: reg_0p1a_0_counter after xpd reach target0
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: _0P1A_CNT_TARGET1_REACH_0_HP_INT_ENA
              description: reg_0p1a_1_counter after xpd reach target1
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: _0P1A_CNT_TARGET0_REACH_1_HP_INT_ENA
              description: reg_0p1a_0 counter after xpd reach target0
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: _0P1A_CNT_TARGET1_REACH_1_HP_INT_ENA
              description: reg_0p1a_1_counter after xpd reach target1
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: _0P2A_CNT_TARGET0_REACH_0_HP_INT_ENA
              description: reg_0p2a_0 counter after xpd reach target0
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: _0P2A_CNT_TARGET1_REACH_0_HP_INT_ENA
              description: reg_0p2a_1_counter after xpd reach target1
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: _0P2A_CNT_TARGET0_REACH_1_HP_INT_ENA
              description: reg_0p2a_0 counter after xpd reach target0
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: _0P2A_CNT_TARGET1_REACH_1_HP_INT_ENA
              description: reg_0p2a_1_counter after xpd reach target1
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: _0P3A_CNT_TARGET0_REACH_0_HP_INT_ENA
              description: reg_0p3a_0 counter after xpd reach target0
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: _0P3A_CNT_TARGET1_REACH_0_HP_INT_ENA
              description: reg_0p3a_1_counter after xpd reach target1
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: _0P3A_CNT_TARGET0_REACH_1_HP_INT_ENA
              description: reg_0p3a_0_counter after xpd reach target0
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: _0P3A_CNT_TARGET1_REACH_1_HP_INT_ENA
              description: reg_0p3a_1_counter after xpd reach target1
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: LP_CPU_EXC_INT_ENA
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SDIO_IDLE_INT_ENA
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SW_INT_ENA
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SOC_SLEEP_REJECT_INT_ENA
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SOC_WAKEUP_INT_ENA
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: HP_INT_CLR
          description: need_des
          addressOffset: 368
          size: 32
          fields:
            - name: _0P1A_CNT_TARGET0_REACH_0_HP_INT_CLR
              description: reg_0p1a_0_counter after xpd reach target0
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: _0P1A_CNT_TARGET1_REACH_0_HP_INT_CLR
              description: reg_0p1a_1_counter after xpd reach target1
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: _0P1A_CNT_TARGET0_REACH_1_HP_INT_CLR
              description: reg_0p1a_0 counter after xpd reach target0
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: _0P1A_CNT_TARGET1_REACH_1_HP_INT_CLR
              description: reg_0p1a_1_counter after xpd reach target1
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: _0P2A_CNT_TARGET0_REACH_0_HP_INT_CLR
              description: reg_0p2a_0 counter after xpd reach target0
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: _0P2A_CNT_TARGET1_REACH_0_HP_INT_CLR
              description: reg_0p2a_1_counter after xpd reach target1
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: _0P2A_CNT_TARGET0_REACH_1_HP_INT_CLR
              description: reg_0p2a_0 counter after xpd reach target0
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: _0P2A_CNT_TARGET1_REACH_1_HP_INT_CLR
              description: reg_0p2a_1_counter after xpd reach target1
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: _0P3A_CNT_TARGET0_REACH_0_HP_INT_CLR
              description: reg_0p3a_0 counter after xpd reach target0
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: _0P3A_CNT_TARGET1_REACH_0_HP_INT_CLR
              description: reg_0p3a_1_counter after xpd reach target1
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: _0P3A_CNT_TARGET0_REACH_1_HP_INT_CLR
              description: reg_0p3a_0_counter after xpd reach target0
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: _0P3A_CNT_TARGET1_REACH_1_HP_INT_CLR
              description: reg_0p3a_1_counter after xpd reach target1
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: LP_CPU_EXC_INT_CLR
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: SDIO_IDLE_INT_CLR
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: SW_INT_CLR
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: SOC_SLEEP_REJECT_INT_CLR
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: SOC_WAKEUP_INT_CLR
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: LP_INT_RAW
          description: need_des
          addressOffset: 372
          size: 32
          fields:
            - name: LP_CPU_SLEEP_REJECT_INT_RAW
              description: need_des
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: _0P1A_CNT_TARGET0_REACH_0_LP_INT_RAW
              description: reg_0p1a_0_counter after xpd reach target0
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: _0P1A_CNT_TARGET1_REACH_0_LP_INT_RAW
              description: reg_0p1a_1_counter after xpd reach target1
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: _0P1A_CNT_TARGET0_REACH_1_LP_INT_RAW
              description: reg_0p1a_0 counter after xpd reach target0
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: _0P1A_CNT_TARGET1_REACH_1_LP_INT_RAW
              description: reg_0p1a_1_counter after xpd reach target1
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: _0P2A_CNT_TARGET0_REACH_0_LP_INT_RAW
              description: reg_0p2a_0 counter after xpd reach target0
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: _0P2A_CNT_TARGET1_REACH_0_LP_INT_RAW
              description: reg_0p2a_1_counter after xpd reach target1
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: _0P2A_CNT_TARGET0_REACH_1_LP_INT_RAW
              description: reg_0p2a_0 counter after xpd reach target0
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: _0P2A_CNT_TARGET1_REACH_1_LP_INT_RAW
              description: reg_0p2a_1_counter after xpd reach target1
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: _0P3A_CNT_TARGET0_REACH_0_LP_INT_RAW
              description: reg_0p3a_0 counter after xpd reach target0
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: _0P3A_CNT_TARGET1_REACH_0_LP_INT_RAW
              description: reg_0p3a_1_counter after xpd reach target1
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: _0P3A_CNT_TARGET0_REACH_1_LP_INT_RAW
              description: reg_0p3a_0_counter after xpd reach target0
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: _0P3A_CNT_TARGET1_REACH_1_LP_INT_RAW
              description: reg_0p3a_1_counter after xpd reach target1
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: LP_CPU_WAKEUP_INT_RAW
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SLEEP_SWITCH_ACTIVE_END_INT_RAW
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: ACTIVE_SWITCH_SLEEP_END_INT_RAW
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SLEEP_SWITCH_ACTIVE_START_INT_RAW
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: ACTIVE_SWITCH_SLEEP_START_INT_RAW
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: HP_SW_TRIGGER_INT_RAW
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_INT_ST
          description: need_des
          addressOffset: 376
          size: 32
          fields:
            - name: LP_CPU_SLEEP_REJECT_INT_ST
              description: need_des
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: _0P1A_CNT_TARGET0_REACH_0_LP_INT_ST
              description: reg_0p1a_0_counter after xpd reach target0
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: _0P1A_CNT_TARGET1_REACH_0_LP_INT_ST
              description: reg_0p1a_1_counter after xpd reach target1
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: _0P1A_CNT_TARGET0_REACH_1_LP_INT_ST
              description: reg_0p1a_0 counter after xpd reach target0
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: _0P1A_CNT_TARGET1_REACH_1_LP_INT_ST
              description: reg_0p1a_1_counter after xpd reach target1
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: _0P2A_CNT_TARGET0_REACH_0_LP_INT_ST
              description: reg_0p2a_0 counter after xpd reach target0
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: _0P2A_CNT_TARGET1_REACH_0_LP_INT_ST
              description: reg_0p2a_1_counter after xpd reach target1
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: _0P2A_CNT_TARGET0_REACH_1_LP_INT_ST
              description: reg_0p2a_0 counter after xpd reach target0
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: _0P2A_CNT_TARGET1_REACH_1_LP_INT_ST
              description: reg_0p2a_1_counter after xpd reach target1
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: _0P3A_CNT_TARGET0_REACH_0_LP_INT_ST
              description: reg_0p3a_0 counter after xpd reach target0
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: _0P3A_CNT_TARGET1_REACH_0_LP_INT_ST
              description: reg_0p3a_1_counter after xpd reach target1
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: _0P3A_CNT_TARGET0_REACH_1_LP_INT_ST
              description: reg_0p3a_0_counter after xpd reach target0
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: _0P3A_CNT_TARGET1_REACH_1_LP_INT_ST
              description: reg_0p3a_1_counter after xpd reach target1
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: LP_CPU_WAKEUP_INT_ST
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: SLEEP_SWITCH_ACTIVE_END_INT_ST
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: ACTIVE_SWITCH_SLEEP_END_INT_ST
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: SLEEP_SWITCH_ACTIVE_START_INT_ST
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: ACTIVE_SWITCH_SLEEP_START_INT_ST
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: HP_SW_TRIGGER_INT_ST
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: LP_INT_ENA
          description: need_des
          addressOffset: 380
          size: 32
          fields:
            - name: LP_CPU_SLEEP_REJECT_INT_ENA
              description: need_des
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: _0P1A_CNT_TARGET0_REACH_0_LP_INT_ENA
              description: reg_0p1a_0_counter after xpd reach target0
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: _0P1A_CNT_TARGET1_REACH_0_LP_INT_ENA
              description: reg_0p1a_1_counter after xpd reach target1
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: _0P1A_CNT_TARGET0_REACH_1_LP_INT_ENA
              description: reg_0p1a_0 counter after xpd reach target0
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: _0P1A_CNT_TARGET1_REACH_1_LP_INT_ENA
              description: reg_0p1a_1_counter after xpd reach target1
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: _0P2A_CNT_TARGET0_REACH_0_LP_INT_ENA
              description: reg_0p2a_0 counter after xpd reach target0
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: _0P2A_CNT_TARGET1_REACH_0_LP_INT_ENA
              description: reg_0p2a_1_counter after xpd reach target1
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: _0P2A_CNT_TARGET0_REACH_1_LP_INT_ENA
              description: reg_0p2a_0 counter after xpd reach target0
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: _0P2A_CNT_TARGET1_REACH_1_LP_INT_ENA
              description: reg_0p2a_1_counter after xpd reach target1
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: _0P3A_CNT_TARGET0_REACH_0_LP_INT_ENA
              description: reg_0p3a_0 counter after xpd reach target0
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: _0P3A_CNT_TARGET1_REACH_0_LP_INT_ENA
              description: reg_0p3a_1_counter after xpd reach target1
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: _0P3A_CNT_TARGET0_REACH_1_LP_INT_ENA
              description: reg_0p3a_0_counter after xpd reach target0
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: _0P3A_CNT_TARGET1_REACH_1_LP_INT_ENA
              description: reg_0p3a_1_counter after xpd reach target1
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: LP_CPU_WAKEUP_INT_ENA
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SLEEP_SWITCH_ACTIVE_END_INT_ENA
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: ACTIVE_SWITCH_SLEEP_END_INT_ENA
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SLEEP_SWITCH_ACTIVE_START_INT_ENA
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: ACTIVE_SWITCH_SLEEP_START_INT_ENA
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: HP_SW_TRIGGER_INT_ENA
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_INT_CLR
          description: need_des
          addressOffset: 384
          size: 32
          fields:
            - name: LP_CPU_SLEEP_REJECT_LP_INT_CLR
              description: need_des
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: _0P1A_CNT_TARGET0_REACH_0_LP_INT_CLR
              description: reg_0p1a_0_counter after xpd reach target0
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: _0P1A_CNT_TARGET1_REACH_0_LP_INT_CLR
              description: reg_0p1a_1_counter after xpd reach target1
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: _0P1A_CNT_TARGET0_REACH_1_LP_INT_CLR
              description: reg_0p1a_0 counter after xpd reach target0
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: _0P1A_CNT_TARGET1_REACH_1_LP_INT_CLR
              description: reg_0p1a_1_counter after xpd reach target1
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: _0P2A_CNT_TARGET0_REACH_0_LP_INT_CLR
              description: reg_0p2a_0 counter after xpd reach target0
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: _0P2A_CNT_TARGET1_REACH_0_LP_INT_CLR
              description: reg_0p2a_1_counter after xpd reach target1
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: _0P2A_CNT_TARGET0_REACH_1_LP_INT_CLR
              description: reg_0p2a_0 counter after xpd reach target0
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: _0P2A_CNT_TARGET1_REACH_1_LP_INT_CLR
              description: reg_0p2a_1_counter after xpd reach target1
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: _0P3A_CNT_TARGET0_REACH_0_LP_INT_CLR
              description: reg_0p3a_0 counter after xpd reach target0
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: _0P3A_CNT_TARGET1_REACH_0_LP_INT_CLR
              description: reg_0p3a_1_counter after xpd reach target1
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: _0P3A_CNT_TARGET0_REACH_1_LP_INT_CLR
              description: reg_0p3a_0_counter after xpd reach target0
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: _0P3A_CNT_TARGET1_REACH_1_LP_INT_CLR
              description: reg_0p3a_1_counter after xpd reach target1
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: LP_CPU_WAKEUP_INT_CLR
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: SLEEP_SWITCH_ACTIVE_END_INT_CLR
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: ACTIVE_SWITCH_SLEEP_END_INT_CLR
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: SLEEP_SWITCH_ACTIVE_START_INT_CLR
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: ACTIVE_SWITCH_SLEEP_START_INT_CLR
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: HP_SW_TRIGGER_INT_CLR
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: LP_CPU_PWR0
          description: need_des
          addressOffset: 388
          size: 32
          resetValue: 535822336
          fields:
            - name: LP_CPU_WAITI_RDY
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: LP_CPU_STALL_RDY
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: LP_CPU_FORCE_STALL
              description: need_des
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: LP_CPU_SLP_WAITI_FLAG_EN
              description: need_des
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: LP_CPU_SLP_STALL_FLAG_EN
              description: need_des
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: LP_CPU_SLP_STALL_WAIT
              description: need_des
              bitOffset: 21
              bitWidth: 8
              access: read-write
            - name: LP_CPU_SLP_STALL_EN
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: LP_CPU_SLP_RESET_EN
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LP_CPU_SLP_BYPASS_INTR_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_CPU_PWR1
          description: need_des
          addressOffset: 392
          size: 32
          fields:
            - name: LP_CPU_SLEEP_REQ
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: LP_CPU_PWR2
          description: need_des
          addressOffset: 396
          size: 32
          fields:
            - name: LP_CPU_WAKEUP_EN
              description: need_des
              bitOffset: 0
              bitWidth: 31
              access: read-write
      - register:
          name: LP_CPU_PWR3
          description: need_des
          addressOffset: 400
          size: 32
          fields:
            - name: LP_CPU_WAKEUP_CAUSE
              description: need_des
              bitOffset: 0
              bitWidth: 31
              access: read-only
      - register:
          name: LP_CPU_PWR4
          description: need_des
          addressOffset: 404
          size: 32
          fields:
            - name: LP_CPU_REJECT_EN
              description: need_des
              bitOffset: 0
              bitWidth: 31
              access: read-write
      - register:
          name: LP_CPU_PWR5
          description: need_des
          addressOffset: 408
          size: 32
          fields:
            - name: LP_CPU_REJECT_CAUSE
              description: need_des
              bitOffset: 0
              bitWidth: 31
              access: read-only
      - register:
          name: HP_LP_CPU_COMM
          description: need_des
          addressOffset: 412
          size: 32
          fields:
            - name: LP_TRIGGER_HP
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: HP_TRIGGER_LP
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: HP_REGULATOR_CFG
          description: need_des
          addressOffset: 416
          size: 32
          fields:
            - name: DIG_REGULATOR_EN_CAL
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: MAIN_STATE
          description: need_des
          addressOffset: 420
          size: 32
          resetValue: 135268353
          fields:
            - name: ENABLE_CALI_PMU_CNTL
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PMU_MAIN_LAST_ST_STATE
              description: need_des
              bitOffset: 11
              bitWidth: 7
              access: read-only
            - name: PMU_MAIN_TAR_ST_STATE
              description: need_des
              bitOffset: 18
              bitWidth: 7
              access: read-only
            - name: PMU_MAIN_CUR_ST_STATE
              description: need_des
              bitOffset: 25
              bitWidth: 7
              access: read-only
      - register:
          name: PWR_STATE
          description: need_des
          addressOffset: 424
          size: 32
          resetValue: 8396800
          fields:
            - name: PMU_BACKUP_ST_STATE
              description: need_des
              bitOffset: 13
              bitWidth: 5
              access: read-only
            - name: PMU_LP_PWR_ST_STATE
              description: need_des
              bitOffset: 18
              bitWidth: 5
              access: read-only
            - name: PMU_HP_PWR_ST_STATE
              description: need_des
              bitOffset: 23
              bitWidth: 9
              access: read-only
      - register:
          name: CLK_STATE0
          description: need_des
          addressOffset: 428
          size: 32
          resetValue: 15
          fields:
            - name: STABLE_XPD_PLL_STATE
              description: need_des
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: STABLE_XPD_XTAL_STATE
              description: need_des
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: PMU_ANA_XPD_PLL_I2C_STATE
              description: need_des
              bitOffset: 4
              bitWidth: 3
              access: read-only
            - name: PMU_SYS_CLK_SLP_SEL_STATE
              description: need_des
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: PMU_SYS_CLK_SEL_STATE
              description: need_des
              bitOffset: 11
              bitWidth: 2
              access: read-only
            - name: PMU_SYS_CLK_NO_DIV_STATE
              description: need_des
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: PMU_ICG_SYS_CLK_EN_STATE
              description: need_des
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: PMU_ICG_MODEM_SWITCH_STATE
              description: need_des
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: PMU_ICG_MODEM_CODE_STATE
              description: need_des
              bitOffset: 16
              bitWidth: 2
              access: read-only
            - name: PMU_ICG_SLP_SEL_STATE
              description: need_des
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: PMU_ICG_GLOBAL_XTAL_STATE
              description: need_des
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: PMU_ICG_GLOBAL_PLL_STATE
              description: need_des
              bitOffset: 20
              bitWidth: 4
              access: read-only
            - name: PMU_ANA_I2C_ISO_EN_STATE
              description: need_des
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: PMU_ANA_I2C_RETENTION_STATE
              description: need_des
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: PMU_ANA_XPD_PLL_STATE
              description: need_des
              bitOffset: 27
              bitWidth: 4
              access: read-only
            - name: PMU_ANA_XPD_XTAL_STATE
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CLK_STATE1
          description: need_des
          addressOffset: 432
          size: 32
          resetValue: 4294967295
          fields:
            - name: PMU_ICG_FUNC_EN_STATE
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CLK_STATE2
          description: need_des
          addressOffset: 436
          size: 32
          resetValue: 4294967295
          fields:
            - name: PMU_ICG_APB_EN_STATE
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: EXT_LDO_P0_0P1A
          description: need_des
          addressOffset: 440
          size: 32
          resetValue: 1075839232
          fields:
            - name: _0P1A_FORCE_TIEH_SEL_0
              description: need_des
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: _0P1A_XPD_0
              description: need_des
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: _0P1A_TIEH_SEL_0
              description: need_des
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: _0P1A_TIEH_POS_EN_0
              description: need_des
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: _0P1A_TIEH_NEG_EN_0
              description: need_des
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: _0P1A_TIEH_0
              description: need_des
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: _0P1A_TARGET1_0
              description: need_des
              bitOffset: 15
              bitWidth: 8
              access: read-write
            - name: _0P1A_TARGET0_0
              description: need_des
              bitOffset: 23
              bitWidth: 8
              access: read-write
            - name: _0P1A_LDO_CNT_PRESCALER_SEL_0
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EXT_LDO_P0_0P1A_ANA
          description: need_des
          addressOffset: 444
          size: 32
          resetValue: 2969567232
          fields:
            - name: ANA_0P1A_MUL_0
              description: need_des
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: ANA_0P1A_EN_VDET_0
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: ANA_0P1A_EN_CUR_LIM_0
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: ANA_0P1A_DREF_0
              description: need_des
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: EXT_LDO_P0_0P2A
          description: need_des
          addressOffset: 448
          size: 32
          resetValue: 1075838976
          fields:
            - name: _0P2A_FORCE_TIEH_SEL_0
              description: need_des
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: _0P2A_XPD_0
              description: need_des
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: _0P2A_TIEH_SEL_0
              description: need_des
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: _0P2A_TIEH_POS_EN_0
              description: need_des
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: _0P2A_TIEH_NEG_EN_0
              description: need_des
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: _0P2A_TIEH_0
              description: need_des
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: _0P2A_TARGET1_0
              description: need_des
              bitOffset: 15
              bitWidth: 8
              access: read-write
            - name: _0P2A_TARGET0_0
              description: need_des
              bitOffset: 23
              bitWidth: 8
              access: read-write
            - name: _0P2A_LDO_CNT_PRESCALER_SEL_0
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EXT_LDO_P0_0P2A_ANA
          description: need_des
          addressOffset: 452
          size: 32
          resetValue: 2684354560
          fields:
            - name: ANA_0P2A_MUL_0
              description: need_des
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: ANA_0P2A_EN_VDET_0
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: ANA_0P2A_EN_CUR_LIM_0
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: ANA_0P2A_DREF_0
              description: need_des
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: EXT_LDO_P0_0P3A
          description: need_des
          addressOffset: 456
          size: 32
          resetValue: 1075838976
          fields:
            - name: _0P3A_FORCE_TIEH_SEL_0
              description: need_des
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: _0P3A_XPD_0
              description: need_des
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: _0P3A_TIEH_SEL_0
              description: need_des
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: _0P3A_TIEH_POS_EN_0
              description: need_des
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: _0P3A_TIEH_NEG_EN_0
              description: need_des
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: _0P3A_TIEH_0
              description: need_des
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: _0P3A_TARGET1_0
              description: need_des
              bitOffset: 15
              bitWidth: 8
              access: read-write
            - name: _0P3A_TARGET0_0
              description: need_des
              bitOffset: 23
              bitWidth: 8
              access: read-write
            - name: _0P3A_LDO_CNT_PRESCALER_SEL_0
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EXT_LDO_P0_0P3A_ANA
          description: need_des
          addressOffset: 460
          size: 32
          resetValue: 2684354560
          fields:
            - name: ANA_0P3A_MUL_0
              description: need_des
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: ANA_0P3A_EN_VDET_0
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: ANA_0P3A_EN_CUR_LIM_0
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: ANA_0P3A_DREF_0
              description: need_des
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: EXT_LDO_P1_0P1A
          description: need_des
          addressOffset: 464
          size: 32
          resetValue: 1075838976
          fields:
            - name: _0P1A_FORCE_TIEH_SEL_1
              description: need_des
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: _0P1A_XPD_1
              description: need_des
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: _0P1A_TIEH_SEL_1
              description: need_des
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: _0P1A_TIEH_POS_EN_1
              description: need_des
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: _0P1A_TIEH_NEG_EN_1
              description: need_des
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: _0P1A_TIEH_1
              description: need_des
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: _0P1A_TARGET1_1
              description: need_des
              bitOffset: 15
              bitWidth: 8
              access: read-write
            - name: _0P1A_TARGET0_1
              description: need_des
              bitOffset: 23
              bitWidth: 8
              access: read-write
            - name: _0P1A_LDO_CNT_PRESCALER_SEL_1
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EXT_LDO_P1_0P1A_ANA
          description: need_des
          addressOffset: 468
          size: 32
          resetValue: 2684354560
          fields:
            - name: ANA_0P1A_MUL_1
              description: need_des
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: ANA_0P1A_EN_VDET_1
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: ANA_0P1A_EN_CUR_LIM_1
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: ANA_0P1A_DREF_1
              description: need_des
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: EXT_LDO_P1_0P2A
          description: need_des
          addressOffset: 472
          size: 32
          resetValue: 1075838976
          fields:
            - name: _0P2A_FORCE_TIEH_SEL_1
              description: need_des
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: _0P2A_XPD_1
              description: need_des
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: _0P2A_TIEH_SEL_1
              description: need_des
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: _0P2A_TIEH_POS_EN_1
              description: need_des
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: _0P2A_TIEH_NEG_EN_1
              description: need_des
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: _0P2A_TIEH_1
              description: need_des
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: _0P2A_TARGET1_1
              description: need_des
              bitOffset: 15
              bitWidth: 8
              access: read-write
            - name: _0P2A_TARGET0_1
              description: need_des
              bitOffset: 23
              bitWidth: 8
              access: read-write
            - name: _0P2A_LDO_CNT_PRESCALER_SEL_1
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EXT_LDO_P1_0P2A_ANA
          description: need_des
          addressOffset: 476
          size: 32
          resetValue: 2684354560
          fields:
            - name: ANA_0P2A_MUL_1
              description: need_des
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: ANA_0P2A_EN_VDET_1
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: ANA_0P2A_EN_CUR_LIM_1
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: ANA_0P2A_DREF_1
              description: need_des
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: EXT_LDO_P1_0P3A
          description: need_des
          addressOffset: 480
          size: 32
          resetValue: 1075838976
          fields:
            - name: _0P3A_FORCE_TIEH_SEL_1
              description: need_des
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: _0P3A_XPD_1
              description: need_des
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: _0P3A_TIEH_SEL_1
              description: need_des
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: _0P3A_TIEH_POS_EN_1
              description: need_des
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: _0P3A_TIEH_NEG_EN_1
              description: need_des
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: _0P3A_TIEH_1
              description: need_des
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: _0P3A_TARGET1_1
              description: need_des
              bitOffset: 15
              bitWidth: 8
              access: read-write
            - name: _0P3A_TARGET0_1
              description: need_des
              bitOffset: 23
              bitWidth: 8
              access: read-write
            - name: _0P3A_LDO_CNT_PRESCALER_SEL_1
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EXT_LDO_P1_0P3A_ANA
          description: need_des
          addressOffset: 484
          size: 32
          resetValue: 2684354560
          fields:
            - name: ANA_0P3A_MUL_1
              description: need_des
              bitOffset: 23
              bitWidth: 3
              access: read-write
            - name: ANA_0P3A_EN_VDET_1
              description: need_des
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: ANA_0P3A_EN_CUR_LIM_1
              description: need_des
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: ANA_0P3A_DREF_1
              description: need_des
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: EXT_WAKEUP_LV
          description: need_des
          addressOffset: 488
          size: 32
          fields:
            - name: EXT_WAKEUP_LV
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: EXT_WAKEUP_SEL
          description: need_des
          addressOffset: 492
          size: 32
          fields:
            - name: EXT_WAKEUP_SEL
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: EXT_WAKEUP_ST
          description: need_des
          addressOffset: 496
          size: 32
          fields:
            - name: EXT_WAKEUP_STATUS
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: EXT_WAKEUP_CNTL
          description: need_des
          addressOffset: 500
          size: 32
          fields:
            - name: EXT_WAKEUP_STATUS_CLR
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: EXT_WAKEUP_FILTER
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SDIO_WAKEUP_CNTL
          description: need_des
          addressOffset: 504
          size: 32
          resetValue: 1023
          fields:
            - name: SDIO_ACT_DNUM
              description: need_des
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: XTAL_SLP
          description: need_des
          addressOffset: 508
          size: 32
          resetValue: 983040
          fields:
            - name: CNT_TARGET
              description: need_des
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: CPU_SW_STALL
          description: need_des
          addressOffset: 512
          size: 32
          fields:
            - name: HPCORE1_SW_STALL_CODE
              description: need_des
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: HPCORE0_SW_STALL_CODE
              description: need_des
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: DCM_CTRL
          description: need_des
          addressOffset: 516
          size: 32
          resetValue: 65536
          fields:
            - name: DCDC_ON_REQ
              description: SW trigger dcdc on
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: DCDC_OFF_REQ
              description: SW trigger dcdc off
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DCDC_LIGHTSLP_REQ
              description: SW trigger dcdc enter lightsleep
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: DCDC_DEEPSLP_REQ
              description: SW trigger dcdc enter deepsleep
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: DCDC_DONE_FORCE
              description: need_des
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DCDC_ON_FORCE_PU
              description: need_des
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DCDC_ON_FORCE_PD
              description: need_des
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DCDC_FB_RES_FORCE_PU
              description: need_des
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DCDC_FB_RES_FORCE_PD
              description: need_des
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DCDC_LS_FORCE_PU
              description: need_des
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DCDC_LS_FORCE_PD
              description: need_des
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: DCDC_DS_FORCE_PU
              description: need_des
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DCDC_DS_FORCE_PD
              description: need_des
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: DCM_CUR_ST
              description: need_des
              bitOffset: 16
              bitWidth: 8
              access: read-only
            - name: DCDC_EN_AMUX_TEST
              description: Enable analog mux to pull PAD TEST_DCDC voltage signal
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: DCM_WAIT_DELAY
          description: need_des
          addressOffset: 520
          size: 32
          resetValue: 4915717
          fields:
            - name: DCDC_PRE_DELAY
              description: DCDC pre-on/post off delay
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: DCDC_RES_OFF_DELAY
              description: DCDC fb res off delay
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: DCDC_STABLE_DELAY
              description: DCDC stable delay
              bitOffset: 16
              bitWidth: 10
              access: read-write
      - register:
          name: VDDBAT_CFG
          description: need_des
          addressOffset: 524
          size: 32
          fields:
            - name: ANA_VDDBAT_MODE
              description: need_des
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: VDDBAT_SW_UPDATE
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: TOUCH_PWR_CNTL
          description: need_des
          addressOffset: 528
          size: 32
          resetValue: 1638720
          fields:
            - name: TOUCH_WAIT_CYCLES
              description: need_des
              bitOffset: 5
              bitWidth: 9
              access: read-write
            - name: TOUCH_SLEEP_CYCLES
              description: need_des
              bitOffset: 14
              bitWidth: 16
              access: read-write
            - name: TOUCH_FORCE_DONE
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TOUCH_SLEEP_TIMER_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: RDN_ECO
          description: need_des
          addressOffset: 532
          size: 32
          fields:
            - name: PMU_RDN_ECO_RESULT
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: PMU_RDN_ECO_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: need_des
          addressOffset: 1020
          size: 32
          resetValue: 36712768
          fields:
            - name: PMU_DATE
              description: need_des
              bitOffset: 0
              bitWidth: 31
              access: read-write
            - name: CLK_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: PPA
    description: PPA Peripheral
    groupName: PPA
    baseAddress: 1342730240
    addressBlock:
      - offset: 0
        size: 136
        usage: registers
    interrupt:
      - name: PPA
        value: 96
    registers:
      - register:
          name: BLEND0_CLUT_DATA
          description: CLUT sram data read/write register in background plane of blender
          addressOffset: 0
          size: 32
          fields:
            - name: RDWR_WORD_BLEND0_CLUT
              description: Write and read data to/from CLUT RAM in background plane of blender engine through this field in fifo mode.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: BLEND1_CLUT_DATA
          description: CLUT sram data read/write register in foreground plane of blender
          addressOffset: 4
          size: 32
          fields:
            - name: RDWR_WORD_BLEND1_CLUT
              description: Write and read data to/from CLUT RAM in foreground plane of blender engine through this field in fifo mode.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CLUT_CONF
          description: CLUT configure register
          addressOffset: 12
          size: 32
          fields:
            - name: APB_FIFO_MASK
              description: "1'b0: fifo mode to wr/rd clut0/clut1 RAM through register PPA_SR_CLUT_DATA_REG/PPA_BLEND0_CLUT_DATA_REG/PPA_BLEND1_CLUT_DATA_REG. 1'b1: memory mode to wr/rd sr/blend0/blend1 clut RAM. The bit 11 and 10 of the waddr should be 01 to access sr clut and should be 10 to access blend0 clut and should be 11 to access blend 1 clut in memory mode."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: BLEND0_CLUT_MEM_RST
              description: Write 1 then write 0 to this bit to reset BLEND0 CLUT.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: BLEND1_CLUT_MEM_RST
              description: Write 1 then write 0 to this bit to reset BLEND1 CLUT.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: BLEND0_CLUT_MEM_RDADDR_RST
              description: Write 1 then write 0 to reset the read address of BLEND0 CLUT in fifo mode.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: BLEND1_CLUT_MEM_RDADDR_RST
              description: Write 1 then write 0 to reset the read address of BLEND1 CLUT in fifo mode.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: BLEND0_CLUT_MEM_FORCE_PD
              description: "1: force power down BLEND CLUT memory."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: BLEND0_CLUT_MEM_FORCE_PU
              description: "1: force power up BLEND CLUT memory."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BLEND0_CLUT_MEM_CLK_ENA
              description: "1: Force clock on for BLEND CLUT memory."
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: Raw status interrupt
          addressOffset: 16
          size: 32
          fields:
            - name: SR_EOF_INT_RAW
              description: The raw interrupt bit turns to high level when scaling and rotating engine calculate one frame image.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: BLEND_EOF_INT_RAW
              description: The raw interrupt bit turns to high level when blending engine calculate one frame image.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SR_PARAM_CFG_ERR_INT_RAW
              description: The raw interrupt bit turns to high level when the configured scaling and rotating coefficient is wrong. User can check the reasons through register PPA_SR_PARAM_ERR_ST_REG.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Masked interrupt
          addressOffset: 20
          size: 32
          fields:
            - name: SR_EOF_INT_ST
              description: The raw interrupt status bit for the PPA_SR_EOF_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: BLEND_EOF_INT_ST
              description: The raw interrupt status bit for the PPA_BLEND_EOF_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SR_PARAM_CFG_ERR_INT_ST
              description: The raw interrupt status bit for the PPA_SR_RX_YSCAL_ERR_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 24
          size: 32
          fields:
            - name: SR_EOF_INT_ENA
              description: The interrupt enable bit for the PPA_SR_EOF_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: BLEND_EOF_INT_ENA
              description: The interrupt enable bit for the PPA_BLEND_EOF_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SR_PARAM_CFG_ERR_INT_ENA
              description: The interrupt enable bit for the PPA_SR_RX_YSCAL_ERR_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 28
          size: 32
          fields:
            - name: SR_EOF_INT_CLR
              description: Set this bit to clear the PPA_SR_EOF_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: BLEND_EOF_INT_CLR
              description: Set this bit to clear the PPA_BLEND_EOF_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SR_PARAM_CFG_ERR_INT_CLR
              description: Set this bit to clear the PPA_SR_RX_YSCAL_ERR_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
      - register:
          name: SR_COLOR_MODE
          description: Scaling and rotating engine color mode register
          addressOffset: 32
          size: 32
          fields:
            - name: SR_RX_CM
              description: "The source image color mode for Scaling and Rotating engine Rx. 0: ARGB8888. 1: RGB888. 2: RGB565. 8: YUV420. others: Reserved."
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: SR_TX_CM
              description: "The destination image color mode for Scaling and Rotating engine Tx. 0: ARGB8888. 1: RGB888. 2: RGB565. 8: YUV420. others: Reserved."
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: YUV_RX_RANGE
              description: "YUV input range when reg_sr_rx_cm is 4'd8. 0: limit range. 1: full range"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: YUV_TX_RANGE
              description: "YUV output range when reg_sr_tx_cm is 4'd8. 0: limit range. 1: full range"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: YUV2RGB_PROTOCAL
              description: "YUV to RGB protocal when reg_sr_rx_cm is 4'd8. 0: BT601. 1: BT709"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: RGB2YUV_PROTOCAL
              description: "RGB to YUV protocal when reg_sr_tx_cm is 4'd8. 0: BT601. 1: BT709"
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: BLEND_COLOR_MODE
          description: blending engine color mode register
          addressOffset: 36
          size: 32
          fields:
            - name: BLEND0_RX_CM
              description: "The source image color mode for background plane. 0: ARGB8888. 1: RGB888. 2: RGB565. 3: Reserved. 4: L8. 5: L4."
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: BLEND1_RX_CM
              description: "The source image color mode for foreground plane. 0: ARGB8888. 1: RGB888. 2: RGB565. 3: Reserved. 4: L8. 5: L4. 6: A8. 7: A4."
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: BLEND_TX_CM
              description: "The destination image color mode for output of blender. 0: ARGB8888. 1: RGB888. 2: RGB565. 3: Reserved.."
              bitOffset: 8
              bitWidth: 4
              access: read-write
      - register:
          name: SR_BYTE_ORDER
          description: Scaling and rotating engine byte order register
          addressOffset: 40
          size: 32
          fields:
            - name: SR_RX_BYTE_SWAP_EN
              description: Set this bit to 1  the data into Rx channel 0 would be swapped in byte. The Byte0 and Byte1 would be swapped while byte 2 and byte 3 would be swappped.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SR_RX_RGB_SWAP_EN
              description: Set this bit to 1  the data into Rx channel 0 would be swapped in rgb. It means rgb would be swap to bgr.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SR_MACRO_BK_RO_BYPASS
              description: Set this bit to 1 to bypass the macro block order function. This function is used to improve efficient accessing external memory.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: BLEND_BYTE_ORDER
          description: Blending engine byte order register
          addressOffset: 44
          size: 32
          fields:
            - name: BLEND0_RX_BYTE_SWAP_EN
              description: Set this bit to 1  the data into Rx channel 0 would be swapped in byte. The Byte0 and Byte1 would be swapped while byte 2 and byte 3 would be swappped.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: BLEND1_RX_BYTE_SWAP_EN
              description: Set this bit to 1  the data into Rx channel 0 would be swapped in byte. The Byte0 and Byte1 would be swapped while byte 2 and byte 3 would be swappped.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: BLEND0_RX_RGB_SWAP_EN
              description: Set this bit to 1  the data into Rx channel 0 would be swapped in rgb. It means rgb would be swap to bgr.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: BLEND1_RX_RGB_SWAP_EN
              description: Set this bit to 1  the data into Rx channel 0 would be swapped in rgb. It means rgb would be swap to bgr.
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: BLEND_TRANS_MODE
          description: Blending engine mode configure register
          addressOffset: 52
          size: 32
          fields:
            - name: BLEND_EN
              description: Set this bit to enable alpha blending.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: BLEND_BYPASS
              description: Set this bit to bypass blender. Then background date would be output.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: BLEND_FIX_PIXEL_FILL_EN
              description: This bit is used to enable fix pixel filling. When this mode is enable  only Tx channel is work and the output pixel is configured by PPA_OUT_FIX_PIXEL.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: UPDATE
              description: Set this bit to update the transfer mode. Only the bit is set  the transfer mode is valid.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: BLEND_RST
              description: write 1 then write 0 to reset blending engine.
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: SR_FIX_ALPHA
          description: Scaling and rotating engine alpha override register
          addressOffset: 56
          size: 32
          resetValue: 128
          fields:
            - name: SR_RX_FIX_ALPHA
              description: The value would replace the alpha value in received pixel for Scaling and Rotating engine when PPA_SR_RX_ALPHA_CONF_EN is enabled.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SR_RX_ALPHA_MOD
              description: "Alpha mode. 0/3: not replace alpha. 1: replace alpha with PPA_SR_FIX_ALPHA. 2: Original alpha multiply with PPA_SR_FIX_ALPHA/256."
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: SR_RX_ALPHA_INV
              description: Set this bit to invert the original alpha value. When RX color mode is RGB565/RGB88. The original alpha value is 255.
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: BLEND_TX_SIZE
          description: Fix pixel filling mode image size register
          addressOffset: 60
          size: 32
          fields:
            - name: BLEND_HB
              description: The horizontal width of image block that would be filled in fix pixel filling mode. The unit is pixel
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: BLEND_VB
              description: The vertical width of image block that would be filled in fix pixel filling mode. The unit is pixel
              bitOffset: 14
              bitWidth: 14
              access: read-write
      - register:
          name: BLEND_FIX_ALPHA
          description: Blending engine alpha override register
          addressOffset: 64
          size: 32
          resetValue: 32896
          fields:
            - name: BLEND0_RX_FIX_ALPHA
              description: The value would replace the alpha value in received pixel for background plane of blender when PPA_BLEND0_RX_ALPHA_CONF_EN is enabled.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: BLEND1_RX_FIX_ALPHA
              description: The value would replace the alpha value in received pixel for foreground plane of blender when PPA_BLEND1_RX_ALPHA_CONF_EN is enabled.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: BLEND0_RX_ALPHA_MOD
              description: "Alpha mode. 0/3: not replace alpha. 1: replace alpha with PPA_SR_FIX_ALPHA. 2: Original alpha multiply with PPA_SR_FIX_ALPHA/256."
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: BLEND1_RX_ALPHA_MOD
              description: "Alpha mode. 0/3: not replace alpha. 1: replace alpha with PPA_SR_FIX_ALPHA. 2: Original alpha multiply with PPA_SR_FIX_ALPHA/256."
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: BLEND0_RX_ALPHA_INV
              description: Set this bit to invert the original alpha value. When RX color mode is RGB565/RGB88. The original alpha value is 255.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: BLEND1_RX_ALPHA_INV
              description: Set this bit to invert the original alpha value. When RX color mode is RGB565/RGB88. The original alpha value is 255.
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          name: BLEND_RGB
          description: RGB color register
          addressOffset: 72
          size: 32
          resetValue: 8421504
          fields:
            - name: BLEND1_RX_B
              description: blue color for A4/A8 mode.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: BLEND1_RX_G
              description: green color for A4/A8 mode.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: BLEND1_RX_R
              description: red color for A4/A8 mode.
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: BLEND_FIX_PIXEL
          description: Blending engine fix pixel register
          addressOffset: 76
          size: 32
          fields:
            - name: BLEND_TX_FIX_PIXEL
              description: The configure fix pixel in fix pixel filling mode for blender engine.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CK_FG_LOW
          description: foreground color key lower threshold
          addressOffset: 80
          size: 32
          resetValue: 16777215
          fields:
            - name: COLORKEY_FG_B_LOW
              description: color key lower threshold of foreground b channel
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: COLORKEY_FG_G_LOW
              description: color key lower threshold of foreground g channel
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: COLORKEY_FG_R_LOW
              description: color key lower threshold of foreground r channel
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: CK_FG_HIGH
          description: foreground color key higher threshold
          addressOffset: 84
          size: 32
          fields:
            - name: COLORKEY_FG_B_HIGH
              description: color key higher threshold of foreground b channel
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: COLORKEY_FG_G_HIGH
              description: color key higher threshold of foreground g channel
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: COLORKEY_FG_R_HIGH
              description: color key higher threshold of foreground r channel
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: CK_BG_LOW
          description: background color key lower threshold
          addressOffset: 88
          size: 32
          resetValue: 16777215
          fields:
            - name: COLORKEY_BG_B_LOW
              description: color key lower threshold of background b channel
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: COLORKEY_BG_G_LOW
              description: color key lower threshold of background g channel
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: COLORKEY_BG_R_LOW
              description: color key lower threshold of background r channel
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: CK_BG_HIGH
          description: background color key higher threshold
          addressOffset: 92
          size: 32
          fields:
            - name: COLORKEY_BG_B_HIGH
              description: color key higher threshold of background b channel
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: COLORKEY_BG_G_HIGH
              description: color key higher threshold of background g channel
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: COLORKEY_BG_R_HIGH
              description: color key higher threshold of background r channel
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: CK_DEFAULT
          description: default value when foreground and background both in color key range
          addressOffset: 96
          size: 32
          fields:
            - name: COLORKEY_DEFAULT_B
              description: default B channle value of color key
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: COLORKEY_DEFAULT_G
              description: default G channle value of color key
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: COLORKEY_DEFAULT_R
              description: default R channle value of color key
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: COLORKEY_FG_BG_REVERSE
              description: "when pixel in bg ck range but not in fg ck range, 0: the result is bg, 1: the result is fg"
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: SR_SCAL_ROTATE
          description: Scaling and rotating coefficient register
          addressOffset: 100
          size: 32
          resetValue: 4097
          fields:
            - name: SR_SCAL_X_INT
              description: The integrated part of scaling coefficient in X direction.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SR_SCAL_X_FRAG
              description: The fragment part of scaling coefficient in X direction.
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: SR_SCAL_Y_INT
              description: The integrated part of scaling coefficient in Y direction.
              bitOffset: 12
              bitWidth: 8
              access: read-write
            - name: SR_SCAL_Y_FRAG
              description: The fragment part of scaling coefficient in Y direction.
              bitOffset: 20
              bitWidth: 4
              access: read-write
            - name: SR_ROTATE_ANGLE
              description: "The rotate angle. 0: 0 degree. 1: 90 degree. 2: 180 degree. 3: 270 degree."
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: SCAL_ROTATE_RST
              description: Write 1 then write 0 to this bit to reset scaling and rotating engine.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SCAL_ROTATE_START
              description: Write 1 to enable scaling and rotating engine after parameter is configured.
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: SR_MIRROR_X
              description: "Image mirror in X direction. 0: disable, 1: enable"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SR_MIRROR_Y
              description: "Image mirror in Y direction. 0: disable, 1: enable"
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: SR_MEM_PD
          description: SR memory power done register
          addressOffset: 104
          size: 32
          fields:
            - name: SR_MEM_CLK_ENA
              description: "Set this bit to force clock enable of scaling and rotating engine's data memory."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SR_MEM_FORCE_PD
              description: "Set this bit to force power down scaling and rotating engine's data memory."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SR_MEM_FORCE_PU
              description: "Set this bit to force power up scaling and rotating engine's data memory."
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: REG_CONF
          description: Register clock enable register
          addressOffset: 108
          size: 32
          fields:
            - name: CLK_EN
              description: PPA register clock gate enable signal.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: CLUT_CNT
          description: BLEND CLUT write counter register
          addressOffset: 112
          size: 32
          fields:
            - name: BLEND0_CLUT_CNT
              description: The write data counter of BLEND0 CLUT in fifo mode.
              bitOffset: 0
              bitWidth: 9
              access: read-only
            - name: BLEND1_CLUT_CNT
              description: The write data counter of BLEND1 CLUT in fifo mode.
              bitOffset: 9
              bitWidth: 9
              access: read-only
      - register:
          name: BLEND_ST
          description: Blending engine status register
          addressOffset: 116
          size: 32
          fields:
            - name: BLEND_SIZE_DIFF_ST
              description: "1: indicate the size of two image is different."
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: SR_PARAM_ERR_ST
          description: Scaling and rotating coefficient error register
          addressOffset: 120
          size: 32
          fields:
            - name: TX_DSCR_VB_ERR_ST
              description: The error is that the scaled VB plus the offset of Y coordinate in 2DDMA receive descriptor is larger than VA in 2DDMA receive descriptor.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_DSCR_HB_ERR_ST
              description: The error is that the scaled HB plus the offset of X coordinate in 2DDMA receive descriptor is larger than HA in 2DDMA receive descriptor.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: Y_RX_SCAL_EQUAL_0_ERR_ST
              description: The error is that the PPA_SR_SCAL_Y_INT and PPA_SR_CAL_Y_FRAG both are 0.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: RX_DSCR_VB_ERR_ST
              description: The error is that VB in 2DDMA receive descriptor plus the offset of Y coordinate in 2DDMA transmit descriptor is larger than VA in 2DDMA transmit descriptor
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: YDST_LEN_TOO_SAMLL_ERR_ST
              description: The error is that the scaled image width is 0. For example.  when source width is 14. scaled value is 1/16. and no rotate operation. then scaled width would be 0 as the result would be floored.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: YDST_LEN_TOO_LARGE_ERR_ST
              description: The error is that the scaled width is larger than (2^13 - 1).
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: X_RX_SCAL_EQUAL_0_ERR_ST
              description: The error is that the scaled image height is 0.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: RX_DSCR_HB_ERR_ST
              description: The error is that the HB in 2DDMA transmit descriptor plus the offset of X coordinate in 2DDMA transmit descriptor is larger than HA in 2DDMA transmit descriptor.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: XDST_LEN_TOO_SAMLL_ERR_ST
              description: The error is that the scaled image height is 0. For example.  when source height is 14. scaled value is 1/16. and no rotate operation. then scaled height would be 0 as the result would be floored.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: XDST_LEN_TOO_LARGE_ERR_ST
              description: The error is that the scaled image height is larger than (2^13 - 1).
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: X_YUV420_RX_SCALE_ERR_ST
              description: The error is that the ha/hb/x param in dma2d descriptor is an odd num when enable yuv420 rx
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: Y_YUV420_RX_SCALE_ERR_ST
              description: The error is that the va/vb/y param in dma2d descriptor is an odd num when enable yuv420 rx
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: X_YUV420_TX_SCALE_ERR_ST
              description: The error is that the ha/hb/x param in dma2d descriptor is an odd num when enable yuv420 tx
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: Y_YUV420_TX_SCALE_ERR_ST
              description: The error is that the va/vb/y param in dma2d descriptor is an odd num when enable yuv420 tx
              bitOffset: 13
              bitWidth: 1
              access: read-only
      - register:
          name: SR_STATUS
          description: SR FSM register
          addressOffset: 124
          size: 32
          fields:
            - name: SR_RX_DSCR_SAMPLE_STATE
              description: Reserved.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: SR_RX_SCAN_STATE
              description: Reserved.
              bitOffset: 2
              bitWidth: 2
              access: read-only
            - name: SR_TX_DSCR_SAMPLE_STATE
              description: Reserved.
              bitOffset: 4
              bitWidth: 2
              access: read-only
            - name: SR_TX_SCAN_STATE
              description: Reserved.
              bitOffset: 6
              bitWidth: 3
              access: read-only
      - register:
          name: ECO_LOW
          description: Reserved.
          addressOffset: 128
          size: 32
          fields:
            - name: RND_ECO_LOW
              description: Reserved.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ECO_HIGH
          description: Reserved.
          addressOffset: 132
          size: 32
          resetValue: 4294967295
          fields:
            - name: RND_ECO_HIGH
              description: Reserved.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ECO_CELL_CTRL
          description: Reserved.
          addressOffset: 136
          size: 32
          fields:
            - name: RDN_RESULT
              description: Reserved.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: RDN_ENA
              description: Reserved.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: SRAM_CTRL
          description: PPA SRAM Control Register
          addressOffset: 140
          size: 32
          resetValue: 4896
          fields:
            - name: MEM_AUX_CTRL
              description: Control signals
              bitOffset: 0
              bitWidth: 14
              access: read-write
      - register:
          name: DATE
          description: PPA Version register
          addressOffset: 256
          size: 32
          resetValue: 36716609
          fields:
            - name: DATE
              description: register version.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: PVT
    description: PVT Peripheral
    groupName: PVT
    baseAddress: 1342824448
    addressBlock:
      - offset: 0
        size: 496
        usage: registers
    registers:
      - register:
          name: PMUP_BITMAP_HIGH0
          description: select valid pvt channel
          addressOffset: 0
          size: 32
          fields:
            - name: PUMP_BITMAP_HIGH0
              description: select valid high channel0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PMUP_BITMAP_HIGH1
          description: select valid pvt channel
          addressOffset: 4
          size: 32
          fields:
            - name: PUMP_BITMAP_HIGH1
              description: select valid high channel1
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PMUP_BITMAP_HIGH2
          description: select valid pvt channel
          addressOffset: 8
          size: 32
          fields:
            - name: PUMP_BITMAP_HIGH2
              description: select valid high channel2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PMUP_BITMAP_HIGH3
          description: select valid pvt channel
          addressOffset: 12
          size: 32
          fields:
            - name: PUMP_BITMAP_HIGH3
              description: select valid high channel3
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PMUP_BITMAP_HIGH4
          description: select valid pvt channel
          addressOffset: 16
          size: 32
          fields:
            - name: PUMP_BITMAP_HIGH4
              description: select valid high channel4
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PMUP_BITMAP_LOW0
          description: select valid pvt channel
          addressOffset: 20
          size: 32
          fields:
            - name: PUMP_BITMAP_LOW0
              description: select valid low channel0
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PMUP_BITMAP_LOW1
          description: select valid pvt channel
          addressOffset: 24
          size: 32
          fields:
            - name: PUMP_BITMAP_LOW1
              description: select valid low channel1
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PMUP_BITMAP_LOW2
          description: select valid pvt channel
          addressOffset: 28
          size: 32
          fields:
            - name: PUMP_BITMAP_LOW2
              description: select valid low channel2
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PMUP_BITMAP_LOW3
          description: select valid pvt channel
          addressOffset: 32
          size: 32
          fields:
            - name: PUMP_BITMAP_LOW3
              description: select valid low channel3
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PMUP_BITMAP_LOW4
          description: select valid pvt channel
          addressOffset: 36
          size: 32
          fields:
            - name: PUMP_BITMAP_LOW4
              description: select valid low channel4
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: PMUP_DRV_CFG
          description: configure pump drv
          addressOffset: 40
          size: 32
          fields:
            - name: PUMP_EN
              description: configure pvt charge xpd
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: force register clken
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: PUMP_DRV4
              description: configure cmd4 drv
              bitOffset: 11
              bitWidth: 4
              access: read-write
            - name: PUMP_DRV3
              description: configure cmd3 drv
              bitOffset: 15
              bitWidth: 4
              access: read-write
            - name: PUMP_DRV2
              description: configure cmd2 drv
              bitOffset: 19
              bitWidth: 4
              access: read-write
            - name: PUMP_DRV1
              description: configure cmd1 drv
              bitOffset: 23
              bitWidth: 4
              access: read-write
            - name: PUMP_DRV0
              description: configure cmd0 drv
              bitOffset: 27
              bitWidth: 4
              access: read-write
      - register:
          name: PMUP_CHANNEL_CFG
          description: configure the code of valid pump channel code
          addressOffset: 44
          size: 32
          fields:
            - name: PUMP_CHANNEL_CODE4
              description: configure cmd4 code
              bitOffset: 7
              bitWidth: 5
              access: read-write
            - name: PUMP_CHANNEL_CODE3
              description: configure cmd3 code
              bitOffset: 12
              bitWidth: 5
              access: read-write
            - name: PUMP_CHANNEL_CODE2
              description: configure cmd2 code
              bitOffset: 17
              bitWidth: 5
              access: read-write
            - name: PUMP_CHANNEL_CODE1
              description: configure cmd1 code
              bitOffset: 22
              bitWidth: 5
              access: read-write
            - name: PUMP_CHANNEL_CODE0
              description: configure cmd0 code
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: CLK_CFG
          description: configure pvt clk
          addressOffset: 48
          size: 32
          fields:
            - name: PUMP_CLK_DIV_NUM
              description: needs field desc
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: MONITOR_CLK_PVT_EN
              description: needs field desc
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CLK_SEL
              description: select pvt clk
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: DBIAS_CHANNEL_SEL0
          description: needs desc
          addressOffset: 52
          size: 32
          resetValue: 2164392960
          fields:
            - name: DBIAS_CHANNEL3_SEL
              description: needs field desc
              bitOffset: 4
              bitWidth: 7
              access: read-write
            - name: DBIAS_CHANNEL2_SEL
              description: needs field desc
              bitOffset: 11
              bitWidth: 7
              access: read-write
            - name: DBIAS_CHANNEL1_SEL
              description: needs field desc
              bitOffset: 18
              bitWidth: 7
              access: read-write
            - name: DBIAS_CHANNEL0_SEL
              description: needs field desc
              bitOffset: 25
              bitWidth: 7
              access: read-write
      - register:
          name: DBIAS_CHANNEL_SEL1
          description: needs desc
          addressOffset: 56
          size: 32
          resetValue: 2147483648
          fields:
            - name: DBIAS_CHANNEL4_SEL
              description: needs field desc
              bitOffset: 25
              bitWidth: 7
              access: read-write
      - register:
          name: DBIAS_CHANNEL0_SEL
          description: needs desc
          addressOffset: 60
          size: 32
          fields:
            - name: DBIAS_CHANNEL0_CFG
              description: needs field desc
              bitOffset: 0
              bitWidth: 17
              access: read-write
      - register:
          name: DBIAS_CHANNEL1_SEL
          description: needs desc
          addressOffset: 64
          size: 32
          fields:
            - name: DBIAS_CHANNEL1_CFG
              description: needs field desc
              bitOffset: 0
              bitWidth: 17
              access: read-write
      - register:
          name: DBIAS_CHANNEL2_SEL
          description: needs desc
          addressOffset: 68
          size: 32
          fields:
            - name: DBIAS_CHANNEL2_CFG
              description: needs field desc
              bitOffset: 0
              bitWidth: 17
              access: read-write
      - register:
          name: DBIAS_CHANNEL3_SEL
          description: needs desc
          addressOffset: 72
          size: 32
          fields:
            - name: DBIAS_CHANNEL3_CFG
              description: needs field desc
              bitOffset: 0
              bitWidth: 17
              access: read-write
      - register:
          name: DBIAS_CHANNEL4_SEL
          description: needs desc
          addressOffset: 76
          size: 32
          fields:
            - name: DBIAS_CHANNEL4_CFG
              description: needs field desc
              bitOffset: 0
              bitWidth: 17
              access: read-write
      - register:
          name: DBIAS_CMD0
          description: needs desc
          addressOffset: 80
          size: 32
          fields:
            - name: DBIAS_CMD0
              description: needs field desc
              bitOffset: 0
              bitWidth: 17
              access: read-write
      - register:
          name: DBIAS_CMD1
          description: needs desc
          addressOffset: 84
          size: 32
          fields:
            - name: DBIAS_CMD1
              description: needs field desc
              bitOffset: 0
              bitWidth: 17
              access: read-write
      - register:
          name: DBIAS_CMD2
          description: needs desc
          addressOffset: 88
          size: 32
          fields:
            - name: DBIAS_CMD2
              description: needs field desc
              bitOffset: 0
              bitWidth: 17
              access: read-write
      - register:
          name: DBIAS_CMD3
          description: needs desc
          addressOffset: 92
          size: 32
          fields:
            - name: DBIAS_CMD3
              description: needs field desc
              bitOffset: 0
              bitWidth: 17
              access: read-write
      - register:
          name: DBIAS_CMD4
          description: needs desc
          addressOffset: 96
          size: 32
          fields:
            - name: DBIAS_CMD4
              description: needs field desc
              bitOffset: 0
              bitWidth: 17
              access: read-write
      - register:
          name: DBIAS_TIMER
          description: needs desc
          addressOffset: 100
          size: 32
          resetValue: 2147450880
          fields:
            - name: TIMER_TARGET
              description: needs field desc
              bitOffset: 15
              bitWidth: 16
              access: read-write
            - name: TIMER_EN
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: COMB_PD_SITE0_UNIT0_VT0_CONF1
          description: needs desc
          addressOffset: 104
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT0_PD_SITE0_UNIT0
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT0_PD_SITE0_UNIT0
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT0_PD_SITE0_UNIT0
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT0_PD_SITE0_UNIT0
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT0_PD_SITE0_UNIT0
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE0_UNIT1_VT0_CONF1
          description: needs desc
          addressOffset: 108
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT0_PD_SITE0_UNIT1
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT0_PD_SITE0_UNIT1
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT0_PD_SITE0_UNIT1
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT0_PD_SITE0_UNIT1
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT0_PD_SITE0_UNIT1
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE0_UNIT2_VT0_CONF1
          description: needs desc
          addressOffset: 112
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT0_PD_SITE0_UNIT2
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT0_PD_SITE0_UNIT2
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT0_PD_SITE0_UNIT2
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT0_PD_SITE0_UNIT2
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT0_PD_SITE0_UNIT2
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE0_UNIT3_VT0_CONF1
          description: needs desc
          addressOffset: 116
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT0_PD_SITE0_UNIT3
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT0_PD_SITE0_UNIT3
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT0_PD_SITE0_UNIT3
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT0_PD_SITE0_UNIT3
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT0_PD_SITE0_UNIT3
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE0_UNIT0_VT1_CONF1
          description: needs desc
          addressOffset: 120
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT1_PD_SITE0_UNIT0
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT1_PD_SITE0_UNIT0
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT1_PD_SITE0_UNIT0
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT1_PD_SITE0_UNIT0
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT1_PD_SITE0_UNIT0
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE0_UNIT1_VT1_CONF1
          description: needs desc
          addressOffset: 124
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT1_PD_SITE0_UNIT1
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT1_PD_SITE0_UNIT1
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT1_PD_SITE0_UNIT1
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT1_PD_SITE0_UNIT1
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT1_PD_SITE0_UNIT1
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE0_UNIT2_VT1_CONF1
          description: needs desc
          addressOffset: 128
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT1_PD_SITE0_UNIT2
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT1_PD_SITE0_UNIT2
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT1_PD_SITE0_UNIT2
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT1_PD_SITE0_UNIT2
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT1_PD_SITE0_UNIT2
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE0_UNIT3_VT1_CONF1
          description: needs desc
          addressOffset: 132
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT1_PD_SITE0_UNIT3
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT1_PD_SITE0_UNIT3
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT1_PD_SITE0_UNIT3
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT1_PD_SITE0_UNIT3
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT1_PD_SITE0_UNIT3
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE0_UNIT0_VT2_CONF1
          description: needs desc
          addressOffset: 136
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT2_PD_SITE0_UNIT0
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT2_PD_SITE0_UNIT0
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT2_PD_SITE0_UNIT0
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT2_PD_SITE0_UNIT0
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT2_PD_SITE0_UNIT0
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE0_UNIT1_VT2_CONF1
          description: needs desc
          addressOffset: 140
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT2_PD_SITE0_UNIT1
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT2_PD_SITE0_UNIT1
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT2_PD_SITE0_UNIT1
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT2_PD_SITE0_UNIT1
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT2_PD_SITE0_UNIT1
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE0_UNIT2_VT2_CONF1
          description: needs desc
          addressOffset: 144
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT2_PD_SITE0_UNIT2
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT2_PD_SITE0_UNIT2
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT2_PD_SITE0_UNIT2
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT2_PD_SITE0_UNIT2
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT2_PD_SITE0_UNIT2
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE0_UNIT3_VT2_CONF1
          description: needs desc
          addressOffset: 148
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT2_PD_SITE0_UNIT3
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT2_PD_SITE0_UNIT3
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT2_PD_SITE0_UNIT3
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT2_PD_SITE0_UNIT3
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT2_PD_SITE0_UNIT3
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE1_UNIT0_VT0_CONF1
          description: needs desc
          addressOffset: 152
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT0_PD_SITE1_UNIT0
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT0_PD_SITE1_UNIT0
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT0_PD_SITE1_UNIT0
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT0_PD_SITE1_UNIT0
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT0_PD_SITE1_UNIT0
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE1_UNIT1_VT0_CONF1
          description: needs desc
          addressOffset: 156
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT0_PD_SITE1_UNIT1
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT0_PD_SITE1_UNIT1
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT0_PD_SITE1_UNIT1
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT0_PD_SITE1_UNIT1
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT0_PD_SITE1_UNIT1
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE1_UNIT2_VT0_CONF1
          description: needs desc
          addressOffset: 160
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT0_PD_SITE1_UNIT2
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT0_PD_SITE1_UNIT2
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT0_PD_SITE1_UNIT2
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT0_PD_SITE1_UNIT2
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT0_PD_SITE1_UNIT2
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE1_UNIT3_VT0_CONF1
          description: needs desc
          addressOffset: 164
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT0_PD_SITE1_UNIT3
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT0_PD_SITE1_UNIT3
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT0_PD_SITE1_UNIT3
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT0_PD_SITE1_UNIT3
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT0_PD_SITE1_UNIT3
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE1_UNIT0_VT1_CONF1
          description: needs desc
          addressOffset: 168
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT1_PD_SITE1_UNIT0
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT1_PD_SITE1_UNIT0
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT1_PD_SITE1_UNIT0
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT1_PD_SITE1_UNIT0
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT1_PD_SITE1_UNIT0
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE1_UNIT1_VT1_CONF1
          description: needs desc
          addressOffset: 172
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT1_PD_SITE1_UNIT1
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT1_PD_SITE1_UNIT1
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT1_PD_SITE1_UNIT1
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT1_PD_SITE1_UNIT1
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT1_PD_SITE1_UNIT1
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE1_UNIT2_VT1_CONF1
          description: needs desc
          addressOffset: 176
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT1_PD_SITE1_UNIT2
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT1_PD_SITE1_UNIT2
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT1_PD_SITE1_UNIT2
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT1_PD_SITE1_UNIT2
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT1_PD_SITE1_UNIT2
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE1_UNIT3_VT1_CONF1
          description: needs desc
          addressOffset: 180
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT1_PD_SITE1_UNIT3
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT1_PD_SITE1_UNIT3
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT1_PD_SITE1_UNIT3
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT1_PD_SITE1_UNIT3
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT1_PD_SITE1_UNIT3
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE1_UNIT0_VT2_CONF1
          description: needs desc
          addressOffset: 184
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT2_PD_SITE1_UNIT0
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT2_PD_SITE1_UNIT0
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT2_PD_SITE1_UNIT0
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT2_PD_SITE1_UNIT0
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT2_PD_SITE1_UNIT0
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE1_UNIT1_VT2_CONF1
          description: needs desc
          addressOffset: 188
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT2_PD_SITE1_UNIT1
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT2_PD_SITE1_UNIT1
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT2_PD_SITE1_UNIT1
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT2_PD_SITE1_UNIT1
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT2_PD_SITE1_UNIT1
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE1_UNIT2_VT2_CONF1
          description: needs desc
          addressOffset: 192
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT2_PD_SITE1_UNIT2
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT2_PD_SITE1_UNIT2
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT2_PD_SITE1_UNIT2
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT2_PD_SITE1_UNIT2
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT2_PD_SITE1_UNIT2
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE1_UNIT3_VT2_CONF1
          description: needs desc
          addressOffset: 196
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT2_PD_SITE1_UNIT3
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT2_PD_SITE1_UNIT3
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT2_PD_SITE1_UNIT3
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT2_PD_SITE1_UNIT3
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT2_PD_SITE1_UNIT3
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE2_UNIT0_VT0_CONF1
          description: needs desc
          addressOffset: 200
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT0_PD_SITE2_UNIT0
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT0_PD_SITE2_UNIT0
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT0_PD_SITE2_UNIT0
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT0_PD_SITE2_UNIT0
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT0_PD_SITE2_UNIT0
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE2_UNIT1_VT0_CONF1
          description: needs desc
          addressOffset: 204
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT0_PD_SITE2_UNIT1
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT0_PD_SITE2_UNIT1
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT0_PD_SITE2_UNIT1
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT0_PD_SITE2_UNIT1
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT0_PD_SITE2_UNIT1
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE2_UNIT2_VT0_CONF1
          description: needs desc
          addressOffset: 208
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT0_PD_SITE2_UNIT2
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT0_PD_SITE2_UNIT2
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT0_PD_SITE2_UNIT2
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT0_PD_SITE2_UNIT2
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT0_PD_SITE2_UNIT2
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE2_UNIT3_VT0_CONF1
          description: needs desc
          addressOffset: 212
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT0_PD_SITE2_UNIT3
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT0_PD_SITE2_UNIT3
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT0_PD_SITE2_UNIT3
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT0_PD_SITE2_UNIT3
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT0_PD_SITE2_UNIT3
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE2_UNIT0_VT1_CONF1
          description: needs desc
          addressOffset: 216
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT1_PD_SITE2_UNIT0
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT1_PD_SITE2_UNIT0
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT1_PD_SITE2_UNIT0
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT1_PD_SITE2_UNIT0
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT1_PD_SITE2_UNIT0
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE2_UNIT1_VT1_CONF1
          description: needs desc
          addressOffset: 220
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT1_PD_SITE2_UNIT1
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT1_PD_SITE2_UNIT1
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT1_PD_SITE2_UNIT1
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT1_PD_SITE2_UNIT1
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT1_PD_SITE2_UNIT1
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE2_UNIT2_VT1_CONF1
          description: needs desc
          addressOffset: 224
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT1_PD_SITE2_UNIT2
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT1_PD_SITE2_UNIT2
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT1_PD_SITE2_UNIT2
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT1_PD_SITE2_UNIT2
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT1_PD_SITE2_UNIT2
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE2_UNIT3_VT1_CONF1
          description: needs desc
          addressOffset: 228
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT1_PD_SITE2_UNIT3
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT1_PD_SITE2_UNIT3
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT1_PD_SITE2_UNIT3
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT1_PD_SITE2_UNIT3
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT1_PD_SITE2_UNIT3
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE2_UNIT0_VT2_CONF1
          description: needs desc
          addressOffset: 232
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT2_PD_SITE2_UNIT0
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT2_PD_SITE2_UNIT0
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT2_PD_SITE2_UNIT0
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT2_PD_SITE2_UNIT0
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT2_PD_SITE2_UNIT0
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE2_UNIT1_VT2_CONF1
          description: needs desc
          addressOffset: 236
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT2_PD_SITE2_UNIT1
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT2_PD_SITE2_UNIT1
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT2_PD_SITE2_UNIT1
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT2_PD_SITE2_UNIT1
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT2_PD_SITE2_UNIT1
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE2_UNIT2_VT2_CONF1
          description: needs desc
          addressOffset: 240
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT2_PD_SITE2_UNIT2
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT2_PD_SITE2_UNIT2
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT2_PD_SITE2_UNIT2
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT2_PD_SITE2_UNIT2
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT2_PD_SITE2_UNIT2
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE2_UNIT3_VT2_CONF1
          description: needs desc
          addressOffset: 244
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT2_PD_SITE2_UNIT3
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT2_PD_SITE2_UNIT3
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT2_PD_SITE2_UNIT3
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT2_PD_SITE2_UNIT3
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT2_PD_SITE2_UNIT3
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE3_UNIT0_VT0_CONF1
          description: needs desc
          addressOffset: 248
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT0_PD_SITE3_UNIT0
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT0_PD_SITE3_UNIT0
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT0_PD_SITE3_UNIT0
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT0_PD_SITE3_UNIT0
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT0_PD_SITE3_UNIT0
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE3_UNIT1_VT0_CONF1
          description: needs desc
          addressOffset: 252
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT0_PD_SITE3_UNIT1
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT0_PD_SITE3_UNIT1
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT0_PD_SITE3_UNIT1
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT0_PD_SITE3_UNIT1
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT0_PD_SITE3_UNIT1
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE3_UNIT2_VT0_CONF1
          description: needs desc
          addressOffset: 256
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT0_PD_SITE3_UNIT2
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT0_PD_SITE3_UNIT2
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT0_PD_SITE3_UNIT2
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT0_PD_SITE3_UNIT2
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT0_PD_SITE3_UNIT2
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE3_UNIT3_VT0_CONF1
          description: needs desc
          addressOffset: 260
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT0_PD_SITE3_UNIT3
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT0_PD_SITE3_UNIT3
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT0_PD_SITE3_UNIT3
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT0_PD_SITE3_UNIT3
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT0_PD_SITE3_UNIT3
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE3_UNIT0_VT1_CONF1
          description: needs desc
          addressOffset: 264
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT1_PD_SITE3_UNIT0
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT1_PD_SITE3_UNIT0
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT1_PD_SITE3_UNIT0
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT1_PD_SITE3_UNIT0
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT1_PD_SITE3_UNIT0
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE3_UNIT1_VT1_CONF1
          description: needs desc
          addressOffset: 268
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT1_PD_SITE3_UNIT1
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT1_PD_SITE3_UNIT1
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT1_PD_SITE3_UNIT1
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT1_PD_SITE3_UNIT1
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT1_PD_SITE3_UNIT1
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE3_UNIT2_VT1_CONF1
          description: needs desc
          addressOffset: 272
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT1_PD_SITE3_UNIT2
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT1_PD_SITE3_UNIT2
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT1_PD_SITE3_UNIT2
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT1_PD_SITE3_UNIT2
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT1_PD_SITE3_UNIT2
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE3_UNIT3_VT1_CONF1
          description: needs desc
          addressOffset: 276
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT1_PD_SITE3_UNIT3
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT1_PD_SITE3_UNIT3
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT1_PD_SITE3_UNIT3
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT1_PD_SITE3_UNIT3
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT1_PD_SITE3_UNIT3
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE3_UNIT0_VT2_CONF1
          description: needs desc
          addressOffset: 280
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT2_PD_SITE3_UNIT0
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT2_PD_SITE3_UNIT0
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT2_PD_SITE3_UNIT0
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT2_PD_SITE3_UNIT0
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT2_PD_SITE3_UNIT0
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE3_UNIT1_VT2_CONF1
          description: needs desc
          addressOffset: 284
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT2_PD_SITE3_UNIT1
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT2_PD_SITE3_UNIT1
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT2_PD_SITE3_UNIT1
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT2_PD_SITE3_UNIT1
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT2_PD_SITE3_UNIT1
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE3_UNIT2_VT2_CONF1
          description: needs desc
          addressOffset: 288
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT2_PD_SITE3_UNIT2
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT2_PD_SITE3_UNIT2
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT2_PD_SITE3_UNIT2
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT2_PD_SITE3_UNIT2
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT2_PD_SITE3_UNIT2
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE3_UNIT3_VT2_CONF1
          description: needs desc
          addressOffset: 292
          size: 32
          resetValue: 80
          fields:
            - name: MONITOR_EN_VT2_PD_SITE3_UNIT3
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TIMING_ERR_CNT_CLR_VT2_PD_SITE3_UNIT3
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DELAY_LIMIT_VT2_PD_SITE3_UNIT3
              description: needs field desc
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: DELAY_NUM_O_VT2_PD_SITE3_UNIT3
              description: needs field desc
              bitOffset: 23
              bitWidth: 8
              access: read-only
            - name: TIMING_ERR_VT2_PD_SITE3_UNIT3
              description: needs field desc
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: COMB_PD_SITE0_UNIT0_VT0_CONF2
          description: needs desc
          addressOffset: 296
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT0_PD_SITE0_UNIT0
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT0_PD_SITE0_UNIT0
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT0_PD_SITE0_UNIT0
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE0_UNIT1_VT0_CONF2
          description: needs desc
          addressOffset: 300
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT0_PD_SITE0_UNIT1
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT0_PD_SITE0_UNIT1
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT0_PD_SITE0_UNIT1
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE0_UNIT2_VT0_CONF2
          description: needs desc
          addressOffset: 304
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT0_PD_SITE0_UNIT2
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT0_PD_SITE0_UNIT2
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT0_PD_SITE0_UNIT2
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE0_UNIT3_VT0_CONF2
          description: needs desc
          addressOffset: 308
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT0_PD_SITE0_UNIT3
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT0_PD_SITE0_UNIT3
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT0_PD_SITE0_UNIT3
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE0_UNIT0_VT1_CONF2
          description: needs desc
          addressOffset: 312
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT1_PD_SITE0_UNIT0
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT1_PD_SITE0_UNIT0
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT1_PD_SITE0_UNIT0
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE0_UNIT1_VT1_CONF2
          description: needs desc
          addressOffset: 316
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT1_PD_SITE0_UNIT1
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT1_PD_SITE0_UNIT1
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT1_PD_SITE0_UNIT1
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE0_UNIT2_VT1_CONF2
          description: needs desc
          addressOffset: 320
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT1_PD_SITE0_UNIT2
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT1_PD_SITE0_UNIT2
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT1_PD_SITE0_UNIT2
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE0_UNIT3_VT1_CONF2
          description: needs desc
          addressOffset: 324
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT1_PD_SITE0_UNIT3
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT1_PD_SITE0_UNIT3
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT1_PD_SITE0_UNIT3
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE0_UNIT0_VT2_CONF2
          description: needs desc
          addressOffset: 328
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT2_PD_SITE0_UNIT0
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT2_PD_SITE0_UNIT0
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT2_PD_SITE0_UNIT0
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE0_UNIT1_VT2_CONF2
          description: needs desc
          addressOffset: 332
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT2_PD_SITE0_UNIT1
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT2_PD_SITE0_UNIT1
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT2_PD_SITE0_UNIT1
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE0_UNIT2_VT2_CONF2
          description: needs desc
          addressOffset: 336
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT2_PD_SITE0_UNIT2
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT2_PD_SITE0_UNIT2
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT2_PD_SITE0_UNIT2
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE0_UNIT3_VT2_CONF2
          description: needs desc
          addressOffset: 340
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT2_PD_SITE0_UNIT3
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT2_PD_SITE0_UNIT3
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT2_PD_SITE0_UNIT3
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE1_UNIT0_VT0_CONF2
          description: needs desc
          addressOffset: 344
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT0_PD_SITE1_UNIT0
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT0_PD_SITE1_UNIT0
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT0_PD_SITE1_UNIT0
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE1_UNIT1_VT0_CONF2
          description: needs desc
          addressOffset: 348
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT0_PD_SITE1_UNIT1
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT0_PD_SITE1_UNIT1
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT0_PD_SITE1_UNIT1
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE1_UNIT2_VT0_CONF2
          description: needs desc
          addressOffset: 352
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT0_PD_SITE1_UNIT2
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT0_PD_SITE1_UNIT2
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT0_PD_SITE1_UNIT2
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE1_UNIT3_VT0_CONF2
          description: needs desc
          addressOffset: 356
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT0_PD_SITE1_UNIT3
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT0_PD_SITE1_UNIT3
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT0_PD_SITE1_UNIT3
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE1_UNIT0_VT1_CONF2
          description: needs desc
          addressOffset: 360
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT1_PD_SITE1_UNIT0
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT1_PD_SITE1_UNIT0
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT1_PD_SITE1_UNIT0
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE1_UNIT1_VT1_CONF2
          description: needs desc
          addressOffset: 364
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT1_PD_SITE1_UNIT1
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT1_PD_SITE1_UNIT1
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT1_PD_SITE1_UNIT1
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE1_UNIT2_VT1_CONF2
          description: needs desc
          addressOffset: 368
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT1_PD_SITE1_UNIT2
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT1_PD_SITE1_UNIT2
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT1_PD_SITE1_UNIT2
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE1_UNIT3_VT1_CONF2
          description: needs desc
          addressOffset: 372
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT1_PD_SITE1_UNIT3
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT1_PD_SITE1_UNIT3
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT1_PD_SITE1_UNIT3
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE1_UNIT0_VT2_CONF2
          description: needs desc
          addressOffset: 376
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT2_PD_SITE1_UNIT0
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT2_PD_SITE1_UNIT0
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT2_PD_SITE1_UNIT0
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE1_UNIT1_VT2_CONF2
          description: needs desc
          addressOffset: 380
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT2_PD_SITE1_UNIT1
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT2_PD_SITE1_UNIT1
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT2_PD_SITE1_UNIT1
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE1_UNIT2_VT2_CONF2
          description: needs desc
          addressOffset: 384
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT2_PD_SITE1_UNIT2
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT2_PD_SITE1_UNIT2
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT2_PD_SITE1_UNIT2
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE1_UNIT3_VT2_CONF2
          description: needs desc
          addressOffset: 388
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT2_PD_SITE1_UNIT3
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT2_PD_SITE1_UNIT3
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT2_PD_SITE1_UNIT3
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE2_UNIT0_VT0_CONF2
          description: needs desc
          addressOffset: 392
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT0_PD_SITE2_UNIT0
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT0_PD_SITE2_UNIT0
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT0_PD_SITE2_UNIT0
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE2_UNIT1_VT0_CONF2
          description: needs desc
          addressOffset: 396
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT0_PD_SITE2_UNIT1
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT0_PD_SITE2_UNIT1
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT0_PD_SITE2_UNIT1
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE2_UNIT2_VT0_CONF2
          description: needs desc
          addressOffset: 400
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT0_PD_SITE2_UNIT2
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT0_PD_SITE2_UNIT2
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT0_PD_SITE2_UNIT2
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE2_UNIT3_VT0_CONF2
          description: needs desc
          addressOffset: 404
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT0_PD_SITE2_UNIT3
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT0_PD_SITE2_UNIT3
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT0_PD_SITE2_UNIT3
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE2_UNIT0_VT1_CONF2
          description: needs desc
          addressOffset: 408
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT1_PD_SITE2_UNIT0
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT1_PD_SITE2_UNIT0
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT1_PD_SITE2_UNIT0
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE2_UNIT1_VT1_CONF2
          description: needs desc
          addressOffset: 412
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT1_PD_SITE2_UNIT1
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT1_PD_SITE2_UNIT1
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT1_PD_SITE2_UNIT1
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE2_UNIT2_VT1_CONF2
          description: needs desc
          addressOffset: 416
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT1_PD_SITE2_UNIT2
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT1_PD_SITE2_UNIT2
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT1_PD_SITE2_UNIT2
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE2_UNIT3_VT1_CONF2
          description: needs desc
          addressOffset: 420
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT1_PD_SITE2_UNIT3
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT1_PD_SITE2_UNIT3
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT1_PD_SITE2_UNIT3
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE2_UNIT0_VT2_CONF2
          description: needs desc
          addressOffset: 424
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT2_PD_SITE2_UNIT0
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT2_PD_SITE2_UNIT0
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT2_PD_SITE2_UNIT0
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE2_UNIT1_VT2_CONF2
          description: needs desc
          addressOffset: 428
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT2_PD_SITE2_UNIT1
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT2_PD_SITE2_UNIT1
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT2_PD_SITE2_UNIT1
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE2_UNIT2_VT2_CONF2
          description: needs desc
          addressOffset: 432
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT2_PD_SITE2_UNIT2
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT2_PD_SITE2_UNIT2
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT2_PD_SITE2_UNIT2
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE2_UNIT3_VT2_CONF2
          description: needs desc
          addressOffset: 436
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT2_PD_SITE2_UNIT3
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT2_PD_SITE2_UNIT3
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT2_PD_SITE2_UNIT3
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE3_UNIT0_VT0_CONF2
          description: needs desc
          addressOffset: 440
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT0_PD_SITE3_UNIT0
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT0_PD_SITE3_UNIT0
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT0_PD_SITE3_UNIT0
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE3_UNIT1_VT0_CONF2
          description: needs desc
          addressOffset: 444
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT0_PD_SITE3_UNIT1
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT0_PD_SITE3_UNIT1
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT0_PD_SITE3_UNIT1
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE3_UNIT2_VT0_CONF2
          description: needs desc
          addressOffset: 448
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT0_PD_SITE3_UNIT2
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT0_PD_SITE3_UNIT2
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT0_PD_SITE3_UNIT2
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE3_UNIT3_VT0_CONF2
          description: needs desc
          addressOffset: 452
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT0_PD_SITE3_UNIT3
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT0_PD_SITE3_UNIT3
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT0_PD_SITE3_UNIT3
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE3_UNIT0_VT1_CONF2
          description: needs desc
          addressOffset: 456
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT1_PD_SITE3_UNIT0
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT1_PD_SITE3_UNIT0
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT1_PD_SITE3_UNIT0
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE3_UNIT1_VT1_CONF2
          description: needs desc
          addressOffset: 460
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT1_PD_SITE3_UNIT1
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT1_PD_SITE3_UNIT1
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT1_PD_SITE3_UNIT1
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE3_UNIT2_VT1_CONF2
          description: needs desc
          addressOffset: 464
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT1_PD_SITE3_UNIT2
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT1_PD_SITE3_UNIT2
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT1_PD_SITE3_UNIT2
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE3_UNIT3_VT1_CONF2
          description: needs desc
          addressOffset: 468
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT1_PD_SITE3_UNIT3
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT1_PD_SITE3_UNIT3
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT1_PD_SITE3_UNIT3
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE3_UNIT0_VT2_CONF2
          description: needs desc
          addressOffset: 472
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT2_PD_SITE3_UNIT0
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT2_PD_SITE3_UNIT0
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT2_PD_SITE3_UNIT0
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE3_UNIT1_VT2_CONF2
          description: needs desc
          addressOffset: 476
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT2_PD_SITE3_UNIT1
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT2_PD_SITE3_UNIT1
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT2_PD_SITE3_UNIT1
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE3_UNIT2_VT2_CONF2
          description: needs desc
          addressOffset: 480
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT2_PD_SITE3_UNIT2
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT2_PD_SITE3_UNIT2
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT2_PD_SITE3_UNIT2
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: COMB_PD_SITE3_UNIT3_VT2_CONF2
          description: needs desc
          addressOffset: 484
          size: 32
          fields:
            - name: MONITOR_EDG_MOD_VT2_PD_SITE3_UNIT3
              description: needs field desc
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: DELAY_OVF_VT2_PD_SITE3_UNIT3
              description: needs field desc
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TIMING_ERR_CNT_O_VT2_PD_SITE3_UNIT3
              description: needs field desc
              bitOffset: 16
              bitWidth: 16
              access: read-only
      - register:
          name: VALUE_UPDATE
          description: needs field desc
          addressOffset: 488
          size: 32
          fields:
            - name: VALUE_UPDATE
              description: needs field desc
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: BYPASS
              description: needs field desc
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: version register
          addressOffset: 4092
          size: 32
          resetValue: 34677040
          fields:
            - name: DATE
              description: version register
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: RMT
    description: Remote Control
    groupName: RMT
    baseAddress: 1343045632
    addressBlock:
      - offset: 0
        size: 208
        usage: registers
    interrupt:
      - name: RMT
        value: 43
    registers:
      - register:
          dim: 4
          dimIncrement: 4
          name: TX_CH%sDATA
          description: The read and write  data register for CHANNEL%s by apb fifo access.
          addressOffset: 0
          size: 32
          fields:
            - name: CHDATA
              description: Read and write data for channel %s via APB FIFO.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          dim: 4
          dimIncrement: 4
          name: RX_CH%sDATA
          description: The read and write  data register for CHANNEL$n by apb fifo access.
          addressOffset: 16
          size: 32
          fields:
            - name: CHDATA
              description: Read and write data for channel 0 via APB FIFO.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          dim: 4
          dimIncrement: 4
          name: TX_CH%sCONF0
          description: Channel %s configure register 0
          addressOffset: 32
          size: 32
          resetValue: 7406080
          fields:
            - name: TX_START_CH0
              description: Set this bit to start sending data on CHANNEL%s.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: MEM_RD_RST_CH0
              description: Set this bit to reset read ram address for CHANNEL%s by accessing transmitter.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: APB_MEM_RST_CH0
              description: Set this bit to reset W/R ram address for CHANNEL%s by accessing apb fifo.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TX_CONTI_MODE_CH0
              description: Set this bit to restart transmission  from the first data to the last data in CHANNEL%s.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MEM_TX_WRAP_EN_CH0
              description: "This is the channel %s enable bit for wraparound mode: it will resume sending at the start when the data to be sent is more than its memory size."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: IDLE_OUT_LV_CH0
              description: This bit configures the level of output signal in CHANNEL%s when the latter is in IDLE state.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: IDLE_OUT_EN_CH0
              description: This is the output enable-control bit for CHANNEL%s in IDLE state.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TX_STOP_CH0
              description: Set this bit to stop the transmitter of CHANNEL%s sending data out.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DIV_CNT_CH0
              description: This register is used to configure the divider for clock of CHANNEL%s.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: MEM_SIZE_CH0
              description: This register is used to configure the maximum size of memory allocated to CHANNEL%s.
              bitOffset: 16
              bitWidth: 4
              access: read-write
            - name: CARRIER_EFF_EN_CH0
              description: "1: Add carrier modulation on the output signal only at the send data state for CHANNEL%s. 0: Add carrier modulation on the output signal at all state for CHANNEL%s. Only valid when RMT_CARRIER_EN_CH%s is 1."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CARRIER_EN_CH0
              description: "This is the carrier modulation enable-control bit for CHANNEL%s. 1: Add carrier modulation in the output signal. 0: No carrier modulation in sig_out."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CARRIER_OUT_LV_CH0
              description: "This bit is used to configure the position of carrier wave for CHANNEL%s.1'h0: add carrier wave on low level.1'h1: add carrier wave on high level."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: AFIFO_RST_CH0
              description: Reserved
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: CONF_UPDATE_CH0
              description: synchronization bit for CHANNEL%s
              bitOffset: 24
              bitWidth: 1
              access: write-only
      - register:
          dim: 4
          dimIncrement: 8
          name: RX_CH%sCONF0
          description: Channel %s configure register 0
          addressOffset: 48
          size: 32
          resetValue: 830471938
          fields:
            - name: DIV_CNT_CH4
              description: This register is used to configure the divider for clock of CHANNEL%s.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: IDLE_THRES_CH4
              description: "When no edge is detected on the input signal and continuous clock cycles is longer than this register value, received process is finished."
              bitOffset: 8
              bitWidth: 15
              access: read-write
            - name: MEM_SIZE_CH4
              description: This register is used to configure the maximum size of memory allocated to CHANNEL%s.
              bitOffset: 24
              bitWidth: 4
              access: read-write
            - name: CARRIER_EN_CH4
              description: "This is the carrier modulation enable-control bit for CHANNEL%s. 1: Add carrier modulation in the output signal. 0: No carrier modulation in sig_out."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CARRIER_OUT_LV_CH4
              description: "This bit is used to configure the position of carrier wave for CHANNEL%s.1'h0: add carrier wave on low level.1'h1: add carrier wave on high level."
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          dim: 4
          dimIncrement: 8
          name: RX_CH%sCONF1
          description: Channel %s configure register 1
          addressOffset: 52
          size: 32
          resetValue: 488
          fields:
            - name: RX_EN_CH4
              description: Set this bit to enable receiver to receive data on CHANNEL%s.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MEM_WR_RST_CH4
              description: Set this bit to reset write ram address for CHANNEL%s by accessing receiver.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: APB_MEM_RST_CH4
              description: Set this bit to reset W/R ram address for CHANNEL%s by accessing apb fifo.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: MEM_OWNER_CH4
              description: "This register marks the ownership of CHANNEL%s's ram block.1'h1: Receiver is using the ram. 1'h0: APB bus is using the ram."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_FILTER_EN_CH4
              description: "This is the receive filter's enable bit for CHANNEL%s."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RX_FILTER_THRES_CH4
              description: Ignores the input pulse when its width is smaller than this register value in APB clock periods (in receive mode).
              bitOffset: 5
              bitWidth: 8
              access: read-write
            - name: MEM_RX_WRAP_EN_CH4
              description: "This is the channel %s enable bit for wraparound mode: it will resume receiving at the start when the data to be received is more than its memory size."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: AFIFO_RST_CH4
              description: Reserved
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: CONF_UPDATE_CH4
              description: synchronization bit for CHANNEL%s
              bitOffset: 15
              bitWidth: 1
              access: write-only
      - register:
          dim: 4
          dimIncrement: 4
          name: TX_CH%sSTATUS
          description: Channel %s status register
          addressOffset: 80
          size: 32
          fields:
            - name: MEM_RADDR_EX_CH0
              description: This register records the memory address offset when transmitter of CHANNEL%s is using the RAM.
              bitOffset: 0
              bitWidth: 10
              access: read-only
            - name: APB_MEM_WADDR_CH0
              description: This register records the memory address offset when writes RAM over APB bus.
              bitOffset: 11
              bitWidth: 10
              access: read-only
            - name: STATE_CH0
              description: This register records the FSM status of CHANNEL%s.
              bitOffset: 22
              bitWidth: 3
              access: read-only
            - name: MEM_EMPTY_CH0
              description: This status bit will be set when the data to be set is more than memory size and the wraparound mode is disabled.
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: APB_MEM_WR_ERR_CH0
              description: This status bit will be set if the offset address out of memory size when writes via APB bus.
              bitOffset: 26
              bitWidth: 1
              access: read-only
      - register:
          dim: 4
          dimIncrement: 4
          name: RX_CH%sSTATUS
          description: Channel %s status register
          addressOffset: 96
          size: 32
          resetValue: 393408
          fields:
            - name: MEM_WADDR_EX_CH4
              description: This register records the memory address offset when receiver of CHANNEL%s is using the RAM.
              bitOffset: 0
              bitWidth: 10
              access: read-only
            - name: APB_MEM_RADDR_CH4
              description: This register records the memory address offset when reads RAM over APB bus.
              bitOffset: 11
              bitWidth: 10
              access: read-only
            - name: STATE_CH4
              description: This register records the FSM status of CHANNEL%s.
              bitOffset: 22
              bitWidth: 3
              access: read-only
            - name: MEM_OWNER_ERR_CH4
              description: This status bit will be set when the ownership of memory block is wrong.
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: MEM_FULL_CH4
              description: This status bit will be set if the receiver receives more data than the memory size.
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: APB_MEM_RD_ERR_CH4
              description: This status bit will be set if the offset address out of memory size when reads via APB bus.
              bitOffset: 27
              bitWidth: 1
              access: read-only
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 112
          size: 32
          fields:
            - name: CH0_TX_END_INT_RAW
              description: The interrupt raw bit for CHANNEL0. Triggered when transmission done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CH1_TX_END_INT_RAW
              description: The interrupt raw bit for CHANNEL1. Triggered when transmission done.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CH2_TX_END_INT_RAW
              description: The interrupt raw bit for CHANNEL2. Triggered when transmission done.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CH3_TX_END_INT_RAW
              description: The interrupt raw bit for CHANNEL3. Triggered when transmission done.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TX_CH0_ERR_INT_RAW
              description: The interrupt raw bit for CHANNEL0. Triggered when error occurs.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TX_CH1_ERR_INT_RAW
              description: The interrupt raw bit for CHANNEL1. Triggered when error occurs.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TX_CH2_ERR_INT_RAW
              description: The interrupt raw bit for CHANNEL2. Triggered when error occurs.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TX_CH3_ERR_INT_RAW
              description: The interrupt raw bit for CHANNEL3. Triggered when error occurs.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CH0_TX_THR_EVENT_INT_RAW
              description: The interrupt raw bit for CHANNEL0. Triggered when transmitter sent more data than configured value.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CH1_TX_THR_EVENT_INT_RAW
              description: The interrupt raw bit for CHANNEL1. Triggered when transmitter sent more data than configured value.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CH2_TX_THR_EVENT_INT_RAW
              description: The interrupt raw bit for CHANNEL2. Triggered when transmitter sent more data than configured value.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CH3_TX_THR_EVENT_INT_RAW
              description: The interrupt raw bit for CHANNEL3. Triggered when transmitter sent more data than configured value.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CH0_TX_LOOP_INT_RAW
              description: The interrupt raw bit for CHANNEL0. Triggered when the loop count reaches the configured threshold value.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: CH1_TX_LOOP_INT_RAW
              description: The interrupt raw bit for CHANNEL1. Triggered when the loop count reaches the configured threshold value.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: CH2_TX_LOOP_INT_RAW
              description: The interrupt raw bit for CHANNEL2. Triggered when the loop count reaches the configured threshold value.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: CH3_TX_LOOP_INT_RAW
              description: The interrupt raw bit for CHANNEL3. Triggered when the loop count reaches the configured threshold value.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CH4_RX_END_INT_RAW
              description: The interrupt raw bit for CHANNEL4. Triggered when reception done.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CH5_RX_END_INT_RAW
              description: The interrupt raw bit for CHANNEL5. Triggered when reception done.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: CH6_RX_END_INT_RAW
              description: The interrupt raw bit for CHANNEL6. Triggered when reception done.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: CH7_RX_END_INT_RAW
              description: The interrupt raw bit for CHANNEL7. Triggered when reception done.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: RX_CH4_ERR_INT_RAW
              description: The interrupt raw bit for CHANNEL4. Triggered when error occurs.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: RX_CH5_ERR_INT_RAW
              description: The interrupt raw bit for CHANNEL5. Triggered when error occurs.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: RX_CH6_ERR_INT_RAW
              description: The interrupt raw bit for CHANNEL6. Triggered when error occurs.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RX_CH7_ERR_INT_RAW
              description: The interrupt raw bit for CHANNEL7. Triggered when error occurs.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: CH4_RX_THR_EVENT_INT_RAW
              description: The interrupt raw bit for CHANNEL4. Triggered when receiver receive more data than configured value.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: CH5_RX_THR_EVENT_INT_RAW
              description: The interrupt raw bit for CHANNEL5. Triggered when receiver receive more data than configured value.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: CH6_RX_THR_EVENT_INT_RAW
              description: The interrupt raw bit for CHANNEL6. Triggered when receiver receive more data than configured value.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CH7_RX_THR_EVENT_INT_RAW
              description: The interrupt raw bit for CHANNEL7. Triggered when receiver receive more data than configured value.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: TX_CH3_DMA_ACCESS_FAIL_INT_RAW
              description: The interrupt raw bit for CHANNEL3. Triggered when dma accessing CHANNEL3 fails.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: RX_CH7_DMA_ACCESS_FAIL_INT_RAW
              description: The interrupt raw bit for CHANNEL7. Triggered when dma accessing CHANNEL7 fails.
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Masked interrupt status
          addressOffset: 116
          size: 32
          fields:
            - name: CH0_TX_END_INT_ST
              description: The masked interrupt status bit for CH0_TX_END_INT.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CH1_TX_END_INT_ST
              description: The masked interrupt status bit for CH1_TX_END_INT.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: CH2_TX_END_INT_ST
              description: The masked interrupt status bit for CH2_TX_END_INT.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: CH3_TX_END_INT_ST
              description: The masked interrupt status bit for CH3_TX_END_INT.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: TX_CH0_ERR_INT_ST
              description: The masked interrupt status bit for CH0_ERR_INT.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: TX_CH1_ERR_INT_ST
              description: The masked interrupt status bit for CH1_ERR_INT.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: TX_CH2_ERR_INT_ST
              description: The masked interrupt status bit for CH2_ERR_INT.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: TX_CH3_ERR_INT_ST
              description: The masked interrupt status bit for CH3_ERR_INT.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: CH0_TX_THR_EVENT_INT_ST
              description: The masked interrupt status bit for CH0_TX_THR_EVENT_INT.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: CH1_TX_THR_EVENT_INT_ST
              description: The masked interrupt status bit for CH1_TX_THR_EVENT_INT.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: CH2_TX_THR_EVENT_INT_ST
              description: The masked interrupt status bit for CH2_TX_THR_EVENT_INT.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: CH3_TX_THR_EVENT_INT_ST
              description: The masked interrupt status bit for CH3_TX_THR_EVENT_INT.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: CH0_TX_LOOP_INT_ST
              description: The masked interrupt status bit for CH0_TX_LOOP_INT.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: CH1_TX_LOOP_INT_ST
              description: The masked interrupt status bit for CH1_TX_LOOP_INT.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: CH2_TX_LOOP_INT_ST
              description: The masked interrupt status bit for CH2_TX_LOOP_INT.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: CH3_TX_LOOP_INT_ST
              description: The masked interrupt status bit for CH3_TX_LOOP_INT.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: CH4_RX_END_INT_ST
              description: The masked interrupt status bit for CH4_RX_END_INT.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: CH5_RX_END_INT_ST
              description: The masked interrupt status bit for CH5_RX_END_INT.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: CH6_RX_END_INT_ST
              description: The masked interrupt status bit for CH6_RX_END_INT.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: CH7_RX_END_INT_ST
              description: The masked interrupt status bit for CH7_RX_END_INT.
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: RX_CH4_ERR_INT_ST
              description: The masked interrupt status bit for CH4_ERR_INT.
              bitOffset: 20
              bitWidth: 1
              access: read-only
            - name: RX_CH5_ERR_INT_ST
              description: The masked interrupt status bit for CH5_ERR_INT.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: RX_CH6_ERR_INT_ST
              description: The masked interrupt status bit for CH6_ERR_INT.
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: RX_CH7_ERR_INT_ST
              description: The masked interrupt status bit for CH7_ERR_INT.
              bitOffset: 23
              bitWidth: 1
              access: read-only
            - name: CH4_RX_THR_EVENT_INT_ST
              description: The masked interrupt status bit for CH4_RX_THR_EVENT_INT.
              bitOffset: 24
              bitWidth: 1
              access: read-only
            - name: CH5_RX_THR_EVENT_INT_ST
              description: The masked interrupt status bit for CH5_RX_THR_EVENT_INT.
              bitOffset: 25
              bitWidth: 1
              access: read-only
            - name: CH6_RX_THR_EVENT_INT_ST
              description: The masked interrupt status bit for CH6_RX_THR_EVENT_INT.
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: CH7_RX_THR_EVENT_INT_ST
              description: The masked interrupt status bit for CH7_RX_THR_EVENT_INT.
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: TX_CH3_DMA_ACCESS_FAIL_INT_ST
              description: The masked interrupt status bit for  CH3_DMA_ACCESS_FAIL_INT.
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: RX_CH7_DMA_ACCESS_FAIL_INT_ST
              description: The masked interrupt status bit for  CH7_DMA_ACCESS_FAIL_INT.
              bitOffset: 29
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 120
          size: 32
          fields:
            - name: CH0_TX_END_INT_ENA
              description: The interrupt enable bit for CH0_TX_END_INT.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CH1_TX_END_INT_ENA
              description: The interrupt enable bit for CH1_TX_END_INT.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CH2_TX_END_INT_ENA
              description: The interrupt enable bit for CH2_TX_END_INT.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CH3_TX_END_INT_ENA
              description: The interrupt enable bit for CH3_TX_END_INT.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TX_CH0_ERR_INT_ENA
              description: The interrupt enable bit for CH0_ERR_INT.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TX_CH1_ERR_INT_ENA
              description: The interrupt enable bit for CH1_ERR_INT.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TX_CH2_ERR_INT_ENA
              description: The interrupt enable bit for CH2_ERR_INT.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TX_CH3_ERR_INT_ENA
              description: The interrupt enable bit for CH3_ERR_INT.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CH0_TX_THR_EVENT_INT_ENA
              description: The interrupt enable bit for CH0_TX_THR_EVENT_INT.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CH1_TX_THR_EVENT_INT_ENA
              description: The interrupt enable bit for CH1_TX_THR_EVENT_INT.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CH2_TX_THR_EVENT_INT_ENA
              description: The interrupt enable bit for CH2_TX_THR_EVENT_INT.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CH3_TX_THR_EVENT_INT_ENA
              description: The interrupt enable bit for CH3_TX_THR_EVENT_INT.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CH0_TX_LOOP_INT_ENA
              description: The interrupt enable bit for CH0_TX_LOOP_INT.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: CH1_TX_LOOP_INT_ENA
              description: The interrupt enable bit for CH1_TX_LOOP_INT.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: CH2_TX_LOOP_INT_ENA
              description: The interrupt enable bit for CH2_TX_LOOP_INT.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: CH3_TX_LOOP_INT_ENA
              description: The interrupt enable bit for CH3_TX_LOOP_INT.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CH4_RX_END_INT_ENA
              description: The interrupt enable bit for CH4_RX_END_INT.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CH5_RX_END_INT_ENA
              description: The interrupt enable bit for CH5_RX_END_INT.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: CH6_RX_END_INT_ENA
              description: The interrupt enable bit for CH6_RX_END_INT.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: CH7_RX_END_INT_ENA
              description: The interrupt enable bit for CH7_RX_END_INT.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: CH4_ERR_INT_ENA
              description: The interrupt enable bit for CH4_ERR_INT.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CH5_ERR_INT_ENA
              description: The interrupt enable bit for CH5_ERR_INT.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CH6_ERR_INT_ENA
              description: The interrupt enable bit for CH6_ERR_INT.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: CH7_ERR_INT_ENA
              description: The interrupt enable bit for CH7_ERR_INT.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: CH4_RX_THR_EVENT_INT_ENA
              description: The interrupt enable bit for CH4_RX_THR_EVENT_INT.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: CH5_RX_THR_EVENT_INT_ENA
              description: The interrupt enable bit for CH5_RX_THR_EVENT_INT.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: CH6_RX_THR_EVENT_INT_ENA
              description: The interrupt enable bit for CH6_RX_THR_EVENT_INT.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CH7_RX_THR_EVENT_INT_ENA
              description: The interrupt enable bit for CH7_RX_THR_EVENT_INT.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: TX_CH3_DMA_ACCESS_FAIL_INT_ENA
              description: The interrupt enable bit for CH3_DMA_ACCESS_FAIL_INT.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: RX_CH7_DMA_ACCESS_FAIL_INT_ENA
              description: The interrupt enable bit for CH7_DMA_ACCESS_FAIL_INT.
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 124
          size: 32
          fields:
            - name: CH0_TX_END_INT_CLR
              description: Set this bit to clear theCH0_TX_END_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: CH1_TX_END_INT_CLR
              description: Set this bit to clear theCH1_TX_END_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CH2_TX_END_INT_CLR
              description: Set this bit to clear theCH2_TX_END_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CH3_TX_END_INT_CLR
              description: Set this bit to clear theCH3_TX_END_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: TX_CH0_ERR_INT_CLR
              description: Set this bit to clear theCH0_ERR_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: TX_CH1_ERR_INT_CLR
              description: Set this bit to clear theCH1_ERR_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: TX_CH2_ERR_INT_CLR
              description: Set this bit to clear theCH2_ERR_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: TX_CH3_ERR_INT_CLR
              description: Set this bit to clear theCH3_ERR_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: CH0_TX_THR_EVENT_INT_CLR
              description: Set this bit to clear theCH0_TX_THR_EVENT_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: CH1_TX_THR_EVENT_INT_CLR
              description: Set this bit to clear theCH1_TX_THR_EVENT_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: CH2_TX_THR_EVENT_INT_CLR
              description: Set this bit to clear theCH2_TX_THR_EVENT_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: CH3_TX_THR_EVENT_INT_CLR
              description: Set this bit to clear theCH3_TX_THR_EVENT_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: CH0_TX_LOOP_INT_CLR
              description: Set this bit to clear theCH0_TX_LOOP_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: CH1_TX_LOOP_INT_CLR
              description: Set this bit to clear theCH1_TX_LOOP_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: CH2_TX_LOOP_INT_CLR
              description: Set this bit to clear theCH2_TX_LOOP_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: CH3_TX_LOOP_INT_CLR
              description: Set this bit to clear theCH3_TX_LOOP_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: CH4_RX_END_INT_CLR
              description: Set this bit to clear theCH4_RX_END_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: CH5_RX_END_INT_CLR
              description: Set this bit to clear theCH5_RX_END_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: CH6_RX_END_INT_CLR
              description: Set this bit to clear theCH6_RX_END_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: CH7_RX_END_INT_CLR
              description: Set this bit to clear theCH7_RX_END_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: RX_CH4_ERR_INT_CLR
              description: Set this bit to clear theCH4_ERR_INT interrupt.
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: RX_CH5_ERR_INT_CLR
              description: Set this bit to clear theCH5_ERR_INT interrupt.
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: RX_CH6_ERR_INT_CLR
              description: Set this bit to clear theCH6_ERR_INT interrupt.
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: RX_CH7_ERR_INT_CLR
              description: Set this bit to clear theCH7_ERR_INT interrupt.
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: CH4_RX_THR_EVENT_INT_CLR
              description: Set this bit to clear theCH4_RX_THR_EVENT_INT interrupt.
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: CH5_RX_THR_EVENT_INT_CLR
              description: Set this bit to clear theCH5_RX_THR_EVENT_INT interrupt.
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: CH6_RX_THR_EVENT_INT_CLR
              description: Set this bit to clear theCH6_RX_THR_EVENT_INT interrupt.
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: CH7_RX_THR_EVENT_INT_CLR
              description: Set this bit to clear theCH7_RX_THR_EVENT_INT interrupt.
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: TX_CH3_DMA_ACCESS_FAIL_INT_CLR
              description: Set this bit to clear the CH3_DMA_ACCESS_FAIL_INT interrupt.
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: RX_CH7_DMA_ACCESS_FAIL_INT_CLR
              description: Set this bit to clear the CH7_DMA_ACCESS_FAIL_INT interrupt.
              bitOffset: 29
              bitWidth: 1
              access: write-only
      - register:
          dim: 4
          dimIncrement: 4
          name: CH%sCARRIER_DUTY
          description: Channel %s duty cycle configuration register
          addressOffset: 128
          size: 32
          resetValue: 4194368
          fields:
            - name: CARRIER_LOW_CH
              description: "This register is used to configure carrier wave 's low level clock period for CHANNEL%s."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CARRIER_HIGH_CH
              description: "This register is used to configure carrier wave 's high level clock period for CHANNEL%s."
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: CH%s_RX_CARRIER_RM
          description: Channel %s carrier remove register
          addressOffset: 144
          size: 32
          fields:
            - name: CARRIER_LOW_THRES_CH
              description: The low level period in a carrier modulation mode is (REG_RMT_REG_CARRIER_LOW_THRES_CH%s + 1) for channel %s.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: CARRIER_HIGH_THRES_CH
              description: The high level period in a carrier modulation mode is (REG_RMT_REG_CARRIER_HIGH_THRES_CH%s + 1) for channel %s.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: CH%s_TX_LIM
          description: Channel %s Tx event configuration register
          addressOffset: 160
          size: 32
          resetValue: 128
          fields:
            - name: TX_LIM_CH
              description: This register is used to configure the maximum entries that CHANNEL%s can send out.
              bitOffset: 0
              bitWidth: 9
              access: read-write
            - name: TX_LOOP_NUM_CH
              description: This register is used to configure the maximum loop count when tx_conti_mode is valid.
              bitOffset: 9
              bitWidth: 10
              access: read-write
            - name: TX_LOOP_CNT_EN_CH
              description: This register is the enabled bit for loop count.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: LOOP_COUNT_RESET_CH
              description: This register is used to reset the loop count when tx_conti_mode is valid.
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: LOOP_STOP_EN_CH
              description: This bit is used to enable the loop send stop function after the loop counter counts to  loop number for CHANNEL%s.
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: CH%s_RX_LIM
          description: Channel %s Rx event configuration register
          addressOffset: 176
          size: 32
          resetValue: 128
          fields:
            - name: RX_LIM_CH4
              description: This register is used to configure the maximum entries that CHANNEL%s can receive.
              bitOffset: 0
              bitWidth: 9
              access: read-write
      - register:
          name: SYS_CONF
          description: RMT apb configuration register
          addressOffset: 192
          size: 32
          resetValue: 83886096
          fields:
            - name: APB_FIFO_MASK
              description: "1'h1: access memory directly.   1'h0: access memory by FIFO."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MEM_CLK_FORCE_ON
              description: Set this bit to enable the clock for RMT memory.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MEM_FORCE_PD
              description: Set this bit to power down RMT memory.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MEM_FORCE_PU
              description: "1: Disable RMT memory light sleep power down function. 0: Power down RMT memory when RMT is in light sleep mode."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SCLK_DIV_NUM
              description: the integral part of the fractional divisor
              bitOffset: 4
              bitWidth: 8
              access: read-write
            - name: SCLK_DIV_A
              description: the numerator of the fractional part of the fractional divisor
              bitOffset: 12
              bitWidth: 6
              access: read-write
            - name: SCLK_DIV_B
              description: the denominator of the fractional part of the fractional divisor
              bitOffset: 18
              bitWidth: 6
              access: read-write
            - name: SCLK_SEL
              description: "choose the clock source of rmt_sclk. 1:CLK_80Mhz.2:CLK_8MHz.3:XTAL"
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: SCLK_ACTIVE
              description: rmt_sclk switch
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "RMT register clock gate enable signal. 1: Power up the drive clock of registers. 0: Power down the drive clock of registers"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TX_SIM
          description: RMT TX synchronous register
          addressOffset: 196
          size: 32
          fields:
            - name: CH0
              description: Set this bit to enable CHANNEL0 to start sending data synchronously with other enabled channels.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CH1
              description: Set this bit to enable CHANNEL1 to start sending data synchronously with other enabled channels.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CH2
              description: Set this bit to enable CHANNEL2 to start sending data synchronously with other enabled channels.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CH3
              description: Set this bit to enable CHANNEL3 to start sending data synchronously with other enabled channels.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: EN
              description: This register is used to enable multiple of channels to start sending data synchronously.
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: REF_CNT_RST
          description: RMT clock divider reset register
          addressOffset: 200
          size: 32
          fields:
            - name: TX_REF_CNT_RST_CH0
              description: This register is used to reset the clock divider of CHANNEL0.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TX_REF_CNT_RST_CH1
              description: This register is used to reset the clock divider of CHANNEL1.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TX_REF_CNT_RST_CH2
              description: This register is used to reset the clock divider of CHANNEL2.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TX_REF_CNT_RST_CH3
              description: This register is used to reset the clock divider of CHANNEL3.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: RX_REF_CNT_RST_CH4
              description: This register is used to reset the clock divider of CHANNEL4.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: RX_REF_CNT_RST_CH5
              description: This register is used to reset the clock divider of CHANNEL5.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: RX_REF_CNT_RST_CH6
              description: This register is used to reset the clock divider of CHANNEL6.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: RX_REF_CNT_RST_CH7
              description: This register is used to reset the clock divider of CHANNEL7.
              bitOffset: 7
              bitWidth: 1
              access: write-only
      - register:
          name: DATE
          description: RMT version register
          addressOffset: 204
          size: 32
          resetValue: 35655953
          fields:
            - name: DATE
              description: This is the version register.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: RSA
    description: RSA (Rivest Shamir Adleman) Accelerator
    groupName: RSA
    baseAddress: 1342775296
    addressBlock:
      - offset: 0
        size: 116
        usage: registers
    interrupt:
      - name: RSA
        value: 68
    registers:
      - register:
          dim: 4
          dimIncrement: 4
          name: "M_MEM[%s]"
          description: Represents M
          addressOffset: 0
          size: 32
      - register:
          dim: 4
          dimIncrement: 4
          name: "Z_MEM[%s]"
          description: Represents Z
          addressOffset: 512
          size: 32
      - register:
          dim: 4
          dimIncrement: 4
          name: "Y_MEM[%s]"
          description: Represents Y
          addressOffset: 1024
          size: 32
      - register:
          dim: 4
          dimIncrement: 4
          name: "X_MEM[%s]"
          description: Represents X
          addressOffset: 1536
          size: 32
      - register:
          name: M_PRIME
          description: Represents M’
          addressOffset: 2048
          size: 32
          fields:
            - name: M_PRIME
              description: Represents M’
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: MODE
          description: Configures RSA length
          addressOffset: 2052
          size: 32
          fields:
            - name: MODE
              description: Configures the RSA length.
              bitOffset: 0
              bitWidth: 7
              access: read-write
      - register:
          name: QUERY_CLEAN
          description: RSA clean register
          addressOffset: 2056
          size: 32
          fields:
            - name: QUERY_CLEAN
              description: "Represents whether or not the RSA memory completes initialization.\n\n0: Not complete\n\n1: Completed"
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: SET_START_MODEXP
          description: Starts modular exponentiation
          addressOffset: 2060
          size: 32
          fields:
            - name: SET_START_MODEXP
              description: "Configure whether or not to start the modular exponentiation.\n\n0: No effect\n\n1: Start"
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_START_MODMULT
          description: Starts modular multiplication
          addressOffset: 2064
          size: 32
          fields:
            - name: SET_START_MODMULT
              description: "Configure whether or not to start the modular multiplication.\n\n0: No effect\n\n1: Start"
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SET_START_MULT
          description: Starts multiplication
          addressOffset: 2068
          size: 32
          fields:
            - name: SET_START_MULT
              description: "Configure whether or not to start the multiplication.\n\n0: No effect\n\n1: Start"
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: QUERY_IDLE
          description: Represents the RSA status
          addressOffset: 2072
          size: 32
          fields:
            - name: QUERY_IDLE
              description: "Represents the RSA status.\n\n0: Busy\n\n1: Idle"
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          description: Clears RSA interrupt
          addressOffset: 2076
          size: 32
          fields:
            - name: CLEAR_INTERRUPT
              description: Write 1 to clear the RSA interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: CONSTANT_TIME
          description: Configures the constant_time option
          addressOffset: 2080
          size: 32
          resetValue: 1
          fields:
            - name: CONSTANT_TIME
              description: "Configures the constant_time option. \n\n0: Acceleration\n\n1: No acceleration (default)"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SEARCH_ENABLE
          description: Configures the search option
          addressOffset: 2084
          size: 32
          fields:
            - name: SEARCH_ENABLE
              description: "Configure the search option. \n\n0: No acceleration (default)\n\n1: Acceleration\n\nThis option should be used together with RSA_SEARCH_POS."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SEARCH_POS
          description: Configures the search position
          addressOffset: 2088
          size: 32
          fields:
            - name: SEARCH_POS
              description: Configures the starting address to start search. This field should be used together with RSA_SEARCH_ENABLE. The field is only valid when RSA_SEARCH_ENABLE is high.
              bitOffset: 0
              bitWidth: 12
              access: read-write
      - register:
          name: INT_ENA
          description: Enables the RSA interrupt
          addressOffset: 2092
          size: 32
          fields:
            - name: INT_ENA
              description: Write 1 to enable the RSA interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version control register
          addressOffset: 2096
          size: 32
          resetValue: 538969624
          fields:
            - name: DATE
              description: Version control register.
              bitOffset: 0
              bitWidth: 30
              access: read-write
  - name: LP_ADC
    description: Low-power Analog to Digital Converter
    groupName: RTCADC
    baseAddress: 1343385600
    addressBlock:
      - offset: 0
        size: 128
        usage: registers
    interrupt:
      - name: LP_ADC
        value: 9
    registers:
      - register:
          name: READER1_CTRL
          description: Control the read operation of ADC1.
          addressOffset: 0
          size: 32
          resetValue: 537133058
          fields:
            - name: SAR1_CLK_DIV
              description: Clock divider.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SAR1_CLK_GATED
              description: N/A
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SAR1_SAMPLE_NUM
              description: N/A
              bitOffset: 19
              bitWidth: 8
              access: read-write
            - name: SAR1_DATA_INV
              description: Invert SAR ADC1 data.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SAR1_INT_EN
              description: Enable saradc1 to send out interrupt.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SAR1_EN_PAD_FORCE_ENABLE
              description: "Force enable adc en_pad to analog circuit 2'b11: force enable ."
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: READER1_STATUS
          description: N/A
          addressOffset: 4
          size: 32
          resetValue: 536870912
          fields:
            - name: SAR1_READER_STATUS
              description: N/A
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: MEAS1_CTRL1
          description: N/A
          addressOffset: 8
          size: 32
          fields:
            - name: FORCE_XPD_AMP
              description: N/A
              bitOffset: 24
              bitWidth: 2
              access: read-write
            - name: AMP_RST_FB_FORCE
              description: N/A
              bitOffset: 26
              bitWidth: 2
              access: read-write
            - name: AMP_SHORT_REF_FORCE
              description: N/A
              bitOffset: 28
              bitWidth: 2
              access: read-write
            - name: AMP_SHORT_REF_GND_FORCE
              description: N/A
              bitOffset: 30
              bitWidth: 2
              access: read-write
      - register:
          name: MEAS1_CTRL2
          description: ADC1 configuration registers.
          addressOffset: 12
          size: 32
          fields:
            - name: MEAS1_DATA_SAR
              description: SAR ADC1 data.
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: MEAS1_DONE_SAR
              description: SAR ADC1 conversion done indication.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: MEAS1_START_SAR
              description: SAR ADC1 controller (in RTC) starts conversion.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: MEAS1_START_FORCE
              description: "1: SAR ADC1 controller (in RTC) is started by SW."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SAR1_EN_PAD
              description: SAR ADC1 pad enable bitmap.
              bitOffset: 19
              bitWidth: 12
              access: read-write
            - name: SAR1_EN_PAD_FORCE
              description: "1: SAR ADC1 pad enable bitmap is controlled by SW."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: MEAS1_MUX
          description: SAR ADC1 MUX register.
          addressOffset: 16
          size: 32
          fields:
            - name: SAR1_DIG_FORCE
              description: "1: SAR ADC1 controlled by DIG ADC1 CTRL."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: ATTEN1
          description: ADC1 attenuation registers.
          addressOffset: 20
          size: 32
          resetValue: 4294967295
          fields:
            - name: SAR1_ATTEN
              description: 2-bit attenuation for each pad.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: AMP_CTRL1
          description: N/A
          addressOffset: 24
          size: 32
          resetValue: 655370
          fields:
            - name: SAR_AMP_WAIT1
              description: N/A
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: SAR_AMP_WAIT2
              description: N/A
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: AMP_CTRL2
          description: N/A
          addressOffset: 28
          size: 32
          resetValue: 655360
          fields:
            - name: SAR1_DAC_XPD_FSM_IDLE
              description: N/A
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: XPD_SAR_AMP_FSM_IDLE
              description: N/A
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: AMP_RST_FB_FSM_IDLE
              description: N/A
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: AMP_SHORT_REF_FSM_IDLE
              description: N/A
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: AMP_SHORT_REF_GND_FSM_IDLE
              description: N/A
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: XPD_SAR_FSM_IDLE
              description: N/A
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SAR_RSTB_FSM_IDLE
              description: N/A
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SAR_AMP_WAIT3
              description: N/A
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: AMP_CTRL3
          description: N/A
          addressOffset: 32
          size: 32
          resetValue: 7551219
          fields:
            - name: SAR1_DAC_XPD_FSM
              description: N/A
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: XPD_SAR_AMP_FSM
              description: N/A
              bitOffset: 4
              bitWidth: 4
              access: read-write
            - name: AMP_RST_FB_FSM
              description: N/A
              bitOffset: 8
              bitWidth: 4
              access: read-write
            - name: AMP_SHORT_REF_FSM
              description: N/A
              bitOffset: 12
              bitWidth: 4
              access: read-write
            - name: AMP_SHORT_REF_GND_FSM
              description: N/A
              bitOffset: 16
              bitWidth: 4
              access: read-write
            - name: XPD_SAR_FSM
              description: N/A
              bitOffset: 20
              bitWidth: 4
              access: read-write
            - name: SAR_RSTB_FSM
              description: N/A
              bitOffset: 24
              bitWidth: 4
              access: read-write
      - register:
          name: READER2_CTRL
          description: Control the read operation of ADC2.
          addressOffset: 36
          size: 32
          resetValue: 1074069506
          fields:
            - name: SAR2_CLK_DIV
              description: Clock divider.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SAR2_WAIT_ARB_CYCLE
              description: Wait arbit stable after sar_done.
              bitOffset: 16
              bitWidth: 2
              access: read-write
            - name: SAR2_CLK_GATED
              description: N/A
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SAR2_SAMPLE_NUM
              description: N/A
              bitOffset: 19
              bitWidth: 8
              access: read-write
            - name: SAR2_EN_PAD_FORCE_ENABLE
              description: "Force enable adc en_pad to analog circuit 2'b11: force enable ."
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: SAR2_DATA_INV
              description: Invert SAR ADC2 data.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SAR2_INT_EN
              description: Enable saradc2 to send out interrupt.
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: READER2_STATUS
          description: N/A
          addressOffset: 40
          size: 32
          fields:
            - name: SAR2_READER_STATUS
              description: N/A
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: MEAS2_CTRL1
          description: ADC2 configuration registers.
          addressOffset: 44
          size: 32
          resetValue: 117572096
          fields:
            - name: SAR2_CNTL_STATE
              description: saradc2_cntl_fsm.
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: SAR2_PWDET_CAL_EN
              description: RTC control pwdet enable.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SAR2_PKDET_CAL_EN
              description: RTC control pkdet enable.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SAR2_EN_TEST
              description: SAR2_EN_TEST.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SAR2_RSTB_FORCE
              description: N/A
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: SAR2_STANDBY_WAIT
              description: N/A
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SAR2_RSTB_WAIT
              description: N/A
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SAR2_XPD_WAIT
              description: N/A
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: MEAS2_CTRL2
          description: ADC2 configuration registers.
          addressOffset: 48
          size: 32
          fields:
            - name: MEAS2_DATA_SAR
              description: SAR ADC2 data.
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: MEAS2_DONE_SAR
              description: SAR ADC2 conversion done indication.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: MEAS2_START_SAR
              description: SAR ADC2 controller (in RTC) starts conversion.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: MEAS2_START_FORCE
              description: "1: SAR ADC2 controller (in RTC) is started by SW."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SAR2_EN_PAD
              description: SAR ADC2 pad enable bitmap.
              bitOffset: 19
              bitWidth: 12
              access: read-write
            - name: SAR2_EN_PAD_FORCE
              description: "1: SAR ADC2 pad enable bitmap is controlled by SW."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: MEAS2_MUX
          description: SAR ADC2 MUX register.
          addressOffset: 52
          size: 32
          fields:
            - name: SAR2_PWDET_CCT
              description: SAR2_PWDET_CCT.
              bitOffset: 28
              bitWidth: 3
              access: read-write
            - name: SAR2_RTC_FORCE
              description: "In sleep, force to use rtc to control ADC."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: ATTEN2
          description: ADC1 attenuation registers.
          addressOffset: 56
          size: 32
          resetValue: 4294967295
          fields:
            - name: SAR2_ATTEN
              description: 2-bit attenuation for each pad.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: FORCE_WPD_SAR
          description: "In sleep, force to use rtc to control ADC"
          addressOffset: 60
          size: 32
          fields:
            - name: FORCE_XPD_SAR1
              description: "2'b11:software control, force on. 2'b10:software control, force off. 2'b0x:hardware control."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: FORCE_XPD_SAR2
              description: "2'b11:software control, force on. 2'b10:software control, force off. 2'b0x:hardware control."
              bitOffset: 2
              bitWidth: 2
              access: read-write
      - register:
          name: MEAS_STATUS
          description: N/A
          addressOffset: 64
          size: 32
          fields:
            - name: SARADC_MEAS_STATUS
              description: N/A
              bitOffset: 0
              bitWidth: 8
              access: read-only
      - register:
          name: REG_CLKEN
          description: N/A
          addressOffset: 68
          size: 32
          fields:
            - name: CLK_EN
              description: N/A
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: COCPU_INT_RAW
          description: Interrupt raw registers.
          addressOffset: 72
          size: 32
          fields:
            - name: COCPU_SARADC1_INT_RAW
              description: "ADC1 Conversion is done, int raw."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: COCPU_SARADC2_INT_RAW
              description: "ADC2 Conversion is done, int raw."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: COCPU_SARADC1_ERROR_INT_RAW
              description: "An errro occurs from ADC1, int raw."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: COCPU_SARADC2_ERROR_INT_RAW
              description: "An errro occurs from ADC2, int raw."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: COCPU_SARADC1_WAKE_INT_RAW
              description: "A wakeup event is triggered from ADC1, int raw."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: COCPU_SARADC2_WAKE_INT_RAW
              description: "A wakeup event is triggered from ADC2, int raw."
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ENA
          description: Interrupt enable registers.
          addressOffset: 76
          size: 32
          fields:
            - name: COCPU_SARADC1_INT_ENA
              description: "ADC1 Conversion is done, int enable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: COCPU_SARADC2_INT_ENA
              description: "ADC2 Conversion is done, int enable."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: COCPU_SARADC1_ERROR_INT_ENA
              description: "An errro occurs from ADC1, int enable."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: COCPU_SARADC2_ERROR_INT_ENA
              description: "An errro occurs from ADC2, int enable."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: COCPU_SARADC1_WAKE_INT_ENA
              description: "A wakeup event is triggered from ADC1, int enable."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: COCPU_SARADC2_WAKE_INT_ENA
              description: "A wakeup event is triggered from ADC2, int enable."
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Interrupt status registers.
          addressOffset: 80
          size: 32
          fields:
            - name: COCPU_SARADC1_INT_ST
              description: "ADC1 Conversion is done, int status."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: COCPU_SARADC2_INT_ST
              description: "ADC2 Conversion is done, int status."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: COCPU_SARADC1_ERROR_INT_ST
              description: "An errro occurs from ADC1, int status."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: COCPU_SARADC2_ERROR_INT_ST
              description: "An errro occurs from ADC2, int status."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: COCPU_SARADC1_WAKE_INT_ST
              description: "A wakeup event is triggered from ADC1, int status."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: COCPU_SARADC2_WAKE_INT_ST
              description: "A wakeup event is triggered from ADC2, int status."
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR
          description: Interrupt clear registers.
          addressOffset: 84
          size: 32
          fields:
            - name: COCPU_SARADC1_INT_CLR
              description: "ADC1 Conversion is done, int clear."
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: COCPU_SARADC2_INT_CLR
              description: "ADC2 Conversion is done, int clear."
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: COCPU_SARADC1_ERROR_INT_CLR
              description: "An errro occurs from ADC1, int clear."
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: COCPU_SARADC2_ERROR_INT_CLR
              description: "An errro occurs from ADC2, int clear."
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: COCPU_SARADC1_WAKE_INT_CLR
              description: "A wakeup event is triggered from ADC1, int clear."
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: COCPU_SARADC2_WAKE_INT_CLR
              description: "A wakeup event is triggered from ADC2, int clear."
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ENA_W1TS
          description: Interrupt enable assert registers.
          addressOffset: 88
          size: 32
          fields:
            - name: COCPU_SARADC1_INT_ENA_W1TS
              description: "ADC1 Conversion is done, write 1 to assert int enable."
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: COCPU_SARADC2_INT_ENA_W1TS
              description: "ADC2 Conversion is done, write 1 to assert int enable."
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: COCPU_SARADC1_ERROR_INT_ENA_W1TS
              description: "An errro occurs from ADC1, write 1 to assert int enable."
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: COCPU_SARADC2_ERROR_INT_ENA_W1TS
              description: "An errro occurs from ADC2, write 1 to assert int enable."
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: COCPU_SARADC1_WAKE_INT_ENA_W1TS
              description: "A wakeup event is triggered from ADC1, write 1 to assert int enable."
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: COCPU_SARADC2_WAKE_INT_ENA_W1TS
              description: "A wakeup event is triggered from ADC2, write 1 to assert int enable."
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ENA_W1TC
          description: Interrupt enable deassert registers.
          addressOffset: 92
          size: 32
          fields:
            - name: COCPU_SARADC1_INT_ENA_W1TC
              description: "ADC1 Conversion is done, write 1 to deassert int enable."
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: COCPU_SARADC2_INT_ENA_W1TC
              description: "ADC2 Conversion is done, write 1 to deassert int enable."
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: COCPU_SARADC1_ERROR_INT_ENA_W1TC
              description: "An errro occurs from ADC1, write 1 to deassert int enable."
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: COCPU_SARADC2_ERROR_INT_ENA_W1TC
              description: "An errro occurs from ADC2, write 1 to deassert int enable."
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: COCPU_SARADC1_WAKE_INT_ENA_W1TC
              description: "A wakeup event is triggered from ADC1, write 1 to deassert int enable."
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: COCPU_SARADC2_WAKE_INT_ENA_W1TC
              description: "A wakeup event is triggered from ADC2, write 1 to deassert int enable."
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: WAKEUP1
          description: ADC1 wakeup configuration registers.
          addressOffset: 96
          size: 32
          resetValue: 67092480
          fields:
            - name: SAR1_WAKEUP_TH_LOW
              description: Lower threshold.
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: SAR1_WAKEUP_TH_HIGH
              description: Upper threshold.
              bitOffset: 14
              bitWidth: 12
              access: read-write
            - name: SAR1_WAKEUP_OVER_UPPER_TH
              description: Indicates that this wakeup event arose from exceeding upper threshold.
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: SAR1_WAKEUP_EN
              description: Wakeup function enable.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SAR1_WAKEUP_MODE
              description: "0:absolute value comparison mode. 1: relative value comparison mode."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: WAKEUP2
          description: ADC2 wakeup configuration registers.
          addressOffset: 100
          size: 32
          resetValue: 67092480
          fields:
            - name: SAR2_WAKEUP_TH_LOW
              description: Lower threshold.
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: SAR2_WAKEUP_TH_HIGH
              description: Upper threshold.
              bitOffset: 14
              bitWidth: 12
              access: read-write
            - name: SAR2_WAKEUP_OVER_UPPER_TH
              description: Indicates that this wakeup event arose from exceeding upper threshold.
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: SAR2_WAKEUP_EN
              description: Wakeup function enable.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SAR2_WAKEUP_MODE
              description: "0:absolute value comparison mode. 1: relative value comparison mode."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: WAKEUP_SEL
          description: Wakeup source select register.
          addressOffset: 104
          size: 32
          fields:
            - name: SAR_WAKEUP_SEL
              description: "0: ADC1. 1: ADC2."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SAR1_HW_WAKEUP
          description: Hardware automatic sampling registers for wakeup function.
          addressOffset: 108
          size: 32
          resetValue: 200
          fields:
            - name: ADC1_HW_READ_EN_I
              description: Enable hardware automatic sampling.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ADC1_HW_READ_RATE_I
              description: Hardware automatic sampling rate.
              bitOffset: 1
              bitWidth: 16
              access: read-write
      - register:
          name: SAR2_HW_WAKEUP
          description: Hardware automatic sampling registers for wakeup function.
          addressOffset: 112
          size: 32
          resetValue: 200
          fields:
            - name: ADC2_HW_READ_EN_I
              description: Enable hardware automatic sampling.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ADC2_HW_READ_RATE_I
              description: Hardware automatic sampling rate.
              bitOffset: 1
              bitWidth: 16
              access: read-write
      - register:
          name: RND_ECO_LOW
          description: N/A
          addressOffset: 116
          size: 32
          fields:
            - name: RND_ECO_LOW
              description: N/A
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RND_ECO_HIGH
          description: N/A
          addressOffset: 120
          size: 32
          resetValue: 4294967295
          fields:
            - name: RND_ECO_HIGH
              description: N/A
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RND_ECO_CS
          description: N/A
          addressOffset: 124
          size: 32
          fields:
            - name: RND_ECO_EN
              description: N/A
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RND_ECO_RESULT
              description: N/A
              bitOffset: 1
              bitWidth: 1
              access: read-only
  - name: LP_TIMER
    description: Low-power Timer
    groupName: RTC_TIMER
    baseAddress: 1343299584
    addressBlock:
      - offset: 0
        size: 76
        usage: registers
    interrupt:
      - name: LP_TIMER0
        value: 2
      - name: LP_TIMER1
        value: 3
    registers:
      - register:
          name: TAR0_LOW
          description: need_des
          addressOffset: 0
          size: 32
          fields:
            - name: MAIN_TIMER_TAR_LOW0
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TAR0_HIGH
          description: need_des
          addressOffset: 4
          size: 32
          fields:
            - name: MAIN_TIMER_TAR_HIGH0
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: MAIN_TIMER_TAR_EN0
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: TAR1_LOW
          description: need_des
          addressOffset: 8
          size: 32
          fields:
            - name: MAIN_TIMER_TAR_LOW1
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TAR1_HIGH
          description: need_des
          addressOffset: 12
          size: 32
          fields:
            - name: MAIN_TIMER_TAR_HIGH1
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: MAIN_TIMER_TAR_EN1
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: UPDATE
          description: need_des
          addressOffset: 16
          size: 32
          fields:
            - name: MAIN_TIMER_UPDATE
              description: need_des
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: MAIN_TIMER_XTAL_OFF
              description: need_des
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: MAIN_TIMER_SYS_STALL
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: MAIN_TIMER_SYS_RST
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: MAIN_BUF0_LOW
          description: need_des
          addressOffset: 20
          size: 32
          fields:
            - name: MAIN_TIMER_BUF0_LOW
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: MAIN_BUF0_HIGH
          description: need_des
          addressOffset: 24
          size: 32
          fields:
            - name: MAIN_TIMER_BUF0_HIGH
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: MAIN_BUF1_LOW
          description: need_des
          addressOffset: 28
          size: 32
          fields:
            - name: MAIN_TIMER_BUF1_LOW
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: MAIN_BUF1_HIGH
          description: need_des
          addressOffset: 32
          size: 32
          fields:
            - name: MAIN_TIMER_BUF1_HIGH
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-only
      - register:
          name: MAIN_OVERFLOW
          description: need_des
          addressOffset: 36
          size: 32
          fields:
            - name: MAIN_TIMER_ALARM_LOAD
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: INT_RAW
          description: need_des
          addressOffset: 40
          size: 32
          fields:
            - name: OVERFLOW_RAW
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SOC_WAKEUP_INT_RAW
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: need_des
          addressOffset: 44
          size: 32
          fields:
            - name: OVERFLOW_ST
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: SOC_WAKEUP_INT_ST
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: need_des
          addressOffset: 48
          size: 32
          fields:
            - name: OVERFLOW_ENA
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SOC_WAKEUP_INT_ENA
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: need_des
          addressOffset: 52
          size: 32
          fields:
            - name: OVERFLOW_CLR
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: SOC_WAKEUP_INT_CLR
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: LP_INT_RAW
          description: need_des
          addressOffset: 56
          size: 32
          fields:
            - name: MAIN_TIMER_OVERFLOW_LP_INT_RAW
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: MAIN_TIMER_LP_INT_RAW
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_INT_ST
          description: need_des
          addressOffset: 60
          size: 32
          fields:
            - name: MAIN_TIMER_OVERFLOW_LP_INT_ST
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: MAIN_TIMER_LP_INT_ST
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: LP_INT_ENA
          description: need_des
          addressOffset: 64
          size: 32
          fields:
            - name: MAIN_TIMER_OVERFLOW_LP_INT_ENA
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: MAIN_TIMER_LP_INT_ENA
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: LP_INT_CLR
          description: need_des
          addressOffset: 68
          size: 32
          fields:
            - name: MAIN_TIMER_OVERFLOW_LP_INT_CLR
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: MAIN_TIMER_LP_INT_CLR
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: DATE
          description: need_des
          addressOffset: 1020
          size: 32
          resetValue: 34672976
          fields:
            - name: DATE
              description: need_des
              bitOffset: 0
              bitWidth: 31
              access: read-write
            - name: CLK_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: LP_TOUCH
    description: LP_TOUCH Peripheral
    groupName: RTC_TOUCH
    baseAddress: 1343389696
    addressBlock:
      - offset: 0
        size: 100
        usage: registers
    interrupt:
      - name: LP_TOUCH
        value: 14
    registers:
      - register:
          name: INT_RAW
          description: need_des
          addressOffset: 0
          size: 32
          fields:
            - name: SCAN_DONE_INT_RAW
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DONE_INT_RAW
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ACTIVE_INT_RAW
              description: need_des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: INACTIVE_INT_RAW
              description: need_des
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TIMEOUT_INT_RAW
              description: need_des
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: APPROACH_LOOP_DONE_INT_RAW
              description: need_des
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: need_des
          addressOffset: 4
          size: 32
          fields:
            - name: SCAN_DONE_INT_ST
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DONE_INT_ST
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ACTIVE_INT_ST
              description: need_des
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: INACTIVE_INT_ST
              description: need_des
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: TIMEOUT_INT_ST
              description: need_des
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: APPROACH_LOOP_DONE_INT_ST
              description: need_des
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: need_des
          addressOffset: 8
          size: 32
          fields:
            - name: SCAN_DONE_INT_ENA
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DONE_INT_ENA
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ACTIVE_INT_ENA
              description: need_des
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: INACTIVE_INT_ENA
              description: need_des
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TIMEOUT_INT_ENA
              description: need_des
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: APPROACH_LOOP_DONE_INT_ENA
              description: need_des
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: need_des
          addressOffset: 12
          size: 32
          fields:
            - name: SCAN_DONE_INT_CLR
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: DONE_INT_CLR
              description: need_des
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: ACTIVE_INT_CLR
              description: need_des
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: INACTIVE_INT_CLR
              description: need_des
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: TIMEOUT_INT_CLR
              description: need_des
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: APPROACH_LOOP_DONE_INT_CLR
              description: need_des
              bitOffset: 5
              bitWidth: 1
              access: write-only
      - register:
          name: CHN_STATUS
          description: need_des
          addressOffset: 16
          size: 32
          fields:
            - name: PAD_ACTIVE
              description: need_des
              bitOffset: 0
              bitWidth: 15
              access: read-only
            - name: MEAS_DONE
              description: need_des
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SCAN_CURR
              description: need_des
              bitOffset: 16
              bitWidth: 4
              access: read-only
      - register:
          name: STATUS_0
          description: need_des
          addressOffset: 20
          size: 32
          fields:
            - name: PAD0_DATA
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: PAD0_DEBOUNCE_CNT
              description: need_des
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: PAD0_NEG_NOISE_CNT
              description: need_des
              bitOffset: 19
              bitWidth: 4
              access: read-only
      - register:
          name: STATUS_1
          description: need_des
          addressOffset: 24
          size: 32
          fields:
            - name: PAD1_DATA
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: PAD1_DEBOUNCE_CNT
              description: need_des
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: PAD1_NEG_NOISE_CNT
              description: need_des
              bitOffset: 19
              bitWidth: 4
              access: read-only
      - register:
          name: STATUS_2
          description: need_des
          addressOffset: 28
          size: 32
          fields:
            - name: PAD2_DATA
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: PAD2_DEBOUNCE_CNT
              description: need_des
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: PAD2_NEG_NOISE_CNT
              description: need_des
              bitOffset: 19
              bitWidth: 4
              access: read-only
      - register:
          name: STATUS_3
          description: need_des
          addressOffset: 32
          size: 32
          fields:
            - name: PAD3_DATA
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: PAD3_DEBOUNCE_CNT
              description: need_des
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: PAD3_NEG_NOISE_CNT
              description: need_des
              bitOffset: 19
              bitWidth: 4
              access: read-only
      - register:
          name: STATUS_4
          description: need_des
          addressOffset: 36
          size: 32
          fields:
            - name: PAD4_DATA
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: PAD4_DEBOUNCE_CNT
              description: need_des
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: PAD4_NEG_NOISE_CNT
              description: need_des
              bitOffset: 19
              bitWidth: 4
              access: read-only
      - register:
          name: STATUS_5
          description: need_des
          addressOffset: 40
          size: 32
          fields:
            - name: PAD5_DATA
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: PAD5_DEBOUNCE_CNT
              description: need_des
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: PAD5_NEG_NOISE_CNT
              description: need_des
              bitOffset: 19
              bitWidth: 4
              access: read-only
      - register:
          name: STATUS_6
          description: need_des
          addressOffset: 44
          size: 32
          fields:
            - name: PAD6_DATA
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: PAD6_DEBOUNCE_CNT
              description: need_des
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: PAD6_NEG_NOISE_CNT
              description: need_des
              bitOffset: 19
              bitWidth: 4
              access: read-only
      - register:
          name: STATUS_7
          description: need_des
          addressOffset: 48
          size: 32
          fields:
            - name: PAD7_DATA
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: PAD7_DEBOUNCE_CNT
              description: need_des
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: PAD7_NEG_NOISE_CNT
              description: need_des
              bitOffset: 19
              bitWidth: 4
              access: read-only
      - register:
          name: STATUS_8
          description: need_des
          addressOffset: 52
          size: 32
          fields:
            - name: PAD8_DATA
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: PAD8_DEBOUNCE_CNT
              description: need_des
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: PAD8_NEG_NOISE_CNT
              description: need_des
              bitOffset: 19
              bitWidth: 4
              access: read-only
      - register:
          name: STATUS_9
          description: need_des
          addressOffset: 56
          size: 32
          fields:
            - name: PAD9_DATA
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: PAD9_DEBOUNCE_CNT
              description: need_des
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: PAD9_NEG_NOISE_CNT
              description: need_des
              bitOffset: 19
              bitWidth: 4
              access: read-only
      - register:
          name: STATUS_10
          description: need_des
          addressOffset: 60
          size: 32
          fields:
            - name: PAD10_DATA
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: PAD10_DEBOUNCE_CNT
              description: need_des
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: PAD10_NEG_NOISE_CNT
              description: need_des
              bitOffset: 19
              bitWidth: 4
              access: read-only
      - register:
          name: STATUS_11
          description: need_des
          addressOffset: 64
          size: 32
          fields:
            - name: PAD11_DATA
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: PAD11_DEBOUNCE_CNT
              description: need_des
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: PAD11_NEG_NOISE_CNT
              description: need_des
              bitOffset: 19
              bitWidth: 4
              access: read-only
      - register:
          name: STATUS_12
          description: need_des
          addressOffset: 68
          size: 32
          fields:
            - name: PAD12_DATA
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: PAD12_DEBOUNCE_CNT
              description: need_des
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: PAD12_NEG_NOISE_CNT
              description: need_des
              bitOffset: 19
              bitWidth: 4
              access: read-only
      - register:
          name: STATUS_13
          description: need_des
          addressOffset: 72
          size: 32
          fields:
            - name: PAD13_DATA
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: PAD13_DEBOUNCE_CNT
              description: need_des
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: PAD13_NEG_NOISE_CNT
              description: need_des
              bitOffset: 19
              bitWidth: 4
              access: read-only
      - register:
          name: STATUS_14
          description: need_des
          addressOffset: 76
          size: 32
          fields:
            - name: PAD14_DATA
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: PAD14_DEBOUNCE_CNT
              description: need_des
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: PAD14_NEG_NOISE_CNT
              description: need_des
              bitOffset: 19
              bitWidth: 4
              access: read-only
      - register:
          name: STATUS_15
          description: need_des
          addressOffset: 80
          size: 32
          fields:
            - name: SLP_DATA
              description: need_des
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: SLP_DEBOUNCE_CNT
              description: need_des
              bitOffset: 16
              bitWidth: 3
              access: read-only
            - name: SLP_NEG_NOISE_CNT
              description: need_des
              bitOffset: 19
              bitWidth: 4
              access: read-only
      - register:
          name: STATUS_16
          description: need_des
          addressOffset: 84
          size: 32
          fields:
            - name: APPROACH_PAD2_CNT
              description: need_des
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: APPROACH_PAD1_CNT
              description: need_des
              bitOffset: 8
              bitWidth: 8
              access: read-only
            - name: APPROACH_PAD0_CNT
              description: need_des
              bitOffset: 16
              bitWidth: 8
              access: read-only
            - name: SLP_APPROACH_CNT
              description: need_des
              bitOffset: 24
              bitWidth: 8
              access: read-only
      - register:
          name: STATUS_17
          description: need_des
          addressOffset: 88
          size: 32
          fields:
            - name: DCAP_LPF
              description: Reserved
              bitOffset: 0
              bitWidth: 7
              access: read-only
            - name: DRES_LPF
              description: need_des
              bitOffset: 7
              bitWidth: 2
              access: read-only
            - name: DRV_LS
              description: need_des
              bitOffset: 9
              bitWidth: 4
              access: read-only
            - name: DRV_HS
              description: need_des
              bitOffset: 13
              bitWidth: 5
              access: read-only
            - name: DBIAS
              description: need_des
              bitOffset: 18
              bitWidth: 5
              access: read-only
            - name: RTC_FREQ_SCAN_CNT
              description: need_des
              bitOffset: 23
              bitWidth: 2
              access: read-only
      - register:
          name: CHN_TMP_STATUS
          description: need_des
          addressOffset: 92
          size: 32
          fields:
            - name: PAD_INACTIVE_STATUS
              description: need_des
              bitOffset: 0
              bitWidth: 15
              access: read-only
            - name: PAD_ACTIVE_STATUS
              description: need_des
              bitOffset: 15
              bitWidth: 15
              access: read-only
      - register:
          name: DATE
          description: need_des
          addressOffset: 256
          size: 32
          resetValue: 2294548
          fields:
            - name: RTC_DATE
              description: need_des
              bitOffset: 0
              bitWidth: 28
              access: read-write
            - name: RTC_CLK_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: LP_WDT
    description: Low-power Watchdog Timer
    groupName: RTC_WDT
    baseAddress: 1343315968
    addressBlock:
      - offset: 0
        size: 56
        usage: registers
    interrupt:
      - name: LP_WDT
        value: 1
    registers:
      - register:
          name: CONFIG0
          description: need_des
          addressOffset: 0
          size: 32
          resetValue: 78356
          fields:
            - name: WDT_CHIP_RESET_WIDTH
              description: need_des
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: WDT_CHIP_RESET_EN
              description: need_des
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: WDT_PAUSE_IN_SLP
              description: need_des
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: WDT_APPCPU_RESET_EN
              description: need_des
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: WDT_PROCPU_RESET_EN
              description: need_des
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: WDT_FLASHBOOT_MOD_EN
              description: need_des
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: WDT_SYS_RESET_LENGTH
              description: need_des
              bitOffset: 13
              bitWidth: 3
              access: read-write
            - name: WDT_CPU_RESET_LENGTH
              description: need_des
              bitOffset: 16
              bitWidth: 3
              access: read-write
            - name: WDT_STG3
              description: need_des
              bitOffset: 19
              bitWidth: 3
              access: read-write
            - name: WDT_STG2
              description: need_des
              bitOffset: 22
              bitWidth: 3
              access: read-write
            - name: WDT_STG1
              description: need_des
              bitOffset: 25
              bitWidth: 3
              access: read-write
            - name: WDT_STG0
              description: need_des
              bitOffset: 28
              bitWidth: 3
              access: read-write
            - name: WDT_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: CONFIG1
          description: need_des
          addressOffset: 4
          size: 32
          resetValue: 200000
          fields:
            - name: WDT_STG0_HOLD
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CONFIG2
          description: need_des
          addressOffset: 8
          size: 32
          resetValue: 80000
          fields:
            - name: WDT_STG1_HOLD
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CONFIG3
          description: need_des
          addressOffset: 12
          size: 32
          resetValue: 4095
          fields:
            - name: WDT_STG2_HOLD
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CONFIG4
          description: need_des
          addressOffset: 16
          size: 32
          resetValue: 4095
          fields:
            - name: WDT_STG3_HOLD
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: FEED
          description: need_des
          addressOffset: 20
          size: 32
          fields:
            - name: FEED
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: WPROTECT
          description: need_des
          addressOffset: 24
          size: 32
          fields:
            - name: WDT_WKEY
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SWD_CONFIG
          description: need_des
          addressOffset: 28
          size: 32
          resetValue: 314572800
          fields:
            - name: SWD_RESET_FLAG
              description: need_des
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SWD_AUTO_FEED_EN
              description: need_des
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SWD_RST_FLAG_CLR
              description: need_des
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: SWD_SIGNAL_WIDTH
              description: need_des
              bitOffset: 20
              bitWidth: 10
              access: read-write
            - name: SWD_DISABLE
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SWD_FEED
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: SWD_WPROTECT
          description: need_des
          addressOffset: 32
          size: 32
          fields:
            - name: SWD_WKEY
              description: need_des
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: INT_RAW
          description: need_des
          addressOffset: 36
          size: 32
          fields:
            - name: SUPER_WDT_INT_RAW
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LP_WDT_INT_RAW
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: need_des
          addressOffset: 40
          size: 32
          fields:
            - name: SUPER_WDT_INT_ST
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: LP_WDT_INT_ST
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: need_des
          addressOffset: 44
          size: 32
          fields:
            - name: SUPER_WDT_INT_ENA
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LP_WDT_INT_ENA
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: need_des
          addressOffset: 48
          size: 32
          fields:
            - name: SUPER_WDT_INT_CLR
              description: need_des
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: LP_WDT_INT_CLR
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: DATE
          description: need_des
          addressOffset: 1020
          size: 32
          resetValue: 34676864
          fields:
            - name: LP_WDT_DATE
              description: need_des
              bitOffset: 0
              bitWidth: 31
              access: read-write
            - name: CLK_EN
              description: need_des
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: SDHOST
    description: SD/MMC Host Controller
    groupName: SDHOST
    baseAddress: 1342713856
    addressBlock:
      - offset: 0
        size: 176
        usage: registers
    registers:
      - register:
          name: CTRL
          description: Control register
          addressOffset: 0
          size: 32
          fields:
            - name: CONTROLLER_RESET
              description: "To reset controller, firmware should set this bit. This bit is auto-cleared after two AHB and two sdhost_cclk_in clock cycles."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FIFO_RESET
              description: "To reset FIFO, firmware should set bit to 1. This bit is auto-cleared after completion of reset operation.\nNote: FIFO pointers will be out of reset after 2 cycles of system clocks in addition to synchronization delay (2 cycles of card clock), after the fifo_reset is cleared."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DMA_RESET
              description: "To reset DMA interface, firmware should set bit to 1. This bit is auto-cleared after two AHB clocks."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: INT_ENABLE
              description: "Global interrupt enable/disable bit. 0: Disable; 1: Enable."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: READ_WAIT
              description: For sending read-wait to SDIO cards.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SEND_IRQ_RESPONSE
              description: "Bit automatically clears once response is sent. To wait for MMC card interrupts, host issues CMD40 and waits for interrupt response from MMC card(s). In the meantime, if host wants SD/MMC to exit waiting for interrupt state, it can set this bit, at which time SD/MMC command state-machine sends CMD40 response on bus and returns to idle state."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: ABORT_READ_DATA
              description: "After a suspend-command is issued during a read-operation, software polls the card to find when the suspend-event occurred. Once the suspend-event has occurred, software sets the bit which will reset the data state machine that is waiting for the next block of data. This bit is automatically cleared once the data state machine is reset to idle."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SEND_CCSD
              description: "When set, SD/MMC sends CCSD to the CE-ATA device. Software sets this bit only if the current command is expecting CCS (that is, RW_BLK), and if interrupts are enabled for the CE-ATA device. Once the CCSD pattern is sent to the device, SD/MMC automatically clears the SDHOST_SEND_CCSD bit. It also sets the Command Done (CD) bit  in the SDHOST_RINTSTS_REG register, and generates an interrupt for the host, in case the Command Done interrupt is not masked. \nNOTE: Once the SDHOST_SEND_CCSD bit is set, it takes two card clock cycles to drive the CCSD on the CMD line. Due to this, within the boundary conditions the CCSD may be sent to the CE-ATA device, even if the device has signalled CCS."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SEND_AUTO_STOP_CCSD
              description: "Always Set SDHOST_SEND_AUTO_STOP_CCSD and SDHOST_SEND_CCSD bits together; SDHOST_SEND_AUTO_STOP_CCSD should not be set independently of send_ccsd. When set, SD/MMC automatically sends an internally-generated STOP command (CMD12) to the CE-ATA device. After sending this internally-generated STOP command, the Auto Command Done (ACD) bit in SDHOST_RINTSTS_REG is set and an interrupt is generated for the host, in case the ACD interrupt is not masked. After sending the Command Completion Signal Disable (CCSD), SD/MMC automatically clears the  SDHOST_SEND_AUTO_STOP_CCSD bit."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CEATA_DEVICE_INTERRUPT_STATUS
              description: "Software should appropriately write to this bit after the power-on reset or any other reset to the CE-ATA device. After reset, the CE-ATA device's interrupt is usually disabled (nIEN = 1). If the host enables the CE-ATA device's interrupt, then software should set this bit."
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: CLKDIV
          description: Clock divider configuration register
          addressOffset: 8
          size: 32
          fields:
            - name: CLK_DIVIDER0
              description: "Clock divider0 value. Clock divisor is 2*n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 2*1 = 2, a value of 0xFF means divided by 2*255 = 510, and so on."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CLK_DIVIDER1
              description: "Clock divider1 value. Clock divisor is 2*n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 2*1 = 2, a value of 0xFF means divided by 2*255 = 510, and so on."
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: CLK_DIVIDER2
              description: "Clock divider2 value. Clock divisor is 2*n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 2*1 = 2, a value of 0xFF means divided by 2*255 = 510, and so on."
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: CLK_DIVIDER3
              description: "Clock divider3 value. Clock divisor is 2*n, where n = 0 bypasses the divider (divisor of 1). For example, a value of 1 means divided by 2*1 = 2, a value of 0xFF means divided by 2*255 = 510, and so on."
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: CLKSRC
          description: Clock source selection register
          addressOffset: 12
          size: 32
          fields:
            - name: CLKSRC
              description: "Clock divider source for two SD cards is supported. Each card has two bits assigned to it. For example, bit[1:0] are assigned for card 0, bit[3:2] are assigned for card 1. Card 0 maps and internally routes clock divider[0:3] outputs to cclk_out[1:0] pins, depending on bit value.\n00 : Clock divider 0;\n01 : Clock divider 1;\n10 : Clock divider 2;\n11 : Clock divider 3."
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: CLKENA
          description: Clock enable register
          addressOffset: 16
          size: 32
          fields:
            - name: CCLK_ENABLE
              description: "Clock-enable control for two SD card clocks and one MMC card clock is supported. One bit per card.\n0: Clock disabled;\n1: Clock enabled."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: LP_ENABLE
              description: "Disable clock when the card is in IDLE state. One bit per card.\n0: clock disabled;\n1: clock enabled."
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: TMOUT
          description: Data and response timeout configuration register
          addressOffset: 20
          size: 32
          resetValue: 4294967104
          fields:
            - name: RESPONSE_TIMEOUT
              description: "Response timeout value. Value is specified in terms of number of card output clocks, i.e., sdhost_cclk_out."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: DATA_TIMEOUT
              description: "Value for card data read timeout. This value is also used for data starvation by host timeout. The timeout counter is started only after the card clock is stopped. This value is specified in number of card output clocks, i.e. sdhost_cclk_out of the selected card.\nNOTE: The software timer should be used if the timeout value is in the order of 100 ms. In this case, read data timeout interrupt needs to be disabled."
              bitOffset: 8
              bitWidth: 24
              access: read-write
      - register:
          name: CTYPE
          description: Card bus width configuration register
          addressOffset: 24
          size: 32
          fields:
            - name: CARD_WIDTH4
              description: "One bit per card indicates if card is 1-bit or 4-bit mode.\n0: 1-bit mode;\n1: 4-bit mode.\nBit[1:0] correspond to card[1:0] respectively."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: CARD_WIDTH8
              description: "One bit per card indicates if card is in 8-bit mode.\n0: Non 8-bit mode;\n1: 8-bit mode.\nBit[17:16] correspond to card[1:0] respectively."
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: BLKSIZ
          description: Card data block size configuration register
          addressOffset: 28
          size: 32
          resetValue: 512
          fields:
            - name: BLOCK_SIZE
              description: Block size.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: BYTCNT
          description: Data transfer length configuration register
          addressOffset: 32
          size: 32
          resetValue: 512
          fields:
            - name: BYTE_COUNT
              description: "Number of bytes to be transferred, should be an integral multiple of Block Size for block transfers. For data transfers of undefined byte lengths, byte count should be set to 0. When byte count is set to 0, it is the responsibility of host to explicitly send stop/abort command to terminate data transfer."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: INTMASK
          description: SDIO interrupt mask register
          addressOffset: 36
          size: 32
          fields:
            - name: INT_MASK
              description: "These bits used to mask unwanted interrupts. A value of 0 masks interrupt, and a value of 1 enables the interrupt.\nBit 15 (EBE): End-bit error/no CRC error;\nBit 14 (ACD): Auto command done;\nBit 13 (SBE/BCI): Rx Start Bit Error;\nBit 12 (HLE): Hardware locked write error;\nBit 11 (FRUN): FIFO underrun/overrun error;\nBit 10 (HTO): Data starvation-by-host timeout;\nBit 9 (DRTO): Data read timeout;\nBit 8 (RTO): Response timeout; \nBit 7 (DCRC): Data CRC error; \nBit 6 (RCRC): Response CRC error; \nBit 5 (RXDR): Receive FIFO data request; \nBit 4 (TXDR): Transmit FIFO data request; \nBit 3 (DTO): Data transfer over; \nBit 2 (CD): Command done; \nBit 1 (RE): Response error;\nBit 0 (CD): Card detect."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: SDIO_INT_MASK
              description: "SDIO interrupt mask, one bit for each card. Bit[17:16] correspond to card[15:0] respectively. When masked, SDIO interrupt detection for that card is disabled. 0 masks an interrupt, and 1 enables an interrupt."
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: CMDARG
          description: Command argument data register
          addressOffset: 40
          size: 32
          fields:
            - name: CMDARG
              description: Value indicates command argument to be passed to the card.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CMD
          description: Command and boot configuration register
          addressOffset: 44
          size: 32
          resetValue: 536870912
          fields:
            - name: INDEX
              description: Command index.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: RESPONSE_EXPECT
              description: "0: No response expected from card; 1: Response expected from card."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RESPONSE_LENGTH
              description: "0: Short response expected from card; 1: Long response expected from card."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CHECK_RESPONSE_CRC
              description: "0: Do not check; 1: Check response CRC.\nSome of command responses do not return valid CRC bits. Software should disable CRC checks for those commands in order to disable CRC checking by controller."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DATA_EXPECTED
              description: "0: No data transfer expected; 1: Data transfer expected."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: READ_WRITE
              description: "0: Read from card; 1: Write to card.\nDon't care if no data is expected from card."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TRANSFER_MODE
              description: "0: Block data transfer command; 1: Stream data transfer command.\nDon't care if no data expected."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SEND_AUTO_STOP
              description: "0: No stop command is sent at the end of data transfer; 1: Send stop command at the end of data transfer."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: WAIT_PRVDATA_COMPLETE
              description: "0: Send command at once, even if previous data transfer has not completed; 1: Wait for previous data transfer to complete before sending Command.\nThe SDHOST_WAIT_PRVDATA_COMPLETE] = 0 option is typically used to query status of card during data transfer or to stop current data transfer. SDHOST_CARD_NUMBERr should be same as in previous command."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: STOP_ABORT_CMD
              description: "0: Neither stop nor abort command can stop current data transfer. If abort is sent to function-number currently selected or not in data-transfer mode, then bit should be set to 0; 1: Stop or abort command intended to stop current data transfer in progress.\nWhen open-ended or predefined data transfer is in progress, and host issues stop or abort command to stop data transfer, bit should be set so that command/data state-machines of CIU can return correctly to idle state."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SEND_INITIALIZATION
              description: "0: Do not send initialization sequence (80 clocks of 1) before sending this command; 1: Send initialization sequence before sending this command.\nAfter powered on, 80 clocks must be sent to card for initialization before sending any commands to card. Bit should be set while sending first command to card so that controller will initialize clocks before sending command to card."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CARD_NUMBER
              description: "Card number in use. Represents physical slot number of card being accessed. In SD-only mode, up to two cards are supported."
              bitOffset: 16
              bitWidth: 5
              access: read-write
            - name: UPDATE_CLOCK_REGISTERS_ONLY
              description: "0: Normal command sequence; 1: Do not send commands, just update clock register value into card clock domain.\nFollowing register values are transferred into card clock domain: CLKDIV, CLRSRC, and CLKENA.\nChanges card clocks (change frequency, truncate off or on, and set low-frequency mode). This is provided in order to change clock frequency or stop clock without having to send command to cards. During normal command sequence, when sdhost_update_clock_registers_only = 0, following control registers are transferred from BIU to CIU: CMD, CMDARG, TMOUT, CTYPE, BLKSIZ, and BYTCNT. CIU uses new register values for new command sequence to card(s). When bit is set, there are no Command Done interrupts because no command is sent to SD_MMC_CEATA cards."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: READ_CEATA_DEVICE
              description: "Read access flag.\n0: Host is not performing read access (RW_REG or RW_BLK)towards CE-ATA device;\n1: Host is performing read access (RW_REG or RW_BLK) towards CE-ATA device.\nSoftware should set this bit to indicate that CE-ATA device is being accessed for read transfer. This bit is used to disable read data timeout indication while performing CE-ATA read transfers. Maximum value of I/O transmission delay can be no less than 10 seconds. SD/MMC should not indicate read data timeout while waiting for data from CE-ATA device."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: CCS_EXPECTED
              description: "Expected Command Completion Signal (CCS) configuration.\n0: Interrupts are not enabled in CE-ATA device (nIEN = 1 in ATA control register), or command does not expect CCS from device;\n1: Interrupts are enabled in CE-ATA device (nIEN = 0), and RW_BLK command expects command completion signal from CE-ATA device. \nIf the command expects Command Completion Signal (CCS) from the CE-ATA device, the software should set this control bit. SD/MMC sets Data Transfer Over (DTO) bit in RINTSTS register and generates interrupt to host if Data Transfer Over interrupt is not masked."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: USE_HOLE
              description: "Use Hold Register.\n0: CMD and DATA sent to card bypassing HOLD Register;\n1: CMD and DATA sent to card through the HOLD Register."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: START_CMD
              description: "Start command. Once command is served by the CIU, this bit is automatically cleared. When this bit is set, host should not attempt to write to any command registers. If a write is attempted, hardware lock error is set in raw interrupt register. Once command is sent and a response is received from SD_MMC_CEATA cards, Command Done bit is set in the raw interrupt Register."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: RESP0
          description: Response data register
          addressOffset: 48
          size: 32
          fields:
            - name: RESPONSE0
              description: "Bit[31:0] of response."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RESP1
          description: Long response data register
          addressOffset: 52
          size: 32
          fields:
            - name: RESPONSE1
              description: "Bit[63:32] of long response."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RESP2
          description: Long response data register
          addressOffset: 56
          size: 32
          fields:
            - name: RESPONSE2
              description: "Bit[95:64] of long response."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: RESP3
          description: Long response data register
          addressOffset: 60
          size: 32
          fields:
            - name: RESPONSE3
              description: "Bit[127:96] of long response."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: MINTSTS
          description: Masked interrupt status register
          addressOffset: 64
          size: 32
          fields:
            - name: INT_STATUS_MSK
              description: "Interrupt enabled only if corresponding bit in interrupt mask register is set.\nBit 15 (EBE): End-bit error/no CRC error;\nBit 14 (ACD): Auto command done;\nBit 13 (SBE/BCI): RX Start Bit Error;\nBit 12 (HLE): Hardware locked write error; \nBit 11 (FRUN): FIFO underrun/overrun error;\nBit 10 (HTO): Data starvation by host timeout (HTO);\nBit 9 (DTRO): Data read timeout; \nBit 8 (RTO): Response timeout; \nBit 7 (DCRC): Data CRC error; \nBit 6 (RCRC): Response CRC error; \nBit 5 (RXDR): Receive FIFO data request; \nBit 4 (TXDR): Transmit FIFO data request;\nBit 3 (DTO): Data transfer over; \nBit 2 (CD): Command done; \nBit 1 (RE): Response error;\nBit 0 (CD): Card detect."
              bitOffset: 0
              bitWidth: 16
              access: read-only
            - name: SDIO_INTERRUPT_MSK
              description: "Interrupt from SDIO card, one bit for each card. Bit[17:16] correspond to card1 and card0, respectively. SDIO interrupt for card is enabled only if corresponding sdhost_sdio_int_mask bit is set in Interrupt mask register (Setting mask bit enables interrupt)."
              bitOffset: 16
              bitWidth: 2
              access: read-only
      - register:
          name: RINTSTS
          description: Raw interrupt status register
          addressOffset: 68
          size: 32
          fields:
            - name: INT_STATUS_RAW
              description: "Setting a bit clears the corresponding interrupt and writing 0 has no effect. Bits are logged regardless of interrupt mask status.\nBit 15 (EBE): End-bit error/no CRC error;\nBit 14 (ACD): Auto command done;\nBit 13 (SBE/BCI): RX Start Bit Error;\nBit 12 (HLE): Hardware locked write error; \nBit 11 (FRUN): FIFO underrun/overrun error;\nBit 10 (HTO): Data starvation by host timeout (HTO);\nBit 9 (DTRO): Data read timeout; \nBit 8 (RTO): Response timeout; \nBit 7 (DCRC): Data CRC error; \nBit 6 (RCRC): Response CRC error; \nBit 5 (RXDR): Receive FIFO data request; \nBit 4 (TXDR): Transmit FIFO data request;\nBit 3 (DTO): Data transfer over; \nBit 2 (CD): Command done; \nBit 1 (RE): Response error;\nBit 0 (CD): Card detect."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: SDIO_INTERRUPT_RAW
              description: "Interrupt from SDIO card, one bit for each card. Bit[17:16] correspond to card1 and card0, respectively. Setting a bit clears the corresponding interrupt bit and writing 0 has no effect.\n0: No SDIO interrupt from card;\n1: SDIO interrupt from card."
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: STATUS
          description: SD/MMC status register
          addressOffset: 72
          size: 32
          resetValue: 1814
          fields:
            - name: FIFO_RX_WATERMARK
              description: "FIFO reached Receive watermark level, not qualified with data transfer."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: FIFO_TX_WATERMARK
              description: "FIFO reached Transmit watermark level, not qualified with data transfer."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: FIFO_EMPTY
              description: FIFO is empty status.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: FIFO_FULL
              description: FIFO is full status.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: COMMAND_FSM_STATES
              description: "Command FSM states.\n0: Idle;\n1: Send init sequence; \n2: Send cmd start bit; \n3: Send cmd tx bit;\n4: Send cmd index + arg;\n5: Send cmd crc7;\n6: Send cmd end bit;\n7: Receive resp start bit;\n8: Receive resp IRQ response;\n9: Receive resp tx bit;\n10: Receive resp cmd idx;\n11: Receive resp data;\n12: Receive resp crc7;\n13: Receive resp end bit;\n14: Cmd path wait NCC;\n15: Wait, cmd-to-response turnaround."
              bitOffset: 4
              bitWidth: 4
              access: read-only
            - name: DATA_3_STATUS
              description: "Raw selected sdhost_card_data[3], checks whether card is present.\n0: card not present;\n1: card present."
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: DATA_BUSY
              description: "Inverted version of raw selected sdhost_card_data[0].\n0: Card data not busy;\n1: Card data busy."
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: DATA_STATE_MC_BUSY
              description: Data transmit or receive state-machine is busy.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: RESPONSE_INDEX
              description: "Index of previous response, including any auto-stop sent by core."
              bitOffset: 11
              bitWidth: 6
              access: read-only
            - name: FIFO_COUNT
              description: "FIFO count, number of filled locations in FIFO."
              bitOffset: 17
              bitWidth: 13
              access: read-only
      - register:
          name: FIFOTH
          description: FIFO configuration register
          addressOffset: 76
          size: 32
          fields:
            - name: TX_WMARK
              description: "FIFO threshold watermark level when transmitting data to card. When FIFO data count is less than or equal to this number, DMA/FIFO request is raised. If Interrupt is enabled, then interrupt  occurs. During end of packet, request or interrupt is generated, regardless of threshold programming.In non-DMA mode, when transmit FIFO threshold (TXDR) interrupt is enabled, then interrupt is generated instead of DMA request. During end of packet, on last interrupt, host is responsible for filling FIFO with only required remaining bytes (not before FIFO is full or after CIU completes data transfers, because FIFO may not be empty).  In DMA mode, at end of packet, if last transfer is less than burst  size, DMA controller does single cycles until required bytes are  transferred."
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: RX_WMARK
              description: "FIFO threshold watermark level when receiving data to card.When FIFO data count reaches greater than this number , DMA/FIFO request is raised. During end of packet, request is generated regardless of threshold programming in order to complete any remaining data.In non-DMA mode, when receiver FIFO threshold (RXDR) interrupt is enabled, then interrupt is generated instead of DMA request.During end of packet, interrupt is not generated if threshold programming is larger than any remaining data. It is responsibility of host to read remaining bytes on seeing Data Transfer Done interrupt.In DMA mode, at end of packet, even if remaining bytes are less than threshold, DMA request does single transfers to flush out any remaining bytes before Data Transfer Done interrupt is set."
              bitOffset: 16
              bitWidth: 11
              access: read-write
            - name: DMA_MULTIPLE_TRANSACTION_SIZE
              description: "Burst size of multiple transaction, should be programmed same as DMA controller multiple-transaction-size SDHOST_SRC/DEST_MSIZE.\n000: 1-byte transfer; \n001: 4-byte transfer; \n010: 8-byte transfer; \n011: 16-byte transfer; \n100: 32-byte transfer; \n101: 64-byte transfer; \n110: 128-byte transfer; \n111: 256-byte transfer."
              bitOffset: 28
              bitWidth: 3
              access: read-write
      - register:
          name: CDETECT
          description: Card detect register
          addressOffset: 80
          size: 32
          fields:
            - name: CARD_DETECT_N
              description: "Value on sdhost_card_detect_n input ports (1 bit per card), read-only bits. 0 represents presence of card. Only NUM_CARDS number of bits are implemented."
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          name: WRTPRT
          description: Card write protection (WP) status register
          addressOffset: 84
          size: 32
          fields:
            - name: WRITE_PROTECT
              description: Value on sdhost_card_write_prt input ports (1 bit per card). 1 represents write protection. Only NUM_CARDS number of bits are implemented.
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          name: TCBCNT
          description: Transferred byte count register
          addressOffset: 92
          size: 32
          fields:
            - name: TCBCNT
              description: Number of bytes transferred by CIU unit to card.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: TBBCNT
          description: Transferred byte count register
          addressOffset: 96
          size: 32
          fields:
            - name: TBBCNT
              description: Number of bytes transferred between Host/DMA memory and BIU FIFO.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DEBNCE
          description: Debounce filter time configuration register
          addressOffset: 100
          size: 32
          fields:
            - name: DEBOUNCE_COUNT
              description: "Number of host clocks (clk) used by debounce filter logic. The typical debounce time is 5 \\verb+~+ 25 ms to prevent the card instability when the card is inserted or removed."
              bitOffset: 0
              bitWidth: 24
              access: read-write
      - register:
          name: USRID
          description: User ID (scratchpad) register
          addressOffset: 104
          size: 32
          fields:
            - name: USRID
              description: "User identification register, value set by user. Can also be used as a scratchpad register by user."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: VERID
          description: Version ID (scratchpad) register
          addressOffset: 108
          size: 32
          resetValue: 1412572938
          fields:
            - name: VERSIONID
              description: Hardware version register. Can also be read by fireware.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: HCON
          description: Hardware feature register
          addressOffset: 112
          size: 32
          resetValue: 54807747
          fields:
            - name: CARD_TYPE
              description: Hardware support SDIO and MMC.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: CARD_NUM
              description: Support card number is 2.
              bitOffset: 1
              bitWidth: 5
              access: read-only
            - name: BUS_TYPE
              description: Register config is APB bus.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: DATA_WIDTH
              description: Regisger data widht is 32.
              bitOffset: 7
              bitWidth: 3
              access: read-only
            - name: ADDR_WIDTH
              description: Register address width is 32.
              bitOffset: 10
              bitWidth: 6
              access: read-only
            - name: DMA_WIDTH
              description: DMA data witdth is 32.
              bitOffset: 18
              bitWidth: 3
              access: read-only
            - name: RAM_INDISE
              description: Inside RAM in SDMMC module.
              bitOffset: 21
              bitWidth: 1
              access: read-only
            - name: HOLD
              description: Have a hold regiser in data path .
              bitOffset: 22
              bitWidth: 1
              access: read-only
            - name: NUM_CLK_DIV
              description: Have 4 clk divider in design .
              bitOffset: 24
              bitWidth: 2
              access: read-only
      - register:
          name: UHS
          description: UHS-1 register
          addressOffset: 116
          size: 32
          fields:
            - name: DDR
              description: "DDR mode selecton,1 bit for each card.\n0-Non-DDR mdoe.\n1-DDR mdoe."
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: RST_N
          description: Card reset register
          addressOffset: 120
          size: 32
          resetValue: 1
          fields:
            - name: CARD_RESET
              description: "Hardware reset.\n1: Active mode; \n0: Reset. \nThese bits cause the cards to enter pre-idle state, which requires them to be re-initialized. SDHOST_RST_CARD_RESET[0] should be set to 1'b0 to reset card0, SDHOST_RST_CARD_RESET[1] should be set to 1'b0 to reset card1."
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: BMOD
          description: Burst mode transfer configuration register
          addressOffset: 128
          size: 32
          fields:
            - name: SWR
              description: "Software Reset. When set, the DMA Controller resets all its internal registers. It is automatically cleared after one clock cycle."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: FB
              description: "Fixed Burst. Controls whether the AHB Master interface performs fixed burst transfers or not. When set, the AHB will use only SINGLE, INCR4, INCR8 or INCR16 during start of normal burst transfers. When reset, the AHB will use SINGLE and INCR burst transfer operations."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DE
              description: "IDMAC Enable. When set, the IDMAC is enabled."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: PBL
              description: "Programmable Burst Length. These bits indicate the maximum number of beats to be performed in one IDMAC???Internal DMA Control???transaction. The IDMAC will always attempt to burst as specified in PBL each time it starts a burst transfer on the host bus. The permissible values are 1, 4, 8, 16, 32, 64, 128 and 256. This value is the mirror of MSIZE of FIFOTH register. In order to change this value, write the required value to FIFOTH register. This is an encode value as follows:\n000: 1-byte transfer; \n001: 4-byte transfer; \n010: 8-byte transfer; \n011: 16-byte transfer; \n100: 32-byte transfer; \n101: 64-byte transfer; \n110: 128-byte transfer; \n111: 256-byte transfer.\nPBL is a read-only value and is applicable only for data access, it does not apply to descriptor access."
              bitOffset: 8
              bitWidth: 3
              access: read-write
      - register:
          name: PLDMND
          description: Poll demand configuration register
          addressOffset: 132
          size: 32
          fields:
            - name: PD
              description: "Poll Demand. If the OWNER bit of a descriptor is not set, the FSM goes to the Suspend state. The host needs to write any value into this register for the IDMAC FSM to resume normal descriptor fetch operation. This is a write only ."
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: DBADDR
          description: Descriptor base address register
          addressOffset: 136
          size: 32
          fields:
            - name: DBADDR
              description: "Start of Descriptor List. Contains the base address of the First Descriptor. The LSB bits [1:0] are ignored and taken as all-zero by the IDMAC internally. Hence these LSB bits may be treated as read-only."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: IDSTS
          description: IDMAC status register
          addressOffset: 140
          size: 32
          fields:
            - name: TI
              description: Transmit Interrupt. Indicates that data transmission is finished for a descriptor. Writing 1 clears this bit.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RI
              description: Receive Interrupt. Indicates the completion of data reception for a descriptor. Writing 1 clears this bit.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FBE
              description: "Fatal Bus Error Interrupt. Indicates that a Bus Error occurred (IDSTS[12:10]) . When this bit is set, the DMA disables all its bus accesses. Writing 1 clears this bit."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DU
              description: "Descriptor Unavailable Interrupt. This bit is set when the descriptor is unavailable due to OWNER bit = 0 (DES0[31] = 0). Writing 1 clears this bit."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CES
              description: "Card Error Summary. Indicates the status of the transaction to/from the card, also present in RINTSTS. Indicates the logical OR of the following bits:\nEBE : End Bit Error; \nRTO : Response Timeout/Boot Ack Timeout; \nRCRC : Response CRC; \nSBE : Start Bit Error; \nDRTO : Data Read Timeout/BDS timeout; \nDCRC : Data CRC for Receive; \nRE : Response Error.\nWriting 1 clears this bit. The abort condition of the IDMAC depends on the setting of this CES bit. If the CES bit is enabled, then the IDMAC aborts on a response error."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: NIS
              description: "Normal Interrupt Summary. Logical OR of the following: IDSTS[0] : Transmit Interrupt, IDSTS[1] : Receive Interrupt. Only unmasked bits affect this bit. This is a sticky bit and must be cleared each time a corresponding bit that causes NIS to be set is cleared. Writing 1 clears this bit."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: AIS
              description: "Abnormal Interrupt Summary. Logical OR of the following: IDSTS[2] : Fatal Bus Interrupt, IDSTS[4] : DU bit Interrupt. Only unmasked bits affect this bit. This is a sticky bit and must be cleared each time a corresponding bit that causes AIS to be set is cleared. Writing 1 clears this bit."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: FBE_CODE
              description: "Fatal Bus Error Code. Indicates the type of error that caused a Bus Error. Valid only when the Fatal Bus Error bit IDSTS[2] is set. This field does not generate an interrupt.\n001: Host Abort received during transmission;\n010: Host Abort received during reception;\nOthers: Reserved."
              bitOffset: 10
              bitWidth: 3
              access: read-write
            - name: FSM
              description: "DMAC FSM present state.\n0: DMA_IDLE (idle state); \n1: DMA_SUSPEND (suspend state); \n2: DESC_RD (descriptor reading state); \n3: DESC_CHK (descriptor checking state); \n4: DMA_RD_REQ_WAIT (read-data request waiting state);\n5: DMA_WR_REQ_WAIT (write-data request waiting state); \n6: DMA_RD (data-read state); \n7: DMA_WR (data-write state); \n8: DESC_CLOSE (descriptor close state)."
              bitOffset: 13
              bitWidth: 4
              access: read-write
      - register:
          name: IDINTEN
          description: IDMAC interrupt enable register
          addressOffset: 144
          size: 32
          fields:
            - name: TI
              description: "Transmit Interrupt Enable. When set with Normal Interrupt Summary Enable, Transmit Interrupt is enabled. When reset, Transmit Interrupt is disabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RI
              description: "Receive Interrupt Enable. When set with Normal Interrupt Summary Enable, Receive Interrupt is enabled. When reset, Receive Interrupt is disabled."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: FBE
              description: "Fatal Bus Error Enable. When set with Abnormal Interrupt Summary Enable, the Fatal Bus Error Interrupt is enabled. When reset, Fatal Bus Error Enable Interrupt is disabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DU
              description: "Descriptor Unavailable Interrupt. When set along with Abnormal Interrupt Summary Enable, the DU interrupt is enabled."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CES
              description: "Card Error summary Interrupt Enable. When set, it enables the Card Interrupt summary."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: NI
              description: "Normal Interrupt Summary Enable. When set, a normal interrupt is enabled. When reset, a normal interrupt is disabled. This bit enables the following bits:\nIDINTEN[0]: Transmit Interrupt;\nIDINTEN[1]: Receive Interrupt."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: AI
              description: "Abnormal Interrupt Summary Enable. When set, an abnormal interrupt is enabled. This bit enables the following bits:\nIDINTEN[2]: Fatal Bus Error Interrupt;\nIDINTEN[4]: DU Interrupt."
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: DSCADDR
          description: Host descriptor address pointer
          addressOffset: 148
          size: 32
          fields:
            - name: DSCADDR
              description: "Host Descriptor Address Pointer, updated by IDMAC during operation and cleared on reset. This register points to the start address of the current descriptor read by the IDMAC."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: BUFADDR
          description: Host buffer address pointer register
          addressOffset: 152
          size: 32
          fields:
            - name: BUFADDR
              description: "Host Buffer Address Pointer, updated by IDMAC during operation and cleared on reset. This register points to the current Data Buffer Address being accessed by the IDMAC."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: CARDTHRCTL
          description: Card Threshold Control register
          addressOffset: 256
          size: 32
          fields:
            - name: CARDRDTHREN
              description: "Card read threshold enable.\n1'b0-Card read threshold disabled.\n1'b1-Card read threshold enabled."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CARDCLRINTEN
              description: "Busy clear interrupt generation:\n1'b0-Busy clear interrypt disabled.\n1'b1-Busy clear interrypt enabled."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CARDWRTHREN
              description: "Applicable when HS400 mode is enabled.\n1'b0-Card write Threshold disabled.\n1'b1-Card write Threshold enabled."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CARDTHRESHOLD
              description: "The inside FIFO size is 512,This register is applicable when SDHOST_CARDERTHREN_REG is set to 1 or SDHOST_CARDRDTHREN_REG set to 1."
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: EMMCDDR
          description: eMMC DDR register
          addressOffset: 268
          size: 32
          fields:
            - name: HALFSTARTBIT
              description: "Control for start bit detection mechanism duration of start bit.Each bit refers to one slot.Set this bit to 1 for eMMC4.5 and above,set to 0 for SD applications.For eMMC4.5,start bit can be:\n1'b0-Full cycle.\n1'b1-less than one full cycle."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: HS400_MODE
              description: Set 1 to enable HS400 mode.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: ENSHIFT
          description: Enable Phase Shift register
          addressOffset: 272
          size: 32
          fields:
            - name: ENABLE_SHIFT
              description: "Control for the amount of phase shift provided on the default enables in the design.Two bits assigned for each card.\n2'b00-Default phase shift.\n2'b01-Enables shifted to next immediate positive edge.\n2'b10-Enables shifted to next immediate negative edge.\n2'b11-Reserved."
              bitOffset: 0
              bitWidth: 4
              access: read-write
      - register:
          name: BUFFIFO
          description: CPU write and read transmit data by FIFO
          addressOffset: 512
          size: 32
          fields:
            - name: BUFFIFO
              description: CPU write and read transmit data by FIFO. This register points to the current Data FIFO .
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: CLK_EDGE_SEL
          description: SDIO control register.
          addressOffset: 2048
          size: 32
          resetValue: 8520192
          fields:
            - name: CCLKIN_EDGE_DRV_SEL
              description: "It's used to select the clock phase of the output signal from phase 0, phase 90, phase 180, phase 270."
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: CCLKIN_EDGE_SAM_SEL
              description: "It's used to select the clock phase of the input signal from phase 0, phase 90, phase 180, phase 270."
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: CCLKIN_EDGE_SLF_SEL
              description: "It's used to select the clock phase of the internal signal from phase 0, phase 90, phase 180, phase 270."
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: CCLLKIN_EDGE_H
              description: The high level of the divider clock. The value should be smaller than CCLKIN_EDGE_L.
              bitOffset: 9
              bitWidth: 4
              access: read-write
            - name: CCLLKIN_EDGE_L
              description: The low level of the divider clock. The value should be larger than CCLKIN_EDGE_H.
              bitOffset: 13
              bitWidth: 4
              access: read-write
            - name: CCLLKIN_EDGE_N
              description: The clock division of cclk_in.
              bitOffset: 17
              bitWidth: 4
              access: read-write
            - name: ESDIO_MODE
              description: Enable esdio mode.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: ESD_MODE
              description: Enable esd mode.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: CCLK_EN
              description: Sdio clock enable.
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: ULTRA_HIGH_SPEED_MODE
              description: "Enable ultra high speed mode, use dll to generate clk."
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: RAW_INTS
          description: SDIO raw ints register.
          addressOffset: 2052
          size: 32
          fields:
            - name: RAW_INTS
              description: It indicates raw ints.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: DLL_CLK_CONF
          description: SDIO DLL clock control register.
          addressOffset: 2056
          size: 32
          fields:
            - name: DLL_CCLK_IN_SLF_EN
              description: Clock enable of cclk_in_slf when ULTRA_HIGH_SPEED_MODE==1.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DLL_CCLK_IN_DRV_EN
              description: Clock enable of cclk_in_drv when ULTRA_HIGH_SPEED_MODE==1.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DLL_CCLK_IN_SAM_EN
              description: Clock enable of cclk_in_sam when ULTRA_HIGH_SPEED_MODE==1.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DLL_CCLK_IN_SLF_PHASE
              description: "It's used to control the phase of cclk_in_slf when ULTRA_HIGH_SPEED_MODE==1."
              bitOffset: 3
              bitWidth: 6
              access: read-write
            - name: DLL_CCLK_IN_DRV_PHASE
              description: "It's used to control the phase of cclk_in_drv when ULTRA_HIGH_SPEED_MODE==1."
              bitOffset: 9
              bitWidth: 6
              access: read-write
            - name: DLL_CCLK_IN_SAM_PHASE
              description: "It's used to control the phase of cclk_in_sam when ULTRA_HIGH_SPEED_MODE==1."
              bitOffset: 15
              bitWidth: 6
              access: read-write
      - register:
          name: DLL_CONF
          description: SDIO DLL configuration register.
          addressOffset: 2060
          size: 32
          fields:
            - name: DLL_CAL_STOP
              description: Set 1 to stop calibration.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DLL_CAL_END
              description: 1 means calibration finished.
              bitOffset: 1
              bitWidth: 1
              access: read-only
  - name: SHA
    description: SHA (Secure Hash Algorithm) Accelerator
    groupName: SHA
    baseAddress: 1342771200
    addressBlock:
      - offset: 0
        size: 176
        usage: registers
    interrupt:
      - name: SHA
        value: 70
    registers:
      - register:
          name: MODE
          description: Initial configuration register.
          addressOffset: 0
          size: 32
          fields:
            - name: MODE
              description: Sha mode.
              bitOffset: 0
              bitWidth: 3
              access: read-write
      - register:
          name: T_STRING
          description: SHA 512/t configuration register 0.
          addressOffset: 4
          size: 32
          fields:
            - name: T_STRING
              description: Sha t_string (used if and only if mode == SHA_512/t).
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: T_LENGTH
          description: SHA 512/t configuration register 1.
          addressOffset: 8
          size: 32
          fields:
            - name: T_LENGTH
              description: Sha t_length (used if and only if mode == SHA_512/t).
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: DMA_BLOCK_NUM
          description: DMA configuration register 0.
          addressOffset: 12
          size: 32
          fields:
            - name: DMA_BLOCK_NUM
              description: Dma-sha block number.
              bitOffset: 0
              bitWidth: 6
              access: read-write
      - register:
          name: START
          description: Typical SHA configuration register 0.
          addressOffset: 16
          size: 32
          fields:
            - name: START
              description: Reserved.
              bitOffset: 1
              bitWidth: 31
              access: read-only
      - register:
          name: CONTINUE
          description: Typical SHA configuration register 1.
          addressOffset: 20
          size: 32
          fields:
            - name: CONTINUE
              description: Reserved.
              bitOffset: 1
              bitWidth: 31
              access: read-only
      - register:
          name: BUSY
          description: Busy register.
          addressOffset: 24
          size: 32
          fields:
            - name: STATE
              description: "Sha busy state. 1'b0: idle. 1'b1: busy."
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: DMA_START
          description: DMA configuration register 1.
          addressOffset: 28
          size: 32
          fields:
            - name: DMA_START
              description: Start dma-sha.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: DMA_CONTINUE
          description: DMA configuration register 2.
          addressOffset: 32
          size: 32
          fields:
            - name: DMA_CONTINUE
              description: Continue dma-sha.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: CLEAR_IRQ
          description: Interrupt clear register.
          addressOffset: 36
          size: 32
          fields:
            - name: CLEAR_INTERRUPT
              description: Clear sha interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: IRQ_ENA
          description: Interrupt enable register.
          addressOffset: 40
          size: 32
          fields:
            - name: INTERRUPT_ENA
              description: "Sha interrupt enable register. 1'b0: disable(default). 1'b1: enable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Date register.
          addressOffset: 44
          size: 32
          resetValue: 538972713
          fields:
            - name: DATE
              description: Sha date information/ sha version information.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          dim: 16
          dimIncrement: 4
          name: "H_MEM[%s]"
          description: Sha H memory which contains intermediate hash or finial hash.
          addressOffset: 64
          size: 32
      - register:
          dim: 16
          dimIncrement: 4
          name: "M_MEM[%s]"
          description: Sha M memory which contains message.
          addressOffset: 128
          size: 32
  - name: SOC_ETM
    description: Event Task Matrix
    groupName: SOC_ETM
    baseAddress: 1343049728
    addressBlock:
      - offset: 0
        size: 552
        usage: registers
    registers:
      - register:
          name: CH_ENA_AD0
          description: Channel enable status register
          addressOffset: 0
          size: 32
          fields:
            - name: CH_ENA0
              description: "Represents ch0 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CH_ENA1
              description: "Represents ch1 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CH_ENA2
              description: "Represents ch2 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CH_ENA3
              description: "Represents ch3 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CH_ENA4
              description: "Represents ch4 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CH_ENA5
              description: "Represents ch5 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CH_ENA6
              description: "Represents ch6 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CH_ENA7
              description: "Represents ch7 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CH_ENA8
              description: "Represents ch8 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CH_ENA9
              description: "Represents ch9 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CH_ENA10
              description: "Represents ch10 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CH_ENA11
              description: "Represents ch11 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CH_ENA12
              description: "Represents ch12 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: CH_ENA13
              description: "Represents ch13 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: CH_ENA14
              description: "Represents ch14 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: CH_ENA15
              description: "Represents ch15 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CH_ENA16
              description: "Represents ch16 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CH_ENA17
              description: "Represents ch17 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: CH_ENA18
              description: "Represents ch18 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: CH_ENA19
              description: "Represents ch19 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: CH_ENA20
              description: "Represents ch20 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CH_ENA21
              description: "Represents ch21 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: CH_ENA22
              description: "Represents ch22 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: CH_ENA23
              description: "Represents ch23 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: CH_ENA24
              description: "Represents ch24 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: CH_ENA25
              description: "Represents ch25 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: CH_ENA26
              description: "Represents ch26 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: CH_ENA27
              description: "Represents ch27 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: CH_ENA28
              description: "Represents ch28 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: CH_ENA29
              description: "Represents ch29 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: CH_ENA30
              description: "Represents ch30 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: CH_ENA31
              description: "Represents ch31 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: CH_ENA_AD0_SET
          description: Channel enable set register
          addressOffset: 4
          size: 32
          fields:
            - name: CH_SET0
              description: "Configures whether or not to enable ch0.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: CH_SET1
              description: "Configures whether or not to enable ch1.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CH_SET2
              description: "Configures whether or not to enable ch2.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CH_SET3
              description: "Configures whether or not to enable ch3.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: CH_SET4
              description: "Configures whether or not to enable ch4.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: CH_SET5
              description: "Configures whether or not to enable ch5.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CH_SET6
              description: "Configures whether or not to enable ch6.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: CH_SET7
              description: "Configures whether or not to enable ch7.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: CH_SET8
              description: "Configures whether or not to enable ch8.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: CH_SET9
              description: "Configures whether or not to enable ch9.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: CH_SET10
              description: "Configures whether or not to enable ch10.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: CH_SET11
              description: "Configures whether or not to enable ch11.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: CH_SET12
              description: "Configures whether or not to enable ch12.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: CH_SET13
              description: "Configures whether or not to enable ch13.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: CH_SET14
              description: "Configures whether or not to enable ch14.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: CH_SET15
              description: "Configures whether or not to enable ch15.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: CH_SET16
              description: "Configures whether or not to enable ch16.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: CH_SET17
              description: "Configures whether or not to enable ch17.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: CH_SET18
              description: "Configures whether or not to enable ch18.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: CH_SET19
              description: "Configures whether or not to enable ch19.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: CH_SET20
              description: "Configures whether or not to enable ch20.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: CH_SET21
              description: "Configures whether or not to enable ch21.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: CH_SET22
              description: "Configures whether or not to enable ch22.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: CH_SET23
              description: "Configures whether or not to enable ch23.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: CH_SET24
              description: "Configures whether or not to enable ch24.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: CH_SET25
              description: "Configures whether or not to enable ch25.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: CH_SET26
              description: "Configures whether or not to enable ch26.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: CH_SET27
              description: "Configures whether or not to enable ch27.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: CH_SET28
              description: "Configures whether or not to enable ch28.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: CH_SET29
              description: "Configures whether or not to enable ch29.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: CH_SET30
              description: "Configures whether or not to enable ch30.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: CH_SET31
              description: "Configures whether or not to enable ch31.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: CH_ENA_AD0_CLR
          description: Channel enable clear register
          addressOffset: 8
          size: 32
          fields:
            - name: CH_CLR0
              description: "Configures whether or not to clear ch0 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: CH_CLR1
              description: "Configures whether or not to clear ch1 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CH_CLR2
              description: "Configures whether or not to clear ch2 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CH_CLR3
              description: "Configures whether or not to clear ch3 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: CH_CLR4
              description: "Configures whether or not to clear ch4 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: CH_CLR5
              description: "Configures whether or not to clear ch5 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CH_CLR6
              description: "Configures whether or not to clear ch6 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: CH_CLR7
              description: "Configures whether or not to clear ch7 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: CH_CLR8
              description: "Configures whether or not to clear ch8 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: CH_CLR9
              description: "Configures whether or not to clear ch9 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: CH_CLR10
              description: "Configures whether or not to clear ch10 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: CH_CLR11
              description: "Configures whether or not to clear ch11 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: CH_CLR12
              description: "Configures whether or not to clear ch12 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: CH_CLR13
              description: "Configures whether or not to clear ch13 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: CH_CLR14
              description: "Configures whether or not to clear ch14 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: CH_CLR15
              description: "Configures whether or not to clear ch15 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: CH_CLR16
              description: "Configures whether or not to clear ch16 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: CH_CLR17
              description: "Configures whether or not to clear ch17 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: CH_CLR18
              description: "Configures whether or not to clear ch18 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: CH_CLR19
              description: "Configures whether or not to clear ch19 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: CH_CLR20
              description: "Configures whether or not to clear ch20 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: CH_CLR21
              description: "Configures whether or not to clear ch21 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: CH_CLR22
              description: "Configures whether or not to clear ch22 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: CH_CLR23
              description: "Configures whether or not to clear ch23 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: CH_CLR24
              description: "Configures whether or not to clear ch24 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: CH_CLR25
              description: "Configures whether or not to clear ch25 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: CH_CLR26
              description: "Configures whether or not to clear ch26 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: CH_CLR27
              description: "Configures whether or not to clear ch27 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: CH_CLR28
              description: "Configures whether or not to clear ch28 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: CH_CLR29
              description: "Configures whether or not to clear ch29 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: CH_CLR30
              description: "Configures whether or not to clear ch30 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: CH_CLR31
              description: "Configures whether or not to clear ch31 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: CH_ENA_AD1
          description: Channel enable status register
          addressOffset: 12
          size: 32
          fields:
            - name: CH_ENA32
              description: "Represents ch32 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CH_ENA33
              description: "Represents ch33 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CH_ENA34
              description: "Represents ch34 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: CH_ENA35
              description: "Represents ch35 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CH_ENA36
              description: "Represents ch36 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CH_ENA37
              description: "Represents ch37 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CH_ENA38
              description: "Represents ch38 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CH_ENA39
              description: "Represents ch39 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: CH_ENA40
              description: "Represents ch40 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: CH_ENA41
              description: "Represents ch41 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: CH_ENA42
              description: "Represents ch42 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CH_ENA43
              description: "Represents ch43 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: CH_ENA44
              description: "Represents ch44 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: CH_ENA45
              description: "Represents ch45 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: CH_ENA46
              description: "Represents ch46 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: CH_ENA47
              description: "Represents ch47 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: CH_ENA48
              description: "Represents ch48 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: CH_ENA49
              description: "Represents ch49 enable status.\\\\0: Disable\\\\1: Enable"
              bitOffset: 17
              bitWidth: 1
              access: read-write
      - register:
          name: CH_ENA_AD1_SET
          description: Channel enable set register
          addressOffset: 16
          size: 32
          fields:
            - name: CH_SET32
              description: "Configures whether or not to enable ch32.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: CH_SET33
              description: "Configures whether or not to enable ch33.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CH_SET34
              description: "Configures whether or not to enable ch34.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CH_SET35
              description: "Configures whether or not to enable ch35.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: CH_SET36
              description: "Configures whether or not to enable ch36.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: CH_SET37
              description: "Configures whether or not to enable ch37.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CH_SET38
              description: "Configures whether or not to enable ch38.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: CH_SET39
              description: "Configures whether or not to enable ch39.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: CH_SET40
              description: "Configures whether or not to enable ch40.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: CH_SET41
              description: "Configures whether or not to enable ch41.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: CH_SET42
              description: "Configures whether or not to enable ch42.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: CH_SET43
              description: "Configures whether or not to enable ch43.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: CH_SET44
              description: "Configures whether or not to enable ch44.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: CH_SET45
              description: "Configures whether or not to enable ch45.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: CH_SET46
              description: "Configures whether or not to enable ch46.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: CH_SET47
              description: "Configures whether or not to enable ch47.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: CH_SET48
              description: "Configures whether or not to enable ch48.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: CH_SET49
              description: "Configures whether or not to enable ch49.\\\\0: Invalid, No effect\\\\1: Enable"
              bitOffset: 17
              bitWidth: 1
              access: write-only
      - register:
          name: CH_ENA_AD1_CLR
          description: Channel enable clear register
          addressOffset: 20
          size: 32
          fields:
            - name: CH_CLR32
              description: "Configures whether or not to clear ch32 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: CH_CLR33
              description: "Configures whether or not to clear ch33 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: CH_CLR34
              description: "Configures whether or not to clear ch34 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CH_CLR35
              description: "Configures whether or not to clear ch35 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: CH_CLR36
              description: "Configures whether or not to clear ch36 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: CH_CLR37
              description: "Configures whether or not to clear ch37 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CH_CLR38
              description: "Configures whether or not to clear ch38 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: CH_CLR39
              description: "Configures whether or not to clear ch39 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: CH_CLR40
              description: "Configures whether or not to clear ch40 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: CH_CLR41
              description: "Configures whether or not to clear ch41 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: CH_CLR42
              description: "Configures whether or not to clear ch42 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: CH_CLR43
              description: "Configures whether or not to clear ch43 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: CH_CLR44
              description: "Configures whether or not to clear ch44 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: CH_CLR45
              description: "Configures whether or not to clear ch45 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: CH_CLR46
              description: "Configures whether or not to clear ch46 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: CH_CLR47
              description: "Configures whether or not to clear ch47 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: CH_CLR48
              description: "Configures whether or not to clear ch48 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: CH_CLR49
              description: "Configures whether or not to clear ch49 enable.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 17
              bitWidth: 1
              access: write-only
      - register:
          name: CH0_EVT_ID
          description: Channel0 event id register
          addressOffset: 24
          size: 32
          fields:
            - name: CH0_EVT_ID
              description: Configures ch0_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH0_TASK_ID
          description: Channel0 task id register
          addressOffset: 28
          size: 32
          fields:
            - name: CH0_TASK_ID
              description: Configures ch0_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH1_EVT_ID
          description: Channel1 event id register
          addressOffset: 32
          size: 32
          fields:
            - name: CH1_EVT_ID
              description: Configures ch1_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH1_TASK_ID
          description: Channel1 task id register
          addressOffset: 36
          size: 32
          fields:
            - name: CH1_TASK_ID
              description: Configures ch1_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH2_EVT_ID
          description: Channel2 event id register
          addressOffset: 40
          size: 32
          fields:
            - name: CH2_EVT_ID
              description: Configures ch2_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH2_TASK_ID
          description: Channel2 task id register
          addressOffset: 44
          size: 32
          fields:
            - name: CH2_TASK_ID
              description: Configures ch2_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH3_EVT_ID
          description: Channel3 event id register
          addressOffset: 48
          size: 32
          fields:
            - name: CH3_EVT_ID
              description: Configures ch3_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH3_TASK_ID
          description: Channel3 task id register
          addressOffset: 52
          size: 32
          fields:
            - name: CH3_TASK_ID
              description: Configures ch3_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH4_EVT_ID
          description: Channel4 event id register
          addressOffset: 56
          size: 32
          fields:
            - name: CH4_EVT_ID
              description: Configures ch4_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH4_TASK_ID
          description: Channel4 task id register
          addressOffset: 60
          size: 32
          fields:
            - name: CH4_TASK_ID
              description: Configures ch4_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH5_EVT_ID
          description: Channel5 event id register
          addressOffset: 64
          size: 32
          fields:
            - name: CH5_EVT_ID
              description: Configures ch5_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH5_TASK_ID
          description: Channel5 task id register
          addressOffset: 68
          size: 32
          fields:
            - name: CH5_TASK_ID
              description: Configures ch5_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH6_EVT_ID
          description: Channel6 event id register
          addressOffset: 72
          size: 32
          fields:
            - name: CH6_EVT_ID
              description: Configures ch6_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH6_TASK_ID
          description: Channel6 task id register
          addressOffset: 76
          size: 32
          fields:
            - name: CH6_TASK_ID
              description: Configures ch6_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH7_EVT_ID
          description: Channel7 event id register
          addressOffset: 80
          size: 32
          fields:
            - name: CH7_EVT_ID
              description: Configures ch7_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH7_TASK_ID
          description: Channel7 task id register
          addressOffset: 84
          size: 32
          fields:
            - name: CH7_TASK_ID
              description: Configures ch7_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH8_EVT_ID
          description: Channel8 event id register
          addressOffset: 88
          size: 32
          fields:
            - name: CH8_EVT_ID
              description: Configures ch8_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH8_TASK_ID
          description: Channel8 task id register
          addressOffset: 92
          size: 32
          fields:
            - name: CH8_TASK_ID
              description: Configures ch8_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH9_EVT_ID
          description: Channel9 event id register
          addressOffset: 96
          size: 32
          fields:
            - name: CH9_EVT_ID
              description: Configures ch9_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH9_TASK_ID
          description: Channel9 task id register
          addressOffset: 100
          size: 32
          fields:
            - name: CH9_TASK_ID
              description: Configures ch9_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH10_EVT_ID
          description: Channel10 event id register
          addressOffset: 104
          size: 32
          fields:
            - name: CH10_EVT_ID
              description: Configures ch10_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH10_TASK_ID
          description: Channel10 task id register
          addressOffset: 108
          size: 32
          fields:
            - name: CH10_TASK_ID
              description: Configures ch10_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH11_EVT_ID
          description: Channel11 event id register
          addressOffset: 112
          size: 32
          fields:
            - name: CH11_EVT_ID
              description: Configures ch11_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH11_TASK_ID
          description: Channel11 task id register
          addressOffset: 116
          size: 32
          fields:
            - name: CH11_TASK_ID
              description: Configures ch11_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH12_EVT_ID
          description: Channel12 event id register
          addressOffset: 120
          size: 32
          fields:
            - name: CH12_EVT_ID
              description: Configures ch12_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH12_TASK_ID
          description: Channel12 task id register
          addressOffset: 124
          size: 32
          fields:
            - name: CH12_TASK_ID
              description: Configures ch12_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH13_EVT_ID
          description: Channel13 event id register
          addressOffset: 128
          size: 32
          fields:
            - name: CH13_EVT_ID
              description: Configures ch13_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH13_TASK_ID
          description: Channel13 task id register
          addressOffset: 132
          size: 32
          fields:
            - name: CH13_TASK_ID
              description: Configures ch13_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH14_EVT_ID
          description: Channel14 event id register
          addressOffset: 136
          size: 32
          fields:
            - name: CH14_EVT_ID
              description: Configures ch14_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH14_TASK_ID
          description: Channel14 task id register
          addressOffset: 140
          size: 32
          fields:
            - name: CH14_TASK_ID
              description: Configures ch14_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH15_EVT_ID
          description: Channel15 event id register
          addressOffset: 144
          size: 32
          fields:
            - name: CH15_EVT_ID
              description: Configures ch15_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH15_TASK_ID
          description: Channel15 task id register
          addressOffset: 148
          size: 32
          fields:
            - name: CH15_TASK_ID
              description: Configures ch15_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH16_EVT_ID
          description: Channel16 event id register
          addressOffset: 152
          size: 32
          fields:
            - name: CH16_EVT_ID
              description: Configures ch16_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH16_TASK_ID
          description: Channel16 task id register
          addressOffset: 156
          size: 32
          fields:
            - name: CH16_TASK_ID
              description: Configures ch16_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH17_EVT_ID
          description: Channel17 event id register
          addressOffset: 160
          size: 32
          fields:
            - name: CH17_EVT_ID
              description: Configures ch17_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH17_TASK_ID
          description: Channel17 task id register
          addressOffset: 164
          size: 32
          fields:
            - name: CH17_TASK_ID
              description: Configures ch17_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH18_EVT_ID
          description: Channel18 event id register
          addressOffset: 168
          size: 32
          fields:
            - name: CH18_EVT_ID
              description: Configures ch18_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH18_TASK_ID
          description: Channel18 task id register
          addressOffset: 172
          size: 32
          fields:
            - name: CH18_TASK_ID
              description: Configures ch18_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH19_EVT_ID
          description: Channel19 event id register
          addressOffset: 176
          size: 32
          fields:
            - name: CH19_EVT_ID
              description: Configures ch19_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH19_TASK_ID
          description: Channel19 task id register
          addressOffset: 180
          size: 32
          fields:
            - name: CH19_TASK_ID
              description: Configures ch19_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH20_EVT_ID
          description: Channel20 event id register
          addressOffset: 184
          size: 32
          fields:
            - name: CH20_EVT_ID
              description: Configures ch20_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH20_TASK_ID
          description: Channel20 task id register
          addressOffset: 188
          size: 32
          fields:
            - name: CH20_TASK_ID
              description: Configures ch20_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH21_EVT_ID
          description: Channel21 event id register
          addressOffset: 192
          size: 32
          fields:
            - name: CH21_EVT_ID
              description: Configures ch21_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH21_TASK_ID
          description: Channel21 task id register
          addressOffset: 196
          size: 32
          fields:
            - name: CH21_TASK_ID
              description: Configures ch21_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH22_EVT_ID
          description: Channel22 event id register
          addressOffset: 200
          size: 32
          fields:
            - name: CH22_EVT_ID
              description: Configures ch22_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH22_TASK_ID
          description: Channel22 task id register
          addressOffset: 204
          size: 32
          fields:
            - name: CH22_TASK_ID
              description: Configures ch22_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH23_EVT_ID
          description: Channel23 event id register
          addressOffset: 208
          size: 32
          fields:
            - name: CH23_EVT_ID
              description: Configures ch23_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH23_TASK_ID
          description: Channel23 task id register
          addressOffset: 212
          size: 32
          fields:
            - name: CH23_TASK_ID
              description: Configures ch23_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH24_EVT_ID
          description: Channel24 event id register
          addressOffset: 216
          size: 32
          fields:
            - name: CH24_EVT_ID
              description: Configures ch24_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH24_TASK_ID
          description: Channel24 task id register
          addressOffset: 220
          size: 32
          fields:
            - name: CH24_TASK_ID
              description: Configures ch24_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH25_EVT_ID
          description: Channel25 event id register
          addressOffset: 224
          size: 32
          fields:
            - name: CH25_EVT_ID
              description: Configures ch25_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH25_TASK_ID
          description: Channel25 task id register
          addressOffset: 228
          size: 32
          fields:
            - name: CH25_TASK_ID
              description: Configures ch25_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH26_EVT_ID
          description: Channel26 event id register
          addressOffset: 232
          size: 32
          fields:
            - name: CH26_EVT_ID
              description: Configures ch26_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH26_TASK_ID
          description: Channel26 task id register
          addressOffset: 236
          size: 32
          fields:
            - name: CH26_TASK_ID
              description: Configures ch26_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH27_EVT_ID
          description: Channel27 event id register
          addressOffset: 240
          size: 32
          fields:
            - name: CH27_EVT_ID
              description: Configures ch27_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH27_TASK_ID
          description: Channel27 task id register
          addressOffset: 244
          size: 32
          fields:
            - name: CH27_TASK_ID
              description: Configures ch27_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH28_EVT_ID
          description: Channel28 event id register
          addressOffset: 248
          size: 32
          fields:
            - name: CH28_EVT_ID
              description: Configures ch28_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH28_TASK_ID
          description: Channel28 task id register
          addressOffset: 252
          size: 32
          fields:
            - name: CH28_TASK_ID
              description: Configures ch28_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH29_EVT_ID
          description: Channel29 event id register
          addressOffset: 256
          size: 32
          fields:
            - name: CH29_EVT_ID
              description: Configures ch29_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH29_TASK_ID
          description: Channel29 task id register
          addressOffset: 260
          size: 32
          fields:
            - name: CH29_TASK_ID
              description: Configures ch29_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH30_EVT_ID
          description: Channel30 event id register
          addressOffset: 264
          size: 32
          fields:
            - name: CH30_EVT_ID
              description: Configures ch30_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH30_TASK_ID
          description: Channel30 task id register
          addressOffset: 268
          size: 32
          fields:
            - name: CH30_TASK_ID
              description: Configures ch30_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH31_EVT_ID
          description: Channel31 event id register
          addressOffset: 272
          size: 32
          fields:
            - name: CH31_EVT_ID
              description: Configures ch31_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH31_TASK_ID
          description: Channel31 task id register
          addressOffset: 276
          size: 32
          fields:
            - name: CH31_TASK_ID
              description: Configures ch31_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH32_EVT_ID
          description: Channel32 event id register
          addressOffset: 280
          size: 32
          fields:
            - name: CH32_EVT_ID
              description: Configures ch32_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH32_TASK_ID
          description: Channel32 task id register
          addressOffset: 284
          size: 32
          fields:
            - name: CH32_TASK_ID
              description: Configures ch32_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH33_EVT_ID
          description: Channel33 event id register
          addressOffset: 288
          size: 32
          fields:
            - name: CH33_EVT_ID
              description: Configures ch33_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH33_TASK_ID
          description: Channel33 task id register
          addressOffset: 292
          size: 32
          fields:
            - name: CH33_TASK_ID
              description: Configures ch33_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH34_EVT_ID
          description: Channel34 event id register
          addressOffset: 296
          size: 32
          fields:
            - name: CH34_EVT_ID
              description: Configures ch34_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH34_TASK_ID
          description: Channel34 task id register
          addressOffset: 300
          size: 32
          fields:
            - name: CH34_TASK_ID
              description: Configures ch34_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH35_EVT_ID
          description: Channel35 event id register
          addressOffset: 304
          size: 32
          fields:
            - name: CH35_EVT_ID
              description: Configures ch35_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH35_TASK_ID
          description: Channel35 task id register
          addressOffset: 308
          size: 32
          fields:
            - name: CH35_TASK_ID
              description: Configures ch35_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH36_EVT_ID
          description: Channel36 event id register
          addressOffset: 312
          size: 32
          fields:
            - name: CH36_EVT_ID
              description: Configures ch36_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH36_TASK_ID
          description: Channel36 task id register
          addressOffset: 316
          size: 32
          fields:
            - name: CH36_TASK_ID
              description: Configures ch36_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH37_EVT_ID
          description: Channel37 event id register
          addressOffset: 320
          size: 32
          fields:
            - name: CH37_EVT_ID
              description: Configures ch37_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH37_TASK_ID
          description: Channel37 task id register
          addressOffset: 324
          size: 32
          fields:
            - name: CH37_TASK_ID
              description: Configures ch37_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH38_EVT_ID
          description: Channel38 event id register
          addressOffset: 328
          size: 32
          fields:
            - name: CH38_EVT_ID
              description: Configures ch38_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH38_TASK_ID
          description: Channel38 task id register
          addressOffset: 332
          size: 32
          fields:
            - name: CH38_TASK_ID
              description: Configures ch38_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH39_EVT_ID
          description: Channel39 event id register
          addressOffset: 336
          size: 32
          fields:
            - name: CH39_EVT_ID
              description: Configures ch39_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH39_TASK_ID
          description: Channel39 task id register
          addressOffset: 340
          size: 32
          fields:
            - name: CH39_TASK_ID
              description: Configures ch39_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH40_EVT_ID
          description: Channel40 event id register
          addressOffset: 344
          size: 32
          fields:
            - name: CH40_EVT_ID
              description: Configures ch40_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH40_TASK_ID
          description: Channel40 task id register
          addressOffset: 348
          size: 32
          fields:
            - name: CH40_TASK_ID
              description: Configures ch40_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH41_EVT_ID
          description: Channel41 event id register
          addressOffset: 352
          size: 32
          fields:
            - name: CH41_EVT_ID
              description: Configures ch41_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH41_TASK_ID
          description: Channel41 task id register
          addressOffset: 356
          size: 32
          fields:
            - name: CH41_TASK_ID
              description: Configures ch41_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH42_EVT_ID
          description: Channel42 event id register
          addressOffset: 360
          size: 32
          fields:
            - name: CH42_EVT_ID
              description: Configures ch42_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH42_TASK_ID
          description: Channel42 task id register
          addressOffset: 364
          size: 32
          fields:
            - name: CH42_TASK_ID
              description: Configures ch42_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH43_EVT_ID
          description: Channel43 event id register
          addressOffset: 368
          size: 32
          fields:
            - name: CH43_EVT_ID
              description: Configures ch43_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH43_TASK_ID
          description: Channel43 task id register
          addressOffset: 372
          size: 32
          fields:
            - name: CH43_TASK_ID
              description: Configures ch43_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH44_EVT_ID
          description: Channel44 event id register
          addressOffset: 376
          size: 32
          fields:
            - name: CH44_EVT_ID
              description: Configures ch44_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH44_TASK_ID
          description: Channel44 task id register
          addressOffset: 380
          size: 32
          fields:
            - name: CH44_TASK_ID
              description: Configures ch44_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH45_EVT_ID
          description: Channel45 event id register
          addressOffset: 384
          size: 32
          fields:
            - name: CH45_EVT_ID
              description: Configures ch45_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH45_TASK_ID
          description: Channel45 task id register
          addressOffset: 388
          size: 32
          fields:
            - name: CH45_TASK_ID
              description: Configures ch45_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH46_EVT_ID
          description: Channel46 event id register
          addressOffset: 392
          size: 32
          fields:
            - name: CH46_EVT_ID
              description: Configures ch46_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH46_TASK_ID
          description: Channel46 task id register
          addressOffset: 396
          size: 32
          fields:
            - name: CH46_TASK_ID
              description: Configures ch46_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH47_EVT_ID
          description: Channel47 event id register
          addressOffset: 400
          size: 32
          fields:
            - name: CH47_EVT_ID
              description: Configures ch47_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH47_TASK_ID
          description: Channel47 task id register
          addressOffset: 404
          size: 32
          fields:
            - name: CH47_TASK_ID
              description: Configures ch47_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH48_EVT_ID
          description: Channel48 event id register
          addressOffset: 408
          size: 32
          fields:
            - name: CH48_EVT_ID
              description: Configures ch48_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH48_TASK_ID
          description: Channel48 task id register
          addressOffset: 412
          size: 32
          fields:
            - name: CH48_TASK_ID
              description: Configures ch48_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH49_EVT_ID
          description: Channel49 event id register
          addressOffset: 416
          size: 32
          fields:
            - name: CH49_EVT_ID
              description: Configures ch49_evt_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: CH49_TASK_ID
          description: Channel49 task id register
          addressOffset: 420
          size: 32
          fields:
            - name: CH49_TASK_ID
              description: Configures ch49_task_id
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: EVT_ST0
          description: Events trigger status register
          addressOffset: 424
          size: 32
          fields:
            - name: GPIO_EVT_CH0_RISE_EDGE_ST
              description: "Represents GPIO_evt_ch0_rise_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_CH1_RISE_EDGE_ST
              description: "Represents GPIO_evt_ch1_rise_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_CH2_RISE_EDGE_ST
              description: "Represents GPIO_evt_ch2_rise_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_CH3_RISE_EDGE_ST
              description: "Represents GPIO_evt_ch3_rise_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_CH4_RISE_EDGE_ST
              description: "Represents GPIO_evt_ch4_rise_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_CH5_RISE_EDGE_ST
              description: "Represents GPIO_evt_ch5_rise_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_CH6_RISE_EDGE_ST
              description: "Represents GPIO_evt_ch6_rise_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_CH7_RISE_EDGE_ST
              description: "Represents GPIO_evt_ch7_rise_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_CH0_FALL_EDGE_ST
              description: "Represents GPIO_evt_ch0_fall_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_CH1_FALL_EDGE_ST
              description: "Represents GPIO_evt_ch1_fall_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_CH2_FALL_EDGE_ST
              description: "Represents GPIO_evt_ch2_fall_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_CH3_FALL_EDGE_ST
              description: "Represents GPIO_evt_ch3_fall_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_CH4_FALL_EDGE_ST
              description: "Represents GPIO_evt_ch4_fall_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_CH5_FALL_EDGE_ST
              description: "Represents GPIO_evt_ch5_fall_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_CH6_FALL_EDGE_ST
              description: "Represents GPIO_evt_ch6_fall_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_CH7_FALL_EDGE_ST
              description: "Represents GPIO_evt_ch7_fall_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_CH0_ANY_EDGE_ST
              description: "Represents GPIO_evt_ch0_any_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_CH1_ANY_EDGE_ST
              description: "Represents GPIO_evt_ch1_any_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_CH2_ANY_EDGE_ST
              description: "Represents GPIO_evt_ch2_any_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_CH3_ANY_EDGE_ST
              description: "Represents GPIO_evt_ch3_any_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_CH4_ANY_EDGE_ST
              description: "Represents GPIO_evt_ch4_any_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_CH5_ANY_EDGE_ST
              description: "Represents GPIO_evt_ch5_any_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_CH6_ANY_EDGE_ST
              description: "Represents GPIO_evt_ch6_any_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_CH7_ANY_EDGE_ST
              description: "Represents GPIO_evt_ch7_any_edge trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_ZERO_DET_POS0_ST
              description: "Represents GPIO_evt_zero_det_pos0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_ZERO_DET_NEG0_ST
              description: "Represents GPIO_evt_zero_det_neg0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_ZERO_DET_POS1_ST
              description: "Represents GPIO_evt_zero_det_pos1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: GPIO_EVT_ZERO_DET_NEG1_ST
              description: "Represents GPIO_evt_zero_det_neg1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: LEDC_EVT_DUTY_CHNG_END_CH0_ST
              description: "Represents LEDC_evt_duty_chng_end_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: LEDC_EVT_DUTY_CHNG_END_CH1_ST
              description: "Represents LEDC_evt_duty_chng_end_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: LEDC_EVT_DUTY_CHNG_END_CH2_ST
              description: "Represents LEDC_evt_duty_chng_end_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LEDC_EVT_DUTY_CHNG_END_CH3_ST
              description: "Represents LEDC_evt_duty_chng_end_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EVT_ST0_CLR
          description: Events trigger status clear register
          addressOffset: 428
          size: 32
          fields:
            - name: GPIO_EVT_CH0_RISE_EDGE_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_ch0_rise_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_CH1_RISE_EDGE_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_ch1_rise_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_CH2_RISE_EDGE_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_ch2_rise_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_CH3_RISE_EDGE_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_ch3_rise_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_CH4_RISE_EDGE_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_ch4_rise_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_CH5_RISE_EDGE_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_ch5_rise_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_CH6_RISE_EDGE_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_ch6_rise_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_CH7_RISE_EDGE_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_ch7_rise_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_CH0_FALL_EDGE_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_ch0_fall_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_CH1_FALL_EDGE_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_ch1_fall_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_CH2_FALL_EDGE_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_ch2_fall_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_CH3_FALL_EDGE_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_ch3_fall_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_CH4_FALL_EDGE_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_ch4_fall_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_CH5_FALL_EDGE_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_ch5_fall_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_CH6_FALL_EDGE_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_ch6_fall_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_CH7_FALL_EDGE_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_ch7_fall_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_CH0_ANY_EDGE_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_ch0_any_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_CH1_ANY_EDGE_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_ch1_any_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_CH2_ANY_EDGE_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_ch2_any_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_CH3_ANY_EDGE_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_ch3_any_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_CH4_ANY_EDGE_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_ch4_any_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_CH5_ANY_EDGE_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_ch5_any_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_CH6_ANY_EDGE_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_ch6_any_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_CH7_ANY_EDGE_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_ch7_any_edge trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_ZERO_DET_POS0_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_zero_det_pos0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_ZERO_DET_NEG0_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_zero_det_neg0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_ZERO_DET_POS1_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_zero_det_pos1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: GPIO_EVT_ZERO_DET_NEG1_ST_CLR
              description: "Configures whether or not to clear GPIO_evt_zero_det_neg1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: LEDC_EVT_DUTY_CHNG_END_CH0_ST_CLR
              description: "Configures whether or not to clear LEDC_evt_duty_chng_end_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: LEDC_EVT_DUTY_CHNG_END_CH1_ST_CLR
              description: "Configures whether or not to clear LEDC_evt_duty_chng_end_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: LEDC_EVT_DUTY_CHNG_END_CH2_ST_CLR
              description: "Configures whether or not to clear LEDC_evt_duty_chng_end_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: LEDC_EVT_DUTY_CHNG_END_CH3_ST_CLR
              description: "Configures whether or not to clear LEDC_evt_duty_chng_end_ch3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: EVT_ST1
          description: Events trigger status register
          addressOffset: 432
          size: 32
          fields:
            - name: LEDC_EVT_DUTY_CHNG_END_CH4_ST
              description: "Represents LEDC_evt_duty_chng_end_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LEDC_EVT_DUTY_CHNG_END_CH5_ST
              description: "Represents LEDC_evt_duty_chng_end_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: LEDC_EVT_DUTY_CHNG_END_CH6_ST
              description: "Represents LEDC_evt_duty_chng_end_ch6 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: LEDC_EVT_DUTY_CHNG_END_CH7_ST
              description: "Represents LEDC_evt_duty_chng_end_ch7 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: LEDC_EVT_OVF_CNT_PLS_CH0_ST
              description: "Represents LEDC_evt_ovf_cnt_pls_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: LEDC_EVT_OVF_CNT_PLS_CH1_ST
              description: "Represents LEDC_evt_ovf_cnt_pls_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: LEDC_EVT_OVF_CNT_PLS_CH2_ST
              description: "Represents LEDC_evt_ovf_cnt_pls_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: LEDC_EVT_OVF_CNT_PLS_CH3_ST
              description: "Represents LEDC_evt_ovf_cnt_pls_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: LEDC_EVT_OVF_CNT_PLS_CH4_ST
              description: "Represents LEDC_evt_ovf_cnt_pls_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: LEDC_EVT_OVF_CNT_PLS_CH5_ST
              description: "Represents LEDC_evt_ovf_cnt_pls_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: LEDC_EVT_OVF_CNT_PLS_CH6_ST
              description: "Represents LEDC_evt_ovf_cnt_pls_ch6 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: LEDC_EVT_OVF_CNT_PLS_CH7_ST
              description: "Represents LEDC_evt_ovf_cnt_pls_ch7 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: LEDC_EVT_TIME_OVF_TIMER0_ST
              description: "Represents LEDC_evt_time_ovf_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: LEDC_EVT_TIME_OVF_TIMER1_ST
              description: "Represents LEDC_evt_time_ovf_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: LEDC_EVT_TIME_OVF_TIMER2_ST
              description: "Represents LEDC_evt_time_ovf_timer2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: LEDC_EVT_TIME_OVF_TIMER3_ST
              description: "Represents LEDC_evt_time_ovf_timer3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: LEDC_EVT_TIMER0_CMP_ST
              description: "Represents LEDC_evt_timer0_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: LEDC_EVT_TIMER1_CMP_ST
              description: "Represents LEDC_evt_timer1_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: LEDC_EVT_TIMER2_CMP_ST
              description: "Represents LEDC_evt_timer2_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: LEDC_EVT_TIMER3_CMP_ST
              description: "Represents LEDC_evt_timer3_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: TG0_EVT_CNT_CMP_TIMER0_ST
              description: "Represents TG0_evt_cnt_cmp_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: TG0_EVT_CNT_CMP_TIMER1_ST
              description: "Represents TG0_evt_cnt_cmp_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: TG1_EVT_CNT_CMP_TIMER0_ST
              description: "Represents TG1_evt_cnt_cmp_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TG1_EVT_CNT_CMP_TIMER1_ST
              description: "Represents TG1_evt_cnt_cmp_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SYSTIMER_EVT_CNT_CMP0_ST
              description: "Represents SYSTIMER_evt_cnt_cmp0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SYSTIMER_EVT_CNT_CMP1_ST
              description: "Represents SYSTIMER_evt_cnt_cmp1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: SYSTIMER_EVT_CNT_CMP2_ST
              description: "Represents SYSTIMER_evt_cnt_cmp2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_TIMER0_STOP_ST
              description: "Represents MCPWM0_evt_timer0_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_TIMER1_STOP_ST
              description: "Represents MCPWM0_evt_timer1_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_TIMER2_STOP_ST
              description: "Represents MCPWM0_evt_timer2_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_TIMER0_TEZ_ST
              description: "Represents MCPWM0_evt_timer0_tez trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_TIMER1_TEZ_ST
              description: "Represents MCPWM0_evt_timer1_tez trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EVT_ST1_CLR
          description: Events trigger status clear register
          addressOffset: 436
          size: 32
          fields:
            - name: LEDC_EVT_DUTY_CHNG_END_CH4_ST_CLR
              description: "Configures whether or not to clear LEDC_evt_duty_chng_end_ch4 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: LEDC_EVT_DUTY_CHNG_END_CH5_ST_CLR
              description: "Configures whether or not to clear LEDC_evt_duty_chng_end_ch5 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: LEDC_EVT_DUTY_CHNG_END_CH6_ST_CLR
              description: "Configures whether or not to clear LEDC_evt_duty_chng_end_ch6 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: LEDC_EVT_DUTY_CHNG_END_CH7_ST_CLR
              description: "Configures whether or not to clear LEDC_evt_duty_chng_end_ch7 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: LEDC_EVT_OVF_CNT_PLS_CH0_ST_CLR
              description: "Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: LEDC_EVT_OVF_CNT_PLS_CH1_ST_CLR
              description: "Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: LEDC_EVT_OVF_CNT_PLS_CH2_ST_CLR
              description: "Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: LEDC_EVT_OVF_CNT_PLS_CH3_ST_CLR
              description: "Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: LEDC_EVT_OVF_CNT_PLS_CH4_ST_CLR
              description: "Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch4 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: LEDC_EVT_OVF_CNT_PLS_CH5_ST_CLR
              description: "Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch5 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: LEDC_EVT_OVF_CNT_PLS_CH6_ST_CLR
              description: "Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch6 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: LEDC_EVT_OVF_CNT_PLS_CH7_ST_CLR
              description: "Configures whether or not to clear LEDC_evt_ovf_cnt_pls_ch7 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: LEDC_EVT_TIME_OVF_TIMER0_ST_CLR
              description: "Configures whether or not to clear LEDC_evt_time_ovf_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: LEDC_EVT_TIME_OVF_TIMER1_ST_CLR
              description: "Configures whether or not to clear LEDC_evt_time_ovf_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: LEDC_EVT_TIME_OVF_TIMER2_ST_CLR
              description: "Configures whether or not to clear LEDC_evt_time_ovf_timer2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: LEDC_EVT_TIME_OVF_TIMER3_ST_CLR
              description: "Configures whether or not to clear LEDC_evt_time_ovf_timer3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: LEDC_EVT_TIMER0_CMP_ST_CLR
              description: "Configures whether or not to clear LEDC_evt_timer0_cmp trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: LEDC_EVT_TIMER1_CMP_ST_CLR
              description: "Configures whether or not to clear LEDC_evt_timer1_cmp trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: LEDC_EVT_TIMER2_CMP_ST_CLR
              description: "Configures whether or not to clear LEDC_evt_timer2_cmp trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: LEDC_EVT_TIMER3_CMP_ST_CLR
              description: "Configures whether or not to clear LEDC_evt_timer3_cmp trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: TG0_EVT_CNT_CMP_TIMER0_ST_CLR
              description: "Configures whether or not to clear TG0_evt_cnt_cmp_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: TG0_EVT_CNT_CMP_TIMER1_ST_CLR
              description: "Configures whether or not to clear TG0_evt_cnt_cmp_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: TG1_EVT_CNT_CMP_TIMER0_ST_CLR
              description: "Configures whether or not to clear TG1_evt_cnt_cmp_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: TG1_EVT_CNT_CMP_TIMER1_ST_CLR
              description: "Configures whether or not to clear TG1_evt_cnt_cmp_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: SYSTIMER_EVT_CNT_CMP0_ST_CLR
              description: "Configures whether or not to clear SYSTIMER_evt_cnt_cmp0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: SYSTIMER_EVT_CNT_CMP1_ST_CLR
              description: "Configures whether or not to clear SYSTIMER_evt_cnt_cmp1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: SYSTIMER_EVT_CNT_CMP2_ST_CLR
              description: "Configures whether or not to clear SYSTIMER_evt_cnt_cmp2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_TIMER0_STOP_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_timer0_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_TIMER1_STOP_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_timer1_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_TIMER2_STOP_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_timer2_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_TIMER0_TEZ_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_timer0_tez trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_TIMER1_TEZ_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_timer1_tez trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: EVT_ST2
          description: Events trigger status register
          addressOffset: 440
          size: 32
          fields:
            - name: MCPWM0_EVT_TIMER2_TEZ_ST
              description: "Represents MCPWM0_evt_timer2_tez trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_TIMER0_TEP_ST
              description: "Represents MCPWM0_evt_timer0_tep trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_TIMER1_TEP_ST
              description: "Represents MCPWM0_evt_timer1_tep trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_TIMER2_TEP_ST
              description: "Represents MCPWM0_evt_timer2_tep trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_OP0_TEA_ST
              description: "Represents MCPWM0_evt_op0_tea trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_OP1_TEA_ST
              description: "Represents MCPWM0_evt_op1_tea trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_OP2_TEA_ST
              description: "Represents MCPWM0_evt_op2_tea trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_OP0_TEB_ST
              description: "Represents MCPWM0_evt_op0_teb trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_OP1_TEB_ST
              description: "Represents MCPWM0_evt_op1_teb trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_OP2_TEB_ST
              description: "Represents MCPWM0_evt_op2_teb trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_F0_ST
              description: "Represents MCPWM0_evt_f0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_F1_ST
              description: "Represents MCPWM0_evt_f1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_F2_ST
              description: "Represents MCPWM0_evt_f2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_F0_CLR_ST
              description: "Represents MCPWM0_evt_f0_clr trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_F1_CLR_ST
              description: "Represents MCPWM0_evt_f1_clr trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_F2_CLR_ST
              description: "Represents MCPWM0_evt_f2_clr trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_TZ0_CBC_ST
              description: "Represents MCPWM0_evt_tz0_cbc trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_TZ1_CBC_ST
              description: "Represents MCPWM0_evt_tz1_cbc trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_TZ2_CBC_ST
              description: "Represents MCPWM0_evt_tz2_cbc trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_TZ0_OST_ST
              description: "Represents MCPWM0_evt_tz0_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_TZ1_OST_ST
              description: "Represents MCPWM0_evt_tz1_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_TZ2_OST_ST
              description: "Represents MCPWM0_evt_tz2_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_CAP0_ST
              description: "Represents MCPWM0_evt_cap0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_CAP1_ST
              description: "Represents MCPWM0_evt_cap1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_CAP2_ST
              description: "Represents MCPWM0_evt_cap2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_OP0_TEE1_ST
              description: "Represents MCPWM0_evt_op0_tee1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_OP1_TEE1_ST
              description: "Represents MCPWM0_evt_op1_tee1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_OP2_TEE1_ST
              description: "Represents MCPWM0_evt_op2_tee1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_OP0_TEE2_ST
              description: "Represents MCPWM0_evt_op0_tee2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_OP1_TEE2_ST
              description: "Represents MCPWM0_evt_op1_tee2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: MCPWM0_EVT_OP2_TEE2_ST
              description: "Represents MCPWM0_evt_op2_tee2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_TIMER0_STOP_ST
              description: "Represents MCPWM1_evt_timer0_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EVT_ST2_CLR
          description: Events trigger status clear register
          addressOffset: 444
          size: 32
          fields:
            - name: MCPWM0_EVT_TIMER2_TEZ_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_timer2_tez trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_TIMER0_TEP_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_timer0_tep trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_TIMER1_TEP_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_timer1_tep trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_TIMER2_TEP_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_timer2_tep trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_OP0_TEA_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_op0_tea trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_OP1_TEA_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_op1_tea trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_OP2_TEA_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_op2_tea trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_OP0_TEB_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_op0_teb trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_OP1_TEB_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_op1_teb trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_OP2_TEB_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_op2_teb trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_F0_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_f0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_F1_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_f1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_F2_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_f2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_F0_CLR_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_f0_clr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_F1_CLR_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_f1_clr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_F2_CLR_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_f2_clr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_TZ0_CBC_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_tz0_cbc trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_TZ1_CBC_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_tz1_cbc trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_TZ2_CBC_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_tz2_cbc trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_TZ0_OST_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_tz0_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_TZ1_OST_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_tz1_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_TZ2_OST_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_tz2_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_CAP0_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_cap0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_CAP1_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_cap1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_CAP2_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_cap2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_OP0_TEE1_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_op0_tee1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_OP1_TEE1_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_op1_tee1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_OP2_TEE1_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_op2_tee1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_OP0_TEE2_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_op0_tee2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_OP1_TEE2_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_op1_tee2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: MCPWM0_EVT_OP2_TEE2_ST_CLR
              description: "Configures whether or not to clear MCPWM0_evt_op2_tee2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_TIMER0_STOP_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_timer0_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: EVT_ST3
          description: Events trigger status register
          addressOffset: 448
          size: 32
          fields:
            - name: MCPWM1_EVT_TIMER1_STOP_ST
              description: "Represents MCPWM1_evt_timer1_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_TIMER2_STOP_ST
              description: "Represents MCPWM1_evt_timer2_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_TIMER0_TEZ_ST
              description: "Represents MCPWM1_evt_timer0_tez trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_TIMER1_TEZ_ST
              description: "Represents MCPWM1_evt_timer1_tez trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_TIMER2_TEZ_ST
              description: "Represents MCPWM1_evt_timer2_tez trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_TIMER0_TEP_ST
              description: "Represents MCPWM1_evt_timer0_tep trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_TIMER1_TEP_ST
              description: "Represents MCPWM1_evt_timer1_tep trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_TIMER2_TEP_ST
              description: "Represents MCPWM1_evt_timer2_tep trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_OP0_TEA_ST
              description: "Represents MCPWM1_evt_op0_tea trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_OP1_TEA_ST
              description: "Represents MCPWM1_evt_op1_tea trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_OP2_TEA_ST
              description: "Represents MCPWM1_evt_op2_tea trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_OP0_TEB_ST
              description: "Represents MCPWM1_evt_op0_teb trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_OP1_TEB_ST
              description: "Represents MCPWM1_evt_op1_teb trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_OP2_TEB_ST
              description: "Represents MCPWM1_evt_op2_teb trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_F0_ST
              description: "Represents MCPWM1_evt_f0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_F1_ST
              description: "Represents MCPWM1_evt_f1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_F2_ST
              description: "Represents MCPWM1_evt_f2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_F0_CLR_ST
              description: "Represents MCPWM1_evt_f0_clr trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_F1_CLR_ST
              description: "Represents MCPWM1_evt_f1_clr trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_F2_CLR_ST
              description: "Represents MCPWM1_evt_f2_clr trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_TZ0_CBC_ST
              description: "Represents MCPWM1_evt_tz0_cbc trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_TZ1_CBC_ST
              description: "Represents MCPWM1_evt_tz1_cbc trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_TZ2_CBC_ST
              description: "Represents MCPWM1_evt_tz2_cbc trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_TZ0_OST_ST
              description: "Represents MCPWM1_evt_tz0_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_TZ1_OST_ST
              description: "Represents MCPWM1_evt_tz1_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_TZ2_OST_ST
              description: "Represents MCPWM1_evt_tz2_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_CAP0_ST
              description: "Represents MCPWM1_evt_cap0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_CAP1_ST
              description: "Represents MCPWM1_evt_cap1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_CAP2_ST
              description: "Represents MCPWM1_evt_cap2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_OP0_TEE1_ST
              description: "Represents MCPWM1_evt_op0_tee1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_OP1_TEE1_ST
              description: "Represents MCPWM1_evt_op1_tee1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_OP2_TEE1_ST
              description: "Represents MCPWM1_evt_op2_tee1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EVT_ST3_CLR
          description: Events trigger status clear register
          addressOffset: 452
          size: 32
          fields:
            - name: MCPWM1_EVT_TIMER1_STOP_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_timer1_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_TIMER2_STOP_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_timer2_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_TIMER0_TEZ_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_timer0_tez trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_TIMER1_TEZ_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_timer1_tez trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_TIMER2_TEZ_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_timer2_tez trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_TIMER0_TEP_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_timer0_tep trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_TIMER1_TEP_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_timer1_tep trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_TIMER2_TEP_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_timer2_tep trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_OP0_TEA_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_op0_tea trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_OP1_TEA_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_op1_tea trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_OP2_TEA_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_op2_tea trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_OP0_TEB_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_op0_teb trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_OP1_TEB_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_op1_teb trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_OP2_TEB_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_op2_teb trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_F0_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_f0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_F1_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_f1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_F2_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_f2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_F0_CLR_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_f0_clr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_F1_CLR_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_f1_clr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_F2_CLR_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_f2_clr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_TZ0_CBC_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_tz0_cbc trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_TZ1_CBC_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_tz1_cbc trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_TZ2_CBC_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_tz2_cbc trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_TZ0_OST_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_tz0_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_TZ1_OST_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_tz1_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_TZ2_OST_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_tz2_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_CAP0_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_cap0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_CAP1_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_cap1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_CAP2_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_cap2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_OP0_TEE1_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_op0_tee1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_OP1_TEE1_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_op1_tee1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_OP2_TEE1_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_op2_tee1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: EVT_ST4
          description: Events trigger status register
          addressOffset: 456
          size: 32
          fields:
            - name: MCPWM1_EVT_OP0_TEE2_ST
              description: "Represents MCPWM1_evt_op0_tee2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_OP1_TEE2_ST
              description: "Represents MCPWM1_evt_op1_tee2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCPWM1_EVT_OP2_TEE2_ST
              description: "Represents MCPWM1_evt_op2_tee2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ADC_EVT_CONV_CMPLT0_ST
              description: "Represents ADC_evt_conv_cmplt0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: ADC_EVT_EQ_ABOVE_THRESH0_ST
              description: "Represents ADC_evt_eq_above_thresh0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ADC_EVT_EQ_ABOVE_THRESH1_ST
              description: "Represents ADC_evt_eq_above_thresh1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: ADC_EVT_EQ_BELOW_THRESH0_ST
              description: "Represents ADC_evt_eq_below_thresh0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: ADC_EVT_EQ_BELOW_THRESH1_ST
              description: "Represents ADC_evt_eq_below_thresh1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: ADC_EVT_RESULT_DONE0_ST
              description: "Represents ADC_evt_result_done0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: ADC_EVT_STOPPED0_ST
              description: "Represents ADC_evt_stopped0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: ADC_EVT_STARTED0_ST
              description: "Represents ADC_evt_started0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: REGDMA_EVT_DONE0_ST
              description: "Represents REGDMA_evt_done0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: REGDMA_EVT_DONE1_ST
              description: "Represents REGDMA_evt_done1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: REGDMA_EVT_DONE2_ST
              description: "Represents REGDMA_evt_done2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: REGDMA_EVT_DONE3_ST
              description: "Represents REGDMA_evt_done3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: REGDMA_EVT_ERR0_ST
              description: "Represents REGDMA_evt_err0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: REGDMA_EVT_ERR1_ST
              description: "Represents REGDMA_evt_err1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: REGDMA_EVT_ERR2_ST
              description: "Represents REGDMA_evt_err2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: REGDMA_EVT_ERR3_ST
              description: "Represents REGDMA_evt_err3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: TMPSNSR_EVT_OVER_LIMIT_ST
              description: "Represents TMPSNSR_evt_over_limit trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: I2S0_EVT_RX_DONE_ST
              description: "Represents I2S0_evt_rx_done trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: I2S0_EVT_TX_DONE_ST
              description: "Represents I2S0_evt_tx_done trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: I2S0_EVT_X_WORDS_RECEIVED_ST
              description: "Represents I2S0_evt_x_words_received trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: I2S0_EVT_X_WORDS_SENT_ST
              description: "Represents I2S0_evt_x_words_sent trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: I2S1_EVT_RX_DONE_ST
              description: "Represents I2S1_evt_rx_done trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: I2S1_EVT_TX_DONE_ST
              description: "Represents I2S1_evt_tx_done trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: I2S1_EVT_X_WORDS_RECEIVED_ST
              description: "Represents I2S1_evt_x_words_received trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: I2S1_EVT_X_WORDS_SENT_ST
              description: "Represents I2S1_evt_x_words_sent trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: I2S2_EVT_RX_DONE_ST
              description: "Represents I2S2_evt_rx_done trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: I2S2_EVT_TX_DONE_ST
              description: "Represents I2S2_evt_tx_done trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: I2S2_EVT_X_WORDS_RECEIVED_ST
              description: "Represents I2S2_evt_x_words_received trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: I2S2_EVT_X_WORDS_SENT_ST
              description: "Represents I2S2_evt_x_words_sent trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EVT_ST4_CLR
          description: Events trigger status clear register
          addressOffset: 460
          size: 32
          fields:
            - name: MCPWM1_EVT_OP0_TEE2_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_op0_tee2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_OP1_TEE2_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_op1_tee2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: MCPWM1_EVT_OP2_TEE2_ST_CLR
              description: "Configures whether or not to clear MCPWM1_evt_op2_tee2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: ADC_EVT_CONV_CMPLT0_ST_CLR
              description: "Configures whether or not to clear ADC_evt_conv_cmplt0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: ADC_EVT_EQ_ABOVE_THRESH0_ST_CLR
              description: "Configures whether or not to clear ADC_evt_eq_above_thresh0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: ADC_EVT_EQ_ABOVE_THRESH1_ST_CLR
              description: "Configures whether or not to clear ADC_evt_eq_above_thresh1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: ADC_EVT_EQ_BELOW_THRESH0_ST_CLR
              description: "Configures whether or not to clear ADC_evt_eq_below_thresh0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: ADC_EVT_EQ_BELOW_THRESH1_ST_CLR
              description: "Configures whether or not to clear ADC_evt_eq_below_thresh1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: ADC_EVT_RESULT_DONE0_ST_CLR
              description: "Configures whether or not to clear ADC_evt_result_done0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: ADC_EVT_STOPPED0_ST_CLR
              description: "Configures whether or not to clear ADC_evt_stopped0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: ADC_EVT_STARTED0_ST_CLR
              description: "Configures whether or not to clear ADC_evt_started0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: REGDMA_EVT_DONE0_ST_CLR
              description: "Configures whether or not to clear REGDMA_evt_done0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: REGDMA_EVT_DONE1_ST_CLR
              description: "Configures whether or not to clear REGDMA_evt_done1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: REGDMA_EVT_DONE2_ST_CLR
              description: "Configures whether or not to clear REGDMA_evt_done2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: REGDMA_EVT_DONE3_ST_CLR
              description: "Configures whether or not to clear REGDMA_evt_done3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: REGDMA_EVT_ERR0_ST_CLR
              description: "Configures whether or not to clear REGDMA_evt_err0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: REGDMA_EVT_ERR1_ST_CLR
              description: "Configures whether or not to clear REGDMA_evt_err1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: REGDMA_EVT_ERR2_ST_CLR
              description: "Configures whether or not to clear REGDMA_evt_err2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: REGDMA_EVT_ERR3_ST_CLR
              description: "Configures whether or not to clear REGDMA_evt_err3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: TMPSNSR_EVT_OVER_LIMIT_ST_CLR
              description: "Configures whether or not to clear TMPSNSR_evt_over_limit trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: I2S0_EVT_RX_DONE_ST_CLR
              description: "Configures whether or not to clear I2S0_evt_rx_done trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: I2S0_EVT_TX_DONE_ST_CLR
              description: "Configures whether or not to clear I2S0_evt_tx_done trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: I2S0_EVT_X_WORDS_RECEIVED_ST_CLR
              description: "Configures whether or not to clear I2S0_evt_x_words_received trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: I2S0_EVT_X_WORDS_SENT_ST_CLR
              description: "Configures whether or not to clear I2S0_evt_x_words_sent trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: I2S1_EVT_RX_DONE_ST_CLR
              description: "Configures whether or not to clear I2S1_evt_rx_done trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: I2S1_EVT_TX_DONE_ST_CLR
              description: "Configures whether or not to clear I2S1_evt_tx_done trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: I2S1_EVT_X_WORDS_RECEIVED_ST_CLR
              description: "Configures whether or not to clear I2S1_evt_x_words_received trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: I2S1_EVT_X_WORDS_SENT_ST_CLR
              description: "Configures whether or not to clear I2S1_evt_x_words_sent trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: I2S2_EVT_RX_DONE_ST_CLR
              description: "Configures whether or not to clear I2S2_evt_rx_done trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: I2S2_EVT_TX_DONE_ST_CLR
              description: "Configures whether or not to clear I2S2_evt_tx_done trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: I2S2_EVT_X_WORDS_RECEIVED_ST_CLR
              description: "Configures whether or not to clear I2S2_evt_x_words_received trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: I2S2_EVT_X_WORDS_SENT_ST_CLR
              description: "Configures whether or not to clear I2S2_evt_x_words_sent trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: EVT_ST5
          description: Events trigger status register
          addressOffset: 464
          size: 32
          fields:
            - name: ULP_EVT_ERR_INTR_ST
              description: "Represents ULP_evt_err_intr trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ULP_EVT_HALT_ST
              description: "Represents ULP_evt_halt trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: ULP_EVT_START_INTR_ST
              description: "Represents ULP_evt_start_intr trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RTC_EVT_TICK_ST
              description: "Represents RTC_evt_tick trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RTC_EVT_OVF_ST
              description: "Represents RTC_evt_ovf trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RTC_EVT_CMP_ST
              description: "Represents RTC_evt_cmp trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_EVT_IN_DONE_CH0_ST
              description: "Represents PDMA_AHB_evt_in_done_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_EVT_IN_DONE_CH1_ST
              description: "Represents PDMA_AHB_evt_in_done_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_EVT_IN_DONE_CH2_ST
              description: "Represents PDMA_AHB_evt_in_done_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_EVT_IN_SUC_EOF_CH0_ST
              description: "Represents PDMA_AHB_evt_in_suc_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_EVT_IN_SUC_EOF_CH1_ST
              description: "Represents PDMA_AHB_evt_in_suc_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_EVT_IN_SUC_EOF_CH2_ST
              description: "Represents PDMA_AHB_evt_in_suc_eof_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_EVT_IN_FIFO_EMPTY_CH0_ST
              description: "Represents PDMA_AHB_evt_in_fifo_empty_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_EVT_IN_FIFO_EMPTY_CH1_ST
              description: "Represents PDMA_AHB_evt_in_fifo_empty_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_EVT_IN_FIFO_EMPTY_CH2_ST
              description: "Represents PDMA_AHB_evt_in_fifo_empty_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_EVT_IN_FIFO_FULL_CH0_ST
              description: "Represents PDMA_AHB_evt_in_fifo_full_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_EVT_IN_FIFO_FULL_CH1_ST
              description: "Represents PDMA_AHB_evt_in_fifo_full_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_EVT_IN_FIFO_FULL_CH2_ST
              description: "Represents PDMA_AHB_evt_in_fifo_full_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_EVT_OUT_DONE_CH0_ST
              description: "Represents PDMA_AHB_evt_out_done_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_EVT_OUT_DONE_CH1_ST
              description: "Represents PDMA_AHB_evt_out_done_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_EVT_OUT_DONE_CH2_ST
              description: "Represents PDMA_AHB_evt_out_done_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_EVT_OUT_EOF_CH0_ST
              description: "Represents PDMA_AHB_evt_out_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_EVT_OUT_EOF_CH1_ST
              description: "Represents PDMA_AHB_evt_out_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_EVT_OUT_EOF_CH2_ST
              description: "Represents PDMA_AHB_evt_out_eof_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_EVT_OUT_TOTAL_EOF_CH0_ST
              description: "Represents PDMA_AHB_evt_out_total_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_EVT_OUT_TOTAL_EOF_CH1_ST
              description: "Represents PDMA_AHB_evt_out_total_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_EVT_OUT_TOTAL_EOF_CH2_ST
              description: "Represents PDMA_AHB_evt_out_total_eof_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH0_ST
              description: "Represents PDMA_AHB_evt_out_fifo_empty_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH1_ST
              description: "Represents PDMA_AHB_evt_out_fifo_empty_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH2_ST
              description: "Represents PDMA_AHB_evt_out_fifo_empty_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_EVT_OUT_FIFO_FULL_CH0_ST
              description: "Represents PDMA_AHB_evt_out_fifo_full_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_EVT_OUT_FIFO_FULL_CH1_ST
              description: "Represents PDMA_AHB_evt_out_fifo_full_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EVT_ST5_CLR
          description: Events trigger status clear register
          addressOffset: 468
          size: 32
          fields:
            - name: ULP_EVT_ERR_INTR_ST_CLR
              description: "Configures whether or not to clear ULP_evt_err_intr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: ULP_EVT_HALT_ST_CLR
              description: "Configures whether or not to clear ULP_evt_halt trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: ULP_EVT_START_INTR_ST_CLR
              description: "Configures whether or not to clear ULP_evt_start_intr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: RTC_EVT_TICK_ST_CLR
              description: "Configures whether or not to clear RTC_evt_tick trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: RTC_EVT_OVF_ST_CLR
              description: "Configures whether or not to clear RTC_evt_ovf trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: RTC_EVT_CMP_ST_CLR
              description: "Configures whether or not to clear RTC_evt_cmp trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_EVT_IN_DONE_CH0_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_in_done_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_EVT_IN_DONE_CH1_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_in_done_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_EVT_IN_DONE_CH2_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_in_done_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_EVT_IN_SUC_EOF_CH0_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_in_suc_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_EVT_IN_SUC_EOF_CH1_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_in_suc_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_EVT_IN_SUC_EOF_CH2_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_in_suc_eof_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_EVT_IN_FIFO_EMPTY_CH0_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_in_fifo_empty_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_EVT_IN_FIFO_EMPTY_CH1_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_in_fifo_empty_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_EVT_IN_FIFO_EMPTY_CH2_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_in_fifo_empty_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_EVT_IN_FIFO_FULL_CH0_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_in_fifo_full_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_EVT_IN_FIFO_FULL_CH1_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_in_fifo_full_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_EVT_IN_FIFO_FULL_CH2_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_in_fifo_full_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_EVT_OUT_DONE_CH0_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_out_done_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_EVT_OUT_DONE_CH1_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_out_done_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_EVT_OUT_DONE_CH2_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_out_done_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_EVT_OUT_EOF_CH0_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_out_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_EVT_OUT_EOF_CH1_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_out_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_EVT_OUT_EOF_CH2_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_out_eof_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_EVT_OUT_TOTAL_EOF_CH0_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_out_total_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_EVT_OUT_TOTAL_EOF_CH1_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_out_total_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_EVT_OUT_TOTAL_EOF_CH2_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_out_total_eof_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH0_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_out_fifo_empty_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH1_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_out_fifo_empty_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_EVT_OUT_FIFO_EMPTY_CH2_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_out_fifo_empty_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_EVT_OUT_FIFO_FULL_CH0_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_out_fifo_full_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_EVT_OUT_FIFO_FULL_CH1_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_out_fifo_full_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: EVT_ST6
          description: Events trigger status register
          addressOffset: 472
          size: 32
          fields:
            - name: PDMA_AHB_EVT_OUT_FIFO_FULL_CH2_ST
              description: "Represents PDMA_AHB_evt_out_fifo_full_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_IN_DONE_CH0_ST
              description: "Represents PDMA_AXI_evt_in_done_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_IN_DONE_CH1_ST
              description: "Represents PDMA_AXI_evt_in_done_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_IN_DONE_CH2_ST
              description: "Represents PDMA_AXI_evt_in_done_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_IN_SUC_EOF_CH0_ST
              description: "Represents PDMA_AXI_evt_in_suc_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_IN_SUC_EOF_CH1_ST
              description: "Represents PDMA_AXI_evt_in_suc_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_IN_SUC_EOF_CH2_ST
              description: "Represents PDMA_AXI_evt_in_suc_eof_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_IN_FIFO_EMPTY_CH0_ST
              description: "Represents PDMA_AXI_evt_in_fifo_empty_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_IN_FIFO_EMPTY_CH1_ST
              description: "Represents PDMA_AXI_evt_in_fifo_empty_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_IN_FIFO_EMPTY_CH2_ST
              description: "Represents PDMA_AXI_evt_in_fifo_empty_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_IN_FIFO_FULL_CH0_ST
              description: "Represents PDMA_AXI_evt_in_fifo_full_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_IN_FIFO_FULL_CH1_ST
              description: "Represents PDMA_AXI_evt_in_fifo_full_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_IN_FIFO_FULL_CH2_ST
              description: "Represents PDMA_AXI_evt_in_fifo_full_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_OUT_DONE_CH0_ST
              description: "Represents PDMA_AXI_evt_out_done_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_OUT_DONE_CH1_ST
              description: "Represents PDMA_AXI_evt_out_done_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_OUT_DONE_CH2_ST
              description: "Represents PDMA_AXI_evt_out_done_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_OUT_EOF_CH0_ST
              description: "Represents PDMA_AXI_evt_out_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_OUT_EOF_CH1_ST
              description: "Represents PDMA_AXI_evt_out_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_OUT_EOF_CH2_ST
              description: "Represents PDMA_AXI_evt_out_eof_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_OUT_TOTAL_EOF_CH0_ST
              description: "Represents PDMA_AXI_evt_out_total_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_OUT_TOTAL_EOF_CH1_ST
              description: "Represents PDMA_AXI_evt_out_total_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_OUT_TOTAL_EOF_CH2_ST
              description: "Represents PDMA_AXI_evt_out_total_eof_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH0_ST
              description: "Represents PDMA_AXI_evt_out_fifo_empty_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH1_ST
              description: "Represents PDMA_AXI_evt_out_fifo_empty_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH2_ST
              description: "Represents PDMA_AXI_evt_out_fifo_empty_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_OUT_FIFO_FULL_CH0_ST
              description: "Represents PDMA_AXI_evt_out_fifo_full_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_OUT_FIFO_FULL_CH1_ST
              description: "Represents PDMA_AXI_evt_out_fifo_full_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_EVT_OUT_FIFO_FULL_CH2_ST
              description: "Represents PDMA_AXI_evt_out_fifo_full_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: PMU_EVT_SLEEP_WEEKUP_ST
              description: "Represents PMU_evt_sleep_weekup trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: DMA2D_EVT_IN_DONE_CH0_ST
              description: "Represents DMA2D_evt_in_done_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: DMA2D_EVT_IN_DONE_CH1_ST
              description: "Represents DMA2D_evt_in_done_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: DMA2D_EVT_IN_SUC_EOF_CH0_ST
              description: "Represents DMA2D_evt_in_suc_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: EVT_ST6_CLR
          description: Events trigger status clear register
          addressOffset: 476
          size: 32
          fields:
            - name: PDMA_AHB_EVT_OUT_FIFO_FULL_CH2_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_evt_out_fifo_full_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_IN_DONE_CH0_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_in_done_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_IN_DONE_CH1_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_in_done_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_IN_DONE_CH2_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_in_done_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_IN_SUC_EOF_CH0_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_in_suc_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_IN_SUC_EOF_CH1_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_in_suc_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_IN_SUC_EOF_CH2_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_in_suc_eof_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_IN_FIFO_EMPTY_CH0_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_in_fifo_empty_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_IN_FIFO_EMPTY_CH1_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_in_fifo_empty_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_IN_FIFO_EMPTY_CH2_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_in_fifo_empty_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_IN_FIFO_FULL_CH0_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_in_fifo_full_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_IN_FIFO_FULL_CH1_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_in_fifo_full_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_IN_FIFO_FULL_CH2_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_in_fifo_full_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_OUT_DONE_CH0_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_out_done_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_OUT_DONE_CH1_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_out_done_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_OUT_DONE_CH2_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_out_done_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_OUT_EOF_CH0_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_out_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_OUT_EOF_CH1_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_out_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_OUT_EOF_CH2_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_out_eof_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_OUT_TOTAL_EOF_CH0_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_out_total_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_OUT_TOTAL_EOF_CH1_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_out_total_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_OUT_TOTAL_EOF_CH2_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_out_total_eof_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH0_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_out_fifo_empty_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH1_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_out_fifo_empty_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_OUT_FIFO_EMPTY_CH2_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_out_fifo_empty_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_OUT_FIFO_FULL_CH0_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_out_fifo_full_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_OUT_FIFO_FULL_CH1_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_out_fifo_full_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_EVT_OUT_FIFO_FULL_CH2_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_evt_out_fifo_full_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: PMU_EVT_SLEEP_WEEKUP_ST_CLR
              description: "Configures whether or not to clear PMU_evt_sleep_weekup trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: DMA2D_EVT_IN_DONE_CH0_ST_CLR
              description: "Configures whether or not to clear DMA2D_evt_in_done_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: DMA2D_EVT_IN_DONE_CH1_ST_CLR
              description: "Configures whether or not to clear DMA2D_evt_in_done_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: DMA2D_EVT_IN_SUC_EOF_CH0_ST_CLR
              description: "Configures whether or not to clear DMA2D_evt_in_suc_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: EVT_ST7
          description: Events trigger status register
          addressOffset: 480
          size: 32
          fields:
            - name: DMA2D_EVT_IN_SUC_EOF_CH1_ST
              description: "Represents DMA2D_evt_in_suc_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DMA2D_EVT_OUT_DONE_CH0_ST
              description: "Represents DMA2D_evt_out_done_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DMA2D_EVT_OUT_DONE_CH1_ST
              description: "Represents DMA2D_evt_out_done_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DMA2D_EVT_OUT_DONE_CH2_ST
              description: "Represents DMA2D_evt_out_done_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DMA2D_EVT_OUT_EOF_CH0_ST
              description: "Represents DMA2D_evt_out_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DMA2D_EVT_OUT_EOF_CH1_ST
              description: "Represents DMA2D_evt_out_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DMA2D_EVT_OUT_EOF_CH2_ST
              description: "Represents DMA2D_evt_out_eof_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: DMA2D_EVT_OUT_TOTAL_EOF_CH0_ST
              description: "Represents DMA2D_evt_out_total_eof_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DMA2D_EVT_OUT_TOTAL_EOF_CH1_ST
              description: "Represents DMA2D_evt_out_total_eof_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DMA2D_EVT_OUT_TOTAL_EOF_CH2_ST
              description: "Represents DMA2D_evt_out_total_eof_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: EVT_ST7_CLR
          description: Events trigger status clear register
          addressOffset: 484
          size: 32
          fields:
            - name: DMA2D_EVT_IN_SUC_EOF_CH1_ST_CLR
              description: "Configures whether or not to clear DMA2D_evt_in_suc_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: DMA2D_EVT_OUT_DONE_CH0_ST_CLR
              description: "Configures whether or not to clear DMA2D_evt_out_done_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: DMA2D_EVT_OUT_DONE_CH1_ST_CLR
              description: "Configures whether or not to clear DMA2D_evt_out_done_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: DMA2D_EVT_OUT_DONE_CH2_ST_CLR
              description: "Configures whether or not to clear DMA2D_evt_out_done_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: DMA2D_EVT_OUT_EOF_CH0_ST_CLR
              description: "Configures whether or not to clear DMA2D_evt_out_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: DMA2D_EVT_OUT_EOF_CH1_ST_CLR
              description: "Configures whether or not to clear DMA2D_evt_out_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: DMA2D_EVT_OUT_EOF_CH2_ST_CLR
              description: "Configures whether or not to clear DMA2D_evt_out_eof_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: DMA2D_EVT_OUT_TOTAL_EOF_CH0_ST_CLR
              description: "Configures whether or not to clear DMA2D_evt_out_total_eof_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: DMA2D_EVT_OUT_TOTAL_EOF_CH1_ST_CLR
              description: "Configures whether or not to clear DMA2D_evt_out_total_eof_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: DMA2D_EVT_OUT_TOTAL_EOF_CH2_ST_CLR
              description: "Configures whether or not to clear DMA2D_evt_out_total_eof_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 9
              bitWidth: 1
              access: write-only
      - register:
          name: TASK_ST0
          description: Tasks trigger status register
          addressOffset: 488
          size: 32
          fields:
            - name: GPIO_TASK_CH0_SET_ST
              description: "Represents GPIO_task_ch0_set trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: GPIO_TASK_CH1_SET_ST
              description: "Represents GPIO_task_ch1_set trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: GPIO_TASK_CH2_SET_ST
              description: "Represents GPIO_task_ch2_set trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: GPIO_TASK_CH3_SET_ST
              description: "Represents GPIO_task_ch3_set trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: GPIO_TASK_CH4_SET_ST
              description: "Represents GPIO_task_ch4_set trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: GPIO_TASK_CH5_SET_ST
              description: "Represents GPIO_task_ch5_set trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: GPIO_TASK_CH6_SET_ST
              description: "Represents GPIO_task_ch6_set trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: GPIO_TASK_CH7_SET_ST
              description: "Represents GPIO_task_ch7_set trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: GPIO_TASK_CH0_CLEAR_ST
              description: "Represents GPIO_task_ch0_clear trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: GPIO_TASK_CH1_CLEAR_ST
              description: "Represents GPIO_task_ch1_clear trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: GPIO_TASK_CH2_CLEAR_ST
              description: "Represents GPIO_task_ch2_clear trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GPIO_TASK_CH3_CLEAR_ST
              description: "Represents GPIO_task_ch3_clear trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: GPIO_TASK_CH4_CLEAR_ST
              description: "Represents GPIO_task_ch4_clear trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: GPIO_TASK_CH5_CLEAR_ST
              description: "Represents GPIO_task_ch5_clear trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: GPIO_TASK_CH6_CLEAR_ST
              description: "Represents GPIO_task_ch6_clear trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: GPIO_TASK_CH7_CLEAR_ST
              description: "Represents GPIO_task_ch7_clear trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: GPIO_TASK_CH0_TOGGLE_ST
              description: "Represents GPIO_task_ch0_toggle trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: GPIO_TASK_CH1_TOGGLE_ST
              description: "Represents GPIO_task_ch1_toggle trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: GPIO_TASK_CH2_TOGGLE_ST
              description: "Represents GPIO_task_ch2_toggle trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: GPIO_TASK_CH3_TOGGLE_ST
              description: "Represents GPIO_task_ch3_toggle trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: GPIO_TASK_CH4_TOGGLE_ST
              description: "Represents GPIO_task_ch4_toggle trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: GPIO_TASK_CH5_TOGGLE_ST
              description: "Represents GPIO_task_ch5_toggle trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: GPIO_TASK_CH6_TOGGLE_ST
              description: "Represents GPIO_task_ch6_toggle trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: GPIO_TASK_CH7_TOGGLE_ST
              description: "Represents GPIO_task_ch7_toggle trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_TIMER0_RES_UPDATE_ST
              description: "Represents LEDC_task_timer0_res_update trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_TIMER1_RES_UPDATE_ST
              description: "Represents LEDC_task_timer1_res_update trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_TIMER2_RES_UPDATE_ST
              description: "Represents LEDC_task_timer2_res_update trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_TIMER3_RES_UPDATE_ST
              description: "Represents LEDC_task_timer3_res_update trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_DUTY_SCALE_UPDATE_CH0_ST
              description: "Represents LEDC_task_duty_scale_update_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_DUTY_SCALE_UPDATE_CH1_ST
              description: "Represents LEDC_task_duty_scale_update_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_DUTY_SCALE_UPDATE_CH2_ST
              description: "Represents LEDC_task_duty_scale_update_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_DUTY_SCALE_UPDATE_CH3_ST
              description: "Represents LEDC_task_duty_scale_update_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TASK_ST0_CLR
          description: Tasks trigger status clear register
          addressOffset: 492
          size: 32
          fields:
            - name: GPIO_TASK_CH0_SET_ST_CLR
              description: "Configures whether or not to clear GPIO_task_ch0_set trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: GPIO_TASK_CH1_SET_ST_CLR
              description: "Configures whether or not to clear GPIO_task_ch1_set trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: GPIO_TASK_CH2_SET_ST_CLR
              description: "Configures whether or not to clear GPIO_task_ch2_set trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: GPIO_TASK_CH3_SET_ST_CLR
              description: "Configures whether or not to clear GPIO_task_ch3_set trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: GPIO_TASK_CH4_SET_ST_CLR
              description: "Configures whether or not to clear GPIO_task_ch4_set trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: GPIO_TASK_CH5_SET_ST_CLR
              description: "Configures whether or not to clear GPIO_task_ch5_set trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: GPIO_TASK_CH6_SET_ST_CLR
              description: "Configures whether or not to clear GPIO_task_ch6_set trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: GPIO_TASK_CH7_SET_ST_CLR
              description: "Configures whether or not to clear GPIO_task_ch7_set trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: GPIO_TASK_CH0_CLEAR_ST_CLR
              description: "Configures whether or not to clear GPIO_task_ch0_clear trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: GPIO_TASK_CH1_CLEAR_ST_CLR
              description: "Configures whether or not to clear GPIO_task_ch1_clear trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: GPIO_TASK_CH2_CLEAR_ST_CLR
              description: "Configures whether or not to clear GPIO_task_ch2_clear trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: GPIO_TASK_CH3_CLEAR_ST_CLR
              description: "Configures whether or not to clear GPIO_task_ch3_clear trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: GPIO_TASK_CH4_CLEAR_ST_CLR
              description: "Configures whether or not to clear GPIO_task_ch4_clear trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: GPIO_TASK_CH5_CLEAR_ST_CLR
              description: "Configures whether or not to clear GPIO_task_ch5_clear trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: GPIO_TASK_CH6_CLEAR_ST_CLR
              description: "Configures whether or not to clear GPIO_task_ch6_clear trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: GPIO_TASK_CH7_CLEAR_ST_CLR
              description: "Configures whether or not to clear GPIO_task_ch7_clear trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: GPIO_TASK_CH0_TOGGLE_ST_CLR
              description: "Configures whether or not to clear GPIO_task_ch0_toggle trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: GPIO_TASK_CH1_TOGGLE_ST_CLR
              description: "Configures whether or not to clear GPIO_task_ch1_toggle trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: GPIO_TASK_CH2_TOGGLE_ST_CLR
              description: "Configures whether or not to clear GPIO_task_ch2_toggle trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: GPIO_TASK_CH3_TOGGLE_ST_CLR
              description: "Configures whether or not to clear GPIO_task_ch3_toggle trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: GPIO_TASK_CH4_TOGGLE_ST_CLR
              description: "Configures whether or not to clear GPIO_task_ch4_toggle trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: GPIO_TASK_CH5_TOGGLE_ST_CLR
              description: "Configures whether or not to clear GPIO_task_ch5_toggle trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: GPIO_TASK_CH6_TOGGLE_ST_CLR
              description: "Configures whether or not to clear GPIO_task_ch6_toggle trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: GPIO_TASK_CH7_TOGGLE_ST_CLR
              description: "Configures whether or not to clear GPIO_task_ch7_toggle trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_TIMER0_RES_UPDATE_ST_CLR
              description: "Configures whether or not to clear LEDC_task_timer0_res_update trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_TIMER1_RES_UPDATE_ST_CLR
              description: "Configures whether or not to clear LEDC_task_timer1_res_update trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_TIMER2_RES_UPDATE_ST_CLR
              description: "Configures whether or not to clear LEDC_task_timer2_res_update trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_TIMER3_RES_UPDATE_ST_CLR
              description: "Configures whether or not to clear LEDC_task_timer3_res_update trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_DUTY_SCALE_UPDATE_CH0_ST_CLR
              description: "Configures whether or not to clear LEDC_task_duty_scale_update_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_DUTY_SCALE_UPDATE_CH1_ST_CLR
              description: "Configures whether or not to clear LEDC_task_duty_scale_update_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_DUTY_SCALE_UPDATE_CH2_ST_CLR
              description: "Configures whether or not to clear LEDC_task_duty_scale_update_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_DUTY_SCALE_UPDATE_CH3_ST_CLR
              description: "Configures whether or not to clear LEDC_task_duty_scale_update_ch3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: TASK_ST1
          description: Tasks trigger status register
          addressOffset: 496
          size: 32
          fields:
            - name: LEDC_TASK_DUTY_SCALE_UPDATE_CH4_ST
              description: "Represents LEDC_task_duty_scale_update_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_DUTY_SCALE_UPDATE_CH5_ST
              description: "Represents LEDC_task_duty_scale_update_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_DUTY_SCALE_UPDATE_CH6_ST
              description: "Represents LEDC_task_duty_scale_update_ch6 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_DUTY_SCALE_UPDATE_CH7_ST
              description: "Represents LEDC_task_duty_scale_update_ch7 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_TIMER0_CAP_ST
              description: "Represents LEDC_task_timer0_cap trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_TIMER1_CAP_ST
              description: "Represents LEDC_task_timer1_cap trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_TIMER2_CAP_ST
              description: "Represents LEDC_task_timer2_cap trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_TIMER3_CAP_ST
              description: "Represents LEDC_task_timer3_cap trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_SIG_OUT_DIS_CH0_ST
              description: "Represents LEDC_task_sig_out_dis_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_SIG_OUT_DIS_CH1_ST
              description: "Represents LEDC_task_sig_out_dis_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_SIG_OUT_DIS_CH2_ST
              description: "Represents LEDC_task_sig_out_dis_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_SIG_OUT_DIS_CH3_ST
              description: "Represents LEDC_task_sig_out_dis_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_SIG_OUT_DIS_CH4_ST
              description: "Represents LEDC_task_sig_out_dis_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_SIG_OUT_DIS_CH5_ST
              description: "Represents LEDC_task_sig_out_dis_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_SIG_OUT_DIS_CH6_ST
              description: "Represents LEDC_task_sig_out_dis_ch6 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_SIG_OUT_DIS_CH7_ST
              description: "Represents LEDC_task_sig_out_dis_ch7 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_OVF_CNT_RST_CH0_ST
              description: "Represents LEDC_task_ovf_cnt_rst_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_OVF_CNT_RST_CH1_ST
              description: "Represents LEDC_task_ovf_cnt_rst_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_OVF_CNT_RST_CH2_ST
              description: "Represents LEDC_task_ovf_cnt_rst_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_OVF_CNT_RST_CH3_ST
              description: "Represents LEDC_task_ovf_cnt_rst_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_OVF_CNT_RST_CH4_ST
              description: "Represents LEDC_task_ovf_cnt_rst_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_OVF_CNT_RST_CH5_ST
              description: "Represents LEDC_task_ovf_cnt_rst_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_OVF_CNT_RST_CH6_ST
              description: "Represents LEDC_task_ovf_cnt_rst_ch6 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_OVF_CNT_RST_CH7_ST
              description: "Represents LEDC_task_ovf_cnt_rst_ch7 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_TIMER0_RST_ST
              description: "Represents LEDC_task_timer0_rst trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_TIMER1_RST_ST
              description: "Represents LEDC_task_timer1_rst trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_TIMER2_RST_ST
              description: "Represents LEDC_task_timer2_rst trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_TIMER3_RST_ST
              description: "Represents LEDC_task_timer3_rst trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_TIMER0_RESUME_ST
              description: "Represents LEDC_task_timer0_resume trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_TIMER1_RESUME_ST
              description: "Represents LEDC_task_timer1_resume trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_TIMER2_RESUME_ST
              description: "Represents LEDC_task_timer2_resume trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_TIMER3_RESUME_ST
              description: "Represents LEDC_task_timer3_resume trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TASK_ST1_CLR
          description: Tasks trigger status clear register
          addressOffset: 500
          size: 32
          fields:
            - name: LEDC_TASK_DUTY_SCALE_UPDATE_CH4_ST_CLR
              description: "Configures whether or not to clear LEDC_task_duty_scale_update_ch4 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_DUTY_SCALE_UPDATE_CH5_ST_CLR
              description: "Configures whether or not to clear LEDC_task_duty_scale_update_ch5 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_DUTY_SCALE_UPDATE_CH6_ST_CLR
              description: "Configures whether or not to clear LEDC_task_duty_scale_update_ch6 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_DUTY_SCALE_UPDATE_CH7_ST_CLR
              description: "Configures whether or not to clear LEDC_task_duty_scale_update_ch7 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_TIMER0_CAP_ST_CLR
              description: "Configures whether or not to clear LEDC_task_timer0_cap trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_TIMER1_CAP_ST_CLR
              description: "Configures whether or not to clear LEDC_task_timer1_cap trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_TIMER2_CAP_ST_CLR
              description: "Configures whether or not to clear LEDC_task_timer2_cap trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_TIMER3_CAP_ST_CLR
              description: "Configures whether or not to clear LEDC_task_timer3_cap trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_SIG_OUT_DIS_CH0_ST_CLR
              description: "Configures whether or not to clear LEDC_task_sig_out_dis_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_SIG_OUT_DIS_CH1_ST_CLR
              description: "Configures whether or not to clear LEDC_task_sig_out_dis_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_SIG_OUT_DIS_CH2_ST_CLR
              description: "Configures whether or not to clear LEDC_task_sig_out_dis_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_SIG_OUT_DIS_CH3_ST_CLR
              description: "Configures whether or not to clear LEDC_task_sig_out_dis_ch3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_SIG_OUT_DIS_CH4_ST_CLR
              description: "Configures whether or not to clear LEDC_task_sig_out_dis_ch4 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_SIG_OUT_DIS_CH5_ST_CLR
              description: "Configures whether or not to clear LEDC_task_sig_out_dis_ch5 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_SIG_OUT_DIS_CH6_ST_CLR
              description: "Configures whether or not to clear LEDC_task_sig_out_dis_ch6 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_SIG_OUT_DIS_CH7_ST_CLR
              description: "Configures whether or not to clear LEDC_task_sig_out_dis_ch7 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_OVF_CNT_RST_CH0_ST_CLR
              description: "Configures whether or not to clear LEDC_task_ovf_cnt_rst_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_OVF_CNT_RST_CH1_ST_CLR
              description: "Configures whether or not to clear LEDC_task_ovf_cnt_rst_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_OVF_CNT_RST_CH2_ST_CLR
              description: "Configures whether or not to clear LEDC_task_ovf_cnt_rst_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_OVF_CNT_RST_CH3_ST_CLR
              description: "Configures whether or not to clear LEDC_task_ovf_cnt_rst_ch3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_OVF_CNT_RST_CH4_ST_CLR
              description: "Configures whether or not to clear LEDC_task_ovf_cnt_rst_ch4 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_OVF_CNT_RST_CH5_ST_CLR
              description: "Configures whether or not to clear LEDC_task_ovf_cnt_rst_ch5 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_OVF_CNT_RST_CH6_ST_CLR
              description: "Configures whether or not to clear LEDC_task_ovf_cnt_rst_ch6 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_OVF_CNT_RST_CH7_ST_CLR
              description: "Configures whether or not to clear LEDC_task_ovf_cnt_rst_ch7 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_TIMER0_RST_ST_CLR
              description: "Configures whether or not to clear LEDC_task_timer0_rst trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_TIMER1_RST_ST_CLR
              description: "Configures whether or not to clear LEDC_task_timer1_rst trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_TIMER2_RST_ST_CLR
              description: "Configures whether or not to clear LEDC_task_timer2_rst trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_TIMER3_RST_ST_CLR
              description: "Configures whether or not to clear LEDC_task_timer3_rst trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_TIMER0_RESUME_ST_CLR
              description: "Configures whether or not to clear LEDC_task_timer0_resume trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_TIMER1_RESUME_ST_CLR
              description: "Configures whether or not to clear LEDC_task_timer1_resume trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_TIMER2_RESUME_ST_CLR
              description: "Configures whether or not to clear LEDC_task_timer2_resume trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_TIMER3_RESUME_ST_CLR
              description: "Configures whether or not to clear LEDC_task_timer3_resume trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: TASK_ST2
          description: Tasks trigger status register
          addressOffset: 504
          size: 32
          fields:
            - name: LEDC_TASK_TIMER0_PAUSE_ST
              description: "Represents LEDC_task_timer0_pause trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_TIMER1_PAUSE_ST
              description: "Represents LEDC_task_timer1_pause trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_TIMER2_PAUSE_ST
              description: "Represents LEDC_task_timer2_pause trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_TIMER3_PAUSE_ST
              description: "Represents LEDC_task_timer3_pause trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_GAMMA_RESTART_CH0_ST
              description: "Represents LEDC_task_gamma_restart_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_GAMMA_RESTART_CH1_ST
              description: "Represents LEDC_task_gamma_restart_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_GAMMA_RESTART_CH2_ST
              description: "Represents LEDC_task_gamma_restart_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_GAMMA_RESTART_CH3_ST
              description: "Represents LEDC_task_gamma_restart_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_GAMMA_RESTART_CH4_ST
              description: "Represents LEDC_task_gamma_restart_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_GAMMA_RESTART_CH5_ST
              description: "Represents LEDC_task_gamma_restart_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_GAMMA_RESTART_CH6_ST
              description: "Represents LEDC_task_gamma_restart_ch6 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_GAMMA_RESTART_CH7_ST
              description: "Represents LEDC_task_gamma_restart_ch7 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_GAMMA_PAUSE_CH0_ST
              description: "Represents LEDC_task_gamma_pause_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_GAMMA_PAUSE_CH1_ST
              description: "Represents LEDC_task_gamma_pause_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_GAMMA_PAUSE_CH2_ST
              description: "Represents LEDC_task_gamma_pause_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_GAMMA_PAUSE_CH3_ST
              description: "Represents LEDC_task_gamma_pause_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_GAMMA_PAUSE_CH4_ST
              description: "Represents LEDC_task_gamma_pause_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_GAMMA_PAUSE_CH5_ST
              description: "Represents LEDC_task_gamma_pause_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_GAMMA_PAUSE_CH6_ST
              description: "Represents LEDC_task_gamma_pause_ch6 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_GAMMA_PAUSE_CH7_ST
              description: "Represents LEDC_task_gamma_pause_ch7 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_GAMMA_RESUME_CH0_ST
              description: "Represents LEDC_task_gamma_resume_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_GAMMA_RESUME_CH1_ST
              description: "Represents LEDC_task_gamma_resume_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_GAMMA_RESUME_CH2_ST
              description: "Represents LEDC_task_gamma_resume_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_GAMMA_RESUME_CH3_ST
              description: "Represents LEDC_task_gamma_resume_ch3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_GAMMA_RESUME_CH4_ST
              description: "Represents LEDC_task_gamma_resume_ch4 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_GAMMA_RESUME_CH5_ST
              description: "Represents LEDC_task_gamma_resume_ch5 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_GAMMA_RESUME_CH6_ST
              description: "Represents LEDC_task_gamma_resume_ch6 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: LEDC_TASK_GAMMA_RESUME_CH7_ST
              description: "Represents LEDC_task_gamma_resume_ch7 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: TG0_TASK_CNT_START_TIMER0_ST
              description: "Represents TG0_task_cnt_start_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: TG0_TASK_ALARM_START_TIMER0_ST
              description: "Represents TG0_task_alarm_start_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: TG0_TASK_CNT_STOP_TIMER0_ST
              description: "Represents TG0_task_cnt_stop_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TG0_TASK_CNT_RELOAD_TIMER0_ST
              description: "Represents TG0_task_cnt_reload_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TASK_ST2_CLR
          description: Tasks trigger status clear register
          addressOffset: 508
          size: 32
          fields:
            - name: LEDC_TASK_TIMER0_PAUSE_ST_CLR
              description: "Configures whether or not to clear LEDC_task_timer0_pause trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_TIMER1_PAUSE_ST_CLR
              description: "Configures whether or not to clear LEDC_task_timer1_pause trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_TIMER2_PAUSE_ST_CLR
              description: "Configures whether or not to clear LEDC_task_timer2_pause trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_TIMER3_PAUSE_ST_CLR
              description: "Configures whether or not to clear LEDC_task_timer3_pause trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_GAMMA_RESTART_CH0_ST_CLR
              description: "Configures whether or not to clear LEDC_task_gamma_restart_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_GAMMA_RESTART_CH1_ST_CLR
              description: "Configures whether or not to clear LEDC_task_gamma_restart_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_GAMMA_RESTART_CH2_ST_CLR
              description: "Configures whether or not to clear LEDC_task_gamma_restart_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_GAMMA_RESTART_CH3_ST_CLR
              description: "Configures whether or not to clear LEDC_task_gamma_restart_ch3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_GAMMA_RESTART_CH4_ST_CLR
              description: "Configures whether or not to clear LEDC_task_gamma_restart_ch4 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_GAMMA_RESTART_CH5_ST_CLR
              description: "Configures whether or not to clear LEDC_task_gamma_restart_ch5 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_GAMMA_RESTART_CH6_ST_CLR
              description: "Configures whether or not to clear LEDC_task_gamma_restart_ch6 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_GAMMA_RESTART_CH7_ST_CLR
              description: "Configures whether or not to clear LEDC_task_gamma_restart_ch7 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_GAMMA_PAUSE_CH0_ST_CLR
              description: "Configures whether or not to clear LEDC_task_gamma_pause_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_GAMMA_PAUSE_CH1_ST_CLR
              description: "Configures whether or not to clear LEDC_task_gamma_pause_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_GAMMA_PAUSE_CH2_ST_CLR
              description: "Configures whether or not to clear LEDC_task_gamma_pause_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_GAMMA_PAUSE_CH3_ST_CLR
              description: "Configures whether or not to clear LEDC_task_gamma_pause_ch3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_GAMMA_PAUSE_CH4_ST_CLR
              description: "Configures whether or not to clear LEDC_task_gamma_pause_ch4 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_GAMMA_PAUSE_CH5_ST_CLR
              description: "Configures whether or not to clear LEDC_task_gamma_pause_ch5 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_GAMMA_PAUSE_CH6_ST_CLR
              description: "Configures whether or not to clear LEDC_task_gamma_pause_ch6 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_GAMMA_PAUSE_CH7_ST_CLR
              description: "Configures whether or not to clear LEDC_task_gamma_pause_ch7 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_GAMMA_RESUME_CH0_ST_CLR
              description: "Configures whether or not to clear LEDC_task_gamma_resume_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_GAMMA_RESUME_CH1_ST_CLR
              description: "Configures whether or not to clear LEDC_task_gamma_resume_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_GAMMA_RESUME_CH2_ST_CLR
              description: "Configures whether or not to clear LEDC_task_gamma_resume_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_GAMMA_RESUME_CH3_ST_CLR
              description: "Configures whether or not to clear LEDC_task_gamma_resume_ch3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_GAMMA_RESUME_CH4_ST_CLR
              description: "Configures whether or not to clear LEDC_task_gamma_resume_ch4 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_GAMMA_RESUME_CH5_ST_CLR
              description: "Configures whether or not to clear LEDC_task_gamma_resume_ch5 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_GAMMA_RESUME_CH6_ST_CLR
              description: "Configures whether or not to clear LEDC_task_gamma_resume_ch6 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: LEDC_TASK_GAMMA_RESUME_CH7_ST_CLR
              description: "Configures whether or not to clear LEDC_task_gamma_resume_ch7 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: TG0_TASK_CNT_START_TIMER0_ST_CLR
              description: "Configures whether or not to clear TG0_task_cnt_start_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: TG0_TASK_ALARM_START_TIMER0_ST_CLR
              description: "Configures whether or not to clear TG0_task_alarm_start_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: TG0_TASK_CNT_STOP_TIMER0_ST_CLR
              description: "Configures whether or not to clear TG0_task_cnt_stop_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: TG0_TASK_CNT_RELOAD_TIMER0_ST_CLR
              description: "Configures whether or not to clear TG0_task_cnt_reload_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: TASK_ST3
          description: Tasks trigger status register
          addressOffset: 512
          size: 32
          fields:
            - name: TG0_TASK_CNT_CAP_TIMER0_ST
              description: "Represents TG0_task_cnt_cap_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TG0_TASK_CNT_START_TIMER1_ST
              description: "Represents TG0_task_cnt_start_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TG0_TASK_ALARM_START_TIMER1_ST
              description: "Represents TG0_task_alarm_start_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TG0_TASK_CNT_STOP_TIMER1_ST
              description: "Represents TG0_task_cnt_stop_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TG0_TASK_CNT_RELOAD_TIMER1_ST
              description: "Represents TG0_task_cnt_reload_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TG0_TASK_CNT_CAP_TIMER1_ST
              description: "Represents TG0_task_cnt_cap_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: TG1_TASK_CNT_START_TIMER0_ST
              description: "Represents TG1_task_cnt_start_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: TG1_TASK_ALARM_START_TIMER0_ST
              description: "Represents TG1_task_alarm_start_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: TG1_TASK_CNT_STOP_TIMER0_ST
              description: "Represents TG1_task_cnt_stop_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: TG1_TASK_CNT_RELOAD_TIMER0_ST
              description: "Represents TG1_task_cnt_reload_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: TG1_TASK_CNT_CAP_TIMER0_ST
              description: "Represents TG1_task_cnt_cap_timer0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: TG1_TASK_CNT_START_TIMER1_ST
              description: "Represents TG1_task_cnt_start_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TG1_TASK_ALARM_START_TIMER1_ST
              description: "Represents TG1_task_alarm_start_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TG1_TASK_CNT_STOP_TIMER1_ST
              description: "Represents TG1_task_cnt_stop_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TG1_TASK_CNT_RELOAD_TIMER1_ST
              description: "Represents TG1_task_cnt_reload_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: TG1_TASK_CNT_CAP_TIMER1_ST
              description: "Represents TG1_task_cnt_cap_timer1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: MCPWM0_TASK_CMPR0_A_UP_ST
              description: "Represents MCPWM0_task_cmpr0_a_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: MCPWM0_TASK_CMPR1_A_UP_ST
              description: "Represents MCPWM0_task_cmpr1_a_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: MCPWM0_TASK_CMPR2_A_UP_ST
              description: "Represents MCPWM0_task_cmpr2_a_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: MCPWM0_TASK_CMPR0_B_UP_ST
              description: "Represents MCPWM0_task_cmpr0_b_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: MCPWM0_TASK_CMPR1_B_UP_ST
              description: "Represents MCPWM0_task_cmpr1_b_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: MCPWM0_TASK_CMPR2_B_UP_ST
              description: "Represents MCPWM0_task_cmpr2_b_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: MCPWM0_TASK_GEN_STOP_ST
              description: "Represents MCPWM0_task_gen_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: MCPWM0_TASK_TIMER0_SYN_ST
              description: "Represents MCPWM0_task_timer0_syn trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: MCPWM0_TASK_TIMER1_SYN_ST
              description: "Represents MCPWM0_task_timer1_syn trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: MCPWM0_TASK_TIMER2_SYN_ST
              description: "Represents MCPWM0_task_timer2_syn trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: MCPWM0_TASK_TIMER0_PERIOD_UP_ST
              description: "Represents MCPWM0_task_timer0_period_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: MCPWM0_TASK_TIMER1_PERIOD_UP_ST
              description: "Represents MCPWM0_task_timer1_period_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: MCPWM0_TASK_TIMER2_PERIOD_UP_ST
              description: "Represents MCPWM0_task_timer2_period_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: MCPWM0_TASK_TZ0_OST_ST
              description: "Represents MCPWM0_task_tz0_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: MCPWM0_TASK_TZ1_OST_ST
              description: "Represents MCPWM0_task_tz1_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: MCPWM0_TASK_TZ2_OST_ST
              description: "Represents MCPWM0_task_tz2_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TASK_ST3_CLR
          description: Tasks trigger status clear register
          addressOffset: 516
          size: 32
          fields:
            - name: TG0_TASK_CNT_CAP_TIMER0_ST_CLR
              description: "Configures whether or not to clear TG0_task_cnt_cap_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TG0_TASK_CNT_START_TIMER1_ST_CLR
              description: "Configures whether or not to clear TG0_task_cnt_start_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TG0_TASK_ALARM_START_TIMER1_ST_CLR
              description: "Configures whether or not to clear TG0_task_alarm_start_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TG0_TASK_CNT_STOP_TIMER1_ST_CLR
              description: "Configures whether or not to clear TG0_task_cnt_stop_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: TG0_TASK_CNT_RELOAD_TIMER1_ST_CLR
              description: "Configures whether or not to clear TG0_task_cnt_reload_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: TG0_TASK_CNT_CAP_TIMER1_ST_CLR
              description: "Configures whether or not to clear TG0_task_cnt_cap_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: TG1_TASK_CNT_START_TIMER0_ST_CLR
              description: "Configures whether or not to clear TG1_task_cnt_start_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: TG1_TASK_ALARM_START_TIMER0_ST_CLR
              description: "Configures whether or not to clear TG1_task_alarm_start_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: TG1_TASK_CNT_STOP_TIMER0_ST_CLR
              description: "Configures whether or not to clear TG1_task_cnt_stop_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: TG1_TASK_CNT_RELOAD_TIMER0_ST_CLR
              description: "Configures whether or not to clear TG1_task_cnt_reload_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: TG1_TASK_CNT_CAP_TIMER0_ST_CLR
              description: "Configures whether or not to clear TG1_task_cnt_cap_timer0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: TG1_TASK_CNT_START_TIMER1_ST_CLR
              description: "Configures whether or not to clear TG1_task_cnt_start_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: TG1_TASK_ALARM_START_TIMER1_ST_CLR
              description: "Configures whether or not to clear TG1_task_alarm_start_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: TG1_TASK_CNT_STOP_TIMER1_ST_CLR
              description: "Configures whether or not to clear TG1_task_cnt_stop_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: TG1_TASK_CNT_RELOAD_TIMER1_ST_CLR
              description: "Configures whether or not to clear TG1_task_cnt_reload_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: TG1_TASK_CNT_CAP_TIMER1_ST_CLR
              description: "Configures whether or not to clear TG1_task_cnt_cap_timer1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: MCPWM0_TASK_CMPR0_A_UP_ST_CLR
              description: "Configures whether or not to clear MCPWM0_task_cmpr0_a_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: MCPWM0_TASK_CMPR1_A_UP_ST_CLR
              description: "Configures whether or not to clear MCPWM0_task_cmpr1_a_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: MCPWM0_TASK_CMPR2_A_UP_ST_CLR
              description: "Configures whether or not to clear MCPWM0_task_cmpr2_a_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: MCPWM0_TASK_CMPR0_B_UP_ST_CLR
              description: "Configures whether or not to clear MCPWM0_task_cmpr0_b_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: MCPWM0_TASK_CMPR1_B_UP_ST_CLR
              description: "Configures whether or not to clear MCPWM0_task_cmpr1_b_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: MCPWM0_TASK_CMPR2_B_UP_ST_CLR
              description: "Configures whether or not to clear MCPWM0_task_cmpr2_b_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: MCPWM0_TASK_GEN_STOP_ST_CLR
              description: "Configures whether or not to clear MCPWM0_task_gen_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: MCPWM0_TASK_TIMER0_SYN_ST_CLR
              description: "Configures whether or not to clear MCPWM0_task_timer0_syn trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: MCPWM0_TASK_TIMER1_SYN_ST_CLR
              description: "Configures whether or not to clear MCPWM0_task_timer1_syn trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: MCPWM0_TASK_TIMER2_SYN_ST_CLR
              description: "Configures whether or not to clear MCPWM0_task_timer2_syn trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: MCPWM0_TASK_TIMER0_PERIOD_UP_ST_CLR
              description: "Configures whether or not to clear MCPWM0_task_timer0_period_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: MCPWM0_TASK_TIMER1_PERIOD_UP_ST_CLR
              description: "Configures whether or not to clear MCPWM0_task_timer1_period_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: MCPWM0_TASK_TIMER2_PERIOD_UP_ST_CLR
              description: "Configures whether or not to clear MCPWM0_task_timer2_period_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: MCPWM0_TASK_TZ0_OST_ST_CLR
              description: "Configures whether or not to clear MCPWM0_task_tz0_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: MCPWM0_TASK_TZ1_OST_ST_CLR
              description: "Configures whether or not to clear MCPWM0_task_tz1_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: MCPWM0_TASK_TZ2_OST_ST_CLR
              description: "Configures whether or not to clear MCPWM0_task_tz2_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: TASK_ST4
          description: Tasks trigger status register
          addressOffset: 520
          size: 32
          fields:
            - name: MCPWM0_TASK_CLR0_OST_ST
              description: "Represents MCPWM0_task_clr0_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MCPWM0_TASK_CLR1_OST_ST
              description: "Represents MCPWM0_task_clr1_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MCPWM0_TASK_CLR2_OST_ST
              description: "Represents MCPWM0_task_clr2_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MCPWM0_TASK_CAP0_ST
              description: "Represents MCPWM0_task_cap0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MCPWM0_TASK_CAP1_ST
              description: "Represents MCPWM0_task_cap1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: MCPWM0_TASK_CAP2_ST
              description: "Represents MCPWM0_task_cap2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: MCPWM1_TASK_CMPR0_A_UP_ST
              description: "Represents MCPWM1_task_cmpr0_a_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: MCPWM1_TASK_CMPR1_A_UP_ST
              description: "Represents MCPWM1_task_cmpr1_a_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: MCPWM1_TASK_CMPR2_A_UP_ST
              description: "Represents MCPWM1_task_cmpr2_a_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: MCPWM1_TASK_CMPR0_B_UP_ST
              description: "Represents MCPWM1_task_cmpr0_b_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: MCPWM1_TASK_CMPR1_B_UP_ST
              description: "Represents MCPWM1_task_cmpr1_b_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: MCPWM1_TASK_CMPR2_B_UP_ST
              description: "Represents MCPWM1_task_cmpr2_b_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: MCPWM1_TASK_GEN_STOP_ST
              description: "Represents MCPWM1_task_gen_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: MCPWM1_TASK_TIMER0_SYN_ST
              description: "Represents MCPWM1_task_timer0_syn trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: MCPWM1_TASK_TIMER1_SYN_ST
              description: "Represents MCPWM1_task_timer1_syn trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: MCPWM1_TASK_TIMER2_SYN_ST
              description: "Represents MCPWM1_task_timer2_syn trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: MCPWM1_TASK_TIMER0_PERIOD_UP_ST
              description: "Represents MCPWM1_task_timer0_period_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: MCPWM1_TASK_TIMER1_PERIOD_UP_ST
              description: "Represents MCPWM1_task_timer1_period_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: MCPWM1_TASK_TIMER2_PERIOD_UP_ST
              description: "Represents MCPWM1_task_timer2_period_up trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: MCPWM1_TASK_TZ0_OST_ST
              description: "Represents MCPWM1_task_tz0_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: MCPWM1_TASK_TZ1_OST_ST
              description: "Represents MCPWM1_task_tz1_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: MCPWM1_TASK_TZ2_OST_ST
              description: "Represents MCPWM1_task_tz2_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: MCPWM1_TASK_CLR0_OST_ST
              description: "Represents MCPWM1_task_clr0_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: MCPWM1_TASK_CLR1_OST_ST
              description: "Represents MCPWM1_task_clr1_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: MCPWM1_TASK_CLR2_OST_ST
              description: "Represents MCPWM1_task_clr2_ost trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: MCPWM1_TASK_CAP0_ST
              description: "Represents MCPWM1_task_cap0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: MCPWM1_TASK_CAP1_ST
              description: "Represents MCPWM1_task_cap1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: MCPWM1_TASK_CAP2_ST
              description: "Represents MCPWM1_task_cap2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: ADC_TASK_SAMPLE0_ST
              description: "Represents ADC_task_sample0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: ADC_TASK_SAMPLE1_ST
              description: "Represents ADC_task_sample1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: ADC_TASK_START0_ST
              description: "Represents ADC_task_start0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: ADC_TASK_STOP0_ST
              description: "Represents ADC_task_stop0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TASK_ST4_CLR
          description: Tasks trigger status clear register
          addressOffset: 524
          size: 32
          fields:
            - name: MCPWM0_TASK_CLR0_OST_ST_CLR
              description: "Configures whether or not to clear MCPWM0_task_clr0_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: MCPWM0_TASK_CLR1_OST_ST_CLR
              description: "Configures whether or not to clear MCPWM0_task_clr1_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: MCPWM0_TASK_CLR2_OST_ST_CLR
              description: "Configures whether or not to clear MCPWM0_task_clr2_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: MCPWM0_TASK_CAP0_ST_CLR
              description: "Configures whether or not to clear MCPWM0_task_cap0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: MCPWM0_TASK_CAP1_ST_CLR
              description: "Configures whether or not to clear MCPWM0_task_cap1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: MCPWM0_TASK_CAP2_ST_CLR
              description: "Configures whether or not to clear MCPWM0_task_cap2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: MCPWM1_TASK_CMPR0_A_UP_ST_CLR
              description: "Configures whether or not to clear MCPWM1_task_cmpr0_a_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: MCPWM1_TASK_CMPR1_A_UP_ST_CLR
              description: "Configures whether or not to clear MCPWM1_task_cmpr1_a_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: MCPWM1_TASK_CMPR2_A_UP_ST_CLR
              description: "Configures whether or not to clear MCPWM1_task_cmpr2_a_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: MCPWM1_TASK_CMPR0_B_UP_ST_CLR
              description: "Configures whether or not to clear MCPWM1_task_cmpr0_b_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: MCPWM1_TASK_CMPR1_B_UP_ST_CLR
              description: "Configures whether or not to clear MCPWM1_task_cmpr1_b_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: MCPWM1_TASK_CMPR2_B_UP_ST_CLR
              description: "Configures whether or not to clear MCPWM1_task_cmpr2_b_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: MCPWM1_TASK_GEN_STOP_ST_CLR
              description: "Configures whether or not to clear MCPWM1_task_gen_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: MCPWM1_TASK_TIMER0_SYN_ST_CLR
              description: "Configures whether or not to clear MCPWM1_task_timer0_syn trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: MCPWM1_TASK_TIMER1_SYN_ST_CLR
              description: "Configures whether or not to clear MCPWM1_task_timer1_syn trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: MCPWM1_TASK_TIMER2_SYN_ST_CLR
              description: "Configures whether or not to clear MCPWM1_task_timer2_syn trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: MCPWM1_TASK_TIMER0_PERIOD_UP_ST_CLR
              description: "Configures whether or not to clear MCPWM1_task_timer0_period_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: MCPWM1_TASK_TIMER1_PERIOD_UP_ST_CLR
              description: "Configures whether or not to clear MCPWM1_task_timer1_period_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: MCPWM1_TASK_TIMER2_PERIOD_UP_ST_CLR
              description: "Configures whether or not to clear MCPWM1_task_timer2_period_up trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: MCPWM1_TASK_TZ0_OST_ST_CLR
              description: "Configures whether or not to clear MCPWM1_task_tz0_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: MCPWM1_TASK_TZ1_OST_ST_CLR
              description: "Configures whether or not to clear MCPWM1_task_tz1_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: MCPWM1_TASK_TZ2_OST_ST_CLR
              description: "Configures whether or not to clear MCPWM1_task_tz2_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: MCPWM1_TASK_CLR0_OST_ST_CLR
              description: "Configures whether or not to clear MCPWM1_task_clr0_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: MCPWM1_TASK_CLR1_OST_ST_CLR
              description: "Configures whether or not to clear MCPWM1_task_clr1_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: MCPWM1_TASK_CLR2_OST_ST_CLR
              description: "Configures whether or not to clear MCPWM1_task_clr2_ost trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: MCPWM1_TASK_CAP0_ST_CLR
              description: "Configures whether or not to clear MCPWM1_task_cap0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: MCPWM1_TASK_CAP1_ST_CLR
              description: "Configures whether or not to clear MCPWM1_task_cap1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: MCPWM1_TASK_CAP2_ST_CLR
              description: "Configures whether or not to clear MCPWM1_task_cap2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: ADC_TASK_SAMPLE0_ST_CLR
              description: "Configures whether or not to clear ADC_task_sample0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: ADC_TASK_SAMPLE1_ST_CLR
              description: "Configures whether or not to clear ADC_task_sample1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: ADC_TASK_START0_ST_CLR
              description: "Configures whether or not to clear ADC_task_start0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: ADC_TASK_STOP0_ST_CLR
              description: "Configures whether or not to clear ADC_task_stop0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: TASK_ST5
          description: Tasks trigger status register
          addressOffset: 528
          size: 32
          fields:
            - name: REGDMA_TASK_START0_ST
              description: "Represents REGDMA_task_start0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: REGDMA_TASK_START1_ST
              description: "Represents REGDMA_task_start1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: REGDMA_TASK_START2_ST
              description: "Represents REGDMA_task_start2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: REGDMA_TASK_START3_ST
              description: "Represents REGDMA_task_start3 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TMPSNSR_TASK_START_SAMPLE_ST
              description: "Represents TMPSNSR_task_start_sample trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TMPSNSR_TASK_STOP_SAMPLE_ST
              description: "Represents TMPSNSR_task_stop_sample trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: I2S0_TASK_START_RX_ST
              description: "Represents I2S0_task_start_rx trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: I2S0_TASK_START_TX_ST
              description: "Represents I2S0_task_start_tx trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: I2S0_TASK_STOP_RX_ST
              description: "Represents I2S0_task_stop_rx trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: I2S0_TASK_STOP_TX_ST
              description: "Represents I2S0_task_stop_tx trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: I2S1_TASK_START_RX_ST
              description: "Represents I2S1_task_start_rx trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: I2S1_TASK_START_TX_ST
              description: "Represents I2S1_task_start_tx trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: I2S1_TASK_STOP_RX_ST
              description: "Represents I2S1_task_stop_rx trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: I2S1_TASK_STOP_TX_ST
              description: "Represents I2S1_task_stop_tx trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: I2S2_TASK_START_RX_ST
              description: "Represents I2S2_task_start_rx trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: I2S2_TASK_START_TX_ST
              description: "Represents I2S2_task_start_tx trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: I2S2_TASK_STOP_RX_ST
              description: "Represents I2S2_task_stop_rx trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: I2S2_TASK_STOP_TX_ST
              description: "Represents I2S2_task_stop_tx trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: ULP_TASK_WAKEUP_CPU_ST
              description: "Represents ULP_task_wakeup_cpu trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: ULP_TASK_INT_CPU_ST
              description: "Represents ULP_task_int_cpu trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: RTC_TASK_START_ST
              description: "Represents RTC_task_start trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: RTC_TASK_STOP_ST
              description: "Represents RTC_task_stop trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: RTC_TASK_CLR_ST
              description: "Represents RTC_task_clr trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: RTC_TASK_TRIGGERFLW_ST
              description: "Represents RTC_task_triggerflw trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_TASK_IN_START_CH0_ST
              description: "Represents PDMA_AHB_task_in_start_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_TASK_IN_START_CH1_ST
              description: "Represents PDMA_AHB_task_in_start_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_TASK_IN_START_CH2_ST
              description: "Represents PDMA_AHB_task_in_start_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_TASK_OUT_START_CH0_ST
              description: "Represents PDMA_AHB_task_out_start_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_TASK_OUT_START_CH1_ST
              description: "Represents PDMA_AHB_task_out_start_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: PDMA_AHB_TASK_OUT_START_CH2_ST
              description: "Represents PDMA_AHB_task_out_start_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_TASK_IN_START_CH0_ST
              description: "Represents PDMA_AXI_task_in_start_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_TASK_IN_START_CH1_ST
              description: "Represents PDMA_AXI_task_in_start_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TASK_ST5_CLR
          description: Tasks trigger status clear register
          addressOffset: 532
          size: 32
          fields:
            - name: REGDMA_TASK_START0_ST_CLR
              description: "Configures whether or not to clear REGDMA_task_start0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: REGDMA_TASK_START1_ST_CLR
              description: "Configures whether or not to clear REGDMA_task_start1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: REGDMA_TASK_START2_ST_CLR
              description: "Configures whether or not to clear REGDMA_task_start2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: REGDMA_TASK_START3_ST_CLR
              description: "Configures whether or not to clear REGDMA_task_start3 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: TMPSNSR_TASK_START_SAMPLE_ST_CLR
              description: "Configures whether or not to clear TMPSNSR_task_start_sample trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: TMPSNSR_TASK_STOP_SAMPLE_ST_CLR
              description: "Configures whether or not to clear TMPSNSR_task_stop_sample trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: I2S0_TASK_START_RX_ST_CLR
              description: "Configures whether or not to clear I2S0_task_start_rx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: I2S0_TASK_START_TX_ST_CLR
              description: "Configures whether or not to clear I2S0_task_start_tx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: I2S0_TASK_STOP_RX_ST_CLR
              description: "Configures whether or not to clear I2S0_task_stop_rx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: I2S0_TASK_STOP_TX_ST_CLR
              description: "Configures whether or not to clear I2S0_task_stop_tx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: I2S1_TASK_START_RX_ST_CLR
              description: "Configures whether or not to clear I2S1_task_start_rx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: I2S1_TASK_START_TX_ST_CLR
              description: "Configures whether or not to clear I2S1_task_start_tx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: I2S1_TASK_STOP_RX_ST_CLR
              description: "Configures whether or not to clear I2S1_task_stop_rx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: I2S1_TASK_STOP_TX_ST_CLR
              description: "Configures whether or not to clear I2S1_task_stop_tx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: I2S2_TASK_START_RX_ST_CLR
              description: "Configures whether or not to clear I2S2_task_start_rx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: I2S2_TASK_START_TX_ST_CLR
              description: "Configures whether or not to clear I2S2_task_start_tx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: I2S2_TASK_STOP_RX_ST_CLR
              description: "Configures whether or not to clear I2S2_task_stop_rx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: I2S2_TASK_STOP_TX_ST_CLR
              description: "Configures whether or not to clear I2S2_task_stop_tx trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: ULP_TASK_WAKEUP_CPU_ST_CLR
              description: "Configures whether or not to clear ULP_task_wakeup_cpu trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: ULP_TASK_INT_CPU_ST_CLR
              description: "Configures whether or not to clear ULP_task_int_cpu trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: RTC_TASK_START_ST_CLR
              description: "Configures whether or not to clear RTC_task_start trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 20
              bitWidth: 1
              access: write-only
            - name: RTC_TASK_STOP_ST_CLR
              description: "Configures whether or not to clear RTC_task_stop trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 21
              bitWidth: 1
              access: write-only
            - name: RTC_TASK_CLR_ST_CLR
              description: "Configures whether or not to clear RTC_task_clr trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: RTC_TASK_TRIGGERFLW_ST_CLR
              description: "Configures whether or not to clear RTC_task_triggerflw trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_TASK_IN_START_CH0_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_task_in_start_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 24
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_TASK_IN_START_CH1_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_task_in_start_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 25
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_TASK_IN_START_CH2_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_task_in_start_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 26
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_TASK_OUT_START_CH0_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_task_out_start_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_TASK_OUT_START_CH1_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_task_out_start_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: PDMA_AHB_TASK_OUT_START_CH2_ST_CLR
              description: "Configures whether or not to clear PDMA_AHB_task_out_start_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_TASK_IN_START_CH0_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_task_in_start_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_TASK_IN_START_CH1_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_task_in_start_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: TASK_ST6
          description: Tasks trigger status register
          addressOffset: 536
          size: 32
          fields:
            - name: PDMA_AXI_TASK_IN_START_CH2_ST
              description: "Represents PDMA_AXI_task_in_start_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_TASK_OUT_START_CH0_ST
              description: "Represents PDMA_AXI_task_out_start_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_TASK_OUT_START_CH1_ST
              description: "Represents PDMA_AXI_task_out_start_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: PDMA_AXI_TASK_OUT_START_CH2_ST
              description: "Represents PDMA_AXI_task_out_start_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PMU_TASK_SLEEP_REQ_ST
              description: "Represents PMU_task_sleep_req trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DMA2D_TASK_IN_START_CH0_ST
              description: "Represents DMA2D_task_in_start_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: DMA2D_TASK_IN_START_CH1_ST
              description: "Represents DMA2D_task_in_start_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: DMA2D_TASK_IN_DSCR_READY_CH0_ST
              description: "Represents DMA2D_task_in_dscr_ready_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: DMA2D_TASK_IN_DSCR_READY_CH1_ST
              description: "Represents DMA2D_task_in_dscr_ready_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DMA2D_TASK_OUT_START_CH0_ST
              description: "Represents DMA2D_task_out_start_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DMA2D_TASK_OUT_START_CH1_ST
              description: "Represents DMA2D_task_out_start_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DMA2D_TASK_OUT_START_CH2_ST
              description: "Represents DMA2D_task_out_start_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DMA2D_TASK_OUT_DSCR_READY_CH0_ST
              description: "Represents DMA2D_task_out_dscr_ready_ch0 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DMA2D_TASK_OUT_DSCR_READY_CH1_ST
              description: "Represents DMA2D_task_out_dscr_ready_ch1 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: DMA2D_TASK_OUT_DSCR_READY_CH2_ST
              description: "Represents DMA2D_task_out_dscr_ready_ch2 trigger status.\\\\0: Not triggered\\\\1: Triggered"
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: TASK_ST6_CLR
          description: Tasks trigger status clear register
          addressOffset: 540
          size: 32
          fields:
            - name: PDMA_AXI_TASK_IN_START_CH2_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_task_in_start_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_TASK_OUT_START_CH0_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_task_out_start_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_TASK_OUT_START_CH1_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_task_out_start_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: PDMA_AXI_TASK_OUT_START_CH2_ST_CLR
              description: "Configures whether or not to clear PDMA_AXI_task_out_start_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: PMU_TASK_SLEEP_REQ_ST_CLR
              description: "Configures whether or not to clear PMU_task_sleep_req trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: DMA2D_TASK_IN_START_CH0_ST_CLR
              description: "Configures whether or not to clear DMA2D_task_in_start_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: DMA2D_TASK_IN_START_CH1_ST_CLR
              description: "Configures whether or not to clear DMA2D_task_in_start_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: DMA2D_TASK_IN_DSCR_READY_CH0_ST_CLR
              description: "Configures whether or not to clear DMA2D_task_in_dscr_ready_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: DMA2D_TASK_IN_DSCR_READY_CH1_ST_CLR
              description: "Configures whether or not to clear DMA2D_task_in_dscr_ready_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: DMA2D_TASK_OUT_START_CH0_ST_CLR
              description: "Configures whether or not to clear DMA2D_task_out_start_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: DMA2D_TASK_OUT_START_CH1_ST_CLR
              description: "Configures whether or not to clear DMA2D_task_out_start_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: DMA2D_TASK_OUT_START_CH2_ST_CLR
              description: "Configures whether or not to clear DMA2D_task_out_start_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: DMA2D_TASK_OUT_DSCR_READY_CH0_ST_CLR
              description: "Configures whether or not to clear DMA2D_task_out_dscr_ready_ch0 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: DMA2D_TASK_OUT_DSCR_READY_CH1_ST_CLR
              description: "Configures whether or not to clear DMA2D_task_out_dscr_ready_ch1 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: DMA2D_TASK_OUT_DSCR_READY_CH2_ST_CLR
              description: "Configures whether or not to clear DMA2D_task_out_dscr_ready_ch2 trigger status.\\\\0: Invalid, No effect\\\\1: Clear"
              bitOffset: 14
              bitWidth: 1
              access: write-only
      - register:
          name: CLK_EN
          description: ETM clock enable register
          addressOffset: 544
          size: 32
          fields:
            - name: CLK_EN
              description: "Configures whether or not to open register clock gate.\\\\0: Open the clock gate only when application writes registers\\\\1: Force open the clock gate for register"
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: ETM date register
          addressOffset: 548
          size: 32
          resetValue: 36712497
          fields:
            - name: DATE
              description: Configures the version.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SPI0
    description: SPI (Serial Peripheral Interface) Controller 0
    groupName: SPI0
    baseAddress: 1342750720
    addressBlock:
      - offset: 0
        size: 332
        usage: registers
    registers:
      - register:
          name: SPI_MEM_CMD
          description: SPI0 FSM status register
          addressOffset: 0
          size: 32
          fields:
            - name: SPI_MEM_MST_ST
              description: "The current status of SPI0 master FSM: spi0_mst_st. 0: idle state, 1:SPI0_GRANT , 2: program/erase suspend state, 3: SPI0 read data state, 4: wait cache/EDMA sent data is stored in SPI0 TX FIFO, 5: SPI0 write data state."
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: SPI_MEM_SLV_ST
              description: "The current status of SPI0 slave FSM: mspi_st. 0: idle state, 1: preparation state, 2: send command state, 3: send address state, 4: wait state, 5: read data state, 6:write data state, 7: done state, 8: read data end state."
              bitOffset: 4
              bitWidth: 4
              access: read-only
            - name: SPI_MEM_USR
              description: "SPI0 USR_CMD start bit, only used when SPI_MEM_AXI_REQ_EN is cleared.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 18
              bitWidth: 1
              access: read-only
      - register:
          name: SPI_MEM_CTRL
          description: SPI0 control register.
          addressOffset: 8
          size: 32
          resetValue: 2150375436
          fields:
            - name: SPI_MEM_WDUMMY_DQS_ALWAYS_OUT
              description: "In the dummy phase of an MSPI write data transfer when accesses to flash, the level of SPI_DQS is output by the MSPI controller."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_WDUMMY_ALWAYS_OUT
              description: "In the dummy phase of an MSPI write data transfer when accesses to flash, the level of SPI_IO[7:0] is output by the MSPI controller."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDUMMY_RIN
              description: "In an MSPI read data transfer when accesses to flash, the level of SPI_IO[7:0] is output by the MSPI controller in the first half part of dummy phase. It is used to mask invalid SPI_DQS in the half part of dummy phase."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDUMMY_WOUT
              description: "In an MSPI write data transfer when accesses to flash, the level of SPI_IO[7:0] is output by the MSPI controller in the second half part of dummy phase. It is used to pre-drive flash."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDOUT_OCT
              description: "Apply 8 signals during write-data phase 1:enable 0: disable"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDIN_OCT
              description: "Apply 8 signals during read-data phase 1:enable 0: disable"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FADDR_OCT
              description: "Apply 8 signals during address phase 1:enable 0: disable"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FCMD_QUAD
              description: "Apply 4 signals during command phase 1:enable 0: disable"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FCMD_OCT
              description: "Apply 8 signals during command phase 1:enable 0: disable"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FASTRD_MODE
              description: "This bit enable the bits: SPI_MEM_FREAD_QIO, SPI_MEM_FREAD_DIO, SPI_MEM_FREAD_QOUT and SPI_MEM_FREAD_DOUT. 1: enable 0: disable."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FREAD_DUAL
              description: "In the read operations, read-data phase apply 2 signals. 1: enable 0: disable."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_Q_POL
              description: "The bit is used to set MISO line polarity, 1: high 0, low"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_D_POL
              description: "The bit is used to set MOSI line polarity, 1: high 0, low"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FREAD_QUAD
              description: "In the read operations read-data phase apply 4 signals. 1: enable 0: disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_WP
              description: "Write protect signal output when SPI is idle.  1: output high, 0: output low."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FREAD_DIO
              description: "In the read operations address phase and read-data phase apply 2 signals. 1: enable 0: disable."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FREAD_QIO
              description: "In the read operations address phase and read-data phase apply 4 signals. 1: enable 0: disable."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_DQS_IE_ALWAYS_ON
              description: "When accesses to flash, 1: the IE signals of pads connected to SPI_DQS are always 1. 0: Others."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_DATA_IE_ALWAYS_ON
              description: "When accesses to flash, 1: the IE signals of pads connected to SPI_IO[7:0] are always 1. 0: Others."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_CTRL1
          description: SPI0 control1 register.
          addressOffset: 12
          size: 32
          resetValue: 685768704
          fields:
            - name: SPI_MEM_CLK_MODE
              description: "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SPI_AR_SIZE0_1_SUPPORT_EN
              description: "1: MSPI supports ARSIZE 0~3. When ARSIZE =0~2, MSPI read address is 4*n and reply the real AXI read data back. 0: When ARSIZE 0~1, MSPI reply SLV_ERR."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI_AW_SIZE0_1_SUPPORT_EN
              description: "1: MSPI supports AWSIZE 0~3. 0: When AWSIZE 0~1, MSPI reply SLV_ERR."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SPI_AXI_RDATA_BACK_FAST
              description: "1: Reply AXI read data to AXI bus when one AXI read beat data is available. 0: Reply AXI read data to AXI bus when all the read data is available."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_RRESP_ECC_ERR_EN
              description: "1: RRESP is SLV_ERR when there is a ECC error in AXI read data. 0: RRESP is OKAY when there is a ECC error in AXI read data. The ECC error information is recorded in SPI_MEM_ECC_ERR_ADDR_REG."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_AR_SPLICE_EN
              description: Set this bit to enable AXI Read Splice-transfer.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_AW_SPLICE_EN
              description: Set this bit to enable AXI Write Splice-transfer.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_RAM0_EN
              description: "When SPI_MEM_DUAL_RAM_EN is 0 and SPI_MEM_RAM0_EN is 1, only EXT_RAM0 will be accessed. When SPI_MEM_DUAL_RAM_EN is 0 and SPI_MEM_RAM0_EN is 0, only EXT_RAM1 will be accessed. When SPI_MEM_DUAL_RAM_EN is 1,  EXT_RAM0 and EXT_RAM1 will be accessed at the same time."
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_DUAL_RAM_EN
              description: "Set this bit to enable DUAL-RAM mode, EXT_RAM0 and EXT_RAM1 will be accessed at the same time."
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_FAST_WRITE_EN
              description: "Set this bit to write data faster, do not wait write data has been stored in tx_bus_fifo_l2. It will wait 4*T_clk_ctrl to insure the write data has been stored in  tx_bus_fifo_l2."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_RXFIFO_RST
              description: The synchronous reset signal for SPI0 RX AFIFO and all the AES_MSPI SYNC FIFO to receive signals from AXI.  Set this bit to reset these FIFO.
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_TXFIFO_RST
              description: The synchronous reset signal for SPI0 TX AFIFO and all the AES_MSPI SYNC FIFO to send signals to AXI. Set this bit to reset these FIFO.
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: SPI_MEM_CTRL2
          description: SPI0 control2 register.
          addressOffset: 16
          size: 32
          resetValue: 16788513
          fields:
            - name: SPI_MEM_CS_SETUP_TIME
              description: "(cycles-1) of prepare phase by SPI Bus clock, this bits are combined with SPI_MEM_CS_SETUP bit."
              bitOffset: 0
              bitWidth: 5
              access: read-write
            - name: SPI_MEM_CS_HOLD_TIME
              description: "SPI CS signal is delayed to inactive by SPI bus clock, this bits are combined with SPI_MEM_CS_HOLD bit."
              bitOffset: 5
              bitWidth: 5
              access: read-write
            - name: SPI_MEM_ECC_CS_HOLD_TIME
              description: SPI_MEM_CS_HOLD_TIME + SPI_MEM_ECC_CS_HOLD_TIME is the SPI0 CS hold cycle in ECC mode when accessed flash.
              bitOffset: 10
              bitWidth: 3
              access: read-write
            - name: SPI_MEM_ECC_SKIP_PAGE_CORNER
              description: "1: SPI0 and SPI1 skip page corner when accesses flash. 0: Not skip page corner when accesses flash."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_ECC_16TO18_BYTE_EN
              description: Set this bit to enable SPI0 and SPI1 ECC 16 bytes data with 2 ECC bytes mode when accesses flash.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SPLIT_TRANS_EN
              description: "Set this bit to enable SPI0 split one AXI read flash transfer into two SPI transfers when one transfer will cross flash or EXT_RAM page corner, valid no matter whether there is an ECC region or not."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_CS_HOLD_DELAY
              description: "These bits are used to set the minimum CS high time tSHSL between SPI burst transfer when accesses to flash. tSHSL is (SPI_MEM_CS_HOLD_DELAY[5:0] + 1) MSPI core clock cycles."
              bitOffset: 25
              bitWidth: 6
              access: read-write
            - name: SPI_MEM_SYNC_RESET
              description: The spi0_mst_st and spi0_slv_st will be reset.
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: SPI_MEM_CLOCK
          description: SPI clock division control register.
          addressOffset: 20
          size: 32
          resetValue: 196867
          fields:
            - name: SPI_MEM_CLKCNT_L
              description: In the master mode it must be equal to spi_mem_clkcnt_N.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SPI_MEM_CLKCNT_H
              description: In the master mode it must be floor((spi_mem_clkcnt_N+1)/2-1).
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SPI_MEM_CLKCNT_N
              description: In the master mode it is the divider of spi_mem_clk. So spi_mem_clk frequency is system/(spi_mem_clkcnt_N+1)
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SPI_MEM_CLK_EQU_SYSCLK
              description: "1: 1-division mode, the frequency of SPI bus clock equals to that of MSPI module clock."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_USER
          description: SPI0 user register.
          addressOffset: 24
          size: 32
          fields:
            - name: SPI_MEM_CS_HOLD
              description: "spi cs keep low when spi is in  done  phase. 1: enable 0: disable."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_CS_SETUP
              description: "spi cs is enable when spi is in  prepare  phase. 1: enable 0: disable."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_CK_OUT_EDGE
              description: The bit combined with SPI_MEM_CK_IDLE_EDGE bit to control SPI clock mode 0~3.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_USR_DUMMY_IDLE
              description: spi clock is disable in dummy phase when the bit is enable.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_USR_DUMMY
              description: This bit enable the dummy phase of an operation.
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_USER1
          description: SPI0 user1 register.
          addressOffset: 28
          size: 32
          resetValue: 1543503943
          fields:
            - name: SPI_MEM_USR_DUMMY_CYCLELEN
              description: The length in spi_mem_clk cycles of dummy phase. The register value shall be (cycle_num-1).
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: SPI_MEM_USR_DBYTELEN
              description: SPI0 USR_CMD read or write data byte length -1
              bitOffset: 6
              bitWidth: 3
              access: read-only
            - name: SPI_MEM_USR_ADDR_BITLEN
              description: The length in bits of address phase. The register value shall be (bit_num-1).
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: SPI_MEM_USER2
          description: SPI0 user2 register.
          addressOffset: 32
          size: 32
          resetValue: 1879048192
          fields:
            - name: SPI_MEM_USR_COMMAND_VALUE
              description: The value of  command.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: SPI_MEM_USR_COMMAND_BITLEN
              description: The length in bits of command phase. The register value shall be (bit_num-1)
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: SPI_MEM_RD_STATUS
          description: SPI0 read control register.
          addressOffset: 44
          size: 32
          fields:
            - name: SPI_MEM_WB_MODE
              description: Mode bits in the flash fast read mode  it is combined with spi_mem_fastrd_mode bit.
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: SPI_MEM_MISC
          description: SPI0 misc register
          addressOffset: 52
          size: 32
          fields:
            - name: SPI_MEM_FSUB_PIN
              description: "For SPI0,  flash is connected to SUBPINs."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SSUB_PIN
              description: "For SPI0,  sram is connected to SUBPINs."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_CK_IDLE_EDGE
              description: "1: SPI_CLK line is high when idle     0: spi clk line is low when idle"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_CS_KEEP_ACTIVE
              description: SPI_CS line keep low when the bit is set.
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_CACHE_FCTRL
          description: SPI0 bit mode control register.
          addressOffset: 60
          size: 32
          resetValue: 3221225472
          fields:
            - name: SPI_MEM_AXI_REQ_EN
              description: "For SPI0, AXI master access enable, 1: enable, 0:disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_CACHE_USR_ADDR_4BYTE
              description: "For SPI0,  cache  read flash with 4 bytes address, 1: enable, 0:disable."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_CACHE_FLASH_USR_CMD
              description: "For SPI0,  cache  read flash for user define command, 1: enable, 0:disable."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDIN_DUAL
              description: "For SPI0 flash, din phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDOUT_DUAL
              description: "For SPI0 flash, dout phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FADDR_DUAL
              description: "For SPI0 flash, address phase apply 2 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_dio."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDIN_QUAD
              description: "For SPI0 flash, din phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDOUT_QUAD
              description: "For SPI0 flash, dout phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FADDR_QUAD
              description: "For SPI0 flash, address phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SPI_SAME_AW_AR_ADDR_CHK_EN
              description: Set this bit to check AXI read/write the same address region.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SPI_CLOSE_AXI_INF_EN
              description: "Set this bit to close AXI read/write transfer to MSPI, which means that only SLV_ERR will be replied to BRESP/RRESP."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_CACHE_SCTRL
          description: SPI0 external RAM control register
          addressOffset: 64
          size: 32
          resetValue: 5619824
          fields:
            - name: SPI_MEM_CACHE_USR_SADDR_4BYTE
              description: "For SPI0, In the external RAM mode, cache read flash with 4 bytes command, 1: enable, 0:disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_USR_SRAM_DIO
              description: "For SPI0, In the external RAM mode, spi dual I/O mode enable, 1: enable, 0:disable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_USR_SRAM_QIO
              description: "For SPI0, In the external RAM mode, spi quad I/O mode enable, 1: enable, 0:disable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_USR_WR_SRAM_DUMMY
              description: "For SPI0, In the external RAM mode, it is the enable bit of dummy phase for write operations."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_USR_RD_SRAM_DUMMY
              description: "For SPI0, In the external RAM mode, it is the enable bit of dummy phase for read operations."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_CACHE_SRAM_USR_RCMD
              description: "For SPI0, In the external RAM mode cache read external RAM for user define command."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SRAM_RDUMMY_CYCLELEN
              description: "For SPI0, In the external RAM mode, it is the length in bits of read dummy phase. The register value shall be (bit_num-1)."
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: SPI_MEM_SRAM_ADDR_BITLEN
              description: "For SPI0, In the external RAM mode, it is the length in bits of address phase. The register value shall be (bit_num-1)."
              bitOffset: 14
              bitWidth: 6
              access: read-write
            - name: SPI_MEM_CACHE_SRAM_USR_WCMD
              description: "For SPI0, In the external RAM mode cache write sram for user define command"
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SRAM_OCT
              description: reserved
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SRAM_WDUMMY_CYCLELEN
              description: "For SPI0, In the external RAM mode, it is the length in bits of write dummy phase. The register value shall be (bit_num-1)."
              bitOffset: 22
              bitWidth: 6
              access: read-write
      - register:
          name: SPI_MEM_SRAM_CMD
          description: SPI0 external RAM mode control register
          addressOffset: 68
          size: 32
          resetValue: 2160066560
          fields:
            - name: SPI_MEM_SCLK_MODE
              description: "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is always on."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SPI_MEM_SWB_MODE
              description: Mode bits in the external RAM fast read mode  it is combined with spi_mem_fastrd_mode bit.
              bitOffset: 2
              bitWidth: 8
              access: read-write
            - name: SPI_MEM_SDIN_DUAL
              description: "For SPI0 external RAM , din phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_dio."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SDOUT_DUAL
              description: "For SPI0 external RAM , dout phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_dio."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SADDR_DUAL
              description: "For SPI0 external RAM , address phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_dio."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SDIN_QUAD
              description: "For SPI0 external RAM , din phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_qio."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SDOUT_QUAD
              description: "For SPI0 external RAM , dout phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_qio."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SADDR_QUAD
              description: "For SPI0 external RAM , address phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_qio."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SCMD_QUAD
              description: "For SPI0 external RAM , cmd phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_qio."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SDIN_OCT
              description: "For SPI0 external RAM , din phase apply 8 signals. 1: enable 0: disable."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SDOUT_OCT
              description: "For SPI0 external RAM , dout phase apply 8 signals. 1: enable 0: disable."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SADDR_OCT
              description: "For SPI0 external RAM , address phase apply 4 signals. 1: enable 0: disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SCMD_OCT
              description: "For SPI0 external RAM , cmd phase apply 8 signals. 1: enable 0: disable."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SDUMMY_RIN
              description: "In the dummy phase of a MSPI read data transfer when accesses to external RAM, the signal level of SPI bus is output by the MSPI controller."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SDUMMY_WOUT
              description: "In the dummy phase of a MSPI write data transfer when accesses to external RAM, the signal level of SPI bus is output by the MSPI controller."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_WDUMMY_DQS_ALWAYS_OUT
              description: "In the dummy phase of an MSPI write data transfer when accesses to external RAM, the level of SPI_DQS is output by the MSPI controller."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_WDUMMY_ALWAYS_OUT
              description: "In the dummy phase of an MSPI write data transfer when accesses to external RAM, the level of SPI_IO[7:0] is output by the MSPI controller."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SDIN_HEX
              description: "For SPI0 external RAM , din phase apply 16 signals. 1: enable 0: disable."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SDOUT_HEX
              description: "For SPI0 external RAM , dout phase apply 16 signals. 1: enable 0: disable."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DQS_IE_ALWAYS_ON
              description: "When accesses to external RAM, 1: the IE signals of pads connected to SPI_DQS are always 1. 0: Others."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DATA_IE_ALWAYS_ON
              description: "When accesses to external RAM, 1: the IE signals of pads connected to SPI_IO[7:0] are always 1. 0: Others."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_SRAM_DRD_CMD
          description: SPI0 external RAM DDR read command control register
          addressOffset: 72
          size: 32
          fields:
            - name: SPI_MEM_CACHE_SRAM_USR_RD_CMD_VALUE
              description: "For SPI0,When cache mode is enable it is the read command value of command phase for sram."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: SPI_MEM_CACHE_SRAM_USR_RD_CMD_BITLEN
              description: "For SPI0,When cache mode is enable it is the length in bits of command phase for sram. The register value shall be (bit_num-1)."
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: SPI_MEM_SRAM_DWR_CMD
          description: SPI0 external RAM DDR write command control register
          addressOffset: 76
          size: 32
          fields:
            - name: SPI_MEM_CACHE_SRAM_USR_WR_CMD_VALUE
              description: "For SPI0,When cache mode is enable it is the write command value of command phase for sram."
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: SPI_MEM_CACHE_SRAM_USR_WR_CMD_BITLEN
              description: "For SPI0,When cache mode is enable it is the in bits of command phase  for sram. The register value shall be (bit_num-1)."
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: SPI_MEM_SRAM_CLK
          description: SPI0 external RAM clock control register
          addressOffset: 80
          size: 32
          resetValue: 196867
          fields:
            - name: SPI_MEM_SCLKCNT_L
              description: "For SPI0 external RAM  interface, it must be equal to spi_mem_clkcnt_N."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SPI_MEM_SCLKCNT_H
              description: "For SPI0 external RAM  interface, it must be floor((spi_mem_clkcnt_N+1)/2-1)."
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SPI_MEM_SCLKCNT_N
              description: "For SPI0 external RAM  interface, it is the divider of spi_mem_clk. So spi_mem_clk frequency is system/(spi_mem_clkcnt_N+1)"
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SPI_MEM_SCLK_EQU_SYSCLK
              description: "For SPI0 external RAM  interface, 1: spi_mem_clk is eqaul to system 0: spi_mem_clk is divided from system clock."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_FSM
          description: SPI0 FSM status register
          addressOffset: 84
          size: 32
          resetValue: 512
          fields:
            - name: SPI_MEM_LOCK_DELAY_TIME
              description: "The lock delay time of SPI0/1 arbiter by spi0_slv_st, after PER is sent by SPI1."
              bitOffset: 7
              bitWidth: 5
              access: read-write
      - register:
          name: SPI_MEM_INT_ENA
          description: SPI0 interrupt enable register
          addressOffset: 192
          size: 32
          fields:
            - name: SPI_MEM_SLV_ST_END_INT_ENA
              description: The enable bit for SPI_MEM_SLV_ST_END_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_MST_ST_END_INT_ENA
              description: The enable bit for SPI_MEM_MST_ST_END_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_ECC_ERR_INT_ENA
              description: The enable bit for SPI_MEM_ECC_ERR_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_PMS_REJECT_INT_ENA
              description: The enable bit for SPI_MEM_PMS_REJECT_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_AXI_RADDR_ERR_INT_ENA
              description: The enable bit for SPI_MEM_AXI_RADDR_ERR_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_AXI_WR_FLASH_ERR_INT_ENA
              description: The enable bit for SPI_MEM_AXI_WR_FALSH_ERR_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_AXI_WADDR_ERR_INT__ENA
              description: The enable bit for SPI_MEM_AXI_WADDR_ERR_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_DQS0_AFIFO_OVF_INT_ENA
              description: The enable bit for SPI_MEM_DQS0_AFIFO_OVF_INT interrupt.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_DQS1_AFIFO_OVF_INT_ENA
              description: The enable bit for SPI_MEM_DQS1_AFIFO_OVF_INT interrupt.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_BUS_FIFO1_UDF_INT_ENA
              description: The enable bit for SPI_MEM_BUS_FIFO1_UDF_INT interrupt.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_BUS_FIFO0_UDF_INT_ENA
              description: The enable bit for SPI_MEM_BUS_FIFO0_UDF_INT interrupt.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_INT_CLR
          description: SPI0 interrupt clear register
          addressOffset: 196
          size: 32
          fields:
            - name: SPI_MEM_SLV_ST_END_INT_CLR
              description: The clear bit for SPI_MEM_SLV_ST_END_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_MST_ST_END_INT_CLR
              description: The clear bit for SPI_MEM_MST_ST_END_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_ECC_ERR_INT_CLR
              description: The clear bit for SPI_MEM_ECC_ERR_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_PMS_REJECT_INT_CLR
              description: The clear bit for SPI_MEM_PMS_REJECT_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_AXI_RADDR_ERR_INT_CLR
              description: The clear bit for SPI_MEM_AXI_RADDR_ERR_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_AXI_WR_FLASH_ERR_INT_CLR
              description: The clear bit for SPI_MEM_AXI_WR_FALSH_ERR_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_AXI_WADDR_ERR_INT_CLR
              description: The clear bit for SPI_MEM_AXI_WADDR_ERR_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_DQS0_AFIFO_OVF_INT_CLR
              description: The clear bit for SPI_MEM_DQS0_AFIFO_OVF_INT interrupt.
              bitOffset: 28
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_DQS1_AFIFO_OVF_INT_CLR
              description: The clear bit for SPI_MEM_DQS1_AFIFO_OVF_INT interrupt.
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_BUS_FIFO1_UDF_INT_CLR
              description: The clear bit for SPI_MEM_BUS_FIFO1_UDF_INT interrupt.
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_BUS_FIFO0_UDF_INT_CLR
              description: The clear bit for SPI_MEM_BUS_FIFO0_UDF_INT interrupt.
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: SPI_MEM_INT_RAW
          description: SPI0 interrupt raw register
          addressOffset: 200
          size: 32
          fields:
            - name: SPI_MEM_SLV_ST_END_INT_RAW
              description: "The raw bit for SPI_MEM_SLV_ST_END_INT interrupt. 1: Triggered when spi0_slv_st is changed from non idle state to idle state. It means that SPI_CS raises high. 0: Others"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_MST_ST_END_INT_RAW
              description: "The raw bit for SPI_MEM_MST_ST_END_INT interrupt. 1: Triggered when spi0_mst_st is changed from non idle state to idle state. 0: Others."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_ECC_ERR_INT_RAW
              description: "The raw bit for SPI_MEM_ECC_ERR_INT interrupt. When SPI_FMEM_ECC_ERR_INT_EN is set and  SPI_SMEM_ECC_ERR_INT_EN is cleared, this bit is triggered when the error times of SPI0/1 ECC read flash are equal or bigger than SPI_MEM_ECC_ERR_INT_NUM. When SPI_FMEM_ECC_ERR_INT_EN is cleared and  SPI_SMEM_ECC_ERR_INT_EN is set, this bit is triggered when the error times of SPI0/1 ECC read external RAM are equal or bigger than SPI_MEM_ECC_ERR_INT_NUM. When SPI_FMEM_ECC_ERR_INT_EN and  SPI_SMEM_ECC_ERR_INT_EN are set, this bit is triggered when the total error times of SPI0/1 ECC read external RAM and flash are equal or bigger than SPI_MEM_ECC_ERR_INT_NUM. When SPI_FMEM_ECC_ERR_INT_EN and  SPI_SMEM_ECC_ERR_INT_EN are cleared, this bit will not be triggered."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_PMS_REJECT_INT_RAW
              description: "The raw bit for SPI_MEM_PMS_REJECT_INT interrupt. 1: Triggered when SPI1 access is rejected. 0: Others."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_AXI_RADDR_ERR_INT_RAW
              description: "The raw bit for SPI_MEM_AXI_RADDR_ERR_INT interrupt. 1: Triggered when AXI read address is invalid by compared to MMU configuration. 0: Others."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_AXI_WR_FLASH_ERR_INT_RAW
              description: "The raw bit for SPI_MEM_AXI_WR_FALSH_ERR_INT interrupt. 1: Triggered when AXI write flash request is received. 0: Others."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_AXI_WADDR_ERR_INT_RAW
              description: "The raw bit for SPI_MEM_AXI_WADDR_ERR_INT interrupt. 1: Triggered when AXI write address is invalid by compared to MMU configuration. 0: Others."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_DQS0_AFIFO_OVF_INT_RAW
              description: "The raw bit for SPI_MEM_DQS0_AFIFO_OVF_INT interrupt. 1: Triggered when the AFIFO connected to SPI_DQS1 is overflow."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_DQS1_AFIFO_OVF_INT_RAW
              description: "The raw bit for SPI_MEM_DQS1_AFIFO_OVF_INT interrupt. 1: Triggered when the AFIFO connected to SPI_DQS is overflow."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_BUS_FIFO1_UDF_INT_RAW
              description: "The raw bit for SPI_MEM_BUS_FIFO1_UDF_INT interrupt. 1: Triggered when BUS1 FIFO is underflow."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_BUS_FIFO0_UDF_INT_RAW
              description: "The raw bit for SPI_MEM_BUS_FIFO0_UDF_INT interrupt. 1: Triggered when BUS0 FIFO is underflow."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_INT_ST
          description: SPI0 interrupt status register
          addressOffset: 204
          size: 32
          fields:
            - name: SPI_MEM_SLV_ST_END_INT_ST
              description: The status bit for SPI_MEM_SLV_ST_END_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_MST_ST_END_INT_ST
              description: The status bit for SPI_MEM_MST_ST_END_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_ECC_ERR_INT_ST
              description: The status bit for SPI_MEM_ECC_ERR_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_PMS_REJECT_INT_ST
              description: The status bit for SPI_MEM_PMS_REJECT_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_AXI_RADDR_ERR_INT_ST
              description: The enable bit for SPI_MEM_AXI_RADDR_ERR_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_AXI_WR_FLASH_ERR_INT_ST
              description: The enable bit for SPI_MEM_AXI_WR_FALSH_ERR_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_AXI_WADDR_ERR_INT_ST
              description: The enable bit for SPI_MEM_AXI_WADDR_ERR_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_DQS0_AFIFO_OVF_INT_ST
              description: The status bit for SPI_MEM_DQS0_AFIFO_OVF_INT interrupt.
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_DQS1_AFIFO_OVF_INT_ST
              description: The status bit for SPI_MEM_DQS1_AFIFO_OVF_INT interrupt.
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_BUS_FIFO1_UDF_INT_ST
              description: The status bit for SPI_MEM_BUS_FIFO1_UDF_INT interrupt.
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_BUS_FIFO0_UDF_INT_ST
              description: The status bit for SPI_MEM_BUS_FIFO0_UDF_INT interrupt.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: SPI_MEM_DDR
          description: SPI0 flash DDR mode control register
          addressOffset: 212
          size: 32
          resetValue: 12320
          fields:
            - name: SPI_FMEM_DDR_EN
              description: "1: in DDR mode,  0 in SDR mode"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_VAR_DUMMY
              description: Set the bit to enable variable dummy cycle in spi DDR mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_DDR_RDAT_SWP
              description: Set the bit to reorder rx data of the word in spi DDR mode.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_DDR_WDAT_SWP
              description: Set the bit to reorder tx data of the word in spi DDR mode.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_DDR_CMD_DIS
              description: the bit is used to disable dual edge in command phase when DDR mode.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_OUTMINBYTELEN
              description: It is the minimum output data length in the panda device.
              bitOffset: 5
              bitWidth: 7
              access: read-write
            - name: SPI_FMEM_TX_DDR_MSK_EN
              description: "Set this bit to mask the first or the last byte in SPI0 ECC DDR write mode, when accesses to flash."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_RX_DDR_MSK_EN
              description: "Set this bit to mask the first or the last byte in SPI0 ECC DDR read mode, when accesses to flash."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_USR_DDR_DQS_THD
              description: The delay number of data strobe which from memory based on SPI clock.
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: SPI_FMEM_DDR_DQS_LOOP
              description: "1: Do not need the input of SPI_DQS signal, SPI0 starts to receive data when spi0_slv_st is in SPI_MEM_DIN state. It is used when there is no SPI_DQS signal or SPI_DQS signal is not stable. 0: SPI0 starts to store data at the positive and negative edge of SPI_DQS."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_CLK_DIFF_EN
              description: "Set this bit to enable the differential SPI_CLK#."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_DQS_CA_IN
              description: Set this bit to enable the input of SPI_DQS signal in SPI phases of CMD and ADDR.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_HYPERBUS_DUMMY_2X
              description: "Set this bit to enable the vary dummy function in SPI HyperBus mode, when SPI0 accesses flash or SPI1 accesses flash or sram."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_CLK_DIFF_INV
              description: Set this bit to invert SPI_DIFF when accesses to flash. .
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_OCTA_RAM_ADDR
              description: "Set this bit to enable octa_ram address out when accesses to flash, which means ADDR_OUT[31:0] = {spi_usr_addr_value[25:4], 6'd0, spi_usr_addr_value[3:1], 1'b0}."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_HYPERBUS_CA
              description: "Set this bit to enable HyperRAM address out when accesses to flash, which means ADDR_OUT[31:0] = {spi_usr_addr_value[19:4], 13'd0, spi_usr_addr_value[3:1]}."
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_SMEM_DDR
          description: SPI0 external RAM DDR mode control register
          addressOffset: 216
          size: 32
          resetValue: 12320
          fields:
            - name: EN
              description: "1: in DDR mode,  0 in SDR mode"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_VAR_DUMMY
              description: Set the bit to enable variable dummy cycle in spi DDR mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RDAT_SWP
              description: Set the bit to reorder rx data of the word in spi DDR mode.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: WDAT_SWP
              description: Set the bit to reorder tx data of the word in spi DDR mode.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: CMD_DIS
              description: the bit is used to disable dual edge in command phase when DDR mode.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_OUTMINBYTELEN
              description: It is the minimum output data length in the DDR psram.
              bitOffset: 5
              bitWidth: 7
              access: read-write
            - name: SPI_SMEM_TX_DDR_MSK_EN
              description: "Set this bit to mask the first or the last byte in SPI0 ECC DDR write mode, when accesses to external RAM."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_RX_DDR_MSK_EN
              description: "Set this bit to mask the first or the last byte in SPI0 ECC DDR read mode, when accesses to external RAM."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_USR_DDR_DQS_THD
              description: The delay number of data strobe which from memory based on SPI clock.
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: DQS_LOOP
              description: "1: Do not need the input of SPI_DQS signal, SPI0 starts to receive data when spi0_slv_st is in SPI_MEM_DIN state. It is used when there is no SPI_DQS signal or SPI_DQS signal is not stable. 0: SPI0 starts to store data at the positive and negative edge of SPI_DQS."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_CLK_DIFF_EN
              description: "Set this bit to enable the differential SPI_CLK#."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DQS_CA_IN
              description: Set this bit to enable the input of SPI_DQS signal in SPI phases of CMD and ADDR.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_HYPERBUS_DUMMY_2X
              description: "Set this bit to enable the vary dummy function in SPI HyperBus mode, when SPI0 accesses flash or SPI1 accesses flash or sram."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_CLK_DIFF_INV
              description: Set this bit to invert SPI_DIFF when accesses to external RAM. .
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_OCTA_RAM_ADDR
              description: "Set this bit to enable octa_ram address out when accesses to external RAM, which means ADDR_OUT[31:0] = {spi_usr_addr_value[25:4], 6'd0, spi_usr_addr_value[3:1], 1'b0}."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_HYPERBUS_CA
              description: "Set this bit to enable HyperRAM address out when accesses to external RAM, which means ADDR_OUT[31:0] = {spi_usr_addr_value[19:4], 13'd0, spi_usr_addr_value[3:1]}."
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: SPI_FMEM_PMS%s_ATTR
          description: MSPI flash PMS section %s attribute register
          addressOffset: 256
          size: 32
          resetValue: 3
          fields:
            - name: SPI_FMEM_PMS_RD_ATTR
              description: "1: SPI1 flash PMS section %s read accessible. 0: Not allowed."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_PMS_WR_ATTR
              description: "1: SPI1 flash PMS section %s write accessible. 0: Not allowed."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_PMS_ECC
              description: "SPI1 flash PMS section %s ECC mode, 1: enable ECC mode. 0: Disable it. The flash PMS section %s is configured by registers SPI_FMEM_PMS%s_ADDR_REG and SPI_FMEM_PMS%s_SIZE_REG."
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: SPI_FMEM_PMS%s_ADDR
          description: SPI1 flash PMS section %s start address register
          addressOffset: 272
          size: 32
          fields:
            - name: S
              description: SPI1 flash PMS section %s start address value
              bitOffset: 0
              bitWidth: 27
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: SPI_FMEM_PMS%s_SIZE
          description: SPI1 flash PMS section %s start address register
          addressOffset: 288
          size: 32
          resetValue: 4096
          fields:
            - name: SPI_FMEM_PMS_SIZE
              description: "SPI1 flash PMS section %s address region is (SPI_FMEM_PMS%s_ADDR_S, SPI_FMEM_PMS%s_ADDR_S + SPI_FMEM_PMS%s_SIZE)"
              bitOffset: 0
              bitWidth: 15
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: SPI_SMEM_PMS%s_ATTR
          description: SPI1 flash PMS section %s start address register
          addressOffset: 304
          size: 32
          resetValue: 3
          fields:
            - name: SPI_SMEM_PMS_RD_ATTR
              description: "1: SPI1 external RAM PMS section %s read accessible. 0: Not allowed."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_PMS_WR_ATTR
              description: "1: SPI1 external RAM PMS section %s write accessible. 0: Not allowed."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_PMS_ECC
              description: "SPI1 external RAM PMS section %s ECC mode, 1: enable ECC mode. 0: Disable it. The external RAM PMS section %s is configured by registers SPI_SMEM_PMS%s_ADDR_REG and SPI_SMEM_PMS%s_SIZE_REG."
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: SPI_SMEM_PMS%s_ADDR
          description: SPI1 external RAM PMS section %s start address register
          addressOffset: 320
          size: 32
          fields:
            - name: S
              description: SPI1 external RAM PMS section %s start address value
              bitOffset: 0
              bitWidth: 27
              access: read-write
      - register:
          dim: 4
          dimIncrement: 4
          name: SPI_SMEM_PMS%s_SIZE
          description: SPI1 external RAM PMS section %s start address register
          addressOffset: 336
          size: 32
          resetValue: 4096
          fields:
            - name: SPI_SMEM_PMS_SIZE
              description: "SPI1 external RAM PMS section %s address region is (SPI_SMEM_PMS%s_ADDR_S, SPI_SMEM_PMS%s_ADDR_S + SPI_SMEM_PMS%s_SIZE)"
              bitOffset: 0
              bitWidth: 15
              access: read-write
      - register:
          name: SPI_MEM_PMS_REJECT
          description: SPI1 access reject register
          addressOffset: 356
          size: 32
          fields:
            - name: SPI_MEM_REJECT_ADDR
              description: This bits show the first SPI1 access error address. It is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set.
              bitOffset: 0
              bitWidth: 27
              access: read-only
            - name: SPI_MEM_PM_EN
              description: Set this bit to enable SPI0/1 transfer permission control function.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_PMS_LD
              description: "1: SPI1 write access error. 0: No write access error. It is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set."
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_PMS_ST
              description: "1: SPI1 read access error. 0: No read access error. It is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set."
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_PMS_MULTI_HIT
              description: "1: SPI1 access is rejected because of address miss. 0: No address miss error. It is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set."
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_PMS_IVD
              description: "1: SPI1 access is rejected because of address multi-hit. 0: No address multi-hit error. It is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set."
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: SPI_MEM_ECC_CTRL
          description: MSPI ECC control register
          addressOffset: 360
          size: 32
          resetValue: 16797696
          fields:
            - name: SPI_MEM_ECC_ERR_CNT
              description: This bits show the error times of MSPI ECC read. It is cleared by when  SPI_MEM_ECC_ERR_INT_CLR bit is set.
              bitOffset: 5
              bitWidth: 6
              access: read-only
            - name: SPI_FMEM_ECC_ERR_INT_NUM
              description: Set the error times of MSPI ECC read to generate MSPI SPI_MEM_ECC_ERR_INT interrupt.
              bitOffset: 11
              bitWidth: 6
              access: read-write
            - name: SPI_FMEM_ECC_ERR_INT_EN
              description: Set this bit to calculate the error times of MSPI ECC read when accesses to flash.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_PAGE_SIZE
              description: "Set the page size of the flash accessed by MSPI. 0: 256 bytes. 1: 512 bytes. 2: 1024 bytes. 3: 2048 bytes."
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: SPI_FMEM_ECC_ADDR_EN
              description: "Set this bit to enable MSPI ECC address conversion, no matter MSPI accesses to the ECC region or non-ECC region of flash. If there is no ECC region in flash, this bit should be 0. Otherwise, this bit should be 1."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_USR_ECC_ADDR_EN
              description: Set this bit to enable ECC address convert in SPI0/1 USR_CMD transfer.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_ECC_CONTINUE_RECORD_ERR_EN
              description: "1: The error information in SPI_MEM_ECC_ERR_BITS and SPI_MEM_ECC_ERR_ADDR is updated when there is an ECC error. 0: SPI_MEM_ECC_ERR_BITS and SPI_MEM_ECC_ERR_ADDR record the first ECC error information."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_ECC_ERR_BITS
              description: "Records the first ECC error bit number in the 16 bytes(From 0~127, corresponding to byte 0 bit 0 to byte 15 bit 7)"
              bitOffset: 25
              bitWidth: 7
              access: read-only
      - register:
          name: SPI_MEM_ECC_ERR_ADDR
          description: MSPI ECC error address register
          addressOffset: 364
          size: 32
          fields:
            - name: SPI_MEM_ECC_ERR_ADDR
              description: This bits show the first MSPI ECC error address. It is cleared by when  SPI_MEM_ECC_ERR_INT_CLR bit is set.
              bitOffset: 0
              bitWidth: 27
              access: read-only
      - register:
          name: SPI_MEM_AXI_ERR_ADDR
          description: SPI0 AXI request error address.
          addressOffset: 368
          size: 32
          fields:
            - name: SPI_MEM_AXI_ERR_ADDR
              description: "This bits show the first AXI write/read invalid error or AXI write flash error address. It is cleared by when SPI_MEM_AXI_WADDR_ERR_INT_CLR, SPI_MEM_AXI_WR_FLASH_ERR_IN_CLR or SPI_MEM_AXI_RADDR_ERR_IN_CLR bit is set."
              bitOffset: 0
              bitWidth: 27
              access: read-only
      - register:
          name: SPI_SMEM_ECC_CTRL
          description: MSPI ECC control register
          addressOffset: 372
          size: 32
          resetValue: 524288
          fields:
            - name: SPI_SMEM_ECC_ERR_INT_EN
              description: Set this bit to calculate the error times of MSPI ECC read when accesses to external RAM.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_PAGE_SIZE
              description: "Set the page size of the external RAM accessed by MSPI. 0: 256 bytes. 1: 512 bytes. 2: 1024 bytes. 3: 2048 bytes."
              bitOffset: 18
              bitWidth: 2
              access: read-write
            - name: SPI_SMEM_ECC_ADDR_EN
              description: "Set this bit to enable MSPI ECC address conversion, no matter MSPI accesses to the ECC region or non-ECC region of external RAM. If there is no ECC region in external RAM, this bit should be 0. Otherwise, this bit should be 1."
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_SMEM_AXI_ADDR_CTRL
          description: SPI0 AXI address control register
          addressOffset: 376
          size: 32
          resetValue: 4227858432
          fields:
            - name: SPI_MEM_ALL_FIFO_EMPTY
              description: "The empty status of all AFIFO and SYNC_FIFO in MSPI module. 1: All AXI transfers and SPI0 transfers are done. 0: Others."
              bitOffset: 26
              bitWidth: 1
              access: read-only
            - name: SPI_RDATA_AFIFO_REMPTY
              description: "1: RDATA_AFIFO is empty. 0: At least one AXI read transfer is pending."
              bitOffset: 27
              bitWidth: 1
              access: read-only
            - name: SPI_RADDR_AFIFO_REMPTY
              description: "1: AXI_RADDR_CTL_AFIFO is empty. 0: At least one AXI read transfer is pending."
              bitOffset: 28
              bitWidth: 1
              access: read-only
            - name: SPI_WDATA_AFIFO_REMPTY
              description: "1: WDATA_AFIFO is empty. 0: At least one AXI write transfer is pending."
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: SPI_WBLEN_AFIFO_REMPTY
              description: "1: WBLEN_AFIFO is empty. 0: At least one AXI write transfer is pending."
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: SPI_ALL_AXI_TRANS_AFIFO_EMPTY
              description: "This bit is set when WADDR_AFIFO, WBLEN_AFIFO, WDATA_AFIFO, AXI_RADDR_CTL_AFIFO and RDATA_AFIFO are empty and spi0_mst_st is IDLE."
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: SPI_MEM_AXI_ERR_RESP_EN
          description: SPI0 AXI error response enable register
          addressOffset: 380
          size: 32
          fields:
            - name: SPI_MEM_AW_RESP_EN_MMU_VLD
              description: Set this bit  to enable AXI response function for mmu valid err in axi write trans.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_AW_RESP_EN_MMU_GID
              description: Set this bit  to enable AXI response function for mmu gid err in axi write trans.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_AW_RESP_EN_AXI_SIZE
              description: Set this bit  to enable AXI response function for axi size err in axi write trans.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_AW_RESP_EN_AXI_FLASH
              description: Set this bit  to enable AXI response function for axi flash err in axi write trans.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_AW_RESP_EN_MMU_ECC
              description: Set this bit  to enable AXI response function for mmu ecc err in axi write trans.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_AW_RESP_EN_MMU_SENS
              description: Set this bit  to enable AXI response function for mmu sens in err axi write trans.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_AW_RESP_EN_AXI_WSTRB
              description: Set this bit  to enable AXI response function for axi wstrb err in axi write trans.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_AR_RESP_EN_MMU_VLD
              description: Set this bit  to enable AXI response function for mmu valid err in axi read trans.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_AR_RESP_EN_MMU_GID
              description: Set this bit  to enable AXI response function for mmu gid err in axi read trans.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_AR_RESP_EN_MMU_ECC
              description: Set this bit  to enable AXI response function for mmu ecc err in axi read trans.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_AR_RESP_EN_MMU_SENS
              description: Set this bit  to enable AXI response function for mmu sensitive err in axi read trans.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_AR_RESP_EN_AXI_SIZE
              description: Set this bit  to enable AXI response function for axi size err in axi read trans.
              bitOffset: 11
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_TIMING_CALI
          description: SPI0 flash timing calibration register
          addressOffset: 384
          size: 32
          resetValue: 1
          fields:
            - name: SPI_MEM_TIMING_CLK_ENA
              description: The bit is used to enable timing adjust clock for all reading operations.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_TIMING_CALI
              description: The bit is used to enable timing auto-calibration for all reading operations.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_EXTRA_DUMMY_CYCLELEN
              description: add extra dummy spi clock cycle length for spi clock calibration.
              bitOffset: 2
              bitWidth: 3
              access: read-write
            - name: SPI_MEM_DLL_TIMING_CALI
              description: Set this bit to enable DLL for timing calibration in DDR mode when accessed to flash.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: UPDATE
              description: "Set this bit to update delay mode, delay num and extra dummy in MSPI."
              bitOffset: 6
              bitWidth: 1
              access: write-only
      - register:
          name: SPI_MEM_DIN_MODE
          description: MSPI flash input timing delay mode control register
          addressOffset: 388
          size: 32
          fields:
            - name: SPI_MEM_DIN0_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: SPI_MEM_DIN1_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: SPI_MEM_DIN2_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: SPI_MEM_DIN3_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: SPI_MEM_DIN4_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk"
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: SPI_MEM_DIN5_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk"
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: SPI_MEM_DIN6_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk"
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: SPI_MEM_DIN7_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk"
              bitOffset: 21
              bitWidth: 3
              access: read-write
            - name: SPI_MEM_DINS_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk"
              bitOffset: 24
              bitWidth: 3
              access: read-write
      - register:
          name: SPI_MEM_DIN_NUM
          description: MSPI flash input timing delay number control register
          addressOffset: 392
          size: 32
          fields:
            - name: SPI_MEM_DIN0_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SPI_MEM_DIN1_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: SPI_MEM_DIN2_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: SPI_MEM_DIN3_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: SPI_MEM_DIN4_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: SPI_MEM_DIN5_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: SPI_MEM_DIN6_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: SPI_MEM_DIN7_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: SPI_MEM_DINS_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: SPI_MEM_DOUT_MODE
          description: MSPI flash output timing adjustment control register
          addressOffset: 396
          size: 32
          fields:
            - name: SPI_MEM_DOUT0_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_DOUT1_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_DOUT2_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_DOUT3_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_DOUT4_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_DOUT5_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_DOUT6_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_DOUT7_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_DOUTS_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk"
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_SMEM_TIMING_CALI
          description: MSPI external RAM timing calibration register
          addressOffset: 400
          size: 32
          resetValue: 1
          fields:
            - name: SPI_SMEM_TIMING_CLK_ENA
              description: "For sram, the bit is used to enable timing adjust clock for all reading operations."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_TIMING_CALI
              description: "For sram, the bit is used to enable timing auto-calibration for all reading operations."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_EXTRA_DUMMY_CYCLELEN
              description: "For sram, add extra dummy spi clock cycle length for spi clock calibration."
              bitOffset: 2
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_DLL_TIMING_CALI
              description: Set this bit to enable DLL for timing calibration in DDR mode when accessed to EXT_RAM.
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_SMEM_DIN_MODE
          description: MSPI external RAM input timing delay mode control register
          addressOffset: 404
          size: 32
          fields:
            - name: SPI_SMEM_DIN0_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_DIN1_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_DIN2_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_DIN3_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_DIN4_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_DIN5_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_DIN6_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_DIN7_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 21
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_DINS_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 24
              bitWidth: 3
              access: read-write
      - register:
          name: SPI_SMEM_DIN_NUM
          description: MSPI external RAM input timing delay number control register
          addressOffset: 408
          size: 32
          fields:
            - name: SPI_SMEM_DIN0_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SPI_SMEM_DIN1_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: SPI_SMEM_DIN2_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: SPI_SMEM_DIN3_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: SPI_SMEM_DIN4_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: SPI_SMEM_DIN5_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: SPI_SMEM_DIN6_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: SPI_SMEM_DIN7_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: SPI_SMEM_DINS_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: SPI_SMEM_DOUT_MODE
          description: MSPI external RAM output timing adjustment control register
          addressOffset: 412
          size: 32
          fields:
            - name: SPI_SMEM_DOUT0_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DOUT1_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DOUT2_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DOUT3_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DOUT4_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DOUT5_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DOUT6_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DOUT7_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DOUTS_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_SMEM_AC
          description: MSPI external RAM ECC and SPI CS timing control register
          addressOffset: 416
          size: 32
          resetValue: 2147528836
          fields:
            - name: SPI_SMEM_CS_SETUP
              description: "For SPI0 and SPI1, spi cs is enable when spi is in prepare phase. 1: enable 0: disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_CS_HOLD
              description: "For SPI0 and SPI1, spi cs keep low when spi is in done phase. 1: enable 0: disable."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_CS_SETUP_TIME
              description: "For spi0, (cycles-1) of prepare phase by spi clock this bits are combined with spi_mem_cs_setup bit."
              bitOffset: 2
              bitWidth: 5
              access: read-write
            - name: SPI_SMEM_CS_HOLD_TIME
              description: "For SPI0 and SPI1, spi cs signal is delayed to inactive by spi clock this bits are combined with spi_mem_cs_hold bit."
              bitOffset: 7
              bitWidth: 5
              access: read-write
            - name: SPI_SMEM_ECC_CS_HOLD_TIME
              description: SPI_SMEM_CS_HOLD_TIME + SPI_SMEM_ECC_CS_HOLD_TIME is the SPI0 and SPI1 CS hold cycles in ECC mode when accessed external RAM.
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_ECC_SKIP_PAGE_CORNER
              description: "1: SPI0 skips page corner when accesses external RAM. 0: Not skip page corner when accesses external RAM."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_ECC_16TO18_BYTE_EN
              description: Set this bit to enable SPI0 and SPI1 ECC 16 bytes data with 2 ECC bytes mode when accesses external RAM.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_CS_HOLD_DELAY
              description: "These bits are used to set the minimum CS high time tSHSL between SPI burst transfer when accesses to external RAM. tSHSL is (SPI_SMEM_CS_HOLD_DELAY[5:0] + 1) MSPI core clock cycles."
              bitOffset: 25
              bitWidth: 6
              access: read-write
            - name: SPI_SMEM_SPLIT_TRANS_EN
              description: "Set this bit to enable SPI0 split one AXI accesses EXT_RAM transfer into two SPI transfers when one transfer will cross flash/EXT_RAM page corner, valid no matter whether there is an ECC region or not."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_SMEM_DIN_HEX_MODE
          description: MSPI 16x external RAM input timing delay mode control register
          addressOffset: 420
          size: 32
          fields:
            - name: SPI_SMEM_DIN08_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_DIN09_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 3
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_DIN10_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 6
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_DIN11_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 9
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_DIN12_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 12
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_DIN13_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_DIN14_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_DIN15_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 21
              bitWidth: 3
              access: read-write
            - name: SPI_SMEM_DINS_HEX_MODE
              description: "the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge"
              bitOffset: 24
              bitWidth: 3
              access: read-write
      - register:
          name: SPI_SMEM_DIN_HEX_NUM
          description: MSPI 16x external RAM input timing delay number control register
          addressOffset: 424
          size: 32
          fields:
            - name: SPI_SMEM_DIN08_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SPI_SMEM_DIN09_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: SPI_SMEM_DIN10_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: SPI_SMEM_DIN11_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: SPI_SMEM_DIN12_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: SPI_SMEM_DIN13_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: SPI_SMEM_DIN14_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: SPI_SMEM_DIN15_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: SPI_SMEM_DINS_HEX_NUM
              description: "the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,..."
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: SPI_SMEM_DOUT_HEX_MODE
          description: MSPI 16x external RAM output timing adjustment control register
          addressOffset: 428
          size: 32
          fields:
            - name: SPI_SMEM_DOUT08_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DOUT09_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DOUT10_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DOUT11_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DOUT12_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DOUT13_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DOUT14_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DOUT15_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_SMEM_DOUTS_HEX_MODE
              description: "the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge"
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_CLOCK_GATE
          description: SPI0 clock gate register
          addressOffset: 512
          size: 32
          resetValue: 1
          fields:
            - name: SPI_CLK_EN
              description: "Register clock gate enable signal. 1: Enable. 0: Disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_XTS_PLAIN_BASE
          description: The base address of the memory that stores plaintext in Manual Encryption
          addressOffset: 768
          size: 32
          fields:
            - name: SPI_XTS_PLAIN
              description: This field is only used to generate include file in c case. This field is useless. Please do not use this field.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_XTS_LINESIZE
          description: Manual Encryption Line-Size register
          addressOffset: 832
          size: 32
          fields:
            - name: SPI_XTS_LINESIZE
              description: "This bits stores the line-size parameter which will be used in manual encryption calculation. It decides how many bytes will be encrypted one time. 0: 16-bytes, 1: 32-bytes, 2: 64-bytes, 3:reserved."
              bitOffset: 0
              bitWidth: 2
              access: read-write
      - register:
          name: SPI_MEM_XTS_DESTINATION
          description: Manual Encryption destination register
          addressOffset: 836
          size: 32
          fields:
            - name: SPI_XTS_DESTINATION
              description: "This bit stores the destination parameter which will be used in manual encryption calculation. 0: flash(default), 1: psram(reserved). Only default value can be used."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_XTS_PHYSICAL_ADDRESS
          description: Manual Encryption physical address register
          addressOffset: 840
          size: 32
          fields:
            - name: SPI_XTS_PHYSICAL_ADDRESS
              description: This bits stores the physical-address parameter which will be used in manual encryption calculation. This value should aligned with byte number decided by line-size parameter.
              bitOffset: 0
              bitWidth: 26
              access: read-write
      - register:
          name: SPI_MEM_XTS_TRIGGER
          description: Manual Encryption physical address register
          addressOffset: 844
          size: 32
          fields:
            - name: SPI_XTS_TRIGGER
              description: "Set this bit to trigger the process of manual encryption calculation. This action should only be asserted when manual encryption status is 0. After this action, manual encryption status becomes 1. After calculation is done, manual encryption status becomes 2."
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SPI_MEM_XTS_RELEASE
          description: Manual Encryption physical address register
          addressOffset: 848
          size: 32
          fields:
            - name: SPI_XTS_RELEASE
              description: "Set this bit to release encrypted result to mspi. This action should only be asserted when manual encryption status is 2. After this action, manual encryption status will become 3."
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SPI_MEM_XTS_DESTROY
          description: Manual Encryption physical address register
          addressOffset: 852
          size: 32
          fields:
            - name: SPI_XTS_DESTROY
              description: "Set this bit to destroy encrypted result. This action should be asserted only when manual encryption status is 3. After this action, manual encryption status will become 0."
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SPI_MEM_XTS_STATE
          description: Manual Encryption physical address register
          addressOffset: 856
          size: 32
          fields:
            - name: SPI_XTS_STATE
              description: "This bits stores the status of manual encryption. 0: idle, 1: busy of encryption calculation, 2: encryption calculation is done but the encrypted result is invisible to mspi, 3: the encrypted result is visible to mspi."
              bitOffset: 0
              bitWidth: 2
              access: read-only
      - register:
          name: SPI_MEM_XTS_DATE
          description: Manual Encryption version register
          addressOffset: 860
          size: 32
          resetValue: 538972176
          fields:
            - name: SPI_XTS_DATE
              description: This bits stores the last modified-time of manual encryption feature.
              bitOffset: 0
              bitWidth: 30
              access: read-write
      - register:
          name: SPI_MEM_MMU_ITEM_CONTENT
          description: MSPI-MMU item content register
          addressOffset: 892
          size: 32
          resetValue: 892
          fields:
            - name: SPI_MMU_ITEM_CONTENT
              description: MSPI-MMU item content
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_MMU_ITEM_INDEX
          description: MSPI-MMU item index register
          addressOffset: 896
          size: 32
          fields:
            - name: SPI_MMU_ITEM_INDEX
              description: MSPI-MMU item index
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_MMU_POWER_CTRL
          description: MSPI MMU power control register
          addressOffset: 900
          size: 32
          resetValue: 320864260
          fields:
            - name: SPI_MMU_MEM_FORCE_ON
              description: Set this bit to enable mmu-memory clock force on
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_MMU_MEM_FORCE_PD
              description: Set this bit to force mmu-memory powerdown
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MMU_MEM_FORCE_PU
              description: "Set this bit to force mmu-memory powerup, in this case, the power should also be controlled by rtc."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_AUX_CTRL
              description: MMU PSRAM aux control register
              bitOffset: 16
              bitWidth: 14
              access: read-write
            - name: SPI_MEM_RDN_ENA
              description: ECO register enable bit
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_RDN_RESULT
              description: MSPI module clock domain and AXI clock domain ECO register result register
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: SPI_MEM_DPA_CTRL
          description: SPI memory cryption DPA register
          addressOffset: 904
          size: 32
          resetValue: 15
          fields:
            - name: SPI_CRYPT_SECURITY_LEVEL
              description: "Set the security level of spi mem cryption. 0: Shut off cryption DPA funtion. 1-7: The bigger the number is, the more secure the cryption is. (Note that the performance of cryption will decrease together with this number increasing)"
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: SPI_CRYPT_CALC_D_DPA_EN
              description: "Only available when SPI_CRYPT_SECURITY_LEVEL is not 0. 1: Enable DPA in the calculation that using key 1 or key 2. 0: Enable DPA only in the calculation that using key 1."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_CRYPT_DPA_SELECT_REGISTER
              description: "1: MSPI XTS DPA clock gate is controlled by SPI_CRYPT_CALC_D_DPA_EN and SPI_CRYPT_SECURITY_LEVEL. 0: Controlled by efuse bits."
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_REGISTERRND_ECO_HIGH
          description: MSPI ECO high register
          addressOffset: 1008
          size: 32
          resetValue: 892
          fields:
            - name: SPI_MEM_REGISTERRND_ECO_HIGH
              description: ECO high register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_REGISTERRND_ECO_LOW
          description: MSPI ECO low register
          addressOffset: 1012
          size: 32
          resetValue: 892
          fields:
            - name: SPI_MEM_REGISTERRND_ECO_LOW
              description: ECO low register
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_DATE
          description: SPI0 version control register
          addressOffset: 1020
          size: 32
          resetValue: 36712704
          fields:
            - name: SPI_MEM_DATE
              description: SPI0 register version.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SPI1
    description: SPI (Serial Peripheral Interface) Controller 1
    groupName: SPI1
    baseAddress: 1342754816
    addressBlock:
      - offset: 0
        size: 172
        usage: registers
    registers:
      - register:
          name: SPI_MEM_CMD
          description: SPI1 memory command register
          addressOffset: 0
          size: 32
          fields:
            - name: SPI_MEM_MST_ST
              description: The current status of SPI1 master FSM.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: SPI_MEM_SLV_ST
              description: "The current status of SPI1 slave FSM: mspi_st. 0: idle state, 1: preparation state, 2: send command state, 3: send address state, 4: wait state, 5: read data state, 6:write data state, 7: done state, 8: read data end state."
              bitOffset: 4
              bitWidth: 4
              access: read-only
            - name: SPI_MEM_FLASH_PE
              description: "In user mode, it is set to indicate that program/erase operation will be triggered. The bit is combined with spi_mem_usr bit. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_USR
              description: "User define command enable.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_HPM
              description: "Drive Flash into high performance mode.  The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_RES
              description: "This bit combined with reg_resandres bit releases Flash from the power-down state or high performance mode and obtains the devices ID. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_DP
              description: "Drive Flash into power down.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_CE
              description: "Chip erase enable. Chip erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_BE
              description: "Block erase enable(32KB) .  Block erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_SE
              description: "Sector erase enable(4KB). Sector erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_PP
              description: "Page program enable(1 byte ~256 bytes data to be programmed). Page program operation  will be triggered when the bit is set. The bit will be cleared once the operation done .1: enable 0: disable."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_WRSR
              description: "Write status register enable.   Write status operation  will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_RDSR
              description: "Read status register-1.  Read status operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_RDID
              description: "Read JEDEC ID . Read ID command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_WRDI
              description: "Write flash disable. Write disable command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_WREN
              description: "Write flash enable.  Write enable command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_READ
              description: "Read flash enable. Read flash operation will be triggered when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_ADDR
          description: SPI1 address register
          addressOffset: 4
          size: 32
          fields:
            - name: SPI_MEM_USR_ADDR_VALUE
              description: "In user mode, it is the memory address. other then the bit0-bit23 is the memory address, the bit24-bit31 are the byte length of a transfer."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_CTRL
          description: SPI1 control register.
          addressOffset: 8
          size: 32
          resetValue: 2924556
          fields:
            - name: SPI_MEM_FDUMMY_RIN
              description: "In the dummy phase of a MSPI read data transfer when accesses to flash, the signal level of SPI bus is output by the MSPI controller."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDUMMY_WOUT
              description: "In the dummy phase of a MSPI write data transfer when accesses to flash, the signal level of SPI bus is output by the MSPI controller."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDOUT_OCT
              description: "Apply 8 signals during write-data phase 1:enable 0: disable"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDIN_OCT
              description: "Apply 8 signals during read-data phase 1:enable 0: disable"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FADDR_OCT
              description: "Apply 8 signals during address phase 1:enable 0: disable"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FCMD_QUAD
              description: "Apply 4 signals during command phase 1:enable 0: disable"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FCMD_OCT
              description: "Apply 8 signals during command phase 1:enable 0: disable"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FCS_CRC_EN
              description: "For SPI1,  initialize crc32 module before writing encrypted data to flash. Active low."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_TX_CRC_EN
              description: "For SPI1,  enable crc32 when writing encrypted data to flash. 1: enable 0:disable"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FASTRD_MODE
              description: "This bit enable the bits: spi_mem_fread_qio, spi_mem_fread_dio, spi_mem_fread_qout and spi_mem_fread_dout. 1: enable 0: disable."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FREAD_DUAL
              description: "In the read operations, read-data phase apply 2 signals. 1: enable 0: disable."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_RESANDRES
              description: "The Device ID is read out to SPI_MEM_RD_STATUS register,  this bit combine with spi_mem_flash_res bit. 1: enable 0: disable."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_Q_POL
              description: "The bit is used to set MISO line polarity, 1: high 0, low"
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_D_POL
              description: "The bit is used to set MOSI line polarity, 1: high 0, low"
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FREAD_QUAD
              description: "In the read operations read-data phase apply 4 signals. 1: enable 0: disable."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_WP
              description: "Write protect signal output when SPI is idle.  1: output high, 0: output low."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_WRSR_2B
              description: "two bytes data will be written to status register when it is set. 1: enable 0: disable."
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FREAD_DIO
              description: "In the read operations address phase and read-data phase apply 2 signals. 1: enable 0: disable."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FREAD_QIO
              description: "In the read operations address phase and read-data phase apply 4 signals. 1: enable 0: disable."
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_CTRL1
          description: SPI1 control1 register.
          addressOffset: 12
          size: 32
          resetValue: 4092
          fields:
            - name: SPI_MEM_CLK_MODE
              description: "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SPI_MEM_CS_HOLD_DLY_RES
              description: "After RES/DP/HPM command is sent, SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 512) SPI_CLK cycles."
              bitOffset: 2
              bitWidth: 10
              access: read-write
      - register:
          name: SPI_MEM_CTRL2
          description: SPI1 control2 register.
          addressOffset: 16
          size: 32
          fields:
            - name: SPI_MEM_SYNC_RESET
              description: The FSM will be reset.
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: SPI_MEM_CLOCK
          description: SPI1 clock division control register.
          addressOffset: 20
          size: 32
          resetValue: 196867
          fields:
            - name: SPI_MEM_CLKCNT_L
              description: In the master mode it must be equal to spi_mem_clkcnt_N.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SPI_MEM_CLKCNT_H
              description: In the master mode it must be floor((spi_mem_clkcnt_N+1)/2-1).
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SPI_MEM_CLKCNT_N
              description: In the master mode it is the divider of spi_mem_clk. So spi_mem_clk frequency is system/(spi_mem_clkcnt_N+1)
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: SPI_MEM_CLK_EQU_SYSCLK
              description: reserved
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_USER
          description: SPI1 user register.
          addressOffset: 24
          size: 32
          resetValue: 2147483648
          fields:
            - name: SPI_MEM_CK_OUT_EDGE
              description: the bit combined with spi_mem_mosi_delay_mode bits to set mosi signal delay mode.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FWRITE_DUAL
              description: In the write operations read-data phase apply 2 signals
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FWRITE_QUAD
              description: In the write operations read-data phase apply 4 signals
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FWRITE_DIO
              description: In the write operations address phase and read-data phase apply 2 signals.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FWRITE_QIO
              description: In the write operations address phase and read-data phase apply 4 signals.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_USR_MISO_HIGHPART
              description: "read-data phase only access to high-part of the buffer spi_mem_w8~spi_mem_w15. 1: enable 0: disable."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_USR_MOSI_HIGHPART
              description: "write-data phase only access to high-part of the buffer spi_mem_w8~spi_mem_w15. 1: enable 0: disable."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_USR_DUMMY_IDLE
              description: SPI clock is disable in dummy phase when the bit is enable.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_USR_MOSI
              description: This bit enable the write-data phase of an operation.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_USR_MISO
              description: This bit enable the read-data phase of an operation.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_USR_DUMMY
              description: This bit enable the dummy phase of an operation.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_USR_ADDR
              description: This bit enable the address phase of an operation.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_USR_COMMAND
              description: This bit enable the command phase of an operation.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_USER1
          description: SPI1 user1 register.
          addressOffset: 28
          size: 32
          resetValue: 1543503879
          fields:
            - name: SPI_MEM_USR_DUMMY_CYCLELEN
              description: The length in spi_mem_clk cycles of dummy phase. The register value shall be (cycle_num-1).
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: SPI_MEM_USR_ADDR_BITLEN
              description: The length in bits of address phase. The register value shall be (bit_num-1).
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: SPI_MEM_USER2
          description: SPI1 user2 register.
          addressOffset: 32
          size: 32
          resetValue: 1879048192
          fields:
            - name: SPI_MEM_USR_COMMAND_VALUE
              description: The value of  command.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: SPI_MEM_USR_COMMAND_BITLEN
              description: The length in bits of command phase. The register value shall be (bit_num-1)
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: SPI_MEM_MOSI_DLEN
          description: SPI1 send data bit length control register.
          addressOffset: 36
          size: 32
          fields:
            - name: SPI_MEM_USR_MOSI_DBITLEN
              description: The length in bits of write-data. The register value shall be (bit_num-1).
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: SPI_MEM_MISO_DLEN
          description: SPI1 receive data bit length control register.
          addressOffset: 40
          size: 32
          fields:
            - name: SPI_MEM_USR_MISO_DBITLEN
              description: The length in bits of  read-data. The register value shall be (bit_num-1).
              bitOffset: 0
              bitWidth: 10
              access: read-write
      - register:
          name: SPI_MEM_RD_STATUS
          description: SPI1 status register.
          addressOffset: 44
          size: 32
          fields:
            - name: SPI_MEM_STATUS
              description: The value is stored when set spi_mem_flash_rdsr bit and spi_mem_flash_res bit.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: SPI_MEM_WB_MODE
              description: Mode bits in the flash fast read mode  it is combined with spi_mem_fastrd_mode bit.
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: SPI_MEM_MISC
          description: SPI1 misc register
          addressOffset: 52
          size: 32
          resetValue: 2
          fields:
            - name: SPI_MEM_CS0_DIS
              description: "SPI_CS0 pin enable, 1: disable SPI_CS0, 0: SPI_CS0 pin is active to select SPI device, such as flash, external RAM and so on."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_CS1_DIS
              description: "SPI_CS1 pin enable, 1: disable SPI_CS1, 0: SPI_CS1 pin is active to select SPI device, such as flash, external RAM and so on."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_CK_IDLE_EDGE
              description: "1: spi clk line is high when idle     0: spi clk line is low when idle"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_CS_KEEP_ACTIVE
              description: spi cs line keep low when the bit is set.
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_TX_CRC
          description: SPI1 TX CRC data register.
          addressOffset: 56
          size: 32
          resetValue: 4294967295
          fields:
            - name: DATA
              description: "For SPI1, the value of crc32."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SPI_MEM_CACHE_FCTRL
          description: SPI1 bit mode control register.
          addressOffset: 60
          size: 32
          fields:
            - name: SPI_MEM_CACHE_USR_ADDR_4BYTE
              description: "For SPI1,  cache  read flash with 4 bytes address, 1: enable, 0:disable."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDIN_DUAL
              description: "For SPI1, din phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDOUT_DUAL
              description: "For SPI1, dout phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FADDR_DUAL
              description: "For SPI1, address phase apply 2 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_dio."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDIN_QUAD
              description: "For SPI1, din phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FDOUT_QUAD
              description: "For SPI1, dout phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FADDR_QUAD
              description: "For SPI1, address phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio."
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_W0
          description: SPI1 memory data buffer0
          addressOffset: 88
          size: 32
          fields:
            - name: SPI_MEM_BUF0
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W1
          description: SPI1 memory data buffer1
          addressOffset: 92
          size: 32
          fields:
            - name: SPI_MEM_BUF1
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W2
          description: SPI1 memory data buffer2
          addressOffset: 96
          size: 32
          fields:
            - name: SPI_MEM_BUF2
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W3
          description: SPI1 memory data buffer3
          addressOffset: 100
          size: 32
          fields:
            - name: SPI_MEM_BUF3
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W4
          description: SPI1 memory data buffer4
          addressOffset: 104
          size: 32
          fields:
            - name: SPI_MEM_BUF4
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W5
          description: SPI1 memory data buffer5
          addressOffset: 108
          size: 32
          fields:
            - name: SPI_MEM_BUF5
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W6
          description: SPI1 memory data buffer6
          addressOffset: 112
          size: 32
          fields:
            - name: SPI_MEM_BUF6
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W7
          description: SPI1 memory data buffer7
          addressOffset: 116
          size: 32
          fields:
            - name: SPI_MEM_BUF7
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W8
          description: SPI1 memory data buffer8
          addressOffset: 120
          size: 32
          fields:
            - name: SPI_MEM_BUF8
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W9
          description: SPI1 memory data buffer9
          addressOffset: 124
          size: 32
          fields:
            - name: SPI_MEM_BUF9
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W10
          description: SPI1 memory data buffer10
          addressOffset: 128
          size: 32
          fields:
            - name: SPI_MEM_BUF10
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W11
          description: SPI1 memory data buffer11
          addressOffset: 132
          size: 32
          fields:
            - name: SPI_MEM_BUF11
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W12
          description: SPI1 memory data buffer12
          addressOffset: 136
          size: 32
          fields:
            - name: SPI_MEM_BUF12
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W13
          description: SPI1 memory data buffer13
          addressOffset: 140
          size: 32
          fields:
            - name: SPI_MEM_BUF13
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W14
          description: SPI1 memory data buffer14
          addressOffset: 144
          size: 32
          fields:
            - name: SPI_MEM_BUF14
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_W15
          description: SPI1 memory data buffer15
          addressOffset: 148
          size: 32
          fields:
            - name: SPI_MEM_BUF15
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_MEM_FLASH_WAITI_CTRL
          description: SPI1 wait idle control register
          addressOffset: 152
          size: 32
          resetValue: 327681
          fields:
            - name: SPI_MEM_WAITI_EN
              description: "1: The hardware will wait idle after SE/PP/WRSR automatically, and hardware auto Suspend/Resume can be enabled. 0: The functions of hardware wait idle and auto Suspend/Resume are not supported."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_WAITI_DUMMY
              description: The dummy phase enable when wait flash idle (RDSR)
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_WAITI_ADDR_EN
              description: "1: Output  address 0 in RDSR or read SUS command transfer. 0: Do not send out address in RDSR or read SUS command transfer."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_WAITI_ADDR_CYCLELEN
              description: "When SPI_MEM_WAITI_ADDR_EN is set, the  cycle length of sent out address is (SPI_MEM_WAITI_ADDR_CYCLELEN[1:0] + 1) SPI  bus clock cycles. It is not active when SPI_MEM_WAITI_ADDR_EN is cleared."
              bitOffset: 3
              bitWidth: 2
              access: read-write
            - name: SPI_MEM_WAITI_CMD_2B
              description: "1:The wait idle command bit length is 16. 0: The wait idle command bit length is 8."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_WAITI_DUMMY_CYCLELEN
              description: The dummy cycle length when wait flash idle(RDSR).
              bitOffset: 10
              bitWidth: 6
              access: read-write
            - name: SPI_MEM_WAITI_CMD
              description: The command value to wait flash idle(RDSR).
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: SPI_MEM_FLASH_SUS_CTRL
          description: SPI1 flash suspend control register
          addressOffset: 156
          size: 32
          resetValue: 134225920
          fields:
            - name: SPI_MEM_FLASH_PER
              description: "program erase resume bit, program erase suspend operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_PES
              description: "program erase suspend bit, program erase suspend operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_PER_WAIT_EN
              description: "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 or *128) SPI_CLK cycles after program erase resume command is sent. 0: SPI1 does not wait after program erase resume command is sent."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_PES_WAIT_EN
              description: "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 or *128) SPI_CLK cycles after program erase suspend command is sent. 0: SPI1 does not wait after program erase suspend command is sent."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_PES_PER_EN
              description: "Set this bit to enable PES end triggers PER transfer option. If this bit is 0, application should send PER after PES is done."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_PES_EN
              description: Set this bit to enable Auto-suspending function.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_PESR_END_MSK
              description: "The mask value when check SUS/SUS1/SUS2 status bit. If the read status value is status_in[15:0](only status_in[7:0] is valid when only one byte of data is read out, status_in[15:0] is valid when two bytes of data are read out), SUS/SUS1/SUS2 = status_in[15:0]^ SPI_MEM_PESR_END_MSK[15:0]."
              bitOffset: 6
              bitWidth: 16
              access: read-write
            - name: SPI_FMEM_RD_SUS_2B
              description: "1: Read two bytes when check flash SUS/SUS1/SUS2 status bit. 0:  Read one byte when check flash SUS/SUS1/SUS2 status bit"
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_PER_END_EN
              description: "1: Both WIP and SUS/SUS1/SUS2 bits should be checked to insure the resume status of flash. 0: Only need to check WIP is 0."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_PES_END_EN
              description: "1: Both WIP and SUS/SUS1/SUS2 bits should be checked to insure the suspend status of flash. 0: Only need to check WIP is 0."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SUS_TIMEOUT_CNT
              description: "When SPI1 checks SUS/SUS1/SUS2 bits fail for SPI_MEM_SUS_TIMEOUT_CNT[6:0] times, it will be treated as check pass."
              bitOffset: 25
              bitWidth: 7
              access: read-write
      - register:
          name: SPI_MEM_FLASH_SUS_CMD
          description: SPI1 flash suspend command register
          addressOffset: 160
          size: 32
          resetValue: 357749
          fields:
            - name: SPI_MEM_FLASH_PES_COMMAND
              description: Program/Erase suspend command.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: SPI_MEM_WAIT_PESR_COMMAND
              description: Flash SUS/SUS1/SUS2 status bit read command. The command should be sent when SUS/SUS1/SUS2 bit should be checked to insure the suspend or resume status of flash.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: SPI_MEM_SUS_STATUS
          description: SPI1 flash suspend status register
          addressOffset: 164
          size: 32
          resetValue: 2054815744
          fields:
            - name: SPI_MEM_FLASH_SUS
              description: "The status of flash suspend, only used in SPI1."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_WAIT_PESR_CMD_2B
              description: "1: SPI1 sends out SPI_MEM_WAIT_PESR_COMMAND[15:0] to check SUS/SUS1/SUS2 bit. 0: SPI1 sends out SPI_MEM_WAIT_PESR_COMMAND[7:0] to check SUS/SUS1/SUS2 bit."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_HPM_DLY_128
              description: "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after HPM command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after HPM command is sent."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_RES_DLY_128
              description: "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after RES command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after RES command is sent."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_DP_DLY_128
              description: "1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after DP command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after DP command is sent."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_PER_DLY_128
              description: "Valid when SPI_MEM_FLASH_PER_WAIT_EN is 1. 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after PER command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after PER command is sent."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_PES_DLY_128
              description: "Valid when SPI_MEM_FLASH_PES_WAIT_EN is 1. 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after PES command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after PES command is sent."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SPI0_LOCK_EN
              description: "1: Enable SPI0 lock SPI0/1 arbiter option. 0: Disable it."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_PESR_CMD_2B
              description: "1: The bit length of Program/Erase Suspend/Resume command is 16. 0: The bit length of Program/Erase Suspend/Resume command is 8."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_FLASH_PER_COMMAND
              description: Program/Erase resume command.
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: SPI_MEM_INT_ENA
          description: SPI1 interrupt enable register
          addressOffset: 192
          size: 32
          fields:
            - name: SPI_MEM_PER_END_INT_ENA
              description: The enable bit for SPI_MEM_PER_END_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_PES_END_INT_ENA
              description: The enable bit for SPI_MEM_PES_END_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_WPE_END_INT_ENA
              description: The enable bit for SPI_MEM_WPE_END_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SLV_ST_END_INT_ENA
              description: The enable bit for SPI_MEM_SLV_ST_END_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_MST_ST_END_INT_ENA
              description: The enable bit for SPI_MEM_MST_ST_END_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_BROWN_OUT_INT_ENA
              description: The enable bit for SPI_MEM_BROWN_OUT_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_INT_CLR
          description: SPI1 interrupt clear register
          addressOffset: 196
          size: 32
          fields:
            - name: SPI_MEM_PER_END_INT_CLR
              description: The clear bit for SPI_MEM_PER_END_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_PES_END_INT_CLR
              description: The clear bit for SPI_MEM_PES_END_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_WPE_END_INT_CLR
              description: The clear bit for SPI_MEM_WPE_END_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_SLV_ST_END_INT_CLR
              description: The clear bit for SPI_MEM_SLV_ST_END_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_MST_ST_END_INT_CLR
              description: The clear bit for SPI_MEM_MST_ST_END_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SPI_MEM_BROWN_OUT_INT_CLR
              description: The status bit for SPI_MEM_BROWN_OUT_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
      - register:
          name: SPI_MEM_INT_RAW
          description: SPI1 interrupt raw register
          addressOffset: 200
          size: 32
          fields:
            - name: SPI_MEM_PER_END_INT_RAW
              description: "The raw bit for SPI_MEM_PER_END_INT interrupt. 1: Triggered when Auto Resume command (0x7A) is sent and flash is resumed successfully. 0: Others."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_PES_END_INT_RAW
              description: "The raw bit for SPI_MEM_PES_END_INT interrupt.1: Triggered when Auto Suspend command (0x75) is sent and flash is suspended successfully. 0: Others."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_WPE_END_INT_RAW
              description: "The raw bit for SPI_MEM_WPE_END_INT interrupt. 1: Triggered when WRSR/PP/SE/BE/CE is sent and flash is already idle. 0: Others."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_SLV_ST_END_INT_RAW
              description: "The raw bit for SPI_MEM_SLV_ST_END_INT interrupt. 1: Triggered when spi1_slv_st is changed from non idle state to idle state. It means that SPI_CS raises high. 0: Others"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_MST_ST_END_INT_RAW
              description: "The raw bit for SPI_MEM_MST_ST_END_INT interrupt. 1: Triggered when spi1_mst_st is changed from non idle state to idle state. 0: Others."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_BROWN_OUT_INT_RAW
              description: "The raw bit for SPI_MEM_BROWN_OUT_INT interrupt. 1: Triggered condition is that chip is loosing power and RTC module sends out brown out close flash request to SPI1. After SPI1 sends out suspend command to flash, this interrupt is triggered and MSPI returns to idle state. 0: Others."
              bitOffset: 10
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_INT_ST
          description: SPI1 interrupt status register
          addressOffset: 204
          size: 32
          fields:
            - name: SPI_MEM_PER_END_INT_ST
              description: The status bit for SPI_MEM_PER_END_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_PES_END_INT_ST
              description: The status bit for SPI_MEM_PES_END_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_WPE_END_INT_ST
              description: The status bit for SPI_MEM_WPE_END_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_SLV_ST_END_INT_ST
              description: The status bit for SPI_MEM_SLV_ST_END_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_MST_ST_END_INT_ST
              description: The status bit for SPI_MEM_MST_ST_END_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SPI_MEM_BROWN_OUT_INT_ST
              description: The status bit for SPI_MEM_BROWN_OUT_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
      - register:
          name: SPI_MEM_DDR
          description: SPI1 DDR control register
          addressOffset: 212
          size: 32
          resetValue: 32
          fields:
            - name: SPI_FMEM_DDR_EN
              description: "1: in ddr mode,  0 in sdr mode"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_VAR_DUMMY
              description: Set the bit to enable variable dummy cycle in spi ddr mode.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_DDR_RDAT_SWP
              description: Set the bit to reorder rx data of the word in spi ddr mode.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_DDR_WDAT_SWP
              description: Set the bit to reorder tx data of the word in spi ddr mode.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_DDR_CMD_DIS
              description: the bit is used to disable dual edge in command phase when ddr mode.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_OUTMINBYTELEN
              description: It is the minimum output data length in the panda device.
              bitOffset: 5
              bitWidth: 7
              access: read-write
            - name: SPI_FMEM_USR_DDR_DQS_THD
              description: The delay number of data strobe which from memory based on SPI clock.
              bitOffset: 14
              bitWidth: 7
              access: read-write
            - name: SPI_FMEM_DDR_DQS_LOOP
              description: "1: Do not need the input of SPI_DQS signal, SPI0 starts to receive data when spi0_slv_st is in SPI_MEM_DIN state. It is used when there is no SPI_DQS signal or SPI_DQS signal is not stable. 0: SPI0 starts to store data at the positive and negative edge of SPI_DQS."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_CLK_DIFF_EN
              description: "Set this bit to enable the differential SPI_CLK#."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_DQS_CA_IN
              description: Set this bit to enable the input of SPI_DQS signal in SPI phases of CMD and ADDR.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_HYPERBUS_DUMMY_2X
              description: "Set this bit to enable the vary dummy function in SPI HyperBus mode, when SPI0 accesses flash or SPI1 accesses flash or sram."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_CLK_DIFF_INV
              description: Set this bit to invert SPI_DIFF when accesses to flash. .
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_OCTA_RAM_ADDR
              description: "Set this bit to enable octa_ram address out when accesses to flash, which means ADDR_OUT[31:0] = {spi_usr_addr_value[25:4], 6'd0, spi_usr_addr_value[3:1], 1'b0}."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SPI_FMEM_HYPERBUS_CA
              description: "Set this bit to enable HyperRAM address out when accesses to flash, which means ADDR_OUT[31:0] = {spi_usr_addr_value[19:4], 13'd0, spi_usr_addr_value[3:1]}."
              bitOffset: 30
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_TIMING_CALI
          description: SPI1 timing control register
          addressOffset: 384
          size: 32
          fields:
            - name: SPI_MEM_TIMING_CALI
              description: The bit is used to enable timing auto-calibration for all reading operations.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MEM_EXTRA_DUMMY_CYCLELEN
              description: add extra dummy spi clock cycle length for spi clock calibration.
              bitOffset: 2
              bitWidth: 3
              access: read-write
      - register:
          name: SPI_MEM_CLOCK_GATE
          description: SPI1 clk_gate register
          addressOffset: 512
          size: 32
          resetValue: 1
          fields:
            - name: SPI_MEM_CLK_EN
              description: "Register clock gate enable signal. 1: Enable. 0: Disable."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_MEM_DATE
          description: Version control register
          addressOffset: 1020
          size: 32
          resetValue: 34673216
          fields:
            - name: SPI_MEM_DATE
              description: Version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SPI2
    description: SPI (Serial Peripheral Interface) Controller 2
    groupName: SPI2
    baseAddress: 1343029248
    addressBlock:
      - offset: 0
        size: 152
        usage: registers
    interrupt:
      - name: SPI2
        value: 25
    registers:
      - register:
          name: SPI_CMD
          description: Command control register
          addressOffset: 0
          size: 32
          fields:
            - name: SPI_CONF_BITLEN
              description: Define the APB cycles of  SPI_CONF state. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 18
              access: read-write
            - name: SPI_UPDATE
              description: "Set this bit to synchronize SPI registers from APB clock domain into SPI module clock domain, which is only used in SPI master mode."
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: SPI_USR
              description: "User define command enable.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable. Can not be changed by CONF_buf."
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_ADDR
          description: Address value register
          addressOffset: 4
          size: 32
          fields:
            - name: SPI_USR_ADDR_VALUE
              description: Address to slave. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_CTRL
          description: SPI control register
          addressOffset: 8
          size: 32
          resetValue: 3932160
          fields:
            - name: SPI_DUMMY_OUT
              description: "0: In the dummy phase, the FSPI bus signals are not output. 1: In the dummy phase, the FSPI bus signals are output. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_FADDR_DUAL
              description: "Apply 2 signals during addr phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_FADDR_QUAD
              description: "Apply 4 signals during addr phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_FADDR_OCT
              description: "Apply 8 signals during addr phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_FCMD_DUAL
              description: "Apply 2 signals during command phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SPI_FCMD_QUAD
              description: "Apply 4 signals during command phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SPI_FCMD_OCT
              description: "Apply 8 signals during command phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SPI_FREAD_DUAL
              description: "In the read operations, read-data phase apply 2 signals. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SPI_FREAD_QUAD
              description: "In the read operations read-data phase apply 4 signals. 1: enable 0: disable.  Can be configured in CONF state."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SPI_FREAD_OCT
              description: "In the read operations read-data phase apply 8 signals. 1: enable 0: disable.  Can be configured in CONF state."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SPI_Q_POL
              description: "The bit is used to set MISO line polarity, 1: high 0, low. Can be configured in CONF state."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SPI_D_POL
              description: "The bit is used to set MOSI line polarity, 1: high 0, low. Can be configured in CONF state."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SPI_HOLD_POL
              description: "SPI_HOLD output value when SPI is idle. 1: output high, 0: output low. Can be configured in CONF state."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SPI_WP_POL
              description: "Write protect signal output when SPI is idle.  1: output high, 0: output low.  Can be configured in CONF state."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI_RD_BIT_ORDER
              description: "In read-data (MISO) phase 1: LSB first 0: MSB first. Can be configured in CONF state."
              bitOffset: 23
              bitWidth: 2
              access: read-write
            - name: SPI_WR_BIT_ORDER
              description: "In command address write-data (MOSI) phases 1: LSB firs 0: MSB first. Can be configured in CONF state."
              bitOffset: 25
              bitWidth: 2
              access: read-write
      - register:
          name: SPI_CLOCK
          description: SPI clock control register
          addressOffset: 12
          size: 32
          resetValue: 2147496003
          fields:
            - name: SPI_CLKCNT_L
              description: In the master mode it must be equal to spi_clkcnt_N. In the slave mode it must be 0. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: SPI_CLKCNT_H
              description: In the master mode it must be floor((spi_clkcnt_N+1)/2-1). In the slave mode it must be 0. Can be configured in CONF state.
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: SPI_CLKCNT_N
              description: In the master mode it is the divider of spi_clk. So spi_clk frequency is system/(spi_clkdiv_pre+1)/(spi_clkcnt_N+1). Can be configured in CONF state.
              bitOffset: 12
              bitWidth: 6
              access: read-write
            - name: SPI_CLKDIV_PRE
              description: In the master mode it is pre-divider of spi_clk.  Can be configured in CONF state.
              bitOffset: 18
              bitWidth: 4
              access: read-write
            - name: SPI_CLK_EQU_SYSCLK
              description: "In the master mode 1: spi_clk is eqaul to system 0: spi_clk is divided from system clock. Can be configured in CONF state."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_USER
          description: SPI USER control register
          addressOffset: 16
          size: 32
          resetValue: 2147483840
          fields:
            - name: SPI_DOUTDIN
              description: "Set the bit to enable full duplex communication. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_QPI_MODE
              description: "Both for master mode and slave mode. 1: spi controller is in QPI mode. 0: others. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_OPI_MODE
              description: "Just for master mode. 1: spi controller is in OPI mode (all in 8-b-m). 0: others. Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_TSCK_I_EDGE
              description: "In the slave mode, this bit can be used to change the polarity of tsck. 0: tsck = spi_ck_i. 1:tsck = !spi_ck_i."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_CS_HOLD
              description: "spi cs keep low when spi is in  done  phase. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_CS_SETUP
              description: "spi cs is enable when spi is in  prepare  phase. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_RSCK_I_EDGE
              description: "In the slave mode, this bit can be used to change the polarity of rsck. 0: rsck = !spi_ck_i. 1:rsck = spi_ck_i."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SPI_CK_OUT_EDGE
              description: the bit combined with spi_mosi_delay_mode bits to set mosi signal delay mode. Can be configured in CONF state.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SPI_FWRITE_DUAL
              description: In the write operations read-data phase apply 2 signals. Can be configured in CONF state.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SPI_FWRITE_QUAD
              description: In the write operations read-data phase apply 4 signals. Can be configured in CONF state.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SPI_FWRITE_OCT
              description: In the write operations read-data phase apply 8 signals. Can be configured in CONF state.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SPI_USR_CONF_NXT
              description: "1: Enable the DMA CONF phase of next seg-trans operation, which means seg-trans will continue. 0: The seg-trans will end after the current SPI seg-trans or this is not seg-trans mode. Can be configured in CONF state."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SPI_SIO
              description: "Set the bit to enable 3-line half duplex communication mosi and miso signals share the same pin. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SPI_USR_MISO_HIGHPART
              description: "read-data phase only access to high-part of the buffer spi_w8~spi_w15. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SPI_USR_MOSI_HIGHPART
              description: "write-data phase only access to high-part of the buffer spi_w8~spi_w15. 1: enable 0: disable.  Can be configured in CONF state."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: SPI_USR_DUMMY_IDLE
              description: spi clock is disable in dummy phase when the bit is enable. Can be configured in CONF state.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SPI_USR_MOSI
              description: This bit enable the write-data phase of an operation. Can be configured in CONF state.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SPI_USR_MISO
              description: This bit enable the read-data phase of an operation. Can be configured in CONF state.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SPI_USR_DUMMY
              description: This bit enable the dummy phase of an operation. Can be configured in CONF state.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SPI_USR_ADDR
              description: This bit enable the address phase of an operation. Can be configured in CONF state.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SPI_USR_COMMAND
              description: This bit enable the command phase of an operation. Can be configured in CONF state.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_USER1
          description: SPI USER control register 1
          addressOffset: 20
          size: 32
          resetValue: 3091267591
          fields:
            - name: SPI_USR_DUMMY_CYCLELEN
              description: The length in spi_clk cycles of dummy phase. The register value shall be (cycle_num-1). Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SPI_MST_WFULL_ERR_END_EN
              description: "1: SPI transfer is ended when SPI RX AFIFO wfull error is valid in GP-SPI master FD/HD-mode. 0: SPI transfer is not ended when SPI RX AFIFO wfull error is valid in GP-SPI master FD/HD-mode."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SPI_CS_SETUP_TIME
              description: (cycles+1) of prepare phase by spi clock this bits are combined with spi_cs_setup bit. Can be configured in CONF state.
              bitOffset: 17
              bitWidth: 5
              access: read-write
            - name: SPI_CS_HOLD_TIME
              description: delay cycles of cs pin by spi clock this bits are combined with spi_cs_hold bit. Can be configured in CONF state.
              bitOffset: 22
              bitWidth: 5
              access: read-write
            - name: SPI_USR_ADDR_BITLEN
              description: The length in bits of address phase. The register value shall be (bit_num-1). Can be configured in CONF state.
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: SPI_USER2
          description: SPI USER control register 2
          addressOffset: 24
          size: 32
          resetValue: 2013265920
          fields:
            - name: SPI_USR_COMMAND_VALUE
              description: The value of  command. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: SPI_MST_REMPTY_ERR_END_EN
              description: "1: SPI transfer is ended when SPI TX AFIFO read empty error is valid in GP-SPI master FD/HD-mode. 0: SPI transfer is not ended when SPI TX AFIFO read empty error is valid in GP-SPI master FD/HD-mode."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SPI_USR_COMMAND_BITLEN
              description: The length in bits of command phase. The register value shall be (bit_num-1). Can be configured in CONF state.
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: SPI_MS_DLEN
          description: SPI data bit length control register
          addressOffset: 28
          size: 32
          fields:
            - name: SPI_MS_DATA_BITLEN
              description: The value of these bits is the configured SPI transmission data bit length in master mode DMA controlled transfer or CPU controlled transfer. The value is also the configured bit length in slave mode DMA RX controlled transfer. The register value shall be (bit_num-1). Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 18
              access: read-write
      - register:
          name: SPI_MISC
          description: SPI misc register
          addressOffset: 32
          size: 32
          resetValue: 62
          fields:
            - name: SPI_CS0_DIS
              description: "SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 signal is from/to CS0 pin. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_CS1_DIS
              description: "SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 signal is from/to CS1 pin. Can be configured in CONF state."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_CS2_DIS
              description: "SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 signal is from/to CS2 pin. Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_CS3_DIS
              description: "SPI CS3 pin enable, 1: disable CS3, 0: spi_cs3 signal is from/to CS3 pin. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_CS4_DIS
              description: "SPI CS4 pin enable, 1: disable CS4, 0: spi_cs4 signal is from/to CS4 pin. Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_CS5_DIS
              description: "SPI CS5 pin enable, 1: disable CS5, 0: spi_cs5 signal is from/to CS5 pin. Can be configured in CONF state."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_CK_DIS
              description: "1: spi clk out disable,  0: spi clk out enable. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_MASTER_CS_POL
              description: "In the master mode the bits are the polarity of spi cs line, the value is equivalent to spi_cs ^ spi_master_cs_pol. Can be configured in CONF state."
              bitOffset: 7
              bitWidth: 6
              access: read-write
            - name: SPI_CLK_DATA_DTR_EN
              description: "1: SPI master DTR mode is applied to SPI clk, data and spi_dqs.  0: SPI master DTR mode is  only applied to spi_dqs. This bit should be used with bit 17/18/19."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SPI_DATA_DTR_EN
              description: "1: SPI clk and data of SPI_DOUT and SPI_DIN state are in DTR mode, including master 1/2/4/8-bm.  0:  SPI clk and data of SPI_DOUT and SPI_DIN state are in STR mode. Can be configured in CONF state."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SPI_ADDR_DTR_EN
              description: "1: SPI clk and data of SPI_SEND_ADDR state are in DTR mode, including master 1/2/4/8-bm.  0:  SPI clk and data of SPI_SEND_ADDR state are in STR mode. Can be configured in CONF state."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SPI_CMD_DTR_EN
              description: "1: SPI clk and data of SPI_SEND_CMD state are in DTR mode, including master 1/2/4/8-bm. 0:  SPI clk and data of SPI_SEND_CMD state are in STR mode. Can be configured in CONF state."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SPI_SLAVE_CS_POL
              description: "spi slave input cs polarity select. 1: inv  0: not change. Can be configured in CONF state."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SPI_DQS_IDLE_EDGE
              description: The default value of spi_dqs. Can be configured in CONF state.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SPI_CK_IDLE_EDGE
              description: "1: spi clk line is high when idle     0: spi clk line is low when idle. Can be configured in CONF state."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SPI_CS_KEEP_ACTIVE
              description: spi cs line keep low when the bit is set. Can be configured in CONF state.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SPI_QUAD_DIN_PIN_SWAP
              description: "1: SPI quad input swap enable, swap FSPID with FSPIQ, swap FSPIWP with FSPIHD. 0:  spi quad input swap disable. Can be configured in CONF state."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_DIN_MODE
          description: SPI input delay mode configuration
          addressOffset: 36
          size: 32
          fields:
            - name: SPI_DIN0_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SPI_DIN1_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: SPI_DIN2_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: SPI_DIN3_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: SPI_DIN4_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: SPI_DIN5_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: SPI_DIN6_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: SPI_DIN7_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 14
              bitWidth: 2
              access: read-write
            - name: SPI_TIMING_HCLK_ACTIVE
              description: "1:enable hclk in SPI input timing module.  0: disable it. Can be configured in CONF state."
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_DIN_NUM
          description: SPI input delay number configuration
          addressOffset: 40
          size: 32
          fields:
            - name: SPI_DIN0_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SPI_DIN1_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: SPI_DIN2_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: SPI_DIN3_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: SPI_DIN4_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 8
              bitWidth: 2
              access: read-write
            - name: SPI_DIN5_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 10
              bitWidth: 2
              access: read-write
            - name: SPI_DIN6_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: SPI_DIN7_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 14
              bitWidth: 2
              access: read-write
      - register:
          name: SPI_DOUT_MODE
          description: SPI output delay mode configuration
          addressOffset: 44
          size: 32
          fields:
            - name: SPI_DOUT0_MODE
              description: "The output signal 0 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_DOUT1_MODE
              description: "The output signal 1 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_DOUT2_MODE
              description: "The output signal 2 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_DOUT3_MODE
              description: "The output signal 3 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_DOUT4_MODE
              description: "The output signal 4 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_DOUT5_MODE
              description: "The output signal 5 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_DOUT6_MODE
              description: "The output signal 6 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_DOUT7_MODE
              description: "The output signal 7 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_D_DQS_MODE
              description: "The output signal SPI_DQS is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_DMA_CONF
          description: SPI DMA control register
          addressOffset: 48
          size: 32
          resetValue: 3
          fields:
            - name: SPI_DMA_OUTFIFO_EMPTY
              description: "Records the status of DMA TX FIFO. 1: DMA TX FIFO is not ready for sending data. 0: DMA TX FIFO is ready for sending data."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SPI_DMA_INFIFO_FULL
              description: "Records the status of DMA RX FIFO. 1: DMA RX FIFO is not ready for receiving data. 0: DMA RX FIFO is ready for receiving data."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SPI_DMA_SLV_SEG_TRANS_EN
              description: "Enable dma segment transfer in spi dma half slave mode. 1: enable. 0: disable."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_RX_SEG_TRANS_CLR_EN
              description: "1: spi_dma_infifo_full_vld is cleared by spi slave cmd 5. 0: spi_dma_infifo_full_vld is cleared by spi_trans_done."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_TX_SEG_TRANS_CLR_EN
              description: "1: spi_dma_outfifo_empty_vld is cleared by spi slave cmd 6. 0: spi_dma_outfifo_empty_vld is cleared by spi_trans_done."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SPI_RX_EOF_EN
              description: "1: spi_dma_inlink_eof is set when the number of dma pushed data bytes is equal to the value of spi_slv/mst_dma_rd_bytelen[19:0] in spi dma transition.  0: spi_dma_inlink_eof is set by spi_trans_done in non-seg-trans or spi_dma_seg_trans_done in seg-trans."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI_DMA_RX_ENA
              description: Set this bit to enable SPI DMA controlled receive data mode.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SPI_DMA_TX_ENA
              description: Set this bit to enable SPI DMA controlled send data mode.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SPI_RX_AFIFO_RST
              description: "Set this bit to reset RX AFIFO, which is used to receive data in SPI master and slave mode transfer."
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: SPI_BUF_AFIFO_RST
              description: "Set this bit to reset BUF TX AFIFO, which is used send data out in SPI slave CPU controlled mode transfer and master mode transfer."
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: SPI_DMA_AFIFO_RST
              description: "Set this bit to reset DMA TX AFIFO, which is used to send data out in SPI slave DMA controlled mode transfer."
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: SPI_DMA_INT_ENA
          description: SPI interrupt enable register
          addressOffset: 52
          size: 32
          fields:
            - name: SPI_DMA_INFIFO_FULL_ERR_INT_ENA
              description: The enable bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ENA
              description: The enable bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_EX_QPI_INT_ENA
              description: The enable bit for SPI slave Ex_QPI interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_EN_QPI_INT_ENA
              description: The enable bit for SPI slave En_QPI interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_CMD7_INT_ENA
              description: The enable bit for SPI slave CMD7 interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_CMD8_INT_ENA
              description: The enable bit for SPI slave CMD8 interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_CMD9_INT_ENA
              description: The enable bit for SPI slave CMD9 interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_CMDA_INT_ENA
              description: The enable bit for SPI slave CMDA interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_RD_DMA_DONE_INT_ENA
              description: The enable bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_WR_DMA_DONE_INT_ENA
              description: The enable bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_RD_BUF_DONE_INT_ENA
              description: The enable bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_WR_BUF_DONE_INT_ENA
              description: The enable bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SPI_TRANS_DONE_INT_ENA
              description: The enable bit for SPI_TRANS_DONE_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SPI_DMA_SEG_TRANS_DONE_INT_ENA
              description: The enable bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SPI_SEG_MAGIC_ERR_INT_ENA
              description: The enable bit for SPI_SEG_MAGIC_ERR_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_BUF_ADDR_ERR_INT_ENA
              description: The enable bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_CMD_ERR_INT_ENA
              description: The enable bit for SPI_SLV_CMD_ERR_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SPI_MST_RX_AFIFO_WFULL_ERR_INT_ENA
              description: The enable bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ENA
              description: The enable bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SPI_APP2_INT_ENA
              description: The enable bit for SPI_APP2_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SPI_APP1_INT_ENA
              description: The enable bit for SPI_APP1_INT interrupt.
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_DMA_INT_CLR
          description: SPI interrupt clear register
          addressOffset: 56
          size: 32
          fields:
            - name: SPI_DMA_INFIFO_FULL_ERR_INT_CLR
              description: The clear bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SPI_DMA_OUTFIFO_EMPTY_ERR_INT_CLR
              description: The clear bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_EX_QPI_INT_CLR
              description: The clear bit for SPI slave Ex_QPI interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_EN_QPI_INT_CLR
              description: The clear bit for SPI slave En_QPI interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_CMD7_INT_CLR
              description: The clear bit for SPI slave CMD7 interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_CMD8_INT_CLR
              description: The clear bit for SPI slave CMD8 interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_CMD9_INT_CLR
              description: The clear bit for SPI slave CMD9 interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_CMDA_INT_CLR
              description: The clear bit for SPI slave CMDA interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_RD_DMA_DONE_INT_CLR
              description: The clear bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_WR_DMA_DONE_INT_CLR
              description: The clear bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_RD_BUF_DONE_INT_CLR
              description: The clear bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_WR_BUF_DONE_INT_CLR
              description: The clear bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: SPI_TRANS_DONE_INT_CLR
              description: The clear bit for SPI_TRANS_DONE_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: SPI_DMA_SEG_TRANS_DONE_INT_CLR
              description: The clear bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SPI_SEG_MAGIC_ERR_INT_CLR
              description: The clear bit for SPI_SEG_MAGIC_ERR_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_BUF_ADDR_ERR_INT_CLR
              description: The clear bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_CMD_ERR_INT_CLR
              description: The clear bit for SPI_SLV_CMD_ERR_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: SPI_MST_RX_AFIFO_WFULL_ERR_INT_CLR
              description: The clear bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: SPI_MST_TX_AFIFO_REMPTY_ERR_INT_CLR
              description: The clear bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: SPI_APP2_INT_CLR
              description: The clear bit for SPI_APP2_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: SPI_APP1_INT_CLR
              description: The clear bit for SPI_APP1_INT interrupt.
              bitOffset: 20
              bitWidth: 1
              access: write-only
      - register:
          name: SPI_DMA_INT_RAW
          description: SPI interrupt raw register
          addressOffset: 60
          size: 32
          fields:
            - name: SPI_DMA_INFIFO_FULL_ERR_INT_RAW
              description: "1: The current data rate of DMA Rx is smaller than that of SPI, which will lose the receive data.  0: Others."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_DMA_OUTFIFO_EMPTY_ERR_INT_RAW
              description: "1: The current data rate of DMA TX is smaller than that of SPI. SPI will stop in master mode and send out all 0 in slave mode.  0: Others."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_EX_QPI_INT_RAW
              description: "The raw bit for SPI slave Ex_QPI interrupt. 1: SPI slave mode Ex_QPI transmission is ended. 0: Others."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_EN_QPI_INT_RAW
              description: "The raw bit for SPI slave En_QPI interrupt. 1: SPI slave mode En_QPI transmission is ended. 0: Others."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_CMD7_INT_RAW
              description: "The raw bit for SPI slave CMD7 interrupt. 1: SPI slave mode CMD7 transmission is ended. 0: Others."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_CMD8_INT_RAW
              description: "The raw bit for SPI slave CMD8 interrupt. 1: SPI slave mode CMD8 transmission is ended. 0: Others."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_CMD9_INT_RAW
              description: "The raw bit for SPI slave CMD9 interrupt. 1: SPI slave mode CMD9 transmission is ended. 0: Others."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_CMDA_INT_RAW
              description: "The raw bit for SPI slave CMDA interrupt. 1: SPI slave mode CMDA transmission is ended. 0: Others."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_RD_DMA_DONE_INT_RAW
              description: "The raw bit for SPI_SLV_RD_DMA_DONE_INT interrupt. 1: SPI slave mode Rd_DMA transmission is ended. 0: Others."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_WR_DMA_DONE_INT_RAW
              description: "The raw bit for SPI_SLV_WR_DMA_DONE_INT interrupt. 1: SPI slave mode Wr_DMA transmission is ended. 0: Others."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_RD_BUF_DONE_INT_RAW
              description: "The raw bit for SPI_SLV_RD_BUF_DONE_INT interrupt. 1: SPI slave mode Rd_BUF transmission is ended. 0: Others."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_WR_BUF_DONE_INT_RAW
              description: "The raw bit for SPI_SLV_WR_BUF_DONE_INT interrupt. 1: SPI slave mode Wr_BUF transmission is ended. 0: Others."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SPI_TRANS_DONE_INT_RAW
              description: "The raw bit for SPI_TRANS_DONE_INT interrupt. 1: SPI master mode transmission is ended. 0: others."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SPI_DMA_SEG_TRANS_DONE_INT_RAW
              description: "The raw bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt. 1:  spi master DMA full-duplex/half-duplex seg-conf-trans ends or slave half-duplex seg-trans ends. And data has been pushed to corresponding memory.  0:  seg-conf-trans or seg-trans is not ended or not occurred."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SPI_SEG_MAGIC_ERR_INT_RAW
              description: "The raw bit for SPI_SEG_MAGIC_ERR_INT interrupt. 1: The magic value in CONF buffer is error in the DMA seg-conf-trans. 0: others."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_BUF_ADDR_ERR_INT_RAW
              description: "The raw bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt. 1: The accessing data address of the current SPI slave mode CPU controlled FD, Wr_BUF or Rd_BUF transmission is bigger than 63. 0: Others."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_CMD_ERR_INT_RAW
              description: "The raw bit for SPI_SLV_CMD_ERR_INT interrupt. 1: The slave command value in the current SPI slave HD mode transmission is not supported. 0: Others."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SPI_MST_RX_AFIFO_WFULL_ERR_INT_RAW
              description: "The raw bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt. 1: There is a RX AFIFO write-full error when SPI inputs data in master mode. 0: Others."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SPI_MST_TX_AFIFO_REMPTY_ERR_INT_RAW
              description: "The raw bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt. 1: There is a TX BUF AFIFO read-empty error when SPI outputs data in master mode. 0: Others."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SPI_APP2_INT_RAW
              description: The raw bit for SPI_APP2_INT interrupt. The value is only controlled by software.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SPI_APP1_INT_RAW
              description: The raw bit for SPI_APP1_INT interrupt. The value is only controlled by software.
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_DMA_INT_ST
          description: SPI interrupt status register
          addressOffset: 64
          size: 32
          fields:
            - name: SPI_DMA_INFIFO_FULL_ERR_INT_ST
              description: The status bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ST
              description: The status bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SPI_SLV_EX_QPI_INT_ST
              description: The status bit for SPI slave Ex_QPI interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: SPI_SLV_EN_QPI_INT_ST
              description: The status bit for SPI slave En_QPI interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SPI_SLV_CMD7_INT_ST
              description: The status bit for SPI slave CMD7 interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SPI_SLV_CMD8_INT_ST
              description: The status bit for SPI slave CMD8 interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: SPI_SLV_CMD9_INT_ST
              description: The status bit for SPI slave CMD9 interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: SPI_SLV_CMDA_INT_ST
              description: The status bit for SPI slave CMDA interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: SPI_SLV_RD_DMA_DONE_INT_ST
              description: The status bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SPI_SLV_WR_DMA_DONE_INT_ST
              description: The status bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SPI_SLV_RD_BUF_DONE_INT_ST
              description: The status bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SPI_SLV_WR_BUF_DONE_INT_ST
              description: The status bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: SPI_TRANS_DONE_INT_ST
              description: The status bit for SPI_TRANS_DONE_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SPI_DMA_SEG_TRANS_DONE_INT_ST
              description: The status bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SPI_SEG_MAGIC_ERR_INT_ST
              description: The status bit for SPI_SEG_MAGIC_ERR_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SPI_SLV_BUF_ADDR_ERR_INT_ST
              description: The status bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SPI_SLV_CMD_ERR_INT_ST
              description: The status bit for SPI_SLV_CMD_ERR_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: SPI_MST_RX_AFIFO_WFULL_ERR_INT_ST
              description: The status bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ST
              description: The status bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: SPI_APP2_INT_ST
              description: The status bit for SPI_APP2_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: SPI_APP1_INT_ST
              description: The status bit for SPI_APP1_INT interrupt.
              bitOffset: 20
              bitWidth: 1
              access: read-only
      - register:
          name: SPI_DMA_INT_SET
          description: SPI interrupt software set register
          addressOffset: 68
          size: 32
          fields:
            - name: SPI_DMA_INFIFO_FULL_ERR_INT_SET
              description: The software set bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SPI_DMA_OUTFIFO_EMPTY_ERR_INT_SET
              description: The software set bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_EX_QPI_INT_SET
              description: The software set bit for SPI slave Ex_QPI interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_EN_QPI_INT_SET
              description: The software set bit for SPI slave En_QPI interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_CMD7_INT_SET
              description: The software set bit for SPI slave CMD7 interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_CMD8_INT_SET
              description: The software set bit for SPI slave CMD8 interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_CMD9_INT_SET
              description: The software set bit for SPI slave CMD9 interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_CMDA_INT_SET
              description: The software set bit for SPI slave CMDA interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_RD_DMA_DONE_INT_SET
              description: The software set bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_WR_DMA_DONE_INT_SET
              description: The software set bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_RD_BUF_DONE_INT_SET
              description: The software set bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_WR_BUF_DONE_INT_SET
              description: The software set bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: SPI_TRANS_DONE_INT_SET
              description: The software set bit for SPI_TRANS_DONE_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: SPI_DMA_SEG_TRANS_DONE_INT_SET
              description: The software set bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SPI_SEG_MAGIC_ERR_INT_SET
              description: The software set bit for SPI_SEG_MAGIC_ERR_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_BUF_ADDR_ERR_INT_SET
              description: The software set bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_CMD_ERR_INT_SET
              description: The software set bit for SPI_SLV_CMD_ERR_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: SPI_MST_RX_AFIFO_WFULL_ERR_INT_SET
              description: The software set bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: SPI_MST_TX_AFIFO_REMPTY_ERR_INT_SET
              description: The software set bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: SPI_APP2_INT_SET
              description: The software set bit for SPI_APP2_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: SPI_APP1_INT_SET
              description: The software set bit for SPI_APP1_INT interrupt.
              bitOffset: 20
              bitWidth: 1
              access: write-only
      - register:
          name: SPI_W0
          description: SPI CPU-controlled buffer0
          addressOffset: 152
          size: 32
          fields:
            - name: SPI_BUF0
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W1
          description: SPI CPU-controlled buffer1
          addressOffset: 156
          size: 32
          fields:
            - name: SPI_BUF1
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W2
          description: SPI CPU-controlled buffer2
          addressOffset: 160
          size: 32
          fields:
            - name: SPI_BUF2
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W3
          description: SPI CPU-controlled buffer3
          addressOffset: 164
          size: 32
          fields:
            - name: SPI_BUF3
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W4
          description: SPI CPU-controlled buffer4
          addressOffset: 168
          size: 32
          fields:
            - name: SPI_BUF4
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W5
          description: SPI CPU-controlled buffer5
          addressOffset: 172
          size: 32
          fields:
            - name: SPI_BUF5
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W6
          description: SPI CPU-controlled buffer6
          addressOffset: 176
          size: 32
          fields:
            - name: SPI_BUF6
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W7
          description: SPI CPU-controlled buffer7
          addressOffset: 180
          size: 32
          fields:
            - name: SPI_BUF7
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W8
          description: SPI CPU-controlled buffer8
          addressOffset: 184
          size: 32
          fields:
            - name: SPI_BUF8
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W9
          description: SPI CPU-controlled buffer9
          addressOffset: 188
          size: 32
          fields:
            - name: SPI_BUF9
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W10
          description: SPI CPU-controlled buffer10
          addressOffset: 192
          size: 32
          fields:
            - name: SPI_BUF10
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W11
          description: SPI CPU-controlled buffer11
          addressOffset: 196
          size: 32
          fields:
            - name: SPI_BUF11
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W12
          description: SPI CPU-controlled buffer12
          addressOffset: 200
          size: 32
          fields:
            - name: SPI_BUF12
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W13
          description: SPI CPU-controlled buffer13
          addressOffset: 204
          size: 32
          fields:
            - name: SPI_BUF13
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W14
          description: SPI CPU-controlled buffer14
          addressOffset: 208
          size: 32
          fields:
            - name: SPI_BUF14
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W15
          description: SPI CPU-controlled buffer15
          addressOffset: 212
          size: 32
          fields:
            - name: SPI_BUF15
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_SLAVE
          description: SPI slave control register
          addressOffset: 224
          size: 32
          resetValue: 41943040
          fields:
            - name: SPI_CLK_MODE
              description: "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SPI_CLK_MODE_13
              description: "{CPOL, CPHA},1: support spi clk mode 1 and 3, first edge output data B[0]/B[7].  0: support spi clk mode 0 and 2, first edge output data B[1]/B[6]."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_RSCK_DATA_OUT
              description: "It saves half a cycle when tsck is the same as rsck. 1: output data at rsck posedge   0: output data at tsck posedge"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_RDDMA_BITLEN_EN
              description: "1: SPI_SLV_DATA_BITLEN stores data bit length of master-read-slave data length in DMA controlled mode(Rd_DMA). 0: others"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_WRDMA_BITLEN_EN
              description: "1: SPI_SLV_DATA_BITLEN stores data bit length of master-write-to-slave data length in DMA controlled mode(Wr_DMA). 0: others"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_RDBUF_BITLEN_EN
              description: "1: SPI_SLV_DATA_BITLEN stores data bit length of master-read-slave data length in CPU controlled mode(Rd_BUF). 0: others"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_WRBUF_BITLEN_EN
              description: "1: SPI_SLV_DATA_BITLEN stores data bit length of master-write-to-slave data length in CPU controlled mode(Wr_BUF). 0: others"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_LAST_BYTE_STRB
              description: Represents the effective bit of the last received data byte in SPI slave FD and HD mode.
              bitOffset: 12
              bitWidth: 8
              access: read-only
            - name: SPI_DMA_SEG_MAGIC_VALUE
              description: The magic value of BM table in master DMA seg-trans.
              bitOffset: 22
              bitWidth: 4
              access: read-write
            - name: MODE
              description: "Set SPI work mode. 1: slave mode 0: master mode."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SPI_SOFT_RESET
              description: "Software reset enable, reset the spi clock line cs line and data lines. Can be configured in CONF state."
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: SPI_USR_CONF
              description: "1: Enable the DMA CONF phase of current seg-trans operation, which means seg-trans will start. 0: This is not seg-trans mode."
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SPI_MST_FD_WAIT_DMA_TX_DATA
              description: "In master full-duplex mode, 1: GP-SPI will wait DMA TX data is ready before starting SPI transfer. 0: GP-SPI does not wait DMA TX data before starting SPI transfer."
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_SLAVE1
          description: SPI slave control register 1
          addressOffset: 228
          size: 32
          fields:
            - name: SPI_SLV_DATA_BITLEN
              description: The transferred data bit length in SPI slave FD and HD mode.
              bitOffset: 0
              bitWidth: 18
              access: read-write
            - name: SPI_SLV_LAST_COMMAND
              description: In the slave mode it is the value of command.
              bitOffset: 18
              bitWidth: 8
              access: read-write
            - name: SPI_SLV_LAST_ADDR
              description: In the slave mode it is the value of address.
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: SPI_CLK_GATE
          description: SPI module clock and register clock control
          addressOffset: 232
          size: 32
          fields:
            - name: SPI_CLK_EN
              description: Set this bit to enable clk gate
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_MST_CLK_ACTIVE
              description: Set this bit to power on the SPI module clock.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MST_CLK_SEL
              description: "This bit is used to select SPI module clock source in master mode. 1: PLL_CLK_80M. 0: XTAL CLK."
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_DATE
          description: Version control
          addressOffset: 240
          size: 32
          resetValue: 35680770
          fields:
            - name: SPI_DATE
              description: SPI register version.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SPI3
    description: SPI (Serial Peripheral Interface) Controller 3
    groupName: SPI3
    baseAddress: 1343033344
    addressBlock:
      - offset: 0
        size: 152
        usage: registers
    interrupt:
      - name: SPI3
        value: 26
    registers:
      - register:
          name: SPI_CMD
          description: Command control register
          addressOffset: 0
          size: 32
          fields:
            - name: SPI_UPDATE
              description: "Set this bit to synchronize SPI registers from APB clock domain into SPI module clock domain, which is only used in SPI master mode."
              bitOffset: 23
              bitWidth: 1
              access: write-only
            - name: SPI_USR
              description: "User define command enable.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable. Can not be changed by CONF_buf."
              bitOffset: 24
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_ADDR
          description: Address value register
          addressOffset: 4
          size: 32
          fields:
            - name: SPI_USR_ADDR_VALUE
              description: Address to slave. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_CTRL
          description: SPI control register
          addressOffset: 8
          size: 32
          resetValue: 3932160
          fields:
            - name: SPI_DUMMY_OUT
              description: "0: In the dummy phase, the FSPI bus signals are not output. 1: In the dummy phase, the FSPI bus signals are output. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_FADDR_DUAL
              description: "Apply 2 signals during addr phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_FADDR_QUAD
              description: "Apply 4 signals during addr phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_FCMD_DUAL
              description: "Apply 2 signals during command phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SPI_FCMD_QUAD
              description: "Apply 4 signals during command phase 1:enable 0: disable. Can be configured in CONF state."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SPI_FREAD_DUAL
              description: "In the read operations, read-data phase apply 2 signals. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SPI_FREAD_QUAD
              description: "In the read operations read-data phase apply 4 signals. 1: enable 0: disable.  Can be configured in CONF state."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SPI_Q_POL
              description: "The bit is used to set MISO line polarity, 1: high 0, low. Can be configured in CONF state."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SPI_D_POL
              description: "The bit is used to set MOSI line polarity, 1: high 0, low. Can be configured in CONF state."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SPI_HOLD_POL
              description: "SPI_HOLD output value when SPI is idle. 1: output high, 0: output low. Can be configured in CONF state."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SPI_WP_POL
              description: "Write protect signal output when SPI is idle.  1: output high, 0: output low.  Can be configured in CONF state."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI_RD_BIT_ORDER
              description: "In read-data (MISO) phase 1: LSB first 0: MSB first. Can be configured in CONF state."
              bitOffset: 23
              bitWidth: 2
              access: read-write
            - name: SPI_WR_BIT_ORDER
              description: "In command address write-data (MOSI) phases 1: LSB firs 0: MSB first. Can be configured in CONF state."
              bitOffset: 25
              bitWidth: 2
              access: read-write
      - register:
          name: SPI_CLOCK
          description: SPI clock control register
          addressOffset: 12
          size: 32
          resetValue: 2147496003
          fields:
            - name: SPI_CLKCNT_L
              description: In the master mode it must be equal to spi_clkcnt_N. In the slave mode it must be 0. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 6
              access: read-write
            - name: SPI_CLKCNT_H
              description: In the master mode it must be floor((spi_clkcnt_N+1)/2-1). In the slave mode it must be 0. Can be configured in CONF state.
              bitOffset: 6
              bitWidth: 6
              access: read-write
            - name: SPI_CLKCNT_N
              description: In the master mode it is the divider of spi_clk. So spi_clk frequency is system/(spi_clkdiv_pre+1)/(spi_clkcnt_N+1). Can be configured in CONF state.
              bitOffset: 12
              bitWidth: 6
              access: read-write
            - name: SPI_CLKDIV_PRE
              description: In the master mode it is pre-divider of spi_clk.  Can be configured in CONF state.
              bitOffset: 18
              bitWidth: 4
              access: read-write
            - name: SPI_CLK_EQU_SYSCLK
              description: "In the master mode 1: spi_clk is eqaul to system 0: spi_clk is divided from system clock. Can be configured in CONF state."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_USER
          description: SPI USER control register
          addressOffset: 16
          size: 32
          resetValue: 2147483840
          fields:
            - name: SPI_DOUTDIN
              description: "Set the bit to enable full duplex communication. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_QPI_MODE
              description: "Both for master mode and slave mode. 1: spi controller is in QPI mode. 0: others. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_TSCK_I_EDGE
              description: "In the slave mode, this bit can be used to change the polarity of tsck. 0: tsck = spi_ck_i. 1:tsck = !spi_ck_i."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_CS_HOLD
              description: "spi cs keep low when spi is in  done  phase. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_CS_SETUP
              description: "spi cs is enable when spi is in  prepare  phase. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_RSCK_I_EDGE
              description: "In the slave mode, this bit can be used to change the polarity of rsck. 0: rsck = !spi_ck_i. 1:rsck = spi_ck_i."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SPI_CK_OUT_EDGE
              description: the bit combined with spi_mosi_delay_mode bits to set mosi signal delay mode. Can be configured in CONF state.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SPI_FWRITE_DUAL
              description: In the write operations read-data phase apply 2 signals. Can be configured in CONF state.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SPI_FWRITE_QUAD
              description: In the write operations read-data phase apply 4 signals. Can be configured in CONF state.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SPI_SIO
              description: "Set the bit to enable 3-line half duplex communication mosi and miso signals share the same pin. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SPI_USR_MISO_HIGHPART
              description: "read-data phase only access to high-part of the buffer spi_w8~spi_w15. 1: enable 0: disable. Can be configured in CONF state."
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: SPI_USR_MOSI_HIGHPART
              description: "write-data phase only access to high-part of the buffer spi_w8~spi_w15. 1: enable 0: disable.  Can be configured in CONF state."
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: SPI_USR_DUMMY_IDLE
              description: spi clock is disable in dummy phase when the bit is enable. Can be configured in CONF state.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SPI_USR_MOSI
              description: This bit enable the write-data phase of an operation. Can be configured in CONF state.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SPI_USR_MISO
              description: This bit enable the read-data phase of an operation. Can be configured in CONF state.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SPI_USR_DUMMY
              description: This bit enable the dummy phase of an operation. Can be configured in CONF state.
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SPI_USR_ADDR
              description: This bit enable the address phase of an operation. Can be configured in CONF state.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SPI_USR_COMMAND
              description: This bit enable the command phase of an operation. Can be configured in CONF state.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_USER1
          description: SPI USER control register 1
          addressOffset: 20
          size: 32
          resetValue: 3091267591
          fields:
            - name: SPI_USR_DUMMY_CYCLELEN
              description: The length in spi_clk cycles of dummy phase. The register value shall be (cycle_num-1). Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SPI_MST_WFULL_ERR_END_EN
              description: "1: SPI transfer is ended when SPI RX AFIFO wfull error is valid in GP-SPI master FD/HD-mode. 0: SPI transfer is not ended when SPI RX AFIFO wfull error is valid in GP-SPI master FD/HD-mode."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SPI_CS_SETUP_TIME
              description: (cycles+1) of prepare phase by spi clock this bits are combined with spi_cs_setup bit. Can be configured in CONF state.
              bitOffset: 17
              bitWidth: 5
              access: read-write
            - name: SPI_CS_HOLD_TIME
              description: delay cycles of cs pin by spi clock this bits are combined with spi_cs_hold bit. Can be configured in CONF state.
              bitOffset: 22
              bitWidth: 5
              access: read-write
            - name: SPI_USR_ADDR_BITLEN
              description: The length in bits of address phase. The register value shall be (bit_num-1). Can be configured in CONF state.
              bitOffset: 27
              bitWidth: 5
              access: read-write
      - register:
          name: SPI_USER2
          description: SPI USER control register 2
          addressOffset: 24
          size: 32
          resetValue: 2013265920
          fields:
            - name: SPI_USR_COMMAND_VALUE
              description: The value of  command. Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 16
              access: read-write
            - name: SPI_MST_REMPTY_ERR_END_EN
              description: "1: SPI transfer is ended when SPI TX AFIFO read empty error is valid in GP-SPI master FD/HD-mode. 0: SPI transfer is not ended when SPI TX AFIFO read empty error is valid in GP-SPI master FD/HD-mode."
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SPI_USR_COMMAND_BITLEN
              description: The length in bits of command phase. The register value shall be (bit_num-1). Can be configured in CONF state.
              bitOffset: 28
              bitWidth: 4
              access: read-write
      - register:
          name: SPI_MS_DLEN
          description: SPI data bit length control register
          addressOffset: 28
          size: 32
          fields:
            - name: SPI_MS_DATA_BITLEN
              description: The value of these bits is the configured SPI transmission data bit length in master mode DMA controlled transfer or CPU controlled transfer. The value is also the configured bit length in slave mode DMA RX controlled transfer. The register value shall be (bit_num-1). Can be configured in CONF state.
              bitOffset: 0
              bitWidth: 18
              access: read-write
      - register:
          name: SPI_MISC
          description: SPI misc register
          addressOffset: 32
          size: 32
          resetValue: 6
          fields:
            - name: SPI_CS0_DIS
              description: "SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 signal is from/to CS0 pin. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_CS1_DIS
              description: "SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 signal is from/to CS1 pin. Can be configured in CONF state."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_CS2_DIS
              description: "SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 signal is from/to CS2 pin. Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_CK_DIS
              description: "1: spi clk out disable,  0: spi clk out enable. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_MASTER_CS_POL
              description: "In the master mode the bits are the polarity of spi cs line, the value is equivalent to spi_cs ^ spi_master_cs_pol. Can be configured in CONF state."
              bitOffset: 7
              bitWidth: 3
              access: read-write
            - name: SPI_SLAVE_CS_POL
              description: "spi slave input cs polarity select. 1: inv  0: not change. Can be configured in CONF state."
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: SPI_CK_IDLE_EDGE
              description: "1: spi clk line is high when idle     0: spi clk line is low when idle. Can be configured in CONF state."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: SPI_CS_KEEP_ACTIVE
              description: spi cs line keep low when the bit is set. Can be configured in CONF state.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: SPI_QUAD_DIN_PIN_SWAP
              description: "1:  spi quad input swap enable  0:  spi quad input swap disable. Can be configured in CONF state."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_DIN_MODE
          description: SPI input delay mode configuration
          addressOffset: 36
          size: 32
          fields:
            - name: SPI_DIN0_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SPI_DIN1_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: SPI_DIN2_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: SPI_DIN3_MODE
              description: "the input signals are delayed by SPI module clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk. Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 2
              access: read-write
            - name: SPI_TIMING_HCLK_ACTIVE
              description: "1:enable hclk in SPI input timing module.  0: disable it. Can be configured in CONF state."
              bitOffset: 16
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_DIN_NUM
          description: SPI input delay number configuration
          addressOffset: 40
          size: 32
          fields:
            - name: SPI_DIN0_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SPI_DIN1_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: SPI_DIN2_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: SPI_DIN3_NUM
              description: "the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...  Can be configured in CONF state."
              bitOffset: 6
              bitWidth: 2
              access: read-write
      - register:
          name: SPI_DOUT_MODE
          description: SPI output delay mode configuration
          addressOffset: 44
          size: 32
          fields:
            - name: SPI_DOUT0_MODE
              description: "The output signal 0 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_DOUT1_MODE
              description: "The output signal 1 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_DOUT2_MODE
              description: "The output signal 2 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_DOUT3_MODE
              description: "The output signal 3 is delayed by the SPI module clock, 0: output without delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be configured in CONF state."
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_DMA_CONF
          description: SPI DMA control register
          addressOffset: 48
          size: 32
          resetValue: 3
          fields:
            - name: SPI_DMA_OUTFIFO_EMPTY
              description: "Records the status of DMA TX FIFO. 1: DMA TX FIFO is not ready for sending data. 0: DMA TX FIFO is ready for sending data."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SPI_DMA_INFIFO_FULL
              description: "Records the status of DMA RX FIFO. 1: DMA RX FIFO is not ready for receiving data. 0: DMA RX FIFO is ready for receiving data."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SPI_DMA_SLV_SEG_TRANS_EN
              description: "Enable dma segment transfer in spi dma half slave mode. 1: enable. 0: disable."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_RX_SEG_TRANS_CLR_EN
              description: "1: spi_dma_infifo_full_vld is cleared by spi slave cmd 5. 0: spi_dma_infifo_full_vld is cleared by spi_trans_done."
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_TX_SEG_TRANS_CLR_EN
              description: "1: spi_dma_outfifo_empty_vld is cleared by spi slave cmd 6. 0: spi_dma_outfifo_empty_vld is cleared by spi_trans_done."
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SPI_RX_EOF_EN
              description: "1: spi_dma_inlink_eof is set when the number of dma pushed data bytes is equal to the value of spi_slv/mst_dma_rd_bytelen[19:0] in spi dma transition.  0: spi_dma_inlink_eof is set by spi_trans_done in non-seg-trans or spi_dma_seg_trans_done in seg-trans."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SPI_DMA_RX_ENA
              description: Set this bit to enable SPI DMA controlled receive data mode.
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: SPI_DMA_TX_ENA
              description: Set this bit to enable SPI DMA controlled send data mode.
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: SPI_RX_AFIFO_RST
              description: "Set this bit to reset RX AFIFO, which is used to receive data in SPI master and slave mode transfer."
              bitOffset: 29
              bitWidth: 1
              access: write-only
            - name: SPI_BUF_AFIFO_RST
              description: "Set this bit to reset BUF TX AFIFO, which is used send data out in SPI slave CPU controlled mode transfer and master mode transfer."
              bitOffset: 30
              bitWidth: 1
              access: write-only
            - name: SPI_DMA_AFIFO_RST
              description: "Set this bit to reset DMA TX AFIFO, which is used to send data out in SPI slave DMA controlled mode transfer."
              bitOffset: 31
              bitWidth: 1
              access: write-only
      - register:
          name: SPI_DMA_INT_ENA
          description: SPI interrupt enable register
          addressOffset: 52
          size: 32
          fields:
            - name: SPI_DMA_INFIFO_FULL_ERR_INT_ENA
              description: The enable bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ENA
              description: The enable bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_EX_QPI_INT_ENA
              description: The enable bit for SPI slave Ex_QPI interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_EN_QPI_INT_ENA
              description: The enable bit for SPI slave En_QPI interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_CMD7_INT_ENA
              description: The enable bit for SPI slave CMD7 interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_CMD8_INT_ENA
              description: The enable bit for SPI slave CMD8 interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_CMD9_INT_ENA
              description: The enable bit for SPI slave CMD9 interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_CMDA_INT_ENA
              description: The enable bit for SPI slave CMDA interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_RD_DMA_DONE_INT_ENA
              description: The enable bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_WR_DMA_DONE_INT_ENA
              description: The enable bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_RD_BUF_DONE_INT_ENA
              description: The enable bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_WR_BUF_DONE_INT_ENA
              description: The enable bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SPI_TRANS_DONE_INT_ENA
              description: The enable bit for SPI_TRANS_DONE_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SPI_DMA_SEG_TRANS_DONE_INT_ENA
              description: The enable bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_BUF_ADDR_ERR_INT_ENA
              description: The enable bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_CMD_ERR_INT_ENA
              description: The enable bit for SPI_SLV_CMD_ERR_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SPI_MST_RX_AFIFO_WFULL_ERR_INT_ENA
              description: The enable bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ENA
              description: The enable bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SPI_APP2_INT_ENA
              description: The enable bit for SPI_APP2_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SPI_APP1_INT_ENA
              description: The enable bit for SPI_APP1_INT interrupt.
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_DMA_INT_CLR
          description: SPI interrupt clear register
          addressOffset: 56
          size: 32
          fields:
            - name: SPI_DMA_INFIFO_FULL_ERR_INT_CLR
              description: The clear bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SPI_DMA_OUTFIFO_EMPTY_ERR_INT_CLR
              description: The clear bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_EX_QPI_INT_CLR
              description: The clear bit for SPI slave Ex_QPI interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_EN_QPI_INT_CLR
              description: The clear bit for SPI slave En_QPI interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_CMD7_INT_CLR
              description: The clear bit for SPI slave CMD7 interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_CMD8_INT_CLR
              description: The clear bit for SPI slave CMD8 interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_CMD9_INT_CLR
              description: The clear bit for SPI slave CMD9 interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_CMDA_INT_CLR
              description: The clear bit for SPI slave CMDA interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_RD_DMA_DONE_INT_CLR
              description: The clear bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_WR_DMA_DONE_INT_CLR
              description: The clear bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_RD_BUF_DONE_INT_CLR
              description: The clear bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_WR_BUF_DONE_INT_CLR
              description: The clear bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: SPI_TRANS_DONE_INT_CLR
              description: The clear bit for SPI_TRANS_DONE_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: SPI_DMA_SEG_TRANS_DONE_INT_CLR
              description: The clear bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_BUF_ADDR_ERR_INT_CLR
              description: The clear bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_CMD_ERR_INT_CLR
              description: The clear bit for SPI_SLV_CMD_ERR_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: SPI_MST_RX_AFIFO_WFULL_ERR_INT_CLR
              description: The clear bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: SPI_MST_TX_AFIFO_REMPTY_ERR_INT_CLR
              description: The clear bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: SPI_APP2_INT_CLR
              description: The clear bit for SPI_APP2_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: SPI_APP1_INT_CLR
              description: The clear bit for SPI_APP1_INT interrupt.
              bitOffset: 20
              bitWidth: 1
              access: write-only
      - register:
          name: SPI_DMA_INT_RAW
          description: SPI interrupt raw register
          addressOffset: 60
          size: 32
          fields:
            - name: SPI_DMA_INFIFO_FULL_ERR_INT_RAW
              description: "1: The current data rate of DMA Rx is smaller than that of SPI, which will lose the receive data.  0: Others."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_DMA_OUTFIFO_EMPTY_ERR_INT_RAW
              description: "1: The current data rate of DMA TX is smaller than that of SPI. SPI will stop in master mode and send out all 0 in slave mode.  0: Others."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_EX_QPI_INT_RAW
              description: "The raw bit for SPI slave Ex_QPI interrupt. 1: SPI slave mode Ex_QPI transmission is ended. 0: Others."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_EN_QPI_INT_RAW
              description: "The raw bit for SPI slave En_QPI interrupt. 1: SPI slave mode En_QPI transmission is ended. 0: Others."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_CMD7_INT_RAW
              description: "The raw bit for SPI slave CMD7 interrupt. 1: SPI slave mode CMD7 transmission is ended. 0: Others."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_CMD8_INT_RAW
              description: "The raw bit for SPI slave CMD8 interrupt. 1: SPI slave mode CMD8 transmission is ended. 0: Others."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_CMD9_INT_RAW
              description: "The raw bit for SPI slave CMD9 interrupt. 1: SPI slave mode CMD9 transmission is ended. 0: Others."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_CMDA_INT_RAW
              description: "The raw bit for SPI slave CMDA interrupt. 1: SPI slave mode CMDA transmission is ended. 0: Others."
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_RD_DMA_DONE_INT_RAW
              description: "The raw bit for SPI_SLV_RD_DMA_DONE_INT interrupt. 1: SPI slave mode Rd_DMA transmission is ended. 0: Others."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_WR_DMA_DONE_INT_RAW
              description: "The raw bit for SPI_SLV_WR_DMA_DONE_INT interrupt. 1: SPI slave mode Wr_DMA transmission is ended. 0: Others."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_RD_BUF_DONE_INT_RAW
              description: "The raw bit for SPI_SLV_RD_BUF_DONE_INT interrupt. 1: SPI slave mode Rd_BUF transmission is ended. 0: Others."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_WR_BUF_DONE_INT_RAW
              description: "The raw bit for SPI_SLV_WR_BUF_DONE_INT interrupt. 1: SPI slave mode Wr_BUF transmission is ended. 0: Others."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SPI_TRANS_DONE_INT_RAW
              description: "The raw bit for SPI_TRANS_DONE_INT interrupt. 1: SPI master mode transmission is ended. 0: others."
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: SPI_DMA_SEG_TRANS_DONE_INT_RAW
              description: "The raw bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt. 1:  spi master DMA full-duplex/half-duplex seg-conf-trans ends or slave half-duplex seg-trans ends. And data has been pushed to corresponding memory.  0:  seg-conf-trans or seg-trans is not ended or not occurred."
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_BUF_ADDR_ERR_INT_RAW
              description: "The raw bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt. 1: The accessing data address of the current SPI slave mode CPU controlled FD, Wr_BUF or Rd_BUF transmission is bigger than 63. 0: Others."
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_CMD_ERR_INT_RAW
              description: "The raw bit for SPI_SLV_CMD_ERR_INT interrupt. 1: The slave command value in the current SPI slave HD mode transmission is not supported. 0: Others."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SPI_MST_RX_AFIFO_WFULL_ERR_INT_RAW
              description: "The raw bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt. 1: There is a RX AFIFO write-full error when SPI inputs data in master mode. 0: Others."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: SPI_MST_TX_AFIFO_REMPTY_ERR_INT_RAW
              description: "The raw bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt. 1: There is a TX BUF AFIFO read-empty error when SPI outputs data in master mode. 0: Others."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: SPI_APP2_INT_RAW
              description: The raw bit for SPI_APP2_INT interrupt. The value is only controlled by software.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SPI_APP1_INT_RAW
              description: The raw bit for SPI_APP1_INT interrupt. The value is only controlled by software.
              bitOffset: 20
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_DMA_INT_ST
          description: SPI interrupt status register
          addressOffset: 64
          size: 32
          fields:
            - name: SPI_DMA_INFIFO_FULL_ERR_INT_ST
              description: The status bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ST
              description: The status bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SPI_SLV_EX_QPI_INT_ST
              description: The status bit for SPI slave Ex_QPI interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: SPI_SLV_EN_QPI_INT_ST
              description: The status bit for SPI slave En_QPI interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SPI_SLV_CMD7_INT_ST
              description: The status bit for SPI slave CMD7 interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SPI_SLV_CMD8_INT_ST
              description: The status bit for SPI slave CMD8 interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: SPI_SLV_CMD9_INT_ST
              description: The status bit for SPI slave CMD9 interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: SPI_SLV_CMDA_INT_ST
              description: The status bit for SPI slave CMDA interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: SPI_SLV_RD_DMA_DONE_INT_ST
              description: The status bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SPI_SLV_WR_DMA_DONE_INT_ST
              description: The status bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SPI_SLV_RD_BUF_DONE_INT_ST
              description: The status bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: SPI_SLV_WR_BUF_DONE_INT_ST
              description: The status bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: SPI_TRANS_DONE_INT_ST
              description: The status bit for SPI_TRANS_DONE_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: SPI_DMA_SEG_TRANS_DONE_INT_ST
              description: The status bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: SPI_SLV_BUF_ADDR_ERR_INT_ST
              description: The status bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: SPI_SLV_CMD_ERR_INT_ST
              description: The status bit for SPI_SLV_CMD_ERR_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: SPI_MST_RX_AFIFO_WFULL_ERR_INT_ST
              description: The status bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ST
              description: The status bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: SPI_APP2_INT_ST
              description: The status bit for SPI_APP2_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: read-only
            - name: SPI_APP1_INT_ST
              description: The status bit for SPI_APP1_INT interrupt.
              bitOffset: 20
              bitWidth: 1
              access: read-only
      - register:
          name: SPI_DMA_INT_SET
          description: SPI interrupt software set register
          addressOffset: 68
          size: 32
          fields:
            - name: SPI_DMA_INFIFO_FULL_ERR_INT_SET
              description: The software set bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SPI_DMA_OUTFIFO_EMPTY_ERR_INT_SET
              description: The software set bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_EX_QPI_INT_SET
              description: The software set bit for SPI slave Ex_QPI interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_EN_QPI_INT_SET
              description: The software set bit for SPI slave En_QPI interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_CMD7_INT_SET
              description: The software set bit for SPI slave CMD7 interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_CMD8_INT_SET
              description: The software set bit for SPI slave CMD8 interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_CMD9_INT_SET
              description: The software set bit for SPI slave CMD9 interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_CMDA_INT_SET
              description: The software set bit for SPI slave CMDA interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_RD_DMA_DONE_INT_SET
              description: The software set bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_WR_DMA_DONE_INT_SET
              description: The software set bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_RD_BUF_DONE_INT_SET
              description: The software set bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_WR_BUF_DONE_INT_SET
              description: The software set bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: SPI_TRANS_DONE_INT_SET
              description: The software set bit for SPI_TRANS_DONE_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: SPI_DMA_SEG_TRANS_DONE_INT_SET
              description: The software set bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_BUF_ADDR_ERR_INT_SET
              description: The software set bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: SPI_SLV_CMD_ERR_INT_SET
              description: The software set bit for SPI_SLV_CMD_ERR_INT interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: SPI_MST_RX_AFIFO_WFULL_ERR_INT_SET
              description: The software set bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: SPI_MST_TX_AFIFO_REMPTY_ERR_INT_SET
              description: The software set bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: SPI_APP2_INT_SET
              description: The software set bit for SPI_APP2_INT interrupt.
              bitOffset: 19
              bitWidth: 1
              access: write-only
            - name: SPI_APP1_INT_SET
              description: The software set bit for SPI_APP1_INT interrupt.
              bitOffset: 20
              bitWidth: 1
              access: write-only
      - register:
          name: SPI_W0
          description: SPI CPU-controlled buffer0
          addressOffset: 152
          size: 32
          fields:
            - name: SPI_BUF0
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W1
          description: SPI CPU-controlled buffer1
          addressOffset: 156
          size: 32
          fields:
            - name: SPI_BUF1
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W2
          description: SPI CPU-controlled buffer2
          addressOffset: 160
          size: 32
          fields:
            - name: SPI_BUF2
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W3
          description: SPI CPU-controlled buffer3
          addressOffset: 164
          size: 32
          fields:
            - name: SPI_BUF3
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W4
          description: SPI CPU-controlled buffer4
          addressOffset: 168
          size: 32
          fields:
            - name: SPI_BUF4
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W5
          description: SPI CPU-controlled buffer5
          addressOffset: 172
          size: 32
          fields:
            - name: SPI_BUF5
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W6
          description: SPI CPU-controlled buffer6
          addressOffset: 176
          size: 32
          fields:
            - name: SPI_BUF6
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W7
          description: SPI CPU-controlled buffer7
          addressOffset: 180
          size: 32
          fields:
            - name: SPI_BUF7
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W8
          description: SPI CPU-controlled buffer8
          addressOffset: 184
          size: 32
          fields:
            - name: SPI_BUF8
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W9
          description: SPI CPU-controlled buffer9
          addressOffset: 188
          size: 32
          fields:
            - name: SPI_BUF9
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W10
          description: SPI CPU-controlled buffer10
          addressOffset: 192
          size: 32
          fields:
            - name: SPI_BUF10
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W11
          description: SPI CPU-controlled buffer11
          addressOffset: 196
          size: 32
          fields:
            - name: SPI_BUF11
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W12
          description: SPI CPU-controlled buffer12
          addressOffset: 200
          size: 32
          fields:
            - name: SPI_BUF12
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W13
          description: SPI CPU-controlled buffer13
          addressOffset: 204
          size: 32
          fields:
            - name: SPI_BUF13
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W14
          description: SPI CPU-controlled buffer14
          addressOffset: 208
          size: 32
          fields:
            - name: SPI_BUF14
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_W15
          description: SPI CPU-controlled buffer15
          addressOffset: 212
          size: 32
          fields:
            - name: SPI_BUF15
              description: data buffer
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: SPI_SLAVE
          description: SPI slave control register
          addressOffset: 224
          size: 32
          fields:
            - name: SPI_CLK_MODE
              description: "SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on. Can be configured in CONF state."
              bitOffset: 0
              bitWidth: 2
              access: read-write
            - name: SPI_CLK_MODE_13
              description: "{CPOL, CPHA},1: support spi clk mode 1 and 3, first edge output data B[0]/B[7].  0: support spi clk mode 0 and 2, first edge output data B[1]/B[6]."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SPI_RSCK_DATA_OUT
              description: "It saves half a cycle when tsck is the same as rsck. 1: output data at rsck posedge   0: output data at tsck posedge"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_RDDMA_BITLEN_EN
              description: "1: SPI_SLV_DATA_BITLEN stores data bit length of master-read-slave data length in DMA controlled mode(Rd_DMA). 0: others"
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_WRDMA_BITLEN_EN
              description: "1: SPI_SLV_DATA_BITLEN stores data bit length of master-write-to-slave data length in DMA controlled mode(Wr_DMA). 0: others"
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_RDBUF_BITLEN_EN
              description: "1: SPI_SLV_DATA_BITLEN stores data bit length of master-read-slave data length in CPU controlled mode(Rd_BUF). 0: others"
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_WRBUF_BITLEN_EN
              description: "1: SPI_SLV_DATA_BITLEN stores data bit length of master-write-to-slave data length in CPU controlled mode(Wr_BUF). 0: others"
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: SPI_SLV_LAST_BYTE_STRB
              description: Represents the effective bit of the last received data byte in SPI slave FD and HD mode.
              bitOffset: 12
              bitWidth: 8
              access: read-only
            - name: MODE
              description: "Set SPI work mode. 1: slave mode 0: master mode."
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: SPI_SOFT_RESET
              description: "Software reset enable, reset the spi clock line cs line and data lines. Can be configured in CONF state."
              bitOffset: 27
              bitWidth: 1
              access: write-only
            - name: SPI_MST_FD_WAIT_DMA_TX_DATA
              description: "In master full-duplex mode, 1: GP-SPI will wait DMA TX data is ready before starting SPI transfer. 0: GP-SPI does not wait DMA TX data before starting SPI transfer."
              bitOffset: 29
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_SLAVE1
          description: SPI slave control register 1
          addressOffset: 228
          size: 32
          fields:
            - name: SPI_SLV_DATA_BITLEN
              description: The transferred data bit length in SPI slave FD and HD mode.
              bitOffset: 0
              bitWidth: 18
              access: read-write
            - name: SPI_SLV_LAST_COMMAND
              description: In the slave mode it is the value of command.
              bitOffset: 18
              bitWidth: 8
              access: read-write
            - name: SPI_SLV_LAST_ADDR
              description: In the slave mode it is the value of address.
              bitOffset: 26
              bitWidth: 6
              access: read-write
      - register:
          name: SPI_CLK_GATE
          description: SPI module clock and register clock control
          addressOffset: 232
          size: 32
          fields:
            - name: SPI_CLK_EN
              description: Set this bit to enable clk gate
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SPI_MST_CLK_ACTIVE
              description: Set this bit to power on the SPI module clock.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SPI_MST_CLK_SEL
              description: "This bit is used to select SPI module clock source in master mode. 1: PLL_CLK_80M. 0: XTAL CLK."
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: SPI_DATE
          description: Version control
          addressOffset: 240
          size: 32
          resetValue: 35680770
          fields:
            - name: SPI_DATE
              description: SPI register version.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: SYSTIMER
    description: System Timer
    groupName: SYSTIMER
    baseAddress: 1343102976
    addressBlock:
      - offset: 0
        size: 144
        usage: registers
    interrupt:
      - name: SYSTIMER_TARGET0
        value: 53
      - name: SYSTIMER_TARGET1
        value: 54
      - name: SYSTIMER_TARGET2
        value: 55
    registers:
      - register:
          name: CONF
          description: Configure system timer clock
          addressOffset: 0
          size: 32
          resetValue: 1174405120
          fields:
            - name: SYSTIMER_CLK_FO
              description: systimer clock force on
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: ETM_EN
              description: "enable systimer's etm task and event"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TARGET2_WORK_EN
              description: target2 work enable
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TARGET1_WORK_EN
              description: target1 work enable
              bitOffset: 23
              bitWidth: 1
              access: read-write
            - name: TARGET0_WORK_EN
              description: target0 work enable
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT1_CORE1_STALL_EN
              description: If timer unit1 is stalled when core1 stalled
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT1_CORE0_STALL_EN
              description: If timer unit1 is stalled when core0 stalled
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT0_CORE1_STALL_EN
              description: If timer unit0 is stalled when core1 stalled
              bitOffset: 27
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT0_CORE0_STALL_EN
              description: If timer unit0 is stalled when core0 stalled
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT1_WORK_EN
              description: timer unit1 work enable
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: TIMER_UNIT0_WORK_EN
              description: timer unit0 work enable
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: register file clk gating
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: UNIT0_OP
          description: system timer unit0 value update register
          addressOffset: 4
          size: 32
          fields:
            - name: TIMER_UNIT0_VALUE_VALID
              description: timer value is sync and valid
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: TIMER_UNIT0_UPDATE
              description: update timer_unit0
              bitOffset: 30
              bitWidth: 1
              access: write-only
      - register:
          name: UNIT1_OP
          description: system timer unit1 value update register
          addressOffset: 8
          size: 32
          fields:
            - name: TIMER_UNIT1_VALUE_VALID
              description: timer value is sync and valid
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: TIMER_UNIT1_UPDATE
              description: update timer unit1
              bitOffset: 30
              bitWidth: 1
              access: write-only
      - register:
          name: UNIT0_LOAD_HI
          description: system timer unit0 value high load register
          addressOffset: 12
          size: 32
          fields:
            - name: TIMER_UNIT0_LOAD_HI
              description: timer unit0 load high 20 bits
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: UNIT0_LOAD_LO
          description: system timer unit0 value low load register
          addressOffset: 16
          size: 32
          fields:
            - name: TIMER_UNIT0_LOAD_LO
              description: timer unit0 load low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: UNIT1_LOAD_HI
          description: system timer unit1 value high load register
          addressOffset: 20
          size: 32
          fields:
            - name: TIMER_UNIT1_LOAD_HI
              description: timer unit1 load high 20 bits
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: UNIT1_LOAD_LO
          description: system timer unit1 value low load register
          addressOffset: 24
          size: 32
          fields:
            - name: TIMER_UNIT1_LOAD_LO
              description: timer unit1 load low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TARGET0_HI
          description: system timer comp0 value high register
          addressOffset: 28
          size: 32
          fields:
            - name: TIMER_TARGET0_HI
              description: timer taget0 high 20 bits
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: TARGET0_LO
          description: system timer comp0 value low register
          addressOffset: 32
          size: 32
          fields:
            - name: TIMER_TARGET0_LO
              description: timer taget0 low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TARGET1_HI
          description: system timer comp1 value high register
          addressOffset: 36
          size: 32
          fields:
            - name: TIMER_TARGET1_HI
              description: timer taget1 high 20 bits
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: TARGET1_LO
          description: system timer comp1 value low register
          addressOffset: 40
          size: 32
          fields:
            - name: TIMER_TARGET1_LO
              description: timer taget1 low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TARGET2_HI
          description: system timer comp2 value high register
          addressOffset: 44
          size: 32
          fields:
            - name: TIMER_TARGET2_HI
              description: timer taget2 high 20 bits
              bitOffset: 0
              bitWidth: 20
              access: read-write
      - register:
          name: TARGET2_LO
          description: system timer comp2 value low register
          addressOffset: 48
          size: 32
          fields:
            - name: TIMER_TARGET2_LO
              description: timer taget2 low 32 bits
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: TARGET0_CONF
          description: system timer comp0 target mode register
          addressOffset: 52
          size: 32
          fields:
            - name: TARGET0_PERIOD
              description: target0 period
              bitOffset: 0
              bitWidth: 26
              access: read-write
            - name: TARGET0_PERIOD_MODE
              description: Set target0 to period mode
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TARGET0_TIMER_UNIT_SEL
              description: select which unit to compare
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TARGET1_CONF
          description: system timer comp1 target mode register
          addressOffset: 56
          size: 32
          fields:
            - name: TARGET1_PERIOD
              description: target1 period
              bitOffset: 0
              bitWidth: 26
              access: read-write
            - name: TARGET1_PERIOD_MODE
              description: Set target1 to period mode
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TARGET1_TIMER_UNIT_SEL
              description: select which unit to compare
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TARGET2_CONF
          description: system timer comp2 target mode register
          addressOffset: 60
          size: 32
          fields:
            - name: TARGET2_PERIOD
              description: target2 period
              bitOffset: 0
              bitWidth: 26
              access: read-write
            - name: TARGET2_PERIOD_MODE
              description: Set target2 to period mode
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: TARGET2_TIMER_UNIT_SEL
              description: select which unit to compare
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: UNIT0_VALUE_HI
          description: system timer unit0 value high register
          addressOffset: 64
          size: 32
          fields:
            - name: TIMER_UNIT0_VALUE_HI
              description: timer read value high 20bits
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: UNIT0_VALUE_LO
          description: system timer unit0 value low register
          addressOffset: 68
          size: 32
          fields:
            - name: TIMER_UNIT0_VALUE_LO
              description: timer read value low 32bits
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: UNIT1_VALUE_HI
          description: system timer unit1 value high register
          addressOffset: 72
          size: 32
          fields:
            - name: TIMER_UNIT1_VALUE_HI
              description: timer read value high 20bits
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: UNIT1_VALUE_LO
          description: system timer unit1 value low register
          addressOffset: 76
          size: 32
          fields:
            - name: TIMER_UNIT1_VALUE_LO
              description: timer read value low 32bits
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: COMP0_LOAD
          description: system timer comp0 conf sync register
          addressOffset: 80
          size: 32
          fields:
            - name: TIMER_COMP0_LOAD
              description: timer comp0 sync enable signal
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: COMP1_LOAD
          description: system timer comp1 conf sync register
          addressOffset: 84
          size: 32
          fields:
            - name: TIMER_COMP1_LOAD
              description: timer comp1 sync enable signal
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: COMP2_LOAD
          description: system timer comp2 conf sync register
          addressOffset: 88
          size: 32
          fields:
            - name: TIMER_COMP2_LOAD
              description: timer comp2 sync enable signal
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: UNIT0_LOAD
          description: system timer unit0 conf sync register
          addressOffset: 92
          size: 32
          fields:
            - name: TIMER_UNIT0_LOAD
              description: timer unit0 sync enable signal
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: UNIT1_LOAD
          description: system timer unit1 conf sync register
          addressOffset: 96
          size: 32
          fields:
            - name: TIMER_UNIT1_LOAD
              description: timer unit1 sync enable signal
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ENA
          description: systimer interrupt enable register
          addressOffset: 100
          size: 32
          fields:
            - name: TARGET0_INT_ENA
              description: interupt0 enable
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TARGET1_INT_ENA
              description: interupt1 enable
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TARGET2_INT_ENA
              description: interupt2 enable
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: systimer interrupt raw register
          addressOffset: 104
          size: 32
          fields:
            - name: TARGET0_INT_RAW
              description: interupt0 raw
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TARGET1_INT_RAW
              description: interupt1 raw
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TARGET2_INT_RAW
              description: interupt2 raw
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: systimer interrupt clear register
          addressOffset: 108
          size: 32
          fields:
            - name: TARGET0_INT_CLR
              description: interupt0 clear
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TARGET1_INT_CLR
              description: interupt1 clear
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: TARGET2_INT_CLR
              description: interupt2 clear
              bitOffset: 2
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ST
          description: systimer interrupt status register
          addressOffset: 112
          size: 32
          fields:
            - name: TARGET0_INT_ST
              description: interupt0 status
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TARGET1_INT_ST
              description: interupt1 status
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TARGET2_INT_ST
              description: interupt2 status
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: REAL_TARGET0_LO
          description: system timer comp0 actual target value low register
          addressOffset: 116
          size: 32
          fields:
            - name: TARGET0_LO_RO
              description: actual target value value low 32bits
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: REAL_TARGET0_HI
          description: system timer comp0 actual target value high register
          addressOffset: 120
          size: 32
          fields:
            - name: TARGET0_HI_RO
              description: actual target value value high 20bits
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: REAL_TARGET1_LO
          description: system timer comp1 actual target value low register
          addressOffset: 124
          size: 32
          fields:
            - name: TARGET1_LO_RO
              description: actual target value value low 32bits
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: REAL_TARGET1_HI
          description: system timer comp1 actual target value high register
          addressOffset: 128
          size: 32
          fields:
            - name: TARGET1_HI_RO
              description: actual target value value high 20bits
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: REAL_TARGET2_LO
          description: system timer comp2 actual target value low register
          addressOffset: 132
          size: 32
          fields:
            - name: TARGET2_LO_RO
              description: actual target value value low 32bits
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: REAL_TARGET2_HI
          description: system timer comp2 actual target value high register
          addressOffset: 136
          size: 32
          fields:
            - name: TARGET2_HI_RO
              description: actual target value value high 20bits
              bitOffset: 0
              bitWidth: 20
              access: read-only
      - register:
          name: DATE
          description: system timer version control register
          addressOffset: 252
          size: 32
          resetValue: 35655795
          fields:
            - name: DATE
              description: systimer register version
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: TIMG0
    description: Timer Group 0
    groupName: TIMG
    baseAddress: 1342971904
    addressBlock:
      - offset: 0
        size: 140
        usage: registers
    interrupt:
      - name: TG0_T0
        value: 46
      - name: TG0_T1
        value: 47
      - name: TG0_WDT
        value: 48
    registers:
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sCONFIG
          description: Timer %s configuration register
          addressOffset: 0
          size: 32
          resetValue: 1610620928
          fields:
            - name: USE_XTAL
              description: "1: Use XTAL_CLK as the source clock of timer group. 0: Use APB_CLK as the source clock of timer group."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: ALARM_EN
              description: "When set, the alarm is enabled. This bit is automatically cleared once an\nalarm occurs."
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DIVCNT_RST
              description: "When set, Timer %s 's clock divider counter will be reset."
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: DIVIDER
              description: Timer %s clock (T%s_clk) prescaler value.
              bitOffset: 13
              bitWidth: 16
              access: read-write
            - name: AUTORELOAD
              description: "When set, timer %s auto-reload at alarm is enabled."
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: INCREASE
              description: "When set, the timer %s time-base counter will increment every clock tick. When\ncleared, the timer %s time-base counter will decrement."
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: EN
              description: "When set, the timer %s time-base counter is enabled."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sLO
          description: "Timer %s current value, low 32 bits"
          addressOffset: 4
          size: 32
          fields:
            - name: LO
              description: "After writing to TIMG_T%sUPDATE_REG, the low 32 bits of the time-base counter\nof timer %s can be read here."
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sHI
          description: "Timer %s current value, high 22 bits"
          addressOffset: 8
          size: 32
          fields:
            - name: HI
              description: "After writing to TIMG_T%sUPDATE_REG, the high 22 bits of the time-base counter\nof timer %s can be read here."
              bitOffset: 0
              bitWidth: 22
              access: read-only
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sUPDATE
          description: Write to copy current timer value to TIMGn_T%s_(LO/HI)_REG
          addressOffset: 12
          size: 32
          fields:
            - name: UPDATE
              description: "After writing 0 or 1 to TIMG_T%sUPDATE_REG, the counter value is latched."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sALARMLO
          description: "Timer %s alarm value, low 32 bits"
          addressOffset: 16
          size: 32
          fields:
            - name: ALARM_LO
              description: "Timer %s alarm trigger time-base counter value, low 32 bits."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sALARMHI
          description: "Timer %s alarm value, high bits"
          addressOffset: 20
          size: 32
          fields:
            - name: ALARM_HI
              description: "Timer %s alarm trigger time-base counter value, high 22 bits."
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sLOADLO
          description: "Timer %s reload value, low 32 bits"
          addressOffset: 24
          size: 32
          fields:
            - name: LOAD_LO
              description: "Low 32 bits of the value that a reload will load onto timer %s time-base\nCounter."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sLOADHI
          description: "Timer %s reload value, high 22 bits"
          addressOffset: 28
          size: 32
          fields:
            - name: LOAD_HI
              description: "High 22 bits of the value that a reload will load onto timer %s time-base\ncounter."
              bitOffset: 0
              bitWidth: 22
              access: read-write
      - register:
          dim: 2
          dimIncrement: 36
          name: T%sLOAD
          description: Write to reload timer from TIMG_T%s_(LOADLOLOADHI)_REG
          addressOffset: 32
          size: 32
          fields:
            - name: LOAD
              description: Write any value to trigger a timer %s time-base counter reload.
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: WDTCONFIG0
          description: Watchdog timer configuration register
          addressOffset: 72
          size: 32
          resetValue: 311296
          fields:
            - name: WDT_APPCPU_RESET_EN
              description: WDT reset CPU enable.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: WDT_PROCPU_RESET_EN
              description: WDT reset CPU enable.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: WDT_FLASHBOOT_MOD_EN
              description: "When set, Flash boot protection is enabled."
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: WDT_SYS_RESET_LENGTH
              description: "System reset signal length selection. 0: 100 ns, 1: 200 ns,\n2: 300 ns, 3: 400 ns, 4: 500 ns, 5: 800 ns, 6: 1.6 us, 7: 3.2 us."
              bitOffset: 15
              bitWidth: 3
              access: read-write
            - name: WDT_CPU_RESET_LENGTH
              description: "CPU reset signal length selection. 0: 100 ns, 1: 200 ns,\n2: 300 ns, 3: 400 ns, 4: 500 ns, 5: 800 ns, 6: 1.6 us, 7: 3.2 us."
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: WDT_USE_XTAL
              description: "choose WDT clock:0-apb_clk, 1-xtal_clk."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: WDT_CONF_UPDATE_EN
              description: update the WDT configuration registers
              bitOffset: 22
              bitWidth: 1
              access: write-only
            - name: WDT_STG3
              description: "Stage 3 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system."
              bitOffset: 23
              bitWidth: 2
              access: read-write
            - name: WDT_STG2
              description: "Stage 2 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system."
              bitOffset: 25
              bitWidth: 2
              access: read-write
            - name: WDT_STG1
              description: "Stage 1 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system."
              bitOffset: 27
              bitWidth: 2
              access: read-write
            - name: WDT_STG0
              description: "Stage 0 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system."
              bitOffset: 29
              bitWidth: 2
              access: read-write
            - name: WDT_EN
              description: "When set, MWDT is enabled."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: WDTCONFIG1
          description: Watchdog timer prescaler register
          addressOffset: 76
          size: 32
          resetValue: 65536
          fields:
            - name: WDT_DIVCNT_RST
              description: "When set, WDT 's clock divider counter will be reset."
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: WDT_CLK_PRESCALE
              description: "MWDT clock prescaler value. MWDT clock period = 12.5 ns *\nTIMG_WDT_CLK_PRESCALE."
              bitOffset: 16
              bitWidth: 16
              access: read-write
      - register:
          name: WDTCONFIG2
          description: Watchdog timer stage 0 timeout value
          addressOffset: 80
          size: 32
          resetValue: 26000000
          fields:
            - name: WDT_STG0_HOLD
              description: "Stage 0 timeout value, in MWDT clock cycles."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG3
          description: Watchdog timer stage 1 timeout value
          addressOffset: 84
          size: 32
          resetValue: 134217727
          fields:
            - name: WDT_STG1_HOLD
              description: "Stage 1 timeout value, in MWDT clock cycles."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG4
          description: Watchdog timer stage 2 timeout value
          addressOffset: 88
          size: 32
          resetValue: 1048575
          fields:
            - name: WDT_STG2_HOLD
              description: "Stage 2 timeout value, in MWDT clock cycles."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTCONFIG5
          description: Watchdog timer stage 3 timeout value
          addressOffset: 92
          size: 32
          resetValue: 1048575
          fields:
            - name: WDT_STG3_HOLD
              description: "Stage 3 timeout value, in MWDT clock cycles."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: WDTFEED
          description: Write to feed the watchdog timer
          addressOffset: 96
          size: 32
          fields:
            - name: WDT_FEED
              description: Write any value to feed the MWDT. (WO)
              bitOffset: 0
              bitWidth: 32
              access: write-only
      - register:
          name: WDTWPROTECT
          description: Watchdog write protect register
          addressOffset: 100
          size: 32
          resetValue: 1356348065
          fields:
            - name: WDT_WKEY
              description: "If the register contains a different value than its reset value, write\nprotection is enabled."
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RTCCALICFG
          description: RTC calibration configure register
          addressOffset: 104
          size: 32
          resetValue: 69632
          fields:
            - name: RTC_CALI_START_CYCLING
              description: "0: one-shot frequency calculation,1: periodic frequency calculation,"
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: RTC_CALI_CLK_SEL
              description: "0:rtc slow clock. 1:clk_8m, 2:xtal_32k."
              bitOffset: 13
              bitWidth: 2
              access: read-write
            - name: RTC_CALI_RDY
              description: indicate one-shot frequency calculation is done.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: RTC_CALI_MAX
              description: "Configure the time to calculate RTC slow clock's frequency."
              bitOffset: 16
              bitWidth: 15
              access: read-write
            - name: RTC_CALI_START
              description: Set this bit to start one-shot frequency calculation.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: RTCCALICFG1
          description: RTC calibration configure1 register
          addressOffset: 108
          size: 32
          fields:
            - name: RTC_CALI_CYCLING_DATA_VLD
              description: indicate periodic frequency calculation is done.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: RTC_CALI_VALUE
              description: "When one-shot or periodic frequency calculation is done, read this value to calculate RTC slow clock's frequency."
              bitOffset: 7
              bitWidth: 25
              access: read-only
      - register:
          name: INT_ENA_TIMERS
          description: Interrupt enable bits
          addressOffset: 112
          size: 32
          fields:
            - name: T0_INT_ENA
              description: The interrupt enable bit for the TIMG_T0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: T1_INT_ENA
              description: The interrupt enable bit for the TIMG_T1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: WDT_INT_ENA
              description: The interrupt enable bit for the TIMG_WDT_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW_TIMERS
          description: Raw interrupt status
          addressOffset: 116
          size: 32
          fields:
            - name: T0_INT_RAW
              description: The raw interrupt status bit for the TIMG_T0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: T1_INT_RAW
              description: The raw interrupt status bit for the TIMG_T1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: WDT_INT_RAW
              description: The raw interrupt status bit for the TIMG_WDT_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ST_TIMERS
          description: Masked interrupt status
          addressOffset: 120
          size: 32
          fields:
            - name: T0_INT_ST
              description: The masked interrupt status bit for the TIMG_T0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: T1_INT_ST
              description: The masked interrupt status bit for the TIMG_T1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: WDT_INT_ST
              description: The masked interrupt status bit for the TIMG_WDT_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: INT_CLR_TIMERS
          description: Interrupt clear bits
          addressOffset: 124
          size: 32
          fields:
            - name: T0_INT_CLR
              description: Set this bit to clear the TIMG_T0_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: T1_INT_CLR
              description: Set this bit to clear the TIMG_T1_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: WDT_INT_CLR
              description: Set this bit to clear the TIMG_WDT_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
      - register:
          name: RTCCALICFG2
          description: Timer group calibration register
          addressOffset: 128
          size: 32
          resetValue: 4294967192
          fields:
            - name: RTC_CALI_TIMEOUT
              description: RTC calibration timeout indicator
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: RTC_CALI_TIMEOUT_RST_CNT
              description: Cycles that release calibration timeout reset
              bitOffset: 3
              bitWidth: 4
              access: read-write
            - name: RTC_CALI_TIMEOUT_THRES
              description: "Threshold value for the RTC calibration timer. If the calibration timer's value exceeds this threshold, a timeout is triggered."
              bitOffset: 7
              bitWidth: 25
              access: read-write
      - register:
          name: NTIMERS_DATE
          description: Timer version control register
          addressOffset: 248
          size: 32
          resetValue: 35688770
          fields:
            - name: NTIMGS_DATE
              description: Timer version control register
              bitOffset: 0
              bitWidth: 28
              access: read-write
      - register:
          name: REGCLK
          description: Timer group clock gate register
          addressOffset: 252
          size: 32
          resetValue: 1879048192
          fields:
            - name: ETM_EN
              description: "enable timer's etm task and event"
              bitOffset: 28
              bitWidth: 1
              access: read-write
            - name: WDT_CLK_IS_ACTIVE
              description: "enable WDT's clock"
              bitOffset: 29
              bitWidth: 1
              access: read-write
            - name: TIMER_CLK_IS_ACTIVE
              description: "enable Timer 30's clock"
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "Register clock gate signal. 1: Registers can be read and written to by software. 0: Registers can not be read or written to by software."
              bitOffset: 31
              bitWidth: 1
              access: read-write
  - name: TIMG1
    description: Timer Group 1
    baseAddress: 1342976000
    interrupt:
      - name: TG1_T0
        value: 49
      - name: TG1_T1
        value: 50
      - name: TG1_WDT
        value: 51
    derivedFrom: TIMG0
  - name: TRACE0
    description: TRACE0 Peripheral
    groupName: TRACE
    baseAddress: 1072709632
    addressBlock:
      - offset: 0
        size: 76
        usage: registers
    registers:
      - register:
          name: MEM_START_ADDR
          description: mem start addr
          addressOffset: 0
          size: 32
          fields:
            - name: MEM_START_ADDR
              description: The start address of trace memory
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: MEM_END_ADDR
          description: mem end addr
          addressOffset: 4
          size: 32
          resetValue: 4294967295
          fields:
            - name: MEM_END_ADDR
              description: The end address of trace memory
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: MEM_CURRENT_ADDR
          description: mem current addr
          addressOffset: 8
          size: 32
          fields:
            - name: MEM_CURRENT_ADDR
              description: "current_mem_addr,indicate that next writing addr"
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: MEM_ADDR_UPDATE
          description: mem addr update
          addressOffset: 12
          size: 32
          fields:
            - name: MEM_CURRENT_ADDR_UPDATE
              description: "when set, the  will \\hyperref[fielddesc:TRACEMEMCURRENTADDR]{TRACE_MEM_CURRENT_ADDR} update to \\hyperref[fielddesc:TRACEMEMSTARTADDR]{TRACE_MEM_START_ADDR}."
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: FIFO_STATUS
          description: fifo status register
          addressOffset: 16
          size: 32
          resetValue: 1
          fields:
            - name: FIFO_EMPTY
              description: "Represent whether the fifo is empty. \\\\1: empty \\\\0: not empty"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: WORK_STATUS
              description: "Represent trace work status: \\\\0: idle state \\\\1: working state\\\\ 2: wait state due to hart halted or havereset \\\\3: lost state"
              bitOffset: 1
              bitWidth: 2
              access: read-only
      - register:
          name: INTR_ENA
          description: interrupt enable register
          addressOffset: 20
          size: 32
          fields:
            - name: FIFO_OVERFLOW_INTR_ENA
              description: Set 1 enable fifo_overflow interrupt
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MEM_FULL_INTR_ENA
              description: Set 1 enable mem_full interrupt
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: INTR_RAW
          description: interrupt status register
          addressOffset: 24
          size: 32
          fields:
            - name: FIFO_OVERFLOW_INTR_RAW
              description: fifo_overflow interrupt status
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: MEM_FULL_INTR_RAW
              description: mem_full interrupt status
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: INTR_CLR
          description: interrupt clear register
          addressOffset: 28
          size: 32
          fields:
            - name: FIFO_OVERFLOW_INTR_CLR
              description: Set 1 clear fifo overflow interrupt
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: MEM_FULL_INTR_CLR
              description: Set 1 clear mem full interrupt
              bitOffset: 1
              bitWidth: 1
              access: write-only
      - register:
          name: TRIGGER
          description: trigger register
          addressOffset: 32
          size: 32
          resetValue: 12
          fields:
            - name: "ON"
              description: "Configure whether or not start trace.\\\\1: start trace \\\\0: invalid\\\\"
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: "OFF"
              description: "Configure whether or not stop trace.\\\\1: stop trace \\\\0: invalid\\\\"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: MEM_LOOP
              description: "Configure memory loop mode. \\\\1: trace will loop wrtie trace_mem. \\\\0: when mem_current_addr at mem_end_addr, it will stop at the mem_end_addr\\\\"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RESTART_ENA
              description: "Configure whether or not enable auto-restart.\\\\1: enable\\\\0: disable\\\\"
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: CONFIG
          description: trace configuration register
          addressOffset: 36
          size: 32
          fields:
            - name: DM_TRIGGER_ENA
              description: "Configure whether or not enable cpu trigger action.\\\\1: enable\\\\0:disable\\\\"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RESET_ENA
              description: "Configure whether or not enable trace cpu haverest, when enabeld, if cpu have reset, the encoder will output a packet to report the address of the last instruction, and upon reset deassertion, the encoder start again.\\\\1: enabeld\\\\0: disabled\\\\"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: HALT_ENA
              description: "Configure whether or not enable trace cpu is halted, when enabeld, if the cpu halted, the encoder will output a packet to report the address of the last instruction, and upon halted deassertion, the encoder start again.When disabled, encoder will not report the last address before halted and first address after halted, cpu halted information will not be tracked. \\\\1: enabeld\\\\0: disabled\\\\"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: STALL_ENA
              description: "Configure whether or not enable stall cpu. When enabled, when the fifo almost full, the cpu will be stalled until the packets is able to write to fifo.\\\\1: enabled.\\\\0: disabled\\\\"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: FULL_ADDRESS
              description: "Configure whether or not enable full-address mode.\\\\1: full address mode.\\\\0: delta address mode\\\\"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: IMPLICIT_EXCEPT
              description: "Configure whether or not enabel implicit exception mode. When enabled,, do not sent exception address, only exception cause in exception packets.\\\\1: enabled\\\\0: disabled\\\\"
              bitOffset: 5
              bitWidth: 1
              access: read-write
      - register:
          name: FILTER_CONTROL
          description: filter control register
          addressOffset: 40
          size: 32
          fields:
            - name: FILTER_EN
              description: "Configure whether or not enable filter unit. \\\\1: enable filter.\\\\ 0: always match"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MATCH_COMP
              description: "when set, the comparator must be high in order for the filter to match"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MATCH_PRIVILEGE
              description: "when set, match privilege levels specified by \\hyperref[fielddesc:TRACEMATCHCHOICEPRIVILEGE]{TRACE_MATCH_CHOICE_PRIVILEGE}."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: MATCH_ECAUSE
              description: "when set, start matching from exception cause codes specified by \\hyperref[fielddesc:TRACEMATCHCHOICEECAUSE]{TRACE_MATCH_CHOICE_ECAUSE}, and stop matching upon return from the 1st matching exception."
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: MATCH_INTERRUPT
              description: "when set, start matching from a trap with the interrupt level codes specified by \\hyperref[fielddesc:TRACEMATCHVALUEINTERRUPT]{TRACE_MATCH_VALUE_INTERRUPT}, and stop matching upon return from the 1st matching trap."
              bitOffset: 4
              bitWidth: 1
              access: read-write
      - register:
          name: FILTER_MATCH_CONTROL
          description: filter match control register
          addressOffset: 44
          size: 32
          fields:
            - name: MATCH_CHOICE_PRIVILEGE
              description: "Select match which privilege level when \\hyperref[fielddesc:TRACEMATCHPRIVILEGE]{TRACE_MATCH_PRIVILEGE} is set. \\\\1: machine mode. \\\\0: user mode"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: MATCH_VALUE_INTERRUPT
              description: "Select which match which itype when \\hyperref[fielddesc:TRACEMATCHINTERRUPT]{TRACE_MATCH_INTERRUP} is set. \\\\1: match itype of 2. \\\\0: match itype or 1."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: MATCH_CHOICE_ECAUSE
              description: specified which ecause matched.
              bitOffset: 2
              bitWidth: 6
              access: read-write
      - register:
          name: FILTER_COMPARATOR_CONTROL
          description: filter comparator match control register
          addressOffset: 48
          size: 32
          fields:
            - name: P_INPUT
              description: "Determines which input to compare against the primary comparator, \\\\0: iaddr, \\\\1: tval."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: P_FUNCTION
              description: "Select the primary comparator function. \\\\0: equal, \\\\1: not equal, \\\\2: less than, \\\\3: less than or equal, \\\\4: greater than, \\\\5: greater than or equal, \\\\other: always match"
              bitOffset: 2
              bitWidth: 3
              access: read-write
            - name: P_NOTIFY
              description: Generate a trace packet explicitly reporting the address that cause the primary match
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: S_INPUT
              description: "Determines which input to compare against the secondary comparator, \\\\0: iaddr, \\\\1: tval."
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: S_FUNCTION
              description: "Select the secondary comparator function. \\\\0: equal, \\\\1: not equal, \\\\2: less than, \\\\3: less than or equal, \\\\4: greater than, \\\\5: greater than or equal, \\\\other: always match"
              bitOffset: 10
              bitWidth: 3
              access: read-write
            - name: S_NOTIFY
              description: Generate a trace packet explicitly reporting the address that cause the secondary match
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: MATCH_MODE
              description: "0: only primary matches, \\\\1: primary and secondary comparator both matches(P\\&\\&S),\\\\ 2:either primary or secondary comparator matches !(P\\&\\&S), \\\\3: set when primary matches and continue to match until after secondary comparator matches"
              bitOffset: 16
              bitWidth: 2
              access: read-write
      - register:
          name: FILTER_P_COMPARATOR_MATCH
          description: primary comparator match value
          addressOffset: 52
          size: 32
          fields:
            - name: P_MATCH
              description: primary comparator match value
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: FILTER_S_COMPARATOR_MATCH
          description: secondary comparator match value
          addressOffset: 56
          size: 32
          fields:
            - name: S_MATCH
              description: secondary comparator match value
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RESYNC_PROLONGED
          description: resync configuration register
          addressOffset: 60
          size: 32
          resetValue: 128
          fields:
            - name: RESYNC_PROLONGED
              description: "count number, when count to this value, send a sync package"
              bitOffset: 0
              bitWidth: 24
              access: read-write
            - name: RESYNC_MODE
              description: "resyc mode sel: \\\\0: off, \\\\2: cycle count  \\\\3: package num count"
              bitOffset: 24
              bitWidth: 2
              access: read-write
      - register:
          name: AHB_CONFIG
          description: AHB config register
          addressOffset: 64
          size: 32
          fields:
            - name: HBURST
              description: set hburst
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: MAX_INCR
              description: set max continuous access for incr mode
              bitOffset: 3
              bitWidth: 3
              access: read-write
      - register:
          name: CLOCK_GATE
          description: Clock gate control register
          addressOffset: 68
          size: 32
          resetValue: 1
          fields:
            - name: CLK_EN
              description: The bit is used to enable clock gate when access all registers in this module.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: Version control register
          addressOffset: 1020
          size: 32
          resetValue: 35721984
          fields:
            - name: DATE
              description: version control register. Note that this default value stored is the latest date when the hardware logic was updated.
              bitOffset: 0
              bitWidth: 28
              access: read-write
  - name: TRACE1
    description: TRACE1 Peripheral
    baseAddress: 1072713728
    derivedFrom: TRACE0
  - name: LP_TSENS
    description: Low-power Temperature Sensor
    groupName: TSENS
    baseAddress: 1343418368
    addressBlock:
      - offset: 0
        size: 56
        usage: registers
    interrupt:
      - name: LP_TSENS
        value: 15
    registers:
      - register:
          name: CTRL
          description: Tsens configuration.
          addressOffset: 0
          size: 32
          resetValue: 103424
          fields:
            - name: OUT
              description: Temperature sensor data out.
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: READY
              description: Indicate temperature sensor out ready.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SAMPLE_EN
              description: Enable sample signal for wakeup module.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: WAKEUP_MASK
              description: Wake up signal  mask.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: INT_EN
              description: Enable temperature sensor to send out interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: IN_INV
              description: Invert temperature sensor data.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: CLK_DIV
              description: Temperature sensor clock divider.
              bitOffset: 14
              bitWidth: 8
              access: read-write
            - name: POWER_UP
              description: Temperature sensor power up.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: POWER_UP_FORCE
              description: "1: dump out & power up controlled by SW,  0: by FSM."
              bitOffset: 23
              bitWidth: 1
              access: read-write
      - register:
          name: CTRL2
          description: Tsens configuration.
          addressOffset: 4
          size: 32
          resetValue: 16386
          fields:
            - name: XPD_WAIT
              description: N/A
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: XPD_FORCE
              description: N/A
              bitOffset: 12
              bitWidth: 2
              access: read-write
            - name: CLK_INV
              description: N/A
              bitOffset: 14
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: Tsens interrupt raw registers.
          addressOffset: 8
          size: 32
          fields:
            - name: COCPU_TSENS_WAKE_INT_RAW
              description: Tsens wakeup interrupt raw.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Tsens interrupt status registers.
          addressOffset: 12
          size: 32
          fields:
            - name: COCPU_TSENS_WAKE_INT_ST
              description: Tsens wakeup interrupt status.
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Tsens interrupt enable registers.
          addressOffset: 16
          size: 32
          fields:
            - name: COCPU_TSENS_WAKE_INT_ENA
              description: Tsens wakeup interrupt enable.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Tsens interrupt clear registers.
          addressOffset: 20
          size: 32
          fields:
            - name: COCPU_TSENS_WAKE_INT_CLR
              description: Tsens wakeup interrupt clear.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: CLK_CONF
          description: Tsens regbank configuration registers.
          addressOffset: 24
          size: 32
          fields:
            - name: CLK_EN
              description: Tsens regbank clock gating enable.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ENA_W1TS
          description: Tsens wakeup interrupt enable assert.
          addressOffset: 28
          size: 32
          fields:
            - name: COCPU_TSENS_WAKE_INT_ENA_W1TS
              description: Write 1 to this field to assert interrupt enable.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: INT_ENA_W1TC
          description: Tsens wakeup interrupt enable deassert.
          addressOffset: 32
          size: 32
          fields:
            - name: COCPU_TSENS_WAKE_INT_ENA_W1TC
              description: Write 1 to this field to deassert interrupt enable.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: WAKEUP_CTRL
          description: Tsens wakeup control registers.
          addressOffset: 36
          size: 32
          resetValue: 4177920
          fields:
            - name: WAKEUP_TH_LOW
              description: Lower threshold.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: WAKEUP_TH_HIGH
              description: Upper threshold.
              bitOffset: 14
              bitWidth: 8
              access: read-write
            - name: WAKEUP_OVER_UPPER_TH
              description: Indicates that this wakeup event arose from exceeding upper threshold.
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: WAKEUP_EN
              description: Tsens wakeup enable.
              bitOffset: 30
              bitWidth: 1
              access: read-write
            - name: WAKEUP_MODE
              description: "0:absolute value comparison mode. 1: relative value comparison mode."
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: SAMPLE_RATE
          description: Hardware automatic sampling control registers.
          addressOffset: 40
          size: 32
          resetValue: 20
          fields:
            - name: SAMPLE_RATE
              description: Hardware automatic sampling rate.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: RND_ECO_LOW
          description: N/A
          addressOffset: 44
          size: 32
          fields:
            - name: RND_ECO_LOW
              description: N/A
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RND_ECO_HIGH
          description: N/A
          addressOffset: 48
          size: 32
          resetValue: 4294967295
          fields:
            - name: RND_ECO_HIGH
              description: N/A
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: RND_ECO_CS
          description: N/A
          addressOffset: 52
          size: 32
          fields:
            - name: RND_ECO_EN
              description: N/A
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RND_ECO_RESULT
              description: N/A
              bitOffset: 1
              bitWidth: 1
              access: read-only
  - name: TWAI0
    description: Two-Wire Automotive Interface
    groupName: TWAI
    baseAddress: 1343057920
    addressBlock:
      - offset: 0
        size: 140
        usage: registers
    interrupt:
      - name: TWAI0
        value: 40
    registers:
      - register:
          name: MODE
          description: TWAI mode register.
          addressOffset: 0
          size: 32
          resetValue: 1
          fields:
            - name: RESET_MODE
              description: "1: reset, detection of a set reset mode bit results in aborting the current transmission/reception of a message and entering the reset mode. 0: normal, on the '1-to-0' transition of the reset mode bit, the TWAI controller returns to the operating mode."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: LISTEN_ONLY_MODE
              description: "1: listen only, in this mode the TWAI controller would give no acknowledge to the TWAI-bus, even if a message is received successfully. The error counters are stopped at the current value. 0: normal."
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SELF_TEST_MODE
              description: "1: self test, in this mode a full node test is possible without any other active node on the bus using the self reception request command. The TWAI controller will perform a successful transmission, even if there is no acknowledge received. 0: normal, an acknowledge is required for successful transmission."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: ACCEPTANCE_FILTER_MODE
              description: "1:single, the single acceptance filter option is enabled (one filter with the length of 32 bit is active). 0:dual, the dual acceptance filter option is enabled (two filters, each with the length of 16 bit are active)."
              bitOffset: 3
              bitWidth: 1
              access: read-write
      - register:
          name: CMD
          description: TWAI command register.
          addressOffset: 4
          size: 32
          fields:
            - name: TX_REQUEST
              description: "1: present, a message shall be transmitted. 0: absent"
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: ABORT_TX
              description: "1: present, if not already in progress, a pending transmission request is cancelled. 0: absent"
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RELEASE_BUFFER
              description: "1: released, the receive buffer, representing the message memory space in the RXFIFO is released. 0: no action"
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: CLEAR_DATA_OVERRUN
              description: "1: clear, the data overrun status bit is cleared. 0: no action."
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SELF_RX_REQUEST
              description: "1: present, a message shall be transmitted and received simultaneously. 0: absent."
              bitOffset: 4
              bitWidth: 1
              access: write-only
      - register:
          name: STATUS
          description: TWAI status register.
          addressOffset: 8
          size: 32
          fields:
            - name: RECEIVE_BUFFER
              description: "1: full, one or more complete messages are available in the RXFIFO. 0: empty, no message is available"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: OVERRUN
              description: "1: overrun, a message was lost because there was not enough space for that message in the RXFIFO. 0: absent, no data overrun has occurred since the last clear data overrun command was given"
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: TRANSMIT_BUFFER
              description: "1: released, the CPU may write a message into the transmit buffer. 0: locked, the CPU cannot access the transmit buffer, a message is either waiting for transmission or is in the process of being transmitted"
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TRANSMISSION_COMPLETE
              description: "1: complete, last requested transmission has been successfully completed. 0: incomplete, previously requested transmission is not yet completed"
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: RECEIVE
              description: "1: receive, the TWAI controller is receiving a message. 0: idle"
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: TRANSMIT
              description: "1: transmit, the TWAI controller is transmitting a message. 0: idle"
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ERR
              description: "1: error, at least one of the error counters has reached or exceeded the CPU warning limit defined by the Error Warning Limit Register (EWLR). 0: ok, both error counters are below the warning limit"
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: NODE_BUS_OFF
              description: "1: bus-off, the TWAI controller is not involved in bus activities. 0: bus-on, the TWAI controller is involved in bus activities"
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: MISS
              description: "1: current message is destroyed because of FIFO overflow."
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: INTERRUPT
          description: "Interrupt signals' register."
          addressOffset: 12
          size: 32
          fields:
            - name: RECEIVE_INT_ST
              description: "1: this bit is set while the receive FIFO is not empty and the RIE bit is set within the interrupt enable register. 0: reset"
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TRANSMIT_INT_ST
              description: "1: this bit is set whenever the transmit buffer status changes from '0-to-1' (released) and the TIE bit is set within the interrupt enable register. 0: reset"
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: ERR_WARNING_INT_ST
              description: "1: this bit is set on every change (set and clear) of either the error status or bus status bits and the EIE bit is set within the interrupt enable register. 0: reset"
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: DATA_OVERRUN_INT_ST
              description: "1: this bit is set on a '0-to-1' transition of the data overrun status bit and the DOIE bit is set within the interrupt enable register. 0: reset"
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: TS_COUNTER_OVFL_INT_ST
              description: "1: this bit is set then the timestamp counter reaches the maximum value and overflow."
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: ERR_PASSIVE_INT_ST
              description: "1: this bit is set whenever the TWAI controller has reached the error passive status (at least one error counter exceeds the protocol-defined level of 127) or if the TWAI controller is in the error passive status and enters the error active status again and the EPIE bit is set within the interrupt enable register. 0: reset"
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ARBITRATION_LOST_INT_ST
              description: "1: this bit is set when the TWAI controller lost the arbitration and becomes a receiver and the ALIE bit is set within the interrupt enable register. 0: reset"
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: BUS_ERR_INT_ST
              description: "1: this bit is set when the TWAI controller detects an error on the TWAI-bus and the BEIE bit is set within the interrupt enable register. 0: reset"
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: IDLE_INT_ST
              description: "1: this bit is set when the TWAI controller detects state of TWAI become IDLE and this interrupt enable bit is set within the interrupt enable register. 0: reset"
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: INTERRUPT_ENABLE
          description: Interrupt enable register.
          addressOffset: 16
          size: 32
          fields:
            - name: EXT_RECEIVE_INT_ENA
              description: "1: enabled, when the receive buffer status is 'full' the TWAI controller requests the respective interrupt. 0: disable"
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EXT_TRANSMIT_INT_ENA
              description: "1: enabled, when a message has been successfully transmitted or the transmit buffer is accessible again (e.g. after an abort transmission command), the TWAI controller requests the respective interrupt. 0: disable"
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: EXT_ERR_WARNING_INT_ENA
              description: "1: enabled, if the error or bus status change (see status register. Table 14), the TWAI controllerrequests the respective interrupt. 0: disable"
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: EXT_DATA_OVERRUN_INT_ENA
              description: "1: enabled, if the data overrun status bit is set (see status register. Table 14), the TWAI controllerrequests the respective interrupt. 0: disable"
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TS_COUNTER_OVFL_INT_ENA
              description: enable the timestamp counter overflow interrupt request.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: ERR_PASSIVE_INT_ENA
              description: "1: enabled, if the error status of the TWAI controller changes from error active to error passive or vice versa, the respective interrupt is requested. 0: disable"
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: ARBITRATION_LOST_INT_ENA
              description: "1: enabled, if the TWAI controller has lost arbitration, the respective interrupt is requested. 0: disable"
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BUS_ERR_INT_ENA
              description: "1: enabled, if an bus error has been detected, the TWAI controller requests the respective interrupt. 0: disable"
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: IDLE_INT_ENA
              description: "1: enabled, if state of TWAI become IDLE, the TWAI controller requests the respective interrupt. 0: disable"
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: BUS_TIMING_0
          description: Bit timing configuration register 0.
          addressOffset: 24
          size: 32
          fields:
            - name: BAUD_PRESC
              description: The period of the TWAI system clock is programmable and determines the individual bit timing. Software has R/W permission in reset mode and RO permission in operation mode.
              bitOffset: 0
              bitWidth: 14
              access: read-write
            - name: SYNC_JUMP_WIDTH
              description: The synchronization jump width defines the maximum number of clock cycles a bit period may be shortened or lengthened. Software has R/W permission in reset mode and RO in operation mode.
              bitOffset: 14
              bitWidth: 2
              access: read-write
      - register:
          name: BUS_TIMING_1
          description: Bit timing configuration register 1.
          addressOffset: 28
          size: 32
          fields:
            - name: TIME_SEGMENT1
              description: The number of clock cycles in TSEG1 per bit timing. Software has R/W permission in reset mode and RO in operation mode.
              bitOffset: 0
              bitWidth: 4
              access: read-write
            - name: TIME_SEGMENT2
              description: The number of clock cycles in TSEG2 per bit timing. Software has R/W permission in reset mode and RO in operation mode.
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: TIME_SAMPLING
              description: "1: triple, the bus is sampled three times. 0: single, the bus is sampled once. Software has R/W permission in reset mode and RO in operation mode."
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: ARB_LOST_CAP
          description: TWAI arbiter lost capture register.
          addressOffset: 44
          size: 32
          fields:
            - name: ARBITRATION_LOST_CAPTURE
              description: This register contains information about the bit position of losing arbitration.
              bitOffset: 0
              bitWidth: 5
              access: read-only
      - register:
          name: ERR_CODE_CAP
          description: TWAI error info capture register.
          addressOffset: 48
          size: 32
          fields:
            - name: ERR_CAPTURE_CODE_SEGMENT
              description: This register contains information about the location of errors on the bus.
              bitOffset: 0
              bitWidth: 5
              access: read-only
            - name: ERR_CAPTURE_CODE_DIRECTION
              description: "1: RX, error occurred during reception. 0: TX, error occurred during transmission."
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: ERR_CAPTURE_CODE_TYPE
              description: "00: bit error. 01: form error. 10:stuff error. 11:other type of error."
              bitOffset: 6
              bitWidth: 2
              access: read-only
      - register:
          name: ERR_WARNING_LIMIT
          description: TWAI error threshold configuration register.
          addressOffset: 52
          size: 32
          resetValue: 96
          fields:
            - name: ERR_WARNING_LIMIT
              description: The threshold that trigger error warning interrupt when this interrupt is enabled. Software has R/W permission in reset mode and RO in operation mode.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: RX_ERR_CNT
          description: Rx error counter register.
          addressOffset: 56
          size: 32
          fields:
            - name: RX_ERR_CNT
              description: The RX error counter register reflects the current value of the transmit error counter. Software has R/W permission in reset mode and RO in operation mode.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: TX_ERR_CNT
          description: Tx error counter register.
          addressOffset: 60
          size: 32
          fields:
            - name: TX_ERR_CNT
              description: The TX error counter register reflects the current value of the transmit error counter. Software has R/W permission in reset mode and RO in operation mode.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_0
          description: Data register 0.
          addressOffset: 64
          size: 32
          fields:
            - name: DATA_0
              description: "In reset mode, it is acceptance code register 0 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 0 and when software initiate read operation, it is rx data register 0."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_1
          description: Data register 1.
          addressOffset: 68
          size: 32
          fields:
            - name: DATA_1
              description: "In reset mode, it is acceptance code register 1 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 1 and when software initiate read operation, it is rx data register 1."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_2
          description: Data register 2.
          addressOffset: 72
          size: 32
          fields:
            - name: DATA_2
              description: "In reset mode, it is acceptance code register 2 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 2 and when software initiate read operation, it is rx data register 2."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_3
          description: Data register 3.
          addressOffset: 76
          size: 32
          fields:
            - name: DATA_3
              description: "In reset mode, it is acceptance code register 3 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 3 and when software initiate read operation, it is rx data register 3."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_4
          description: Data register 4.
          addressOffset: 80
          size: 32
          fields:
            - name: DATA_4
              description: "In reset mode, it is acceptance mask register 0 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 4 and when software initiate read operation, it is rx data register 4."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_5
          description: Data register 5.
          addressOffset: 84
          size: 32
          fields:
            - name: DATA_5
              description: "In reset mode, it is acceptance mask register 1 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 5 and when software initiate read operation, it is rx data register 5."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_6
          description: Data register 6.
          addressOffset: 88
          size: 32
          fields:
            - name: DATA_6
              description: "In reset mode, it is acceptance mask register 2 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 6 and when software initiate read operation, it is rx data register 6."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_7
          description: Data register 7.
          addressOffset: 92
          size: 32
          fields:
            - name: DATA_7
              description: "In reset mode, it is acceptance mask register 3 with R/W Permission. In operation mode, when software initiate write operation, it is tx data register 7 and when software initiate read operation, it is rx data register 7."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_8
          description: Data register 8.
          addressOffset: 96
          size: 32
          fields:
            - name: DATA_8
              description: "In reset mode, reserved with RO. In operation mode, when software initiate write operation, it is tx data register 8 and when software initiate read operation, it is rx data register 8."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_9
          description: Data register 9.
          addressOffset: 100
          size: 32
          fields:
            - name: DATA_9
              description: "In reset mode, reserved with RO. In operation mode, when software initiate write operation, it is tx data register 9 and when software initiate read operation, it is rx data register 9."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_10
          description: Data register 10.
          addressOffset: 104
          size: 32
          fields:
            - name: DATA_10
              description: "In reset mode, reserved with RO. In operation mode, when software initiate write operation, it is tx data register 10 and when software initiate read operation, it is rx data register 10."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_11
          description: Data register 11.
          addressOffset: 108
          size: 32
          fields:
            - name: DATA_11
              description: "In reset mode, reserved with RO. In operation mode, when software initiate write operation, it is tx data register 11 and when software initiate read operation, it is rx data register 11."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: DATA_12
          description: Data register 12.
          addressOffset: 112
          size: 32
          fields:
            - name: DATA_12
              description: "In reset mode, reserved with RO. In operation mode, when software initiate write operation, it is tx data register 12 and when software initiate read operation, it is rx data register 12."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: RX_MESSAGE_COUNTER
          description: Received message counter register.
          addressOffset: 116
          size: 32
          fields:
            - name: RX_MESSAGE_COUNTER
              description: Reflects the number of messages available within the RXFIFO. The value is incremented with each receive event and decremented by the release receive buffer command.
              bitOffset: 0
              bitWidth: 7
              access: read-only
      - register:
          name: CLOCK_DIVIDER
          description: Clock divider register.
          addressOffset: 124
          size: 32
          fields:
            - name: CD
              description: These bits are used to define the frequency at the external CLKOUT pin.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CLOCK_OFF
              description: "1: Disable the external CLKOUT pin. 0: Enable the external CLKOUT pin. Software has R/W permission in reset mode and RO in operation mode."
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: SW_STANDBY_CFG
          description: Software configure standby pin directly.
          addressOffset: 128
          size: 32
          resetValue: 2
          fields:
            - name: SW_STANDBY_EN
              description: Enable standby pin.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SW_STANDBY_CLR
              description: Clear standby pin.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: HW_CFG
          description: Hardware configure standby pin.
          addressOffset: 132
          size: 32
          fields:
            - name: HW_STANDBY_EN
              description: Enable function that hardware control standby pin.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: HW_STANDBY_CNT
          description: Configure standby counter.
          addressOffset: 136
          size: 32
          resetValue: 1
          fields:
            - name: STANDBY_WAIT_CNT
              description: Configure the number of cycles before standby becomes high when TWAI_HW_STANDBY_EN is enabled.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: IDLE_INTR_CNT
          description: Configure idle interrupt counter.
          addressOffset: 140
          size: 32
          resetValue: 1
          fields:
            - name: IDLE_INTR_CNT
              description: Configure the number of cycles before triggering idle interrupt.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ECO_CFG
          description: ECO configuration register.
          addressOffset: 144
          size: 32
          resetValue: 2
          fields:
            - name: RDN_ENA
              description: Enable eco module.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RDN_RESULT
              description: Output of eco module.
              bitOffset: 1
              bitWidth: 1
              access: read-only
      - register:
          name: TIMESTAMP_DATA
          description: Timestamp data register
          addressOffset: 148
          size: 32
          fields:
            - name: TIMESTAMP_DATA
              description: Data of timestamp of a CAN frame.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: TIMESTAMP_PRESCALER
          description: Timestamp configuration register
          addressOffset: 152
          size: 32
          resetValue: 31
          fields:
            - name: TS_DIV_NUM
              description: Configures the clock division number of timestamp counter.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: TIMESTAMP_CFG
          description: Timestamp configuration register
          addressOffset: 156
          size: 32
          fields:
            - name: TS_ENABLE
              description: enable the timestamp collection function.
              bitOffset: 0
              bitWidth: 1
              access: read-write
  - name: TWAI1
    description: Two-Wire Automotive Interface
    baseAddress: 1343062016
    interrupt:
      - name: TWAI1
        value: 41
    derivedFrom: TWAI0
  - name: TWAI2
    description: Two-Wire Automotive Interface
    baseAddress: 1343066112
    interrupt:
      - name: TWAI2
        value: 42
    derivedFrom: TWAI0
  - name: UART0
    description: UART (Universal Asynchronous Receiver-Transmitter) Controller 0
    groupName: UART
    baseAddress: 1343004672
    addressBlock:
      - offset: 0
        size: 152
        usage: registers
    interrupt:
      - name: UART0
        value: 31
    registers:
      - register:
          name: FIFO
          description: FIFO data register
          addressOffset: 0
          size: 32
          fields:
            - name: RXFIFO_RD_BYTE
              description: UART 0 accesses FIFO via this register.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: INT_RAW
          description: Raw interrupt status
          addressOffset: 4
          size: 32
          resetValue: 2
          fields:
            - name: RXFIFO_FULL_INT_RAW
              description: This interrupt raw bit turns to high level when receiver receives more data than what rxfifo_full_thrhd specifies.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TXFIFO_EMPTY_INT_RAW
              description: This interrupt raw bit turns to high level when the amount of data in Tx-FIFO is less than what txfifo_empty_thrhd specifies .
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PARITY_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a parity error in the data.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FRM_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a data frame error .
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RXFIFO_OVF_INT_RAW
              description: This interrupt raw bit turns to high level when receiver receives more data than the FIFO can store.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DSR_CHG_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the edge change of DSRn signal.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CTS_CHG_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the edge change of CTSn signal.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BRK_DET_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a 0 after the stop bit.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RXFIFO_TOUT_INT_RAW
              description: This interrupt raw bit turns to high level when receiver takes more time than rx_tout_thrhd to receive a byte.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SW_XON_INT_RAW
              description: This interrupt raw bit turns to high level when receiver recevies Xon char when uart_sw_flow_con_en is set to 1.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SW_XOFF_INT_RAW
              description: This interrupt raw bit turns to high level when receiver receives Xoff char when uart_sw_flow_con_en is set to 1.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GLITCH_DET_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a glitch in the middle of a start bit.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TX_BRK_DONE_INT_RAW
              description: This interrupt raw bit turns to high level when transmitter completes  sending  NULL characters after all data in Tx-FIFO are sent.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_BRK_IDLE_DONE_INT_RAW
              description: This interrupt raw bit turns to high level when transmitter has kept the shortest duration after sending the  last data.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_DONE_INT_RAW
              description: This interrupt raw bit turns to high level when transmitter has send out all data in FIFO.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RS485_PARITY_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a parity error from the echo of transmitter in rs485 mode.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RS485_FRM_ERR_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects a data frame error from the echo of transmitter in rs485 mode.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RS485_CLASH_INT_RAW
              description: This interrupt raw bit turns to high level when detects a clash between transmitter and receiver in rs485 mode.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: AT_CMD_CHAR_DET_INT_RAW
              description: This interrupt raw bit turns to high level when receiver detects the configured at_cmd char.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: WAKEUP_INT_RAW
              description: This interrupt raw bit turns to high level when input rxd edge changes more times than what reg_active_threshold specifies in light sleeping mode.
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Masked interrupt status
          addressOffset: 8
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_ST
              description: This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena is set to 1.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TXFIFO_EMPTY_INT_ST
              description: This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena is set to 1.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: PARITY_ERR_INT_ST
              description: This is the status bit for parity_err_int_raw when parity_err_int_ena is set to 1.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: FRM_ERR_INT_ST
              description: This is the status bit for frm_err_int_raw when frm_err_int_ena is set to 1.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: RXFIFO_OVF_INT_ST
              description: This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena is set to 1.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: DSR_CHG_INT_ST
              description: This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena is set to 1.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CTS_CHG_INT_ST
              description: This is the status bit for cts_chg_int_raw when cts_chg_int_ena is set to 1.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: BRK_DET_INT_ST
              description: This is the status bit for brk_det_int_raw when brk_det_int_ena is set to 1.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: RXFIFO_TOUT_INT_ST
              description: This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena is set to 1.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: SW_XON_INT_ST
              description: This is the status bit for sw_xon_int_raw when sw_xon_int_ena is set to 1.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: SW_XOFF_INT_ST
              description: This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena is set to 1.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: GLITCH_DET_INT_ST
              description: This is the status bit for glitch_det_int_raw when glitch_det_int_ena is set to 1.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: TX_BRK_DONE_INT_ST
              description: This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena is set to 1.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: TX_BRK_IDLE_DONE_INT_ST
              description: This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena is set to 1.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: TX_DONE_INT_ST
              description: This is the status bit for tx_done_int_raw when tx_done_int_ena is set to 1.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: RS485_PARITY_ERR_INT_ST
              description: This is the status bit for rs485_parity_err_int_raw when rs485_parity_int_ena is set to 1.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: RS485_FRM_ERR_INT_ST
              description: This is the status bit for rs485_frm_err_int_raw when rs485_fm_err_int_ena is set to 1.
              bitOffset: 16
              bitWidth: 1
              access: read-only
            - name: RS485_CLASH_INT_ST
              description: This is the status bit for rs485_clash_int_raw when rs485_clash_int_ena is set to 1.
              bitOffset: 17
              bitWidth: 1
              access: read-only
            - name: AT_CMD_CHAR_DET_INT_ST
              description: This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena is set to 1.
              bitOffset: 18
              bitWidth: 1
              access: read-only
            - name: WAKEUP_INT_ST
              description: This is the status bit for uart_wakeup_int_raw when uart_wakeup_int_ena is set to 1.
              bitOffset: 19
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable bits
          addressOffset: 12
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_ENA
              description: This is the enable bit for rxfifo_full_int_st register.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TXFIFO_EMPTY_INT_ENA
              description: This is the enable bit for txfifo_empty_int_st register.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PARITY_ERR_INT_ENA
              description: This is the enable bit for parity_err_int_st register.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: FRM_ERR_INT_ENA
              description: This is the enable bit for frm_err_int_st register.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RXFIFO_OVF_INT_ENA
              description: This is the enable bit for rxfifo_ovf_int_st register.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: DSR_CHG_INT_ENA
              description: This is the enable bit for dsr_chg_int_st register.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CTS_CHG_INT_ENA
              description: This is the enable bit for cts_chg_int_st register.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: BRK_DET_INT_ENA
              description: This is the enable bit for brk_det_int_st register.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: RXFIFO_TOUT_INT_ENA
              description: This is the enable bit for rxfifo_tout_int_st register.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: SW_XON_INT_ENA
              description: This is the enable bit for sw_xon_int_st register.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: SW_XOFF_INT_ENA
              description: This is the enable bit for sw_xoff_int_st register.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: GLITCH_DET_INT_ENA
              description: This is the enable bit for glitch_det_int_st register.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: TX_BRK_DONE_INT_ENA
              description: This is the enable bit for tx_brk_done_int_st register.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_BRK_IDLE_DONE_INT_ENA
              description: This is the enable bit for tx_brk_idle_done_int_st register.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: TX_DONE_INT_ENA
              description: This is the enable bit for tx_done_int_st register.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RS485_PARITY_ERR_INT_ENA
              description: This is the enable bit for rs485_parity_err_int_st register.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: RS485_FRM_ERR_INT_ENA
              description: This is the enable bit for rs485_parity_err_int_st register.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: RS485_CLASH_INT_ENA
              description: This is the enable bit for rs485_clash_int_st register.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: AT_CMD_CHAR_DET_INT_ENA
              description: This is the enable bit for at_cmd_char_det_int_st register.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: WAKEUP_INT_ENA
              description: This is the enable bit for uart_wakeup_int_st register.
              bitOffset: 19
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear bits
          addressOffset: 16
          size: 32
          fields:
            - name: RXFIFO_FULL_INT_CLR
              description: Set this bit to clear the rxfifo_full_int_raw interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TXFIFO_EMPTY_INT_CLR
              description: Set this bit to clear txfifo_empty_int_raw interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: PARITY_ERR_INT_CLR
              description: Set this bit to clear parity_err_int_raw interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: FRM_ERR_INT_CLR
              description: Set this bit to clear frm_err_int_raw interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: RXFIFO_OVF_INT_CLR
              description: Set this bit to clear rxfifo_ovf_int_raw interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: DSR_CHG_INT_CLR
              description: Set this bit to clear the dsr_chg_int_raw interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CTS_CHG_INT_CLR
              description: Set this bit to clear the cts_chg_int_raw interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: BRK_DET_INT_CLR
              description: Set this bit to clear the brk_det_int_raw interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: RXFIFO_TOUT_INT_CLR
              description: Set this bit to clear the rxfifo_tout_int_raw interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: SW_XON_INT_CLR
              description: Set this bit to clear the sw_xon_int_raw interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: SW_XOFF_INT_CLR
              description: Set this bit to clear the sw_xoff_int_raw interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: GLITCH_DET_INT_CLR
              description: Set this bit to clear the glitch_det_int_raw interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: TX_BRK_DONE_INT_CLR
              description: Set this bit to clear the tx_brk_done_int_raw interrupt..
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: TX_BRK_IDLE_DONE_INT_CLR
              description: Set this bit to clear the tx_brk_idle_done_int_raw interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: TX_DONE_INT_CLR
              description: Set this bit to clear the tx_done_int_raw interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: RS485_PARITY_ERR_INT_CLR
              description: Set this bit to clear the rs485_parity_err_int_raw interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
            - name: RS485_FRM_ERR_INT_CLR
              description: Set this bit to clear the rs485_frm_err_int_raw interrupt.
              bitOffset: 16
              bitWidth: 1
              access: write-only
            - name: RS485_CLASH_INT_CLR
              description: Set this bit to clear the rs485_clash_int_raw interrupt.
              bitOffset: 17
              bitWidth: 1
              access: write-only
            - name: AT_CMD_CHAR_DET_INT_CLR
              description: Set this bit to clear the at_cmd_char_det_int_raw interrupt.
              bitOffset: 18
              bitWidth: 1
              access: write-only
            - name: WAKEUP_INT_CLR
              description: Set this bit to clear the uart_wakeup_int_raw interrupt.
              bitOffset: 19
              bitWidth: 1
              access: write-only
      - register:
          name: CLKDIV
          description: Clock divider configuration
          addressOffset: 20
          size: 32
          resetValue: 694
          fields:
            - name: CLKDIV
              description: The integral part of the frequency divider factor.
              bitOffset: 0
              bitWidth: 12
              access: read-write
            - name: CLKDIV_FRAG
              description: The decimal part of the frequency divider factor.
              bitOffset: 20
              bitWidth: 4
              access: read-write
      - register:
          name: RX_FILT
          description: Rx Filter configuration
          addressOffset: 24
          size: 32
          resetValue: 8
          fields:
            - name: GLITCH_FILT
              description: when input pulse width is lower than this value the pulse is ignored.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: GLITCH_FILT_EN
              description: Set this bit to enable Rx signal filter.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: STATUS
          description: UART status register
          addressOffset: 28
          size: 32
          resetValue: 3758145536
          fields:
            - name: RXFIFO_CNT
              description: Stores the byte number of valid data in Rx-FIFO.
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: DSRN
              description: The register represent the level value of the internal uart dsr signal.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: CTSN
              description: This register represent the level value of the internal uart cts signal.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: RXD
              description: This register represent the  level value of the internal uart rxd signal.
              bitOffset: 15
              bitWidth: 1
              access: read-only
            - name: TXFIFO_CNT
              description: Stores the byte number of data in Tx-FIFO.
              bitOffset: 16
              bitWidth: 8
              access: read-only
            - name: DTRN
              description: This bit represents the level of the internal uart dtr signal.
              bitOffset: 29
              bitWidth: 1
              access: read-only
            - name: RTSN
              description: This bit represents the level of the internal uart rts signal.
              bitOffset: 30
              bitWidth: 1
              access: read-only
            - name: TXD
              description: This bit represents the  level of the internal uart txd signal.
              bitOffset: 31
              bitWidth: 1
              access: read-only
      - register:
          name: CONF0
          description: a
          addressOffset: 32
          size: 32
          resetValue: 28
          fields:
            - name: PARITY
              description: This register is used to configure the parity check mode.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: PARITY_EN
              description: Set this bit to enable uart parity check.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: BIT_NUM
              description: This register is used to set the length of data.
              bitOffset: 2
              bitWidth: 2
              access: read-write
            - name: STOP_BIT_NUM
              description: This register is used to set the length of  stop bit.
              bitOffset: 4
              bitWidth: 2
              access: read-write
            - name: TXD_BRK
              description: Set this bit to enbale transmitter to  send NULL when the process of sending data is done.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: IRDA_DPLX
              description: Set this bit to enable IrDA loopback mode.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: IRDA_TX_EN
              description: This is the start enable bit for IrDA transmitter.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: IRDA_WCTL
              description: "1'h1: The IrDA transmitter's 11th bit is the same as 10th bit. 1'h0: Set IrDA transmitter's 11th bit to 0."
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: IRDA_TX_INV
              description: Set this bit to invert the level of  IrDA transmitter.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: IRDA_RX_INV
              description: Set this bit to invert the level of IrDA receiver.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: LOOPBACK
              description: Set this bit to enable uart loopback test mode.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: TX_FLOW_EN
              description: Set this bit to enable flow control function for transmitter.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: IRDA_EN
              description: Set this bit to enable IrDA protocol.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: RXD_INV
              description: Set this bit to inverse the level value of uart rxd signal.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: TXD_INV
              description: Set this bit to inverse the level value of uart txd signal.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DIS_RX_DAT_OVF
              description: Disable UART Rx data overflow detect.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: ERR_WR_MASK
              description: "1'h1: Receiver stops storing data into FIFO when data is wrong. 1'h0: Receiver stores the data even if the  received data is wrong."
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: AUTOBAUD_EN
              description: This is the enable bit for detecting baudrate.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: MEM_CLK_EN
              description: UART memory clock gate enable signal.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SW_RTS
              description: This register is used to configure the software rts signal which is used in software flow control.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: RXFIFO_RST
              description: Set this bit to reset the uart receive-FIFO.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: TXFIFO_RST
              description: Set this bit to reset the uart transmit-FIFO.
              bitOffset: 23
              bitWidth: 1
              access: read-write
      - register:
          name: CONF1
          description: Configuration register 1
          addressOffset: 36
          size: 32
          resetValue: 24672
          fields:
            - name: RXFIFO_FULL_THRHD
              description: It will produce rxfifo_full_int interrupt when receiver receives more data than this register value.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TXFIFO_EMPTY_THRHD
              description: It will produce txfifo_empty_int interrupt when the data amount in Tx-FIFO is less than this register value.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: CTS_INV
              description: Set this bit to inverse the level value of uart cts signal.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: DSR_INV
              description: Set this bit to inverse the level value of uart dsr signal.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: RTS_INV
              description: Set this bit to inverse the level value of uart rts signal.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: DTR_INV
              description: Set this bit to inverse the level value of uart dtr signal.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: SW_DTR
              description: This register is used to configure the software dtr signal which is used in software flow control.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              bitOffset: 21
              bitWidth: 1
              access: read-write
      - register:
          name: HWFC_CONF
          description: Hardware flow-control configuration
          addressOffset: 44
          size: 32
          fields:
            - name: RX_FLOW_THRHD
              description: This register is used to configure the maximum amount of data that can be received  when hardware flow control works.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: RX_FLOW_EN
              description: This is the flow enable bit for UART receiver.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: SLEEP_CONF0
          description: UART sleep configure register 0
          addressOffset: 48
          size: 32
          fields:
            - name: WK_CHAR1
              description: This register restores the specified wake up char1 to wake up
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: WK_CHAR2
              description: This register restores the specified wake up char2 to wake up
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: WK_CHAR3
              description: This register restores the specified wake up char3 to wake up
              bitOffset: 16
              bitWidth: 8
              access: read-write
            - name: WK_CHAR4
              description: This register restores the specified wake up char4 to wake up
              bitOffset: 24
              bitWidth: 8
              access: read-write
      - register:
          name: SLEEP_CONF1
          description: UART sleep configure register 1
          addressOffset: 52
          size: 32
          fields:
            - name: WK_CHAR0
              description: This register restores the specified char0 to wake up
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: SLEEP_CONF2
          description: UART sleep configure register 2
          addressOffset: 56
          size: 32
          resetValue: 1311984
          fields:
            - name: ACTIVE_THRESHOLD
              description: The uart is activated from light sleeping mode when the input rxd edge changes more times than this register value.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: RX_WAKE_UP_THRHD
              description: In wake up mode 1 this field is used to set the received data number threshold to wake up chip.
              bitOffset: 10
              bitWidth: 8
              access: read-write
            - name: WK_CHAR_NUM
              description: This register is used to select number of wake up char.
              bitOffset: 18
              bitWidth: 3
              access: read-write
            - name: WK_CHAR_MASK
              description: This register is used to mask  wake up char.
              bitOffset: 21
              bitWidth: 5
              access: read-write
            - name: WK_MODE_SEL
              description: "This register is used to select wake up mode. 0: RXD toggling to wake up. 1: received data number larger than"
              bitOffset: 26
              bitWidth: 2
              access: read-write
      - register:
          name: SWFC_CONF0
          description: Software flow-control character configuration
          addressOffset: 60
          size: 32
          resetValue: 4881
          fields:
            - name: XON_CHAR
              description: This register stores the Xon flow control char.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: XOFF_CHAR
              description: This register stores the Xoff flow control char.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: XON_XOFF_STILL_SEND
              description: "In software flow control mode, UART Tx is disabled once UART Rx receives XOFF. In this status, UART Tx can not transmit XOFF even the received data number is larger than UART_XOFF_THRESHOLD. Set this bit to enable UART Tx can transmit XON/XOFF when UART Tx is disabled."
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: SW_FLOW_CON_EN
              description: Set this bit to enable software flow control. It is used with register sw_xon or sw_xoff.
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: XONOFF_DEL
              description: Set this bit to remove flow control char from the received data.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: FORCE_XON
              description: Set this bit to enable the transmitter to go on sending data.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: FORCE_XOFF
              description: Set this bit to stop the  transmitter from sending data.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: SEND_XON
              description: Set this bit to send Xon char. It is cleared by hardware automatically.
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: SEND_XOFF
              description: Set this bit to send Xoff char. It is cleared by hardware automatically.
              bitOffset: 22
              bitWidth: 1
              access: read-write
      - register:
          name: SWFC_CONF1
          description: Software flow-control character configuration
          addressOffset: 64
          size: 32
          resetValue: 57344
          fields:
            - name: XON_THRESHOLD
              description: When the data amount in Rx-FIFO is less than this register value with uart_sw_flow_con_en set to 1  it will send a Xon char.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: XOFF_THRESHOLD
              description: When the data amount in Rx-FIFO is more than this register value with uart_sw_flow_con_en set to 1  it will send a Xoff char.
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: TXBRK_CONF
          description: Tx Break character configuration
          addressOffset: 68
          size: 32
          resetValue: 10
          fields:
            - name: TX_BRK_NUM
              description: This register is used to configure the number of 0 to be sent after the process of sending data is done. It is active when txd_brk is set to 1.
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: IDLE_CONF
          description: Frame-end idle configuration
          addressOffset: 72
          size: 32
          resetValue: 262400
          fields:
            - name: RX_IDLE_THRHD
              description: It will produce frame end signal when receiver takes more time to receive one byte data than this register value.
              bitOffset: 0
              bitWidth: 10
              access: read-write
            - name: TX_IDLE_NUM
              description: This register is used to configure the duration time between transfers.
              bitOffset: 10
              bitWidth: 10
              access: read-write
      - register:
          name: RS485_CONF
          description: RS485 mode configuration
          addressOffset: 76
          size: 32
          fields:
            - name: RS485_EN
              description: Set this bit to choose the rs485 mode.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: DL0_EN
              description: Set this bit to delay the stop bit by 1 bit.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: DL1_EN
              description: Set this bit to delay the stop bit by 1 bit.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: RS485TX_RX_EN
              description: Set this bit to enable receiver could receive data when the transmitter is transmitting data in rs485 mode.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RS485RXBY_TX_EN
              description: "1'h1: enable rs485 transmitter to send data when rs485 receiver line is busy."
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RS485_RX_DLY_NUM
              description: "This register is used to delay the receiver's internal data signal."
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RS485_TX_DLY_NUM
              description: "This register is used to delay the transmitter's internal data signal."
              bitOffset: 6
              bitWidth: 4
              access: read-write
      - register:
          name: AT_CMD_PRECNT
          description: Pre-sequence timing configuration
          addressOffset: 80
          size: 32
          resetValue: 2305
          fields:
            - name: PRE_IDLE_NUM
              description: This register is used to configure the idle duration time before the first at_cmd is received by receiver.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: AT_CMD_POSTCNT
          description: Post-sequence timing configuration
          addressOffset: 84
          size: 32
          resetValue: 2305
          fields:
            - name: POST_IDLE_NUM
              description: This register is used to configure the duration time between the last at_cmd and the next data.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: AT_CMD_GAPTOUT
          description: Timeout configuration
          addressOffset: 88
          size: 32
          resetValue: 11
          fields:
            - name: RX_GAP_TOUT
              description: This register is used to configure the duration time between the at_cmd chars.
              bitOffset: 0
              bitWidth: 16
              access: read-write
      - register:
          name: AT_CMD_CHAR
          description: AT escape sequence detection configuration
          addressOffset: 92
          size: 32
          resetValue: 811
          fields:
            - name: AT_CMD_CHAR
              description: This register is used to configure the content of at_cmd char.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: CHAR_NUM
              description: This register is used to configure the num of continuous at_cmd chars received by receiver.
              bitOffset: 8
              bitWidth: 8
              access: read-write
      - register:
          name: MEM_CONF
          description: UART memory power configuration
          addressOffset: 96
          size: 32
          fields:
            - name: MEM_FORCE_PD
              description: Set this bit to force power down UART memory.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: MEM_FORCE_PU
              description: Set this bit to force power up UART memory.
              bitOffset: 26
              bitWidth: 1
              access: read-write
      - register:
          name: TOUT_CONF
          description: UART threshold and allocation configuration
          addressOffset: 100
          size: 32
          resetValue: 40
          fields:
            - name: RX_TOUT_EN
              description: "This is the enble bit for uart receiver's timeout function."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_TOUT_FLOW_DIS
              description: Set this bit to stop accumulating idle_cnt when hardware flow control works.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_TOUT_THRHD
              description: This register is used to configure the threshold time that receiver takes to receive one byte. The rxfifo_tout_int interrupt will be trigger when the receiver takes more time to receive one byte with rx_tout_en set to 1.
              bitOffset: 2
              bitWidth: 10
              access: read-write
      - register:
          name: MEM_TX_STATUS
          description: Tx-SRAM write and read offset address.
          addressOffset: 104
          size: 32
          fields:
            - name: TX_SRAM_WADDR
              description: This register stores the offset write address in Tx-SRAM.
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: TX_SRAM_RADDR
              description: This register stores the offset read address in Tx-SRAM.
              bitOffset: 9
              bitWidth: 8
              access: read-only
      - register:
          name: MEM_RX_STATUS
          description: Rx-SRAM write and read offset address.
          addressOffset: 108
          size: 32
          resetValue: 65664
          fields:
            - name: RX_SRAM_RADDR
              description: This register stores the offset read address in RX-SRAM.
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: RX_SRAM_WADDR
              description: This register stores the offset write address in Rx-SRAM.
              bitOffset: 9
              bitWidth: 8
              access: read-only
      - register:
          name: FSM_STATUS
          description: UART transmit and receive status.
          addressOffset: 112
          size: 32
          fields:
            - name: ST_URX_OUT
              description: This is the status register of receiver.
              bitOffset: 0
              bitWidth: 4
              access: read-only
            - name: ST_UTX_OUT
              description: This is the status register of transmitter.
              bitOffset: 4
              bitWidth: 4
              access: read-only
      - register:
          name: POSPULSE
          description: Autobaud high pulse register
          addressOffset: 116
          size: 32
          resetValue: 4095
          fields:
            - name: POSEDGE_MIN_CNT
              description: This register stores the minimal input clock count between two positive edges. It is used in boudrate-detect process.
              bitOffset: 0
              bitWidth: 12
              access: read-only
      - register:
          name: NEGPULSE
          description: Autobaud low pulse register
          addressOffset: 120
          size: 32
          resetValue: 4095
          fields:
            - name: NEGEDGE_MIN_CNT
              description: This register stores the minimal input clock count between two negative edges. It is used in boudrate-detect process.
              bitOffset: 0
              bitWidth: 12
              access: read-only
      - register:
          name: LOWPULSE
          description: Autobaud minimum low pulse duration register
          addressOffset: 124
          size: 32
          resetValue: 4095
          fields:
            - name: MIN_CNT
              description: This register stores the value of the minimum duration time of the low level pulse. It is used in baud rate-detect process.
              bitOffset: 0
              bitWidth: 12
              access: read-only
      - register:
          name: HIGHPULSE
          description: Autobaud minimum high pulse duration register
          addressOffset: 128
          size: 32
          resetValue: 4095
          fields:
            - name: MIN_CNT
              description: This register stores  the value of the maxinum duration time for the high level pulse. It is used in baud rate-detect process.
              bitOffset: 0
              bitWidth: 12
              access: read-only
      - register:
          name: RXD_CNT
          description: Autobaud edge change count register
          addressOffset: 132
          size: 32
          fields:
            - name: RXD_EDGE_CNT
              description: This register stores the count of rxd edge change. It is used in baud rate-detect process.
              bitOffset: 0
              bitWidth: 10
              access: read-only
      - register:
          name: CLK_CONF
          description: UART core clock configuration
          addressOffset: 136
          size: 32
          resetValue: 50331648
          fields:
            - name: TX_SCLK_EN
              description: Set this bit to enable UART Tx clock.
              bitOffset: 24
              bitWidth: 1
              access: read-write
            - name: RX_SCLK_EN
              description: Set this bit to enable UART Rx clock.
              bitOffset: 25
              bitWidth: 1
              access: read-write
            - name: TX_RST_CORE
              description: Write 1 then write 0 to this bit to reset UART Tx.
              bitOffset: 26
              bitWidth: 1
              access: read-write
            - name: RX_RST_CORE
              description: Write 1 then write 0 to this bit to reset UART Rx.
              bitOffset: 27
              bitWidth: 1
              access: read-write
      - register:
          name: DATE
          description: UART Version register
          addressOffset: 140
          size: 32
          resetValue: 36720720
          fields:
            - name: DATE
              description: This is the version register.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: AFIFO_STATUS
          description: UART AFIFO Status
          addressOffset: 144
          size: 32
          resetValue: 10
          fields:
            - name: TX_AFIFO_FULL
              description: Full signal of APB TX AFIFO.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_AFIFO_EMPTY
              description: Empty signal of APB TX AFIFO.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_AFIFO_FULL
              description: Full signal of APB RX AFIFO.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: RX_AFIFO_EMPTY
              description: Empty signal of APB RX AFIFO.
              bitOffset: 3
              bitWidth: 1
              access: read-only
      - register:
          name: REG_UPDATE
          description: UART Registers Configuration Update register
          addressOffset: 152
          size: 32
          fields:
            - name: REG_UPDATE
              description: Software write 1 would synchronize registers into UART Core clock domain and would be cleared by hardware after synchronization is done.
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: ID
          description: UART ID register
          addressOffset: 156
          size: 32
          resetValue: 1280
          fields:
            - name: ID
              description: This register is used to configure the uart_id.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: UART1
    description: UART (Universal Asynchronous Receiver-Transmitter) Controller 1
    baseAddress: 1343008768
    interrupt:
      - name: UART1
        value: 32
    derivedFrom: UART0
  - name: UART2
    description: UART (Universal Asynchronous Receiver-Transmitter) Controller 2
    baseAddress: 1343012864
    interrupt:
      - name: UART2
        value: 33
    derivedFrom: UART0
  - name: UART3
    description: UART (Universal Asynchronous Receiver-Transmitter) Controller 3
    baseAddress: 1343016960
    interrupt:
      - name: UART3
        value: 34
    derivedFrom: UART0
  - name: UART4
    description: UART (Universal Asynchronous Receiver-Transmitter) Controller 4
    baseAddress: 1343021056
    interrupt:
      - name: UART4
        value: 35
    derivedFrom: UART0
  - name: UHCI0
    description: Universal Host Controller Interface 0
    groupName: UHCI
    baseAddress: 1343090688
    addressBlock:
      - offset: 0
        size: 132
        usage: registers
    interrupt:
      - name: UHCI0
        value: 30
    registers:
      - register:
          name: CONF0
          description: UHCI Configuration Register0
          addressOffset: 0
          size: 32
          resetValue: 1760
          fields:
            - name: TX_RST
              description: Write 1 then write 0 to this bit to reset decode state machine.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: RX_RST
              description: Write 1 then write 0 to this bit to reset encode state machine.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: UART_SEL
              description: Select which uart to connect with GDMA.
              bitOffset: 2
              bitWidth: 3
              access: read-write
            - name: SEPER_EN
              description: Set this bit to separate the data frame using a special char.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: HEAD_EN
              description: Set this bit to encode the data packet with a formatting header.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: CRC_REC_EN
              description: Set this bit to enable UHCI to receive the 16 bit CRC.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: UART_IDLE_EOF_EN
              description: If this bit is set to 1 UHCI will end the payload receiving process when UART has been in idle state.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: LEN_EOF_EN
              description: If this bit is set to 1 UHCI decoder receiving payload data is end when the receiving byte count has reached the specified value. The value is payload length indicated by UHCI packet header when UHCI_HEAD_EN is 1 or the value is configuration value when UHCI_HEAD_EN is 0. If this bit is set to 0 UHCI decoder receiving payload data is end when 0xc0 is received.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: ENCODE_CRC_EN
              description: Set this bit to enable data integrity checking by appending a 16 bit CCITT-CRC to end of the payload.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: "1'b1: Force clock on for register. 1'b0: Support clock only when application writes registers."
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: UART_RX_BRK_EOF_EN
              description: If this bit is set to 1 UHCI will end payload receive process when NULL frame is received by UART.
              bitOffset: 12
              bitWidth: 1
              access: read-write
      - register:
          name: INT_RAW
          description: UHCI Interrupt Raw Register
          addressOffset: 4
          size: 32
          fields:
            - name: RX_START_INT_RAW
              description: Indicates the raw interrupt of UHCI_RX_START_INT. Interrupt will be triggered when delimiter is sent successfully.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_START_INT_RAW
              description: Indicates the raw interrupt of UHCI_TX_START_INT. Interrupt will be triggered when DMA detects delimiter.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_HUNG_INT_RAW
              description: Indicates the raw interrupt of UHCI_RX_HUNG_INT. Interrupt will be triggered when the required time of DMA receiving data  exceeds the configuration value.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_HUNG_INT_RAW
              description: Indicates the raw interrupt of UHCI_TX_HUNG_INT. Interrupt will be triggered when the required time of DMA reading RAM data  exceeds the configuration value.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SEND_S_REG_Q_INT_RAW
              description: Indicates the raw interrupt of UHCI_SEND_S_REG_Q_INT. Interrupt will be triggered when UHCI sends short packet successfully with single_send mode.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SEND_A_REG_Q_INT_RAW
              description: Indicates the raw interrupt of UHCI_SEND_A_REG_Q_INT. Interrupt will be triggered when UHCI sends short packet successfully with always_send mode.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUT_EOF_INT_RAW
              description: Indicates the raw interrupt of UHCI_OUT_EOF_INT. Interrupt will be triggered when there are errors in EOF.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: APP_CTRL0_INT_RAW
              description: Indicates the raw interrupt of UHCI_APP_CTRL0_INT. Interrupt will be triggered when UHCI_APP_CTRL0_IN_SET is set to 1.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: APP_CTRL1_INT_RAW
              description: Indicates the raw interrupt of UHCI_APP_CTRL1_INT. Interrupt will be triggered when UHCI_APP_CTRL1_IN_SET is set to 1.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: UHCI Interrupt Status Register
          addressOffset: 8
          size: 32
          fields:
            - name: RX_START_INT_ST
              description: Indicates the interrupt status of UHCI_RX_START_INT.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: TX_START_INT_ST
              description: Indicates the interrupt status of UHCI_TX_START_INT.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: RX_HUNG_INT_ST
              description: Indicates the interrupt status of UHCI_RX_HUNG_INT.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: TX_HUNG_INT_ST
              description: Indicates the interrupt status of UHCI_TX_HUNG_INT.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: SEND_S_REG_Q_INT_ST
              description: Indicates the interrupt status of UHCI_SEND_S_REG_Q_INT.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SEND_A_REG_Q_INT_ST
              description: Indicates the interrupt status of UHCI_SEND_A_REG_Q_INT.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: OUTLINK_EOF_ERR_INT_ST
              description: Indicates the interrupt status of UHCI_OUT_EOF_INT.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: APP_CTRL0_INT_ST
              description: Indicates the interrupt status of UHCI_APP_CTRL0_INT.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: APP_CTRL1_INT_ST
              description: Indicates the interrupt status of UHCI_APP_CTRL1_INT.
              bitOffset: 8
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: UHCI Interrupt Enable Register
          addressOffset: 12
          size: 32
          fields:
            - name: RX_START_INT_ENA
              description: Set this bit to enable the interrupt of UHCI_RX_START_INT.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_START_INT_ENA
              description: Set this bit to enable the interrupt of UHCI_TX_START_INT.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: RX_HUNG_INT_ENA
              description: Set this bit to enable the interrupt of UHCI_RX_HUNG_INT.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_HUNG_INT_ENA
              description: Set this bit to enable the interrupt of UHCI_TX_HUNG_INT.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SEND_S_REG_Q_INT_ENA
              description: Set this bit to enable the interrupt of UHCI_SEND_S_REG_Q_INT.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: SEND_A_REG_Q_INT_ENA
              description: Set this bit to enable the interrupt of UHCI_SEND_A_REG_Q_INT.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: OUTLINK_EOF_ERR_INT_ENA
              description: Set this bit to enable the interrupt of UHCI_OUT_EOF_INT.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: APP_CTRL0_INT_ENA
              description: Set this bit to enable the interrupt of UHCI_APP_CTRL0_INT.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: APP_CTRL1_INT_ENA
              description: Set this bit to enable the interrupt of UHCI_APP_CTRL1_INT.
              bitOffset: 8
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: UHCI Interrupt Clear Register
          addressOffset: 16
          size: 32
          fields:
            - name: RX_START_INT_CLR
              description: Set this bit to clear the raw interrupt of UHCI_RX_START_INT.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: TX_START_INT_CLR
              description: Set this bit to clear the raw interrupt of UHCI_TX_START_INT.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: RX_HUNG_INT_CLR
              description: Set this bit to clear the raw interrupt of UHCI_RX_HUNG_INT.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: TX_HUNG_INT_CLR
              description: Set this bit to clear the raw interrupt of UHCI_TX_HUNG_INT.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: SEND_S_REG_Q_INT_CLR
              description: Set this bit to clear the raw interrupt of UHCI_SEND_S_REG_Q_INT.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: SEND_A_REG_Q_INT_CLR
              description: Set this bit to clear the raw interrupt of UHCI_SEND_A_REG_Q_INT.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: OUTLINK_EOF_ERR_INT_CLR
              description: Set this bit to clear the raw interrupt of UHCI_OUT_EOF_INT.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: APP_CTRL0_INT_CLR
              description: Set this bit to clear the raw interrupt of UHCI_APP_CTRL0_INT.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: APP_CTRL1_INT_CLR
              description: Set this bit to clear the raw interrupt of UHCI_APP_CTRL1_INT.
              bitOffset: 8
              bitWidth: 1
              access: write-only
      - register:
          name: CONF1
          description: UHCI Configuration Register1
          addressOffset: 20
          size: 32
          resetValue: 51
          fields:
            - name: CHECK_SUM_EN
              description: Set this bit to enable head checksum check when receiving.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: CHECK_SEQ_EN
              description: Set this bit to  enable sequence number check when receiving.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: CRC_DISABLE
              description: "Set this bit to support CRC calculation, and data integrity check bit should 1."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SAVE_HEAD
              description: Set this bit to save data packet head when UHCI receive data.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TX_CHECK_SUM_RE
              description: Set this bit to encode data packet with checksum.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: TX_ACK_NUM_RE
              description: Set this bit to encode data packet with ACK when reliable data packet is ready.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: WAIT_SW_START
              description: Set this bit to enable UHCI encoder transfer to ST_SW_WAIT status.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: SW_START
              description: Set this bit to transmit data packet if UCHI_ENCODE_STATE is ST_SW_WAIT.
              bitOffset: 8
              bitWidth: 1
              access: write-only
      - register:
          name: STATE0
          description: UHCI Receive Status Register
          addressOffset: 24
          size: 32
          fields:
            - name: RX_ERR_CAUSE
              description: "Indicates the error types when DMA receives the error frame. 3'b001: UHCI packet checksum error. 3'b010: UHCI packet sequence number error. 3'b011: UHCI packet CRC bit error. 3'b100: find 0xC0, but received packet is uncompleted. 3'b101: 0xC0 is not found, but received packet is completed. 3'b110: CRC check error."
              bitOffset: 0
              bitWidth: 3
              access: read-only
            - name: DECODE_STATE
              description: Indicates UHCI decoder status.
              bitOffset: 3
              bitWidth: 3
              access: read-only
      - register:
          name: STATE1
          description: UHCI Transmit Status Register
          addressOffset: 28
          size: 32
          fields:
            - name: ENCODE_STATE
              description: Indicates UHCI encoder status.
              bitOffset: 0
              bitWidth: 3
              access: read-only
      - register:
          name: ESCAPE_CONF
          description: UHCI Escapes Configuration Register0
          addressOffset: 32
          size: 32
          resetValue: 51
          fields:
            - name: TX_C0_ESC_EN
              description: Set this bit to enable resolve char 0xC0 when DMA receiving data.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TX_DB_ESC_EN
              description: Set this bit to enable resolve char 0xDB when DMA receiving data.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TX_11_ESC_EN
              description: Set this bit to enable resolve flow control char 0x11 when DMA receiving data.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TX_13_ESC_EN
              description: Set this bit to enable resolve flow control char 0x13 when DMA receiving data.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: RX_C0_ESC_EN
              description: Set this bit to enable replacing 0xC0 with special char when DMA receiving data.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: RX_DB_ESC_EN
              description: Set this bit to enable replacing 0xDB with special char when DMA receiving data.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: RX_11_ESC_EN
              description: Set this bit to enable replacing 0x11 with special char when DMA receiving data.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: RX_13_ESC_EN
              description: Set this bit to enable replacing 0x13 with special char when DMA receiving data.
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: HUNG_CONF
          description: UHCI Hung Configuration Register0
          addressOffset: 36
          size: 32
          resetValue: 8456208
          fields:
            - name: TXFIFO_TIMEOUT
              description: Stores the timeout value. DMA generates UHCI_TX_HUNG_INT for timeout when receiving data.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: TXFIFO_TIMEOUT_SHIFT
              description: Configures the maximum counter value.
              bitOffset: 8
              bitWidth: 3
              access: read-write
            - name: TXFIFO_TIMEOUT_ENA
              description: Set this bit to enable TX FIFO timeout when receiving.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RXFIFO_TIMEOUT
              description: Stores the timeout value. DMA generates UHCI_TX_HUNG_INT for timeout when reading RAM data.
              bitOffset: 12
              bitWidth: 8
              access: read-write
            - name: RXFIFO_TIMEOUT_SHIFT
              description: Configures the maximum counter value.
              bitOffset: 20
              bitWidth: 3
              access: read-write
            - name: RXFIFO_TIMEOUT_ENA
              description: Set this bit to enable TX FIFO timeout when DMA sending data.
              bitOffset: 23
              bitWidth: 1
              access: read-write
      - register:
          name: ACK_NUM
          description: UHCI Ack Value Configuration Register0
          addressOffset: 40
          size: 32
          fields:
            - name: ACK_NUM
              description: Indicates the ACK number during software flow control.
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: LOAD
              description: Set this bit to load the ACK value of UHCI_ACK_NUM.
              bitOffset: 3
              bitWidth: 1
              access: write-only
      - register:
          name: RX_HEAD
          description: UHCI Head Register
          addressOffset: 44
          size: 32
          fields:
            - name: RX_HEAD
              description: Stores the head of received packet.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: QUICK_SENT
          description: UCHI Quick send Register
          addressOffset: 48
          size: 32
          fields:
            - name: SINGLE_SEND_NUM
              description: Configures single_send mode.
              bitOffset: 0
              bitWidth: 3
              access: read-write
            - name: SINGLE_SEND_EN
              description: Set this bit to enable sending short packet with single_send mode.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: ALWAYS_SEND_NUM
              description: Configures always_send mode.
              bitOffset: 4
              bitWidth: 3
              access: read-write
            - name: ALWAYS_SEND_EN
              description: Set this bit to enable sending short packet with always_send mode.
              bitOffset: 7
              bitWidth: 1
              access: read-write
      - register:
          name: REG_Q0_WORD0
          description: UHCI Q0_WORD0 Quick Send Register
          addressOffset: 52
          size: 32
          fields:
            - name: SEND_Q0_WORD0
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q0_WORD1
          description: UHCI Q0_WORD1 Quick Send Register
          addressOffset: 56
          size: 32
          fields:
            - name: SEND_Q0_WORD1
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q1_WORD0
          description: UHCI Q1_WORD0 Quick Send Register
          addressOffset: 60
          size: 32
          fields:
            - name: SEND_Q1_WORD0
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q1_WORD1
          description: UHCI Q1_WORD1 Quick Send Register
          addressOffset: 64
          size: 32
          fields:
            - name: SEND_Q1_WORD1
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q2_WORD0
          description: UHCI Q2_WORD0 Quick Send Register
          addressOffset: 68
          size: 32
          fields:
            - name: SEND_Q2_WORD0
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q2_WORD1
          description: UHCI Q2_WORD1 Quick Send Register
          addressOffset: 72
          size: 32
          fields:
            - name: SEND_Q2_WORD1
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q3_WORD0
          description: UHCI Q3_WORD0 Quick Send Register
          addressOffset: 76
          size: 32
          fields:
            - name: SEND_Q3_WORD0
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q3_WORD1
          description: UHCI Q3_WORD1 Quick Send Register
          addressOffset: 80
          size: 32
          fields:
            - name: SEND_Q3_WORD1
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q4_WORD0
          description: UHCI Q4_WORD0 Quick Send Register
          addressOffset: 84
          size: 32
          fields:
            - name: SEND_Q4_WORD0
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q4_WORD1
          description: UHCI Q4_WORD1 Quick Send Register
          addressOffset: 88
          size: 32
          fields:
            - name: SEND_Q4_WORD1
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q5_WORD0
          description: UHCI Q5_WORD0 Quick Send Register
          addressOffset: 92
          size: 32
          fields:
            - name: SEND_Q5_WORD0
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q5_WORD1
          description: UHCI Q5_WORD1 Quick Send Register
          addressOffset: 96
          size: 32
          fields:
            - name: SEND_Q5_WORD1
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q6_WORD0
          description: UHCI Q6_WORD0 Quick Send Register
          addressOffset: 100
          size: 32
          fields:
            - name: SEND_Q6_WORD0
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: REG_Q6_WORD1
          description: UHCI Q6_WORD1 Quick Send Register
          addressOffset: 104
          size: 32
          fields:
            - name: SEND_Q6_WORD1
              description: Serves as quick sending register in specified mode in UHCI_ALWAYS_SEND_NUM or UHCI_SINGLE_SEND_NUM.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ESC_CONF0
          description: UHCI Escapes Sequence Configuration Register0
          addressOffset: 108
          size: 32
          resetValue: 14474176
          fields:
            - name: SEPER_CHAR
              description: "Configures the delimiter for encoding, default value is 0xC0."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: SEPER_ESC_CHAR0
              description: "Configures the first char of SLIP escape character, default value is 0xDB."
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: SEPER_ESC_CHAR1
              description: "Configures the second char of SLIP escape character, default value is 0xDC."
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: ESC_CONF1
          description: UHCI Escapes Sequence Configuration Register1
          addressOffset: 112
          size: 32
          resetValue: 14539739
          fields:
            - name: ESC_SEQ0
              description: "Configures the char needing encoding, which is 0xDB as flow control char by default."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ0_CHAR0
              description: "Configures the first char of SLIP escape character, default value is 0xDB."
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ0_CHAR1
              description: "Configures the second char of SLIP escape character, default value is 0xDD."
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: ESC_CONF2
          description: UHCI Escapes Sequence Configuration Register2
          addressOffset: 116
          size: 32
          resetValue: 14605073
          fields:
            - name: ESC_SEQ1
              description: "Configures the char needing encoding, which is 0x11 as flow control char by default."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ1_CHAR0
              description: "Configures the first char of SLIP escape character, default value is 0xDB."
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ1_CHAR1
              description: "Configures the second char of SLIP escape character, default value is 0xDE."
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: ESC_CONF3
          description: UHCI Escapes Sequence Configuration Register3
          addressOffset: 120
          size: 32
          resetValue: 14670611
          fields:
            - name: ESC_SEQ2
              description: "Configures the char needing encoding, which is 0x13 as flow control char by default."
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ2_CHAR0
              description: "Configures the first char of SLIP escape character, default value is 0xDB."
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: ESC_SEQ2_CHAR1
              description: "Configures the second char of SLIP escape character, default value is 0xDF."
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: PKT_THRES
          description: UCHI Packet Length Configuration Register
          addressOffset: 124
          size: 32
          resetValue: 128
          fields:
            - name: PKT_THRS
              description: "Configures the data packet's maximum length when UHCI_HEAD_EN is 0."
              bitOffset: 0
              bitWidth: 13
              access: read-write
      - register:
          name: DATE
          description: UHCI Version Register
          addressOffset: 128
          size: 32
          resetValue: 35655936
          fields:
            - name: DATE
              description: Configures version.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: USB_DEVICE
    description: Full-speed USB Serial/JTAG Controller
    groupName: USB_DEVICE
    baseAddress: 1343037440
    addressBlock:
      - offset: 0
        size: 140
        usage: registers
    interrupt:
      - name: USB_DEVICE
        value: 22
    registers:
      - register:
          name: EP1
          description: FIFO access for the CDC-ACM data IN and OUT endpoints.
          addressOffset: 0
          size: 32
          fields:
            - name: RDWR_BYTE
              description: "Write and read byte data to/from UART Tx/Rx FIFO through this field. When USB_DEVICE_SERIAL_IN_EMPTY_INT is set, then user can write data (up to 64 bytes) into UART Tx FIFO. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is set, user can check USB_DEVICE_OUT_EP1_WR_ADDR USB_DEVICE_OUT_EP0_RD_ADDR to know how many data is received, then read data from UART Rx FIFO."
              bitOffset: 0
              bitWidth: 8
              access: read-write
      - register:
          name: EP1_CONF
          description: Configuration and control registers for the CDC-ACM FIFOs.
          addressOffset: 4
          size: 32
          resetValue: 2
          fields:
            - name: WR_DONE
              description: Set this bit to indicate writing byte data to UART Tx FIFO is done.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SERIAL_IN_EP_DATA_FREE
              description: "1'b1: Indicate UART Tx FIFO is not full and can write data into in. After writing USB_DEVICE_WR_DONE, this bit would be 0 until data in UART Tx FIFO is read by USB Host."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SERIAL_OUT_EP_DATA_AVAIL
              description: "1'b1: Indicate there is data in UART Rx FIFO."
              bitOffset: 2
              bitWidth: 1
              access: read-only
      - register:
          name: INT_RAW
          description: Interrupt raw status register.
          addressOffset: 8
          size: 32
          resetValue: 8
          fields:
            - name: JTAG_IN_FLUSH_INT_RAW
              description: The raw interrupt bit turns to high level when flush cmd is received for IN endpoint 2 of JTAG.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SOF_INT_RAW
              description: The raw interrupt bit turns to high level when SOF frame is received.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SERIAL_OUT_RECV_PKT_INT_RAW
              description: The raw interrupt bit turns to high level when Serial Port OUT Endpoint received one packet.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SERIAL_IN_EMPTY_INT_RAW
              description: The raw interrupt bit turns to high level when Serial Port IN Endpoint is empty.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PID_ERR_INT_RAW
              description: The raw interrupt bit turns to high level when pid error is detected.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CRC5_ERR_INT_RAW
              description: The raw interrupt bit turns to high level when CRC5 error is detected.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CRC16_ERR_INT_RAW
              description: The raw interrupt bit turns to high level when CRC16 error is detected.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: STUFF_ERR_INT_RAW
              description: The raw interrupt bit turns to high level when stuff error is detected.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: IN_TOKEN_REC_IN_EP1_INT_RAW
              description: The raw interrupt bit turns to high level when IN token for IN endpoint 1 is received.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: USB_BUS_RESET_INT_RAW
              description: The raw interrupt bit turns to high level when usb bus reset is detected.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OUT_EP1_ZERO_PAYLOAD_INT_RAW
              description: The raw interrupt bit turns to high level when OUT endpoint 1 received packet with zero palyload.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: OUT_EP2_ZERO_PAYLOAD_INT_RAW
              description: The raw interrupt bit turns to high level when OUT endpoint 2 received packet with zero palyload.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RTS_CHG_INT_RAW
              description: The raw interrupt bit turns to high level when level of RTS from usb serial channel is changed.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DTR_CHG_INT_RAW
              description: The raw interrupt bit turns to high level when level of DTR from usb serial channel is changed.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: GET_LINE_CODE_INT_RAW
              description: The raw interrupt bit turns to high level when level of GET LINE CODING request is received.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SET_LINE_CODE_INT_RAW
              description: The raw interrupt bit turns to high level when level of SET LINE CODING request is received.
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: INT_ST
          description: Interrupt status register.
          addressOffset: 12
          size: 32
          fields:
            - name: JTAG_IN_FLUSH_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_JTAG_IN_FLUSH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: SOF_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_SOF_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: SERIAL_OUT_RECV_PKT_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: SERIAL_IN_EMPTY_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_SERIAL_IN_EMPTY_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: PID_ERR_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_PID_ERR_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: CRC5_ERR_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_CRC5_ERR_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: CRC16_ERR_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_CRC16_ERR_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: STUFF_ERR_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_STUFF_ERR_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: IN_TOKEN_REC_IN_EP1_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_IN_TOKEN_REC_IN_EP1_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-only
            - name: USB_BUS_RESET_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_USB_BUS_RESET_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-only
            - name: OUT_EP1_ZERO_PAYLOAD_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-only
            - name: OUT_EP2_ZERO_PAYLOAD_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-only
            - name: RTS_CHG_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_RTS_CHG_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-only
            - name: DTR_CHG_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_DTR_CHG_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-only
            - name: GET_LINE_CODE_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_GET_LINE_CODE_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-only
            - name: SET_LINE_CODE_INT_ST
              description: The raw interrupt status bit for the USB_DEVICE_SET_LINE_CODE_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-only
      - register:
          name: INT_ENA
          description: Interrupt enable status register.
          addressOffset: 16
          size: 32
          fields:
            - name: JTAG_IN_FLUSH_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_JTAG_IN_FLUSH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SOF_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_SOF_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SERIAL_OUT_RECV_PKT_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SERIAL_IN_EMPTY_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_SERIAL_IN_EMPTY_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: PID_ERR_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_PID_ERR_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: CRC5_ERR_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_CRC5_ERR_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: CRC16_ERR_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_CRC16_ERR_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: STUFF_ERR_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_STUFF_ERR_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: IN_TOKEN_REC_IN_EP1_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_IN_TOKEN_REC_IN_EP1_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: USB_BUS_RESET_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_USB_BUS_RESET_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: OUT_EP1_ZERO_PAYLOAD_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: OUT_EP2_ZERO_PAYLOAD_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: RTS_CHG_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_RTS_CHG_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DTR_CHG_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_DTR_CHG_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: GET_LINE_CODE_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_GET_LINE_CODE_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: SET_LINE_CODE_INT_ENA
              description: The interrupt enable bit for the USB_DEVICE_SET_LINE_CODE_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: INT_CLR
          description: Interrupt clear status register.
          addressOffset: 20
          size: 32
          fields:
            - name: JTAG_IN_FLUSH_INT_CLR
              description: Set this bit to clear the USB_DEVICE_JTAG_IN_FLUSH_INT interrupt.
              bitOffset: 0
              bitWidth: 1
              access: write-only
            - name: SOF_INT_CLR
              description: Set this bit to clear the USB_DEVICE_JTAG_SOF_INT interrupt.
              bitOffset: 1
              bitWidth: 1
              access: write-only
            - name: SERIAL_OUT_RECV_PKT_INT_CLR
              description: Set this bit to clear the USB_DEVICE_SERIAL_OUT_RECV_PKT_INT interrupt.
              bitOffset: 2
              bitWidth: 1
              access: write-only
            - name: SERIAL_IN_EMPTY_INT_CLR
              description: Set this bit to clear the USB_DEVICE_SERIAL_IN_EMPTY_INT interrupt.
              bitOffset: 3
              bitWidth: 1
              access: write-only
            - name: PID_ERR_INT_CLR
              description: Set this bit to clear the USB_DEVICE_PID_ERR_INT interrupt.
              bitOffset: 4
              bitWidth: 1
              access: write-only
            - name: CRC5_ERR_INT_CLR
              description: Set this bit to clear the USB_DEVICE_CRC5_ERR_INT interrupt.
              bitOffset: 5
              bitWidth: 1
              access: write-only
            - name: CRC16_ERR_INT_CLR
              description: Set this bit to clear the USB_DEVICE_CRC16_ERR_INT interrupt.
              bitOffset: 6
              bitWidth: 1
              access: write-only
            - name: STUFF_ERR_INT_CLR
              description: Set this bit to clear the USB_DEVICE_STUFF_ERR_INT interrupt.
              bitOffset: 7
              bitWidth: 1
              access: write-only
            - name: IN_TOKEN_REC_IN_EP1_INT_CLR
              description: Set this bit to clear the USB_DEVICE_IN_TOKEN_IN_EP1_INT interrupt.
              bitOffset: 8
              bitWidth: 1
              access: write-only
            - name: USB_BUS_RESET_INT_CLR
              description: Set this bit to clear the USB_DEVICE_USB_BUS_RESET_INT interrupt.
              bitOffset: 9
              bitWidth: 1
              access: write-only
            - name: OUT_EP1_ZERO_PAYLOAD_INT_CLR
              description: Set this bit to clear the USB_DEVICE_OUT_EP1_ZERO_PAYLOAD_INT interrupt.
              bitOffset: 10
              bitWidth: 1
              access: write-only
            - name: OUT_EP2_ZERO_PAYLOAD_INT_CLR
              description: Set this bit to clear the USB_DEVICE_OUT_EP2_ZERO_PAYLOAD_INT interrupt.
              bitOffset: 11
              bitWidth: 1
              access: write-only
            - name: RTS_CHG_INT_CLR
              description: Set this bit to clear the USB_DEVICE_RTS_CHG_INT interrupt.
              bitOffset: 12
              bitWidth: 1
              access: write-only
            - name: DTR_CHG_INT_CLR
              description: Set this bit to clear the USB_DEVICE_DTR_CHG_INT interrupt.
              bitOffset: 13
              bitWidth: 1
              access: write-only
            - name: GET_LINE_CODE_INT_CLR
              description: Set this bit to clear the USB_DEVICE_GET_LINE_CODE_INT interrupt.
              bitOffset: 14
              bitWidth: 1
              access: write-only
            - name: SET_LINE_CODE_INT_CLR
              description: Set this bit to clear the USB_DEVICE_SET_LINE_CODE_INT interrupt.
              bitOffset: 15
              bitWidth: 1
              access: write-only
      - register:
          name: CONF0
          description: PHY hardware configuration.
          addressOffset: 24
          size: 32
          resetValue: 16896
          fields:
            - name: PHY_SEL
              description: Select internal/external PHY
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: EXCHG_PINS_OVERRIDE
              description: Enable software control USB D+ D- exchange
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: EXCHG_PINS
              description: USB D+ D- exchange
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: VREFH
              description: "Control single-end input high threshold,1.76V to 2V, step 80mV"
              bitOffset: 3
              bitWidth: 2
              access: read-write
            - name: VREFL
              description: "Control single-end input low threshold,0.8V to 1.04V, step 80mV"
              bitOffset: 5
              bitWidth: 2
              access: read-write
            - name: VREF_OVERRIDE
              description: Enable software control input  threshold
              bitOffset: 7
              bitWidth: 1
              access: read-write
            - name: PAD_PULL_OVERRIDE
              description: Enable software control USB D+ D- pullup pulldown
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: DP_PULLUP
              description: Control USB D+ pull up.
              bitOffset: 9
              bitWidth: 1
              access: read-write
            - name: DP_PULLDOWN
              description: Control USB D+ pull down.
              bitOffset: 10
              bitWidth: 1
              access: read-write
            - name: DM_PULLUP
              description: Control USB D- pull up.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: DM_PULLDOWN
              description: Control USB D- pull down.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: PULLUP_VALUE
              description: Control pull up value.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: USB_PAD_ENABLE
              description: Enable USB pad function.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: USB_JTAG_BRIDGE_EN
              description: "Set this bit usb_jtag, the connection between usb_jtag and internal JTAG is disconnected, and MTMS, MTDI, MTCK are output through GPIO Matrix, MTDO is input through GPIO Matrix."
              bitOffset: 15
              bitWidth: 1
              access: read-write
      - register:
          name: TEST
          description: Registers used for debugging the PHY.
          addressOffset: 28
          size: 32
          resetValue: 48
          fields:
            - name: TEST_ENABLE
              description: Enable test of the USB pad
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TEST_USB_OE
              description: USB pad oen in test
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TEST_TX_DP
              description: USB D+ tx value in test
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TEST_TX_DM
              description: USB D- tx value in test
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TEST_RX_RCV
              description: USB RCV value in test
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: TEST_RX_DP
              description: USB D+ rx value in test
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: TEST_RX_DM
              description: USB D- rx value in test
              bitOffset: 6
              bitWidth: 1
              access: read-only
      - register:
          name: JFIFO_ST
          description: JTAG FIFO status and control registers.
          addressOffset: 32
          size: 32
          resetValue: 68
          fields:
            - name: IN_FIFO_CNT
              description: JTAT in fifo counter.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: IN_FIFO_EMPTY
              description: "1: JTAG in fifo is empty."
              bitOffset: 2
              bitWidth: 1
              access: read-only
            - name: IN_FIFO_FULL
              description: "1: JTAG in fifo is full."
              bitOffset: 3
              bitWidth: 1
              access: read-only
            - name: OUT_FIFO_CNT
              description: JTAT out fifo counter.
              bitOffset: 4
              bitWidth: 2
              access: read-only
            - name: OUT_FIFO_EMPTY
              description: "1: JTAG out fifo is empty."
              bitOffset: 6
              bitWidth: 1
              access: read-only
            - name: OUT_FIFO_FULL
              description: "1: JTAG out fifo is full."
              bitOffset: 7
              bitWidth: 1
              access: read-only
            - name: IN_FIFO_RESET
              description: Write 1 to reset JTAG in fifo.
              bitOffset: 8
              bitWidth: 1
              access: read-write
            - name: OUT_FIFO_RESET
              description: Write 1 to reset JTAG out fifo.
              bitOffset: 9
              bitWidth: 1
              access: read-write
      - register:
          name: FRAM_NUM
          description: Last received SOF frame index register.
          addressOffset: 36
          size: 32
          fields:
            - name: SOF_FRAME_INDEX
              description: Frame index of received SOF frame.
              bitOffset: 0
              bitWidth: 11
              access: read-only
      - register:
          name: IN_EP0_ST
          description: Control IN endpoint status information.
          addressOffset: 40
          size: 32
          resetValue: 1
          fields:
            - name: IN_EP0_STATE
              description: State of IN Endpoint 0.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: IN_EP0_WR_ADDR
              description: Write data address of IN endpoint 0.
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: IN_EP0_RD_ADDR
              description: Read data address of IN endpoint 0.
              bitOffset: 9
              bitWidth: 7
              access: read-only
      - register:
          name: IN_EP1_ST
          description: CDC-ACM IN endpoint status information.
          addressOffset: 44
          size: 32
          resetValue: 1
          fields:
            - name: IN_EP1_STATE
              description: State of IN Endpoint 1.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: IN_EP1_WR_ADDR
              description: Write data address of IN endpoint 1.
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: IN_EP1_RD_ADDR
              description: Read data address of IN endpoint 1.
              bitOffset: 9
              bitWidth: 7
              access: read-only
      - register:
          name: IN_EP2_ST
          description: CDC-ACM interrupt IN endpoint status information.
          addressOffset: 48
          size: 32
          resetValue: 1
          fields:
            - name: IN_EP2_STATE
              description: State of IN Endpoint 2.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: IN_EP2_WR_ADDR
              description: Write data address of IN endpoint 2.
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: IN_EP2_RD_ADDR
              description: Read data address of IN endpoint 2.
              bitOffset: 9
              bitWidth: 7
              access: read-only
      - register:
          name: IN_EP3_ST
          description: JTAG IN endpoint status information.
          addressOffset: 52
          size: 32
          resetValue: 1
          fields:
            - name: IN_EP3_STATE
              description: State of IN Endpoint 3.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: IN_EP3_WR_ADDR
              description: Write data address of IN endpoint 3.
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: IN_EP3_RD_ADDR
              description: Read data address of IN endpoint 3.
              bitOffset: 9
              bitWidth: 7
              access: read-only
      - register:
          name: OUT_EP0_ST
          description: Control OUT endpoint status information.
          addressOffset: 56
          size: 32
          fields:
            - name: OUT_EP0_STATE
              description: State of OUT Endpoint 0.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: OUT_EP0_WR_ADDR
              description: "Write data address of OUT endpoint 0. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is detected, there are USB_DEVICE_OUT_EP0_WR_ADDR-2 bytes data in OUT EP0."
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: OUT_EP0_RD_ADDR
              description: Read data address of OUT endpoint 0.
              bitOffset: 9
              bitWidth: 7
              access: read-only
      - register:
          name: OUT_EP1_ST
          description: CDC-ACM OUT endpoint status information.
          addressOffset: 60
          size: 32
          fields:
            - name: OUT_EP1_STATE
              description: State of OUT Endpoint 1.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: OUT_EP1_WR_ADDR
              description: "Write data address of OUT endpoint 1. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is detected, there are USB_DEVICE_OUT_EP1_WR_ADDR-2 bytes data in OUT EP1."
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: OUT_EP1_RD_ADDR
              description: Read data address of OUT endpoint 1.
              bitOffset: 9
              bitWidth: 7
              access: read-only
            - name: OUT_EP1_REC_DATA_CNT
              description: Data count in OUT endpoint 1 when one packet is received.
              bitOffset: 16
              bitWidth: 7
              access: read-only
      - register:
          name: OUT_EP2_ST
          description: JTAG OUT endpoint status information.
          addressOffset: 64
          size: 32
          fields:
            - name: OUT_EP2_STATE
              description: State of OUT Endpoint 2.
              bitOffset: 0
              bitWidth: 2
              access: read-only
            - name: OUT_EP2_WR_ADDR
              description: "Write data address of OUT endpoint 2. When USB_DEVICE_SERIAL_OUT_RECV_PKT_INT is detected, there are USB_DEVICE_OUT_EP2_WR_ADDR-2 bytes data in OUT EP2."
              bitOffset: 2
              bitWidth: 7
              access: read-only
            - name: OUT_EP2_RD_ADDR
              description: Read data address of OUT endpoint 2.
              bitOffset: 9
              bitWidth: 7
              access: read-only
      - register:
          name: MISC_CONF
          description: Clock enable control
          addressOffset: 68
          size: 32
          fields:
            - name: CLK_EN
              description: "1'h1: Force clock on for register. 1'h0: Support clock only when application writes registers."
              bitOffset: 0
              bitWidth: 1
              access: read-write
      - register:
          name: MEM_CONF
          description: Memory power control
          addressOffset: 72
          size: 32
          resetValue: 2
          fields:
            - name: USB_MEM_PD
              description: "1: power down usb memory."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: USB_MEM_CLK_EN
              description: "1: Force clock on for usb memory."
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: CHIP_RST
          description: CDC-ACM chip reset control.
          addressOffset: 76
          size: 32
          fields:
            - name: RTS
              description: "1: Chip reset is detected from usb serial channel. Software write 1 to clear it."
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: DTR
              description: "1: Chip reset is detected from usb jtag channel. Software write 1 to clear it."
              bitOffset: 1
              bitWidth: 1
              access: read-only
            - name: USB_UART_CHIP_RST_DIS
              description: Set this bit to disable chip reset from usb serial channel to reset chip.
              bitOffset: 2
              bitWidth: 1
              access: read-write
      - register:
          name: SET_LINE_CODE_W0
          description: W0 of SET_LINE_CODING command.
          addressOffset: 80
          size: 32
          fields:
            - name: DW_DTE_RATE
              description: The value of dwDTERate set by host through SET_LINE_CODING command.
              bitOffset: 0
              bitWidth: 32
              access: read-only
      - register:
          name: SET_LINE_CODE_W1
          description: W1 of SET_LINE_CODING command.
          addressOffset: 84
          size: 32
          fields:
            - name: BCHAR_FORMAT
              description: The value of bCharFormat set by host through SET_LINE_CODING command.
              bitOffset: 0
              bitWidth: 8
              access: read-only
            - name: BPARITY_TYPE
              description: The value of bParityTpye set by host through SET_LINE_CODING command.
              bitOffset: 8
              bitWidth: 8
              access: read-only
            - name: BDATA_BITS
              description: The value of bDataBits set by host through SET_LINE_CODING command.
              bitOffset: 16
              bitWidth: 8
              access: read-only
      - register:
          name: GET_LINE_CODE_W0
          description: W0 of GET_LINE_CODING command.
          addressOffset: 88
          size: 32
          fields:
            - name: GET_DW_DTE_RATE
              description: The value of dwDTERate set by software which is requested by GET_LINE_CODING command.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: GET_LINE_CODE_W1
          description: W1 of GET_LINE_CODING command.
          addressOffset: 92
          size: 32
          fields:
            - name: GET_BDATA_BITS
              description: The value of bCharFormat set by software which is requested by GET_LINE_CODING command.
              bitOffset: 0
              bitWidth: 8
              access: read-write
            - name: GET_BPARITY_TYPE
              description: The value of bParityTpye set by software which is requested by GET_LINE_CODING command.
              bitOffset: 8
              bitWidth: 8
              access: read-write
            - name: GET_BCHAR_FORMAT
              description: The value of bDataBits set by software which is requested by GET_LINE_CODING command.
              bitOffset: 16
              bitWidth: 8
              access: read-write
      - register:
          name: CONFIG_UPDATE
          description: "Configuration registers' value update"
          addressOffset: 96
          size: 32
          fields:
            - name: CONFIG_UPDATE
              description: Write 1 to this register would update the value of configure registers from APB clock domain to 48MHz clock domain.
              bitOffset: 0
              bitWidth: 1
              access: write-only
      - register:
          name: SER_AFIFO_CONFIG
          description: Serial AFIFO configure register
          addressOffset: 100
          size: 32
          resetValue: 16
          fields:
            - name: SERIAL_IN_AFIFO_RESET_WR
              description: Write 1 to reset CDC_ACM IN async FIFO write clock domain.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SERIAL_IN_AFIFO_RESET_RD
              description: Write 1 to reset CDC_ACM IN async FIFO read clock domain.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: SERIAL_OUT_AFIFO_RESET_WR
              description: Write 1 to reset CDC_ACM OUT async FIFO write clock domain.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: SERIAL_OUT_AFIFO_RESET_RD
              description: Write 1 to reset CDC_ACM OUT async FIFO read clock domain.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: SERIAL_OUT_AFIFO_REMPTY
              description: CDC_ACM OUTOUT async FIFO empty signal in read clock domain.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: SERIAL_IN_AFIFO_WFULL
              description: CDC_ACM OUT IN async FIFO empty signal in write clock domain.
              bitOffset: 5
              bitWidth: 1
              access: read-only
      - register:
          name: BUS_RESET_ST
          description: USB Bus reset status register
          addressOffset: 104
          size: 32
          resetValue: 1
          fields:
            - name: USB_BUS_RESET_ST
              description: "USB bus reset status. 0: USB-Serial-JTAG is in usb bus reset status. 1: USB bus reset is released."
              bitOffset: 0
              bitWidth: 1
              access: read-only
      - register:
          name: ECO_LOW_48
          description: Reserved.
          addressOffset: 108
          size: 32
          fields:
            - name: RND_ECO_LOW_48
              description: Reserved.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ECO_HIGH_48
          description: Reserved.
          addressOffset: 112
          size: 32
          resetValue: 4294967295
          fields:
            - name: RND_ECO_HIGH_48
              description: Reserved.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ECO_CELL_CTRL_48
          description: Reserved.
          addressOffset: 116
          size: 32
          fields:
            - name: RDN_RESULT_48
              description: Reserved.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: RDN_ENA_48
              description: Reserved.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: ECO_LOW_APB
          description: Reserved.
          addressOffset: 120
          size: 32
          fields:
            - name: RND_ECO_LOW_APB
              description: Reserved.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ECO_HIGH_APB
          description: Reserved.
          addressOffset: 124
          size: 32
          resetValue: 4294967295
          fields:
            - name: RND_ECO_HIGH_APB
              description: Reserved.
              bitOffset: 0
              bitWidth: 32
              access: read-write
      - register:
          name: ECO_CELL_CTRL_APB
          description: Reserved.
          addressOffset: 128
          size: 32
          fields:
            - name: RDN_RESULT_APB
              description: Reserved.
              bitOffset: 0
              bitWidth: 1
              access: read-only
            - name: RDN_ENA_APB
              description: Reserved.
              bitOffset: 1
              bitWidth: 1
              access: read-write
      - register:
          name: SRAM_CTRL
          description: PPA SRAM Control Register
          addressOffset: 132
          size: 32
          resetValue: 4896
          fields:
            - name: MEM_AUX_CTRL
              description: Control signals
              bitOffset: 0
              bitWidth: 14
              access: read-write
      - register:
          name: DATE
          description: Date register
          addressOffset: 136
          size: 32
          resetValue: 34676752
          fields:
            - name: DATE
              description: register version.
              bitOffset: 0
              bitWidth: 32
              access: read-write
  - name: USB_WRAP
    description: USB_WRAP Peripheral
    groupName: USB_WRAP
    baseAddress: 1342701568
    addressBlock:
      - offset: 0
        size: 12
        usage: registers
    registers:
      - register:
          name: OTG_CONF
          description: USB wrapper configuration registers.
          addressOffset: 0
          size: 32
          resetValue: 1048576
          fields:
            - name: SRP_SESSEND_OVERRIDE
              description: "This bit is used to enable the software over-ride of srp session end signal. 1'b0: the signal is controlled by the chip input, 1'b1: the signal is controlled by the software."
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: SRP_SESSEND_VALUE
              description: Software over-ride value of srp session end signal.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: PHY_SEL
              description: "Select internal external PHY. 1'b0: Select internal PHY, 1'b1: Select external PHY."
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: DFIFO_FORCE_PD
              description: Force the dfifo to go into low power mode. The data in dfifo will not lost.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: DBNCE_FLTR_BYPASS
              description: "Bypass Debounce filters for avalid,bvalid,vbusvalid,session end, id signals"
              bitOffset: 4
              bitWidth: 1
              access: read-write
            - name: EXCHG_PINS_OVERRIDE
              description: Enable software controlle USB D+ D- exchange
              bitOffset: 5
              bitWidth: 1
              access: read-write
            - name: EXCHG_PINS
              description: "USB D+ D- exchange. 1'b0: don't change, 1'b1: exchange D+ D-."
              bitOffset: 6
              bitWidth: 1
              access: read-write
            - name: VREFH
              description: "Control single-end input high threshold,1.76V to 2V, step 80mV."
              bitOffset: 7
              bitWidth: 2
              access: read-write
            - name: VREFL
              description: "Control single-end input low threshold,0.8V to 1.04V, step 80mV."
              bitOffset: 9
              bitWidth: 2
              access: read-write
            - name: VREF_OVERRIDE
              description: Enable software controlle input  threshold.
              bitOffset: 11
              bitWidth: 1
              access: read-write
            - name: PAD_PULL_OVERRIDE
              description: Enable software controlle USB D+ D- pullup pulldown.
              bitOffset: 12
              bitWidth: 1
              access: read-write
            - name: DP_PULLUP
              description: Controlle USB D+ pullup.
              bitOffset: 13
              bitWidth: 1
              access: read-write
            - name: DP_PULLDOWN
              description: Controlle USB D+ pulldown.
              bitOffset: 14
              bitWidth: 1
              access: read-write
            - name: DM_PULLUP
              description: Controlle USB D+ pullup.
              bitOffset: 15
              bitWidth: 1
              access: read-write
            - name: DM_PULLDOWN
              description: Controlle USB D+ pulldown.
              bitOffset: 16
              bitWidth: 1
              access: read-write
            - name: PULLUP_VALUE
              description: "Controlle pullup value. 1'b0: typical value is 2.4K, 1'b1: typical value is 1.2K."
              bitOffset: 17
              bitWidth: 1
              access: read-write
            - name: USB_PAD_ENABLE
              description: Enable USB pad function.
              bitOffset: 18
              bitWidth: 1
              access: read-write
            - name: AHB_CLK_FORCE_ON
              description: Force ahb clock always on.
              bitOffset: 19
              bitWidth: 1
              access: read-write
            - name: PHY_CLK_FORCE_ON
              description: Force phy clock always on.
              bitOffset: 20
              bitWidth: 1
              access: read-write
            - name: PHY_TX_EDGE_SEL
              description: "Select phy tx signal output clock edge. 1'b0: negedge, 1'b1: posedge."
              bitOffset: 21
              bitWidth: 1
              access: read-write
            - name: DFIFO_FORCE_PU
              description: Disable the dfifo to go into low power mode. The data in dfifo will not lost.
              bitOffset: 22
              bitWidth: 1
              access: read-write
            - name: CLK_EN
              description: Disable auto clock gating of CSR registers.
              bitOffset: 31
              bitWidth: 1
              access: read-write
      - register:
          name: TEST_CONF
          description: USB wrapper test configuration registers.
          addressOffset: 4
          size: 32
          fields:
            - name: TEST_ENABLE
              description: Enable test of the USB pad.
              bitOffset: 0
              bitWidth: 1
              access: read-write
            - name: TEST_USB_OE
              description: USB pad oen in test.
              bitOffset: 1
              bitWidth: 1
              access: read-write
            - name: TEST_TX_DP
              description: USB D+ tx value in test.
              bitOffset: 2
              bitWidth: 1
              access: read-write
            - name: TEST_TX_DM
              description: USB D- tx value in test.
              bitOffset: 3
              bitWidth: 1
              access: read-write
            - name: TEST_RX_RCV
              description: USB differential rx value in test.
              bitOffset: 4
              bitWidth: 1
              access: read-only
            - name: TEST_RX_DP
              description: USB D+ rx value in test.
              bitOffset: 5
              bitWidth: 1
              access: read-only
            - name: TEST_RX_DM
              description: USB D- rx value in test.
              bitOffset: 6
              bitWidth: 1
              access: read-only
      - register:
          name: DATE
          description: Date register.
          addressOffset: 1020
          size: 32
          resetValue: 587400452
          fields:
            - name: USB_WRAP_DATE
              description: Date register.
              bitOffset: 0
              bitWidth: 32
              access: read-only
