--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TopLevel.twx TopLevel.ncd -o TopLevel.twr TopLevel.pcf
-ucf Nexys3_master.ucf

Design file:              TopLevel.ncd
Physical constraint file: TopLevel.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SYS_CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SYS_RST     |    0.514(R)|      FAST  |    0.489(R)|      SLOW  |w_CLK_BUFG        |   0.000|
i_RX        |    1.578(R)|      SLOW  |   -0.342(R)|      SLOW  |w_CLK_BUFG        |   0.000|
i_SW<0>     |    2.929(R)|      SLOW  |   -0.818(R)|      SLOW  |w_CLK_BUFG        |   0.000|
i_SW<1>     |    7.347(R)|      SLOW  |   -0.597(R)|      SLOW  |w_CLK_BUFG        |   0.000|
i_SW<2>     |    7.098(R)|      SLOW  |   -0.328(R)|      SLOW  |w_CLK_BUFG        |   0.000|
i_SW<3>     |    7.348(R)|      SLOW  |   -0.678(R)|      SLOW  |w_CLK_BUFG        |   0.000|
i_SW<4>     |    6.570(R)|      SLOW  |   -0.836(R)|      FAST  |w_CLK_BUFG        |   0.000|
i_SW<5>     |    6.474(R)|      SLOW  |   -0.677(R)|      SLOW  |w_CLK_BUFG        |   0.000|
i_SW<6>     |    6.732(R)|      SLOW  |   -0.967(R)|      SLOW  |w_CLK_BUFG        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock SYS_CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
o_LED<0>    |         8.520(R)|      SLOW  |         4.829(R)|      FAST  |w_CLK_BUFG        |   0.000|
o_LED<1>    |         8.520(R)|      SLOW  |         4.829(R)|      FAST  |w_CLK_BUFG        |   0.000|
o_LED<2>    |         8.277(R)|      SLOW  |         4.693(R)|      FAST  |w_CLK_BUFG        |   0.000|
o_LED<3>    |         8.277(R)|      SLOW  |         4.693(R)|      FAST  |w_CLK_BUFG        |   0.000|
o_LED<4>    |         7.983(R)|      SLOW  |         4.461(R)|      FAST  |w_CLK_BUFG        |   0.000|
o_LED<5>    |         7.983(R)|      SLOW  |         4.461(R)|      FAST  |w_CLK_BUFG        |   0.000|
o_LED<6>    |         7.959(R)|      SLOW  |         4.462(R)|      FAST  |w_CLK_BUFG        |   0.000|
o_LED<7>    |         7.970(R)|      SLOW  |         4.455(R)|      FAST  |w_CLK_BUFG        |   0.000|
o_TX        |         8.576(R)|      SLOW  |         4.816(R)|      FAST  |w_CLK_BUFG        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock SYS_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYS_CLK        |   10.552|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu May 10 15:00:22 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 302 MB



