\t (00:30:42) allegro 16.6-2015 S091 (v16-6-112GY) Windows 32
\t (00:30:42)     Journal start - Mon Jan 04 10:11:46 2021
\t (00:30:42)         Host=WENP-PC User=wenp Pid=30144 CPUs=8
\t (00:30:42) CmdLine= F:\ProfessionalSoftware\Cadence\Allegro16P6\tools\pcb\bin\allegro.exe
\t (00:30:42) 
\d (00:30:42) Design opened: F:/WorkSpace/Allegro16P6/LoRa_Project/LORA_ASR6601/ASR6601QFN68_Moduleboard/Layout/ASR6601QFN68_Module_V10_201123.brd
\i (00:30:42) generaledit 
\i (00:30:43) zoom out 1 
\i (00:30:43) setwindow pcb
\i (00:30:43) zoom out 1.7525 13.9883
\i (00:30:43) trapsize 3204
\i (00:30:45) open 
\i (00:30:47) fillin "ASR6601QFN68_Module_V10_201123.brd"
\t (00:30:47) Opening existing design...
\i (00:30:47) trapsize 1602
\d (00:30:47) Design opened: F:/WorkSpace/Allegro16P6/LoRa_Project/LORA_ASR6601/ASR6601QFN68_Moduleboard/Layout/ASR6601QFN68_Module_V10_201123.brd
\i (00:30:47) generaledit 
\i (00:30:48) zoom in 1 
\i (00:30:48) setwindow pcb
\i (00:30:48) zoom in 3.8029 10.0477
\i (00:30:48) trapsize 801
\i (00:30:48) zoom out 1 
\i (00:30:48) setwindow pcb
\i (00:30:48) zoom out 3.5626 12.4505
\i (00:30:48) trapsize 1602
\i (00:30:48) zoom out 1 
\i (00:30:48) setwindow pcb
\i (00:30:48) zoom out 3.4986 12.5787
\i (00:30:48) trapsize 3204
\i (00:30:49) zoom in 1 
\i (00:30:49) setwindow pcb
\i (00:30:49) zoom in 0.1027 7.7732
\i (00:30:49) trapsize 1602
\i (00:30:49) zoom in 1 
\i (00:30:49) setwindow pcb
\i (00:30:49) zoom in 0.1027 7.7733
\i (00:30:49) trapsize 801
\i (00:30:49) zoom in 1 
\i (00:30:49) setwindow pcb
\i (00:30:49) zoom in 2.9700 6.4278
\i (00:30:49) trapsize 400
\i (00:30:49) zoom in 1 
\i (00:30:49) setwindow pcb
\i (00:30:49) zoom in 2.9700 6.4278
\i (00:30:49) trapsize 200
\i (00:30:50) zoom out 1 
\i (00:30:50) setwindow pcb
\i (00:30:50) zoom out 1.9608 6.6360
\i (00:30:50) trapsize 400
\i (00:30:50) zoom out 1 
\i (00:30:50) setwindow pcb
\i (00:30:50) zoom out 1.9609 6.6361
\i (00:30:50) trapsize 801
\i (00:30:50) zoom out 1 
\i (00:30:50) setwindow pcb
\i (00:30:50) zoom out 2.9701 5.3707
\i (00:30:50) trapsize 1602
\i (00:30:51) zoom in 1 
\i (00:30:51) setwindow pcb
\i (00:30:51) zoom in 7.3911 2.3912
\i (00:30:51) trapsize 801
\i (00:30:52) zoom out 1 
\i (00:30:52) setwindow pcb
\i (00:30:52) zoom out 7.8556 1.8947
\i (00:30:52) trapsize 1602
\i (00:30:53) zoom in 1 
\i (00:30:53) setwindow pcb
\i (00:30:53) zoom in 3.3064 3.0800
\i (00:30:53) trapsize 801
\i (00:30:53) zoom in 1 
\i (00:30:53) setwindow pcb
\i (00:30:53) zoom in 3.0021 3.5446
\i (00:30:53) trapsize 400
\i (00:30:54) zoom out 1 
\i (00:30:54) setwindow pcb
\i (00:30:54) zoom out 3.0502 3.3204
\i (00:30:54) trapsize 801
\i (05:31:25) xhilite 
\i (05:31:26) xname_flush 
\i (05:31:26) done 
\i (05:31:26) generaledit 
\i (06:14:53) xhilite 
\i (06:14:54) xname_flush 
\i (06:14:54) done 
\i (06:14:54) generaledit 
\i (07:17:22) xhilite 
\i (07:17:22) xname_flush 
\i (07:17:22) done 
\i (07:17:23) generaledit 
\i (07:55:47) xhilite 
\i (07:55:47) xname_flush 
\i (07:55:47) done 
\i (07:55:48) generaledit 
\i (24:43:57) zoom in 1 
\i (24:43:57) setwindow pcb
\i (24:43:57) zoom in 4.5719 6.7483
\i (24:43:57) trapsize 400
\i (24:43:58) zoom in 1 
\i (24:43:58) setwindow pcb
\i (24:43:58) zoom in 2.9621 7.1488
\i (24:43:58) trapsize 200
\i (24:43:58) zoom in 1 
\i (24:43:58) setwindow pcb
\i (24:43:58) zoom in 2.9621 7.1088
\i (24:43:58) trapsize 100
\i (24:43:58) zoom out 1 
\i (24:43:58) setwindow pcb
\i (24:43:58) zoom out 3.0562 6.9846
\i (24:43:58) trapsize 200
\i (24:43:58) zoom out 1 
\i (24:43:58) setwindow pcb
\i (24:43:58) zoom out 3.0482 7.0327
\i (24:43:58) trapsize 400
\i (24:43:58) zoom out 1 
\i (24:43:58) setwindow pcb
\i (24:43:58) zoom out 3.0322 7.2250
\i (24:43:58) trapsize 801
\i (24:43:58) zoom out 1 
\i (24:43:58) setwindow pcb
\i (24:43:58) zoom out 3.0322 7.3692
\i (24:43:58) trapsize 1602
\i (24:44:01) open 
\e (24:44:01) Do you want to save the changes you made to ASR6601QFN68_Module_V10_201123.brd?
\i (24:44:02) fillin no 
\i (24:44:14) fillin "F:\WorkSpace\Allegro16P6\LoRa_Project\LORA_ASR6601\ASR6601QFN48_Moduleboard\ASR6601QFN48_Moduleboard_V10\Layout\ASR6601QFN48_Module_V10_201123.brd"
\i (24:44:14) cd "F:\WorkSpace\Allegro16P6\LoRa_Project\LORA_ASR6601\ASR6601QFN48_Moduleboard\ASR6601QFN48_Moduleboard_V10\Layout"
\t (24:44:14) Opening existing design...
\i (24:44:14) trapsize 1379
\t (24:44:14)     Journal end - Tue Jan 05 10:25:18 2021
47:19) zoom out -154.6528 11.5902
\i (01:47:19) trapsize 25630
\i (01:47:20) zoom in 1 
\i (01:47:20) setwindow pcb
\i (01:47:20) zoom in 52.9501 0.8256
\i (01:47:20) trapsize 12815
\i (01:47:20) zoom in 1 
\i (01:47:20) setwindow pcb
\i (01:47:20) zoom in 44.7486 1.5945
\i (01:47:20) trapsize 6407
\i (01:47:20) zoom in 1 
\i (01:47:20) setwindow pcb
\i (01:47:20) zoom in 10.6608 5.9516
\i (01:47:20) trapsize 3204
\i (01:47:20) zoom in 1 
\i (01:47:20) setwindow pcb
\i (01:47:20) zoom in 9.9559 5.9517
\i (01:47:20) trapsize 1602
\i (01:47:21) zoom in 1 
\i (01:47:21) setwindow pcb
\i (01:47:21) zoom in 12.0064 3.5809
\i (01:47:21) trapsize 801
\i (01:47:21) zoom in 1 
\i (01:47:21) setwindow pcb
\i (01:47:21) zoom in 11.9743 3.4207
\i (01:47:21) trapsize 400
\i (01:47:21) zoom out 1 
\i (01:47:21) setwindow pcb
\i (01:47:21) zoom out 13.0716 3.7491
\i (01:47:21) trapsize 801
\i (01:47:22) zoom in 1 
\i (01:47:22) setwindow pcb
\i (01:47:22) zoom in 13.7444 3.2526
\i (01:47:22) trapsize 400
\i (01:47:24) zoom out 1 
\i (01:47:24) setwindow pcb
\i (01:47:24) zoom out 14.6655 3.2126
\i (01:47:24) trapsize 801
\i (01:47:24) zoom out 1 
\i (01:47:24) setwindow pcb
\i (01:47:24) zoom out 14.4732 2.6199
\i (01:47:24) trapsize 1602
\i (01:47:24) zoom out 1 
\i (01:47:24) setwindow pcb
\i (01:47:24) zoom out 14.4732 2.1714
\i (01:47:24) trapsize 3204
\i (01:47:25) zoom in 1 
\i (01:47:25) setwindow pcb
\i (01:47:25) zoom in -2.6349 12.8719
\i (01:47:25) trapsize 1602
\i (01:47:25) zoom in 1 
\i (01:47:25) setwindow pcb
\i (01:47:25) zoom in -0.8728 12.8399
\i (01:47:25) trapsize 801
\i (01:47:25) zoom in 1 
\i (01:47:25) setwindow pcb
\i (01:47:25) zoom in 3.3562 11.8788
\i (01:47:25) trapsize 400
\i (01:47:25) zoom in 1 
\i (01:47:25) setwindow pcb
\i (01:47:25) zoom in 3.4523 11.8868
\i (01:47:25) trapsize 200
\i (01:47:25) zoom out 1 
\i (01:47:25) setwindow pcb
\i (01:47:25) zoom out 3.3282 11.7867
\i (01:47:25) trapsize 400
\i (01:47:25) zoom out 1 
\i (01:47:26) setwindow pcb
\i (01:47:26) zoom out 2.8956 11.8909
\i (01:47:26) trapsize 801
\i (01:47:26) zoom in 1 
\i (01:47:26) setwindow pcb
\i (01:47:26) zoom in 4.1452 11.5065
\i (01:47:26) trapsize 400
\i (01:47:26) zoom in 1 
\i (01:47:26) setwindow pcb
\i (01:47:26) zoom in 4.1452 11.5065
\i (01:47:26) trapsize 200
\i (01:47:26) zoom in 1 
\i (01:47:26) setwindow pcb
\i (01:47:26) zoom in 3.8449 11.5305
\i (01:47:26) trapsize 100
\i (01:47:26) zoom in 1 
\i (01:47:26) setwindow pcb
\i (01:47:26) zoom in 3.8449 11.5306
\i (01:47:26) trapsize 50
\i (01:47:26) zoom in 1 
\i (01:47:26) setwindow pcb
\i (01:47:26) zoom in 3.8449 11.5306
\i (01:47:26) trapsize 25
\i (01:47:27) zoom out 1 
\i (01:47:27) setwindow pcb
\i (01:47:27) zoom out 3.7633 11.5357
\i (01:47:27) trapsize 50
\i (01:47:27) zoom out 1 
\i (01:47:27) setwindow pcb
\i (01:47:27) zoom out 3.6742 11.5406
\i (01:47:27) trapsize 100
\i (01:47:28) zoom out 1 
\i (01:47:28) setwindow pcb
\i (01:47:28) zoom out 3.5941 11.5147
\i (01:47:28) trapsize 200
\i (01:47:28) zoom out 1 
\i (01:47:28) setwindow pcb
\i (01:47:28) zoom out 3.5540 11.5106
\i (01:47:28) trapsize 400
\i (02:24:27) zoom out 1 
\i (02:24:27) setwindow pcb
\i (02:24:27) zoom out 6.4132 12.8642
\i (02:24:27) trapsize 801
\i (02:24:27) zoom out 1 
\i (02:24:27) setwindow pcb
\i (02:24:27) zoom out 6.6054 13.1686
\i (02:24:27) trapsize 1602
\i (02:24:27) zoom out 1 
\i (02:24:27) setwindow pcb
\i (02:24:27) zoom out 6.9578 13.8094
\i (02:24:27) trapsize 3204
\i (02:24:27) zoom out 1 
\i (02:24:27) setwindow pcb
\i (02:24:27) zoom out 7.0219 13.9376
\i (02:24:27) trapsize 6407
\i (02:24:29) open 
\i (02:25:03) fillin "F:\WorkSpace\Allegro16P6\LoRa_Project\LORA_ASR6601\ASR6601QFN48_Moduleboard\Media_Module\Media_Module_V10_CTM_New\Layout\ASR6601QFN48_Module_V10_201226_1.brd"
\i (02:25:03) cd "F:\WorkSpace\Allegro16P6\LoRa_Project\LORA_ASR6601\ASR6601QFN48_Moduleboard\Media_Module\Media_Module_V10_CTM_New\Layout"
\t (02:25:03) Opening existing design...
\i (02:25:04) trapsize 3279
\t (02:25:04)     Journal end - Mon Jan 04 17:36:51 2021
