Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 0769a2be5c1e4dbda3805b70faf21495 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seven_seg_behav xil_defaultlib.seven_seg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's' [C:/Users/saidi/OneDrive/Desktop/ssit/seven_seg/seven_seg.srcs/sources_1/new/counter.v:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'value' [C:/Users/saidi/OneDrive/Desktop/ssit/seven_seg/seven_seg.srcs/sources_1/new/seven_seg.v:47]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ca1' is not permitted [C:/Users/saidi/OneDrive/Desktop/ssit/seven_seg/seven_seg.srcs/sources_1/new/seven_seg.v:47]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ca2' is not permitted [C:/Users/saidi/OneDrive/Desktop/ssit/seven_seg/seven_seg.srcs/sources_1/new/seven_seg.v:48]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ca3' is not permitted [C:/Users/saidi/OneDrive/Desktop/ssit/seven_seg/seven_seg.srcs/sources_1/new/seven_seg.v:49]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'ca4' is not permitted [C:/Users/saidi/OneDrive/Desktop/ssit/seven_seg/seven_seg.srcs/sources_1/new/seven_seg.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'value' [C:/Users/saidi/OneDrive/Desktop/ssit/seven_seg/seven_seg.srcs/sources_1/new/seven_seg.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'value' [C:/Users/saidi/OneDrive/Desktop/ssit/seven_seg/seven_seg.srcs/sources_1/new/seven_seg.v:49]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'value' [C:/Users/saidi/OneDrive/Desktop/ssit/seven_seg/seven_seg.srcs/sources_1/new/seven_seg.v:50]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's' [C:/Users/saidi/OneDrive/Desktop/ssit/seven_seg/seven_seg.srcs/sources_1/new/counter.v:24]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's' [C:/Users/saidi/OneDrive/Desktop/ssit/seven_seg/seven_seg.srcs/sources_1/new/counter.v:25]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's' [C:/Users/saidi/OneDrive/Desktop/ssit/seven_seg/seven_seg.srcs/sources_1/new/counter.v:26]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
