# Synopsys Constraint Checker(syntax only), version mapact, Build 2172R, built Oct 30 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Fri Jul 07 15:11:41 2023


##### DESIGN INFO #######################################################

Top View:                "FPGA_SoC"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                           Requested     Requested     Clock        Clock                   Clock
Clock                                           Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------
FPGA_SoC_FCCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     353  
FPGA_SoC_FCCC_0_FCCC|GL1_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     118  
System                                          100.0 MHz     10.000        system       system_clkgroup         0    
======================================================================================================================
