Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Wed Oct 30 20:43:25 2024
| Host         : DESKTOP-GTUF0U5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab_6_top_level_timing_summary_routed.rpt -pb lab_6_top_level_timing_summary_routed.pb -rpx lab_6_top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_6_top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.617        0.000                      0                 1200        0.152        0.000                      0                 1200        4.020        0.000                       0                   588  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.617        0.000                      0                 1200        0.152        0.000                      0                 1200        4.020        0.000                       0                   588  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.328ns (26.353%)  route 3.711ns (73.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.504     6.763    ADC_PROC/ready
    SLICE_X28Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.887 r  ADC_PROC/scaled_adc_data[13]_i_1/O
                         net (fo=455, routed)         3.207    10.094    ADC_PROC/AVERAGER/EN
    SLICE_X48Y74         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.424    14.765    ADC_PROC/AVERAGER/clk
    SLICE_X48Y74         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r/C
                         clock pessimism              0.187    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X48Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.711    ADC_PROC/AVERAGER/REG_ARRAY_reg_r
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.328ns (26.353%)  route 3.711ns (73.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.504     6.763    ADC_PROC/ready
    SLICE_X28Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.887 r  ADC_PROC/scaled_adc_data[13]_i_1/O
                         net (fo=455, routed)         3.207    10.094    ADC_PROC/AVERAGER/EN
    SLICE_X48Y74         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.424    14.765    ADC_PROC/AVERAGER/clk
    SLICE_X48Y74         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_0/C
                         clock pessimism              0.187    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X48Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.711    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_0
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_1/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.328ns (26.353%)  route 3.711ns (73.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.504     6.763    ADC_PROC/ready
    SLICE_X28Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.887 r  ADC_PROC/scaled_adc_data[13]_i_1/O
                         net (fo=455, routed)         3.207    10.094    ADC_PROC/AVERAGER/EN
    SLICE_X48Y74         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.424    14.765    ADC_PROC/AVERAGER/clk
    SLICE_X48Y74         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_1/C
                         clock pessimism              0.187    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X48Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.711    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_1
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_17/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.328ns (26.353%)  route 3.711ns (73.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.504     6.763    ADC_PROC/ready
    SLICE_X28Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.887 r  ADC_PROC/scaled_adc_data[13]_i_1/O
                         net (fo=455, routed)         3.207    10.094    ADC_PROC/AVERAGER/EN
    SLICE_X48Y74         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_17/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.424    14.765    ADC_PROC/AVERAGER/clk
    SLICE_X48Y74         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_17/C
                         clock pessimism              0.187    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X48Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.711    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_17
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_2/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.328ns (26.353%)  route 3.711ns (73.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.504     6.763    ADC_PROC/ready
    SLICE_X28Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.887 r  ADC_PROC/scaled_adc_data[13]_i_1/O
                         net (fo=455, routed)         3.207    10.094    ADC_PROC/AVERAGER/EN
    SLICE_X48Y74         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.424    14.765    ADC_PROC/AVERAGER/clk
    SLICE_X48Y74         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_2/C
                         clock pessimism              0.187    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X48Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.711    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_2
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_3/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 1.328ns (26.353%)  route 3.711ns (73.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.504     6.763    ADC_PROC/ready
    SLICE_X28Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.887 r  ADC_PROC/scaled_adc_data[13]_i_1/O
                         net (fo=455, routed)         3.207    10.094    ADC_PROC/AVERAGER/EN
    SLICE_X48Y74         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.424    14.765    ADC_PROC/AVERAGER/clk
    SLICE_X48Y74         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_3/C
                         clock pessimism              0.187    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X48Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.711    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_3
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_10/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.328ns (26.428%)  route 3.697ns (73.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.504     6.763    ADC_PROC/ready
    SLICE_X28Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.887 r  ADC_PROC/scaled_adc_data[13]_i_1/O
                         net (fo=455, routed)         3.193    10.080    ADC_PROC/AVERAGER/EN
    SLICE_X49Y75         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_10/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.424    14.765    ADC_PROC/AVERAGER/clk
    SLICE_X49Y75         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_10/C
                         clock pessimism              0.187    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X49Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.711    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_10
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_11/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.328ns (26.428%)  route 3.697ns (73.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.504     6.763    ADC_PROC/ready
    SLICE_X28Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.887 r  ADC_PROC/scaled_adc_data[13]_i_1/O
                         net (fo=455, routed)         3.193    10.080    ADC_PROC/AVERAGER/EN
    SLICE_X49Y75         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_11/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.424    14.765    ADC_PROC/AVERAGER/clk
    SLICE_X49Y75         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_11/C
                         clock pessimism              0.187    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X49Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.711    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_11
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_12/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.328ns (26.428%)  route 3.697ns (73.572%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.504     6.763    ADC_PROC/ready
    SLICE_X28Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.887 r  ADC_PROC/scaled_adc_data[13]_i_1/O
                         net (fo=455, routed)         3.193    10.080    ADC_PROC/AVERAGER/EN
    SLICE_X49Y75         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_12/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.424    14.765    ADC_PROC/AVERAGER/clk
    SLICE_X49Y75         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_12/C
                         clock pessimism              0.187    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X49Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.711    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_12
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg[128][5]_srl32___REG_ARRAY_reg_r_126/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 1.328ns (28.183%)  route 3.384ns (71.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      1.204     6.259 r  XADC_INST/inst/DRDY
                         net (fo=2, routed)           0.504     6.763    ADC_PROC/ready
    SLICE_X28Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.887 r  ADC_PROC/scaled_adc_data[13]_i_1/O
                         net (fo=455, routed)         2.880     9.767    ADC_PROC/AVERAGER/EN
    SLICE_X34Y60         SRLC32E                                      r  ADC_PROC/AVERAGER/REG_ARRAY_reg[128][5]_srl32___REG_ARRAY_reg_r_126/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.432    14.773    ADC_PROC/AVERAGER/clk
    SLICE_X34Y60         SRLC32E                                      r  ADC_PROC/AVERAGER/REG_ARRAY_reg[128][5]_srl32___REG_ARRAY_reg_r_126/CLK
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X34Y60         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    14.479    ADC_PROC/AVERAGER/REG_ARRAY_reg[128][5]_srl32___REG_ARRAY_reg_r_126
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  4.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ADC_PROC/AVERAGER/REG_ARRAY_reg_r_253/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg[256][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.187ns (35.927%)  route 0.334ns (64.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.555     1.438    ADC_PROC/AVERAGER/clk
    SLICE_X37Y67         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_253/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_253/Q
                         net (fo=16, routed)          0.334     1.913    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_253_n_0
    SLICE_X31Y67         LUT2 (Prop_lut2_I1_O)        0.046     1.959 r  ADC_PROC/AVERAGER/REG_ARRAY_reg_gate__4_0/O
                         net (fo=1, routed)           0.000     1.959    ADC_PROC/AVERAGER/REG_ARRAY_reg_gate__4_0_n_0
    SLICE_X31Y67         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg[256][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.821     1.949    ADC_PROC/AVERAGER/clk
    SLICE_X31Y67         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg[256][5]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X31Y67         FDRE (Hold_fdre_C_D)         0.107     1.807    ADC_PROC/AVERAGER/REG_ARRAY_reg[256][5]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ADC_PROC/AVERAGER/REG_ARRAY_reg_r_210/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_211/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.848%)  route 0.121ns (46.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.549     1.432    ADC_PROC/AVERAGER/clk
    SLICE_X39Y73         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_210/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_210/Q
                         net (fo=1, routed)           0.121     1.694    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_210_n_0
    SLICE_X40Y73         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_211/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.816     1.943    ADC_PROC/AVERAGER/clk
    SLICE_X40Y73         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_211/C
                         clock pessimism             -0.478     1.465    
    SLICE_X40Y73         FDRE (Hold_fdre_C_D)         0.070     1.535    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_211
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ADC_PROC/AVERAGER/REG_ARRAY_reg_r_253/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg[256][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.803%)  route 0.334ns (64.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.555     1.438    ADC_PROC/AVERAGER/clk
    SLICE_X37Y67         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_253/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_253/Q
                         net (fo=16, routed)          0.334     1.913    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_253_n_0
    SLICE_X31Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.958 r  ADC_PROC/AVERAGER/REG_ARRAY_reg_gate__4_1/O
                         net (fo=1, routed)           0.000     1.958    ADC_PROC/AVERAGER/REG_ARRAY_reg_gate__4_1_n_0
    SLICE_X31Y67         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg[256][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.821     1.949    ADC_PROC/AVERAGER/clk
    SLICE_X31Y67         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg[256][4]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X31Y67         FDRE (Hold_fdre_C_D)         0.091     1.791    ADC_PROC/AVERAGER/REG_ARRAY_reg[256][4]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ADC_PROC/AVERAGER/REG_ARRAY_reg_r_122/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_123/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.549%)  route 0.113ns (44.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.554     1.437    ADC_PROC/AVERAGER/clk
    SLICE_X44Y69         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_122/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_122/Q
                         net (fo=1, routed)           0.113     1.691    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_122_n_0
    SLICE_X45Y68         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_123/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.822     1.950    ADC_PROC/AVERAGER/clk
    SLICE_X45Y68         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_123/C
                         clock pessimism             -0.498     1.452    
    SLICE_X45Y68         FDRE (Hold_fdre_C_D)         0.072     1.524    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_123
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ADC_PROC/AVERAGER/REG_ARRAY_reg_r_158/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_159/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.551     1.434    ADC_PROC/AVERAGER/clk
    SLICE_X40Y71         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_158/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_158/Q
                         net (fo=1, routed)           0.114     1.689    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_158_n_0
    SLICE_X41Y70         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_159/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.820     1.947    ADC_PROC/AVERAGER/clk
    SLICE_X41Y70         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_159/C
                         clock pessimism             -0.498     1.449    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.070     1.519    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_159
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ADC_PROC/AVERAGER/REG_ARRAY_reg_r_188/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_189/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.552     1.435    ADC_PROC/AVERAGER/clk
    SLICE_X44Y72         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_188/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_188/Q
                         net (fo=1, routed)           0.112     1.688    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_188_n_0
    SLICE_X45Y73         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_189/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.817     1.944    ADC_PROC/AVERAGER/clk
    SLICE_X45Y73         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_189/C
                         clock pessimism             -0.498     1.446    
    SLICE_X45Y73         FDRE (Hold_fdre_C_D)         0.070     1.516    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_189
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ADC_PROC/AVERAGER/REG_ARRAY_reg_r_118/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_119/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.555     1.438    ADC_PROC/AVERAGER/clk
    SLICE_X45Y68         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_118/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_118/Q
                         net (fo=1, routed)           0.116     1.695    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_118_n_0
    SLICE_X44Y69         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_119/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.822     1.949    ADC_PROC/AVERAGER/clk
    SLICE_X44Y69         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_119/C
                         clock pessimism             -0.498     1.451    
    SLICE_X44Y69         FDRE (Hold_fdre_C_D)         0.070     1.521    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_119
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ADC_PROC/AVERAGER/REG_ARRAY_reg_r_223/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_224/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.784%)  route 0.115ns (41.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.549     1.432    ADC_PROC/AVERAGER/clk
    SLICE_X38Y73         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_223/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_223/Q
                         net (fo=1, routed)           0.115     1.711    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_223_n_0
    SLICE_X41Y73         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_224/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.816     1.943    ADC_PROC/AVERAGER/clk
    SLICE_X41Y73         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_224/C
                         clock pessimism             -0.478     1.465    
    SLICE_X41Y73         FDRE (Hold_fdre_C_D)         0.071     1.536    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_224
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ADC_PROC/AVERAGER/REG_ARRAY_reg_r_186/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_187/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.552     1.435    ADC_PROC/AVERAGER/clk
    SLICE_X45Y72         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_186/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_186/Q
                         net (fo=1, routed)           0.118     1.694    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_186_n_0
    SLICE_X44Y72         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_187/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.818     1.946    ADC_PROC/AVERAGER/clk
    SLICE_X44Y72         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_187/C
                         clock pessimism             -0.498     1.448    
    SLICE_X44Y72         FDRE (Hold_fdre_C_D)         0.070     1.518    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_187
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ADC_PROC/AVERAGER/REG_ARRAY_reg_r_68/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_PROC/AVERAGER/REG_ARRAY_reg_r_69/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.552     1.435    ADC_PROC/AVERAGER/clk
    SLICE_X45Y71         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_68/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_68/Q
                         net (fo=1, routed)           0.118     1.694    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_68_n_0
    SLICE_X44Y71         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_69/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.820     1.947    ADC_PROC/AVERAGER/clk
    SLICE_X44Y71         FDRE                                         r  ADC_PROC/AVERAGER/REG_ARRAY_reg_r_69/C
                         clock pessimism             -0.499     1.448    
    SLICE_X44Y71         FDRE (Hold_fdre_C_D)         0.070     1.518    ADC_PROC/AVERAGER/REG_ARRAY_reg_r_69
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      XADC_INST/inst/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y28    ADC_PROC/scaled_adc_data_temp_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y75   ADC_PROC/ready_r_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y74   ADC_PROC/scaled_adc_data_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y72   ADC_PROC/scaled_adc_data_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X15Y72   ADC_PROC/scaled_adc_data_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y72   ADC_PROC/scaled_adc_data_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y73   ADC_PROC/scaled_adc_data_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y67   ADC_PROC/scaled_adc_data_reg[1]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y62   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][0]_srl32___REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y62   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][0]_srl32___REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y75   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][10]_srl32___REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y75   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][10]_srl32___REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y72   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][11]_srl32___REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y72   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][11]_srl32___REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y74   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][12]_srl32___REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y74   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][12]_srl32___REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y72   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][13]_srl32___REG_ARRAY_reg_r_126/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y72   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][13]_srl32___REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y62   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][0]_srl32___REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y62   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][0]_srl32___REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y75   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][10]_srl32___REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y75   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][10]_srl32___REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y72   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][11]_srl32___REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y72   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][11]_srl32___REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y74   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][12]_srl32___REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y74   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][12]_srl32___REG_ARRAY_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y72   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][13]_srl32___REG_ARRAY_reg_r_126/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y72   ADC_PROC/AVERAGER/REG_ARRAY_reg[128][13]_srl32___REG_ARRAY_reg_r_126/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.255ns  (logic 5.732ns (33.222%)  route 11.522ns (66.778%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=17, routed)          5.023     6.476    MUX4/select[0]
    SLICE_X36Y66         LUT5 (Prop_lut5_I3_O)        0.124     6.600 r  MUX4/mux_out[9]_INST_0/O
                         net (fo=1, routed)           0.815     7.415    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/min_dig1[1]
    SLICE_X37Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.539 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.612     8.151    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.275 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0/O
                         net (fo=7, routed)           0.823     9.097    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[1]
    SLICE_X42Y65         LUT4 (Prop_lut4_I1_O)        0.152     9.249 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CG_INST_0/O
                         net (fo=1, routed)           4.250    13.499    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.755    17.255 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    17.255    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.861ns  (logic 5.710ns (33.864%)  route 11.151ns (66.136%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=17, routed)          5.023     6.476    MUX4/select[0]
    SLICE_X36Y66         LUT5 (Prop_lut5_I3_O)        0.124     6.600 r  MUX4/mux_out[9]_INST_0/O
                         net (fo=1, routed)           0.815     7.415    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/min_dig1[1]
    SLICE_X37Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.539 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.612     8.151    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.275 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0/O
                         net (fo=7, routed)           0.831     9.105    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[1]
    SLICE_X42Y65         LUT4 (Prop_lut4_I1_O)        0.146     9.251 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CC_INST_0/O
                         net (fo=1, routed)           3.871    13.122    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.739    16.861 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    16.861    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.855ns  (logic 5.696ns (33.791%)  route 11.160ns (66.209%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=17, routed)          5.023     6.476    MUX4/select[0]
    SLICE_X36Y66         LUT5 (Prop_lut5_I3_O)        0.124     6.600 f  MUX4/mux_out[9]_INST_0/O
                         net (fo=1, routed)           0.815     7.415    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/min_dig1[1]
    SLICE_X37Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.539 f  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.612     8.151    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.275 f  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0/O
                         net (fo=7, routed)           0.888     9.162    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[1]
    SLICE_X42Y65         LUT4 (Prop_lut4_I1_O)        0.153     9.315 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CA_INST_0/O
                         net (fo=1, routed)           3.822    13.137    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.718    16.855 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    16.855    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.852ns  (logic 5.469ns (32.451%)  route 11.383ns (67.549%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=17, routed)          5.023     6.476    MUX4/select[0]
    SLICE_X36Y66         LUT5 (Prop_lut5_I3_O)        0.124     6.600 f  MUX4/mux_out[9]_INST_0/O
                         net (fo=1, routed)           0.815     7.415    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/min_dig1[1]
    SLICE_X37Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.539 f  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.612     8.151    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.275 f  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0/O
                         net (fo=7, routed)           0.897     9.171    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[1]
    SLICE_X42Y65         LUT4 (Prop_lut4_I2_O)        0.124     9.295 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CE_INST_0/O
                         net (fo=1, routed)           4.037    13.332    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.852 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    16.852    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.835ns  (logic 5.453ns (32.393%)  route 11.381ns (67.607%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=17, routed)          5.023     6.476    MUX4/select[0]
    SLICE_X36Y66         LUT5 (Prop_lut5_I3_O)        0.124     6.600 r  MUX4/mux_out[9]_INST_0/O
                         net (fo=1, routed)           0.815     7.415    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/min_dig1[1]
    SLICE_X37Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.539 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.612     8.151    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.275 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0/O
                         net (fo=7, routed)           0.888     9.162    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[1]
    SLICE_X42Y65         LUT4 (Prop_lut4_I1_O)        0.124     9.286 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CF_INST_0/O
                         net (fo=1, routed)           4.044    13.330    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    16.835 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    16.835    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.591ns  (logic 5.478ns (33.018%)  route 11.113ns (66.982%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=17, routed)          5.023     6.476    MUX4/select[0]
    SLICE_X36Y66         LUT5 (Prop_lut5_I3_O)        0.124     6.600 r  MUX4/mux_out[9]_INST_0/O
                         net (fo=1, routed)           0.815     7.415    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/min_dig1[1]
    SLICE_X37Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.539 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.612     8.151    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.275 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0/O
                         net (fo=7, routed)           0.831     9.105    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[1]
    SLICE_X42Y65         LUT4 (Prop_lut4_I1_O)        0.124     9.229 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CB_INST_0/O
                         net (fo=1, routed)           3.832    13.062    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    16.591 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    16.591    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.475ns  (logic 5.484ns (33.290%)  route 10.990ns (66.710%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=17, routed)          5.023     6.476    MUX4/select[0]
    SLICE_X36Y66         LUT5 (Prop_lut5_I3_O)        0.124     6.600 r  MUX4/mux_out[9]_INST_0/O
                         net (fo=1, routed)           0.815     7.415    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/min_dig1[1]
    SLICE_X37Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.539 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.612     8.151    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.275 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0/O
                         net (fo=7, routed)           0.823     9.097    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[1]
    SLICE_X42Y65         LUT4 (Prop_lut4_I1_O)        0.124     9.221 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CD_INST_0/O
                         net (fo=1, routed)           3.718    12.939    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.536    16.475 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    16.475    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.291ns  (logic 5.696ns (37.250%)  route 9.595ns (62.750%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=17, routed)          4.731     6.192    MUX4/select[1]
    SLICE_X38Y63         LUT2 (Prop_lut2_I0_O)        0.150     6.342 f  MUX4/decimal_point[1]_INST_0/O
                         net (fo=1, routed)           0.793     7.135    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/decimal_point[1]
    SLICE_X40Y63         LUT5 (Prop_lut5_I4_O)        0.384     7.519 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/dp_in_INST_0/O
                         net (fo=1, routed)           4.072    11.591    DP_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.701    15.291 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000    15.291    DP
    V7                                                                r  DP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.171ns  (logic 1.646ns (31.826%)  route 3.525ns (68.174%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=17, routed)          1.662     1.891    MUX4/select[1]
    SLICE_X36Y64         LUT5 (Prop_lut5_I2_O)        0.045     1.936 r  MUX4/mux_out[8]_INST_0/O
                         net (fo=1, routed)           0.110     2.046    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/min_dig1[0]
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.045     2.091 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.146     2.237    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I5_O)        0.045     2.282 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0/O
                         net (fo=7, routed)           0.288     2.571    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[0]
    SLICE_X42Y65         LUT4 (Prop_lut4_I0_O)        0.045     2.616 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CD_INST_0/O
                         net (fo=1, routed)           1.319     3.935    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.236     5.171 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     5.171    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[0]
                            (input port)
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.175ns  (logic 1.650ns (31.881%)  route 3.525ns (68.119%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  bin_bcd_select[0] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  bin_bcd_select_IBUF[0]_inst/O
                         net (fo=17, routed)          1.783     2.004    MUX4/select[0]
    SLICE_X38Y63         LUT2 (Prop_lut2_I1_O)        0.049     2.053 f  MUX4/decimal_point[1]_INST_0/O
                         net (fo=1, routed)           0.278     2.330    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/decimal_point[1]
    SLICE_X40Y63         LUT5 (Prop_lut5_I4_O)        0.116     2.446 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/dp_in_INST_0/O
                         net (fo=1, routed)           1.465     3.911    DP_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.264     5.175 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     5.175    DP
    V7                                                                r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.211ns  (logic 1.639ns (31.460%)  route 3.572ns (68.540%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=17, routed)          1.662     1.891    MUX4/select[1]
    SLICE_X36Y64         LUT5 (Prop_lut5_I2_O)        0.045     1.936 r  MUX4/mux_out[8]_INST_0/O
                         net (fo=1, routed)           0.110     2.046    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/min_dig1[0]
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.045     2.091 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.146     2.237    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I5_O)        0.045     2.282 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0/O
                         net (fo=7, routed)           0.284     2.567    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[0]
    SLICE_X42Y65         LUT4 (Prop_lut4_I2_O)        0.045     2.612 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CB_INST_0/O
                         net (fo=1, routed)           1.369     3.981    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.230     5.211 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     5.211    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.230ns  (logic 1.693ns (32.372%)  route 3.537ns (67.628%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=17, routed)          1.547     1.776    MUX4/select[1]
    SLICE_X35Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.821 f  MUX4/mux_out[3]_INST_0/O
                         net (fo=1, routed)           0.144     1.966    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/sec_dig1[3]
    SLICE_X37Y63         LUT6 (Prop_lut6_I0_O)        0.045     2.011 f  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.279     2.289    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[3]_INST_0_i_1_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.045     2.334 f  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[3]_INST_0/O
                         net (fo=7, routed)           0.201     2.535    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[3]
    SLICE_X42Y65         LUT4 (Prop_lut4_I0_O)        0.049     2.584 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CA_INST_0/O
                         net (fo=1, routed)           1.366     3.950    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.280     5.230 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     5.230    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.250ns  (logic 1.630ns (31.050%)  route 3.620ns (68.950%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=17, routed)          1.547     1.776    MUX4/select[1]
    SLICE_X35Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.821 f  MUX4/mux_out[3]_INST_0/O
                         net (fo=1, routed)           0.144     1.966    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/sec_dig1[3]
    SLICE_X37Y63         LUT6 (Prop_lut6_I0_O)        0.045     2.011 f  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.279     2.289    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[3]_INST_0_i_1_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.045     2.334 f  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[3]_INST_0/O
                         net (fo=7, routed)           0.185     2.519    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[3]
    SLICE_X42Y65         LUT4 (Prop_lut4_I3_O)        0.045     2.564 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CE_INST_0/O
                         net (fo=1, routed)           1.465     4.029    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.221     5.250 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     5.250    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.255ns  (logic 1.615ns (30.732%)  route 3.640ns (69.268%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=17, routed)          1.547     1.776    MUX4/select[1]
    SLICE_X35Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.821 f  MUX4/mux_out[3]_INST_0/O
                         net (fo=1, routed)           0.144     1.966    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/sec_dig1[3]
    SLICE_X37Y63         LUT6 (Prop_lut6_I0_O)        0.045     2.011 f  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.279     2.289    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[3]_INST_0_i_1_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.045     2.334 f  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[3]_INST_0/O
                         net (fo=7, routed)           0.201     2.535    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[3]
    SLICE_X42Y65         LUT4 (Prop_lut4_I0_O)        0.045     2.580 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CF_INST_0/O
                         net (fo=1, routed)           1.469     4.049    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         1.206     5.255 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     5.255    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.301ns  (logic 1.714ns (32.342%)  route 3.586ns (67.658%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=17, routed)          1.662     1.891    MUX4/select[1]
    SLICE_X36Y64         LUT5 (Prop_lut5_I2_O)        0.045     1.936 f  MUX4/mux_out[8]_INST_0/O
                         net (fo=1, routed)           0.110     2.046    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/min_dig1[0]
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.045     2.091 f  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.146     2.237    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I5_O)        0.045     2.282 f  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0/O
                         net (fo=7, routed)           0.284     2.567    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[0]
    SLICE_X42Y65         LUT4 (Prop_lut4_I2_O)        0.048     2.615 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CC_INST_0/O
                         net (fo=1, routed)           1.384     3.999    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.302     5.301 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     5.301    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_bcd_select[1]
                            (input port)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.484ns  (logic 1.718ns (31.323%)  route 3.766ns (68.677%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  bin_bcd_select[1] (IN)
                         net (fo=0)                   0.000     0.000    bin_bcd_select[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  bin_bcd_select_IBUF[1]_inst/O
                         net (fo=17, routed)          1.662     1.891    MUX4/select[1]
    SLICE_X36Y64         LUT5 (Prop_lut5_I2_O)        0.045     1.936 r  MUX4/mux_out[8]_INST_0/O
                         net (fo=1, routed)           0.110     2.046    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/min_dig1[0]
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.045     2.091 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.146     2.237    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0_i_1_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I5_O)        0.045     2.282 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[0]_INST_0/O
                         net (fo=7, routed)           0.288     2.571    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[0]
    SLICE_X42Y65         LUT4 (Prop_lut4_I0_O)        0.048     2.619 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CG_INST_0/O
                         net (fo=1, routed)           1.560     4.179    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         1.305     5.484 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     5.484    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.781ns  (logic 4.754ns (32.166%)  route 10.026ns (67.834%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.546     5.067    FSM/clk
    SLICE_X50Y70         FDCE                                         r  FSM/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDCE (Prop_fdce_C_Q)         0.518     5.585 r  FSM/current_state_reg[2]/Q
                         net (fo=3, routed)           1.111     6.696    FSM/current_state[2]
    SLICE_X50Y76         LUT3 (Prop_lut3_I1_O)        0.124     6.820 r  FSM/triangle_enable_INST_0/O
                         net (fo=2, routed)           0.843     7.662    triangle_enable
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.786 r  triangle_pwm_inst_i_1/O
                         net (fo=30, routed)          1.156     8.942    triangle_pwm_inst/pwm_inst/enable
    SLICE_X49Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.066 r  triangle_pwm_inst/pwm_inst/pwm_out_INST_0/O
                         net (fo=15, routed)          2.876    11.942    triangle_out
    SLICE_X12Y62         LUT2 (Prop_lut2_I1_O)        0.146    12.088 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.041    16.129    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.718    19.848 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.848    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.579ns  (logic 4.520ns (31.006%)  route 10.058ns (68.994%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.546     5.067    FSM/clk
    SLICE_X50Y70         FDCE                                         r  FSM/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDCE (Prop_fdce_C_Q)         0.518     5.585 r  FSM/current_state_reg[2]/Q
                         net (fo=3, routed)           1.111     6.696    FSM/current_state[2]
    SLICE_X50Y76         LUT3 (Prop_lut3_I1_O)        0.124     6.820 r  FSM/triangle_enable_INST_0/O
                         net (fo=2, routed)           0.843     7.662    triangle_enable
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.786 r  triangle_pwm_inst_i_1/O
                         net (fo=30, routed)          1.156     8.942    triangle_pwm_inst/pwm_inst/enable
    SLICE_X49Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.066 r  triangle_pwm_inst/pwm_inst/pwm_out_INST_0/O
                         net (fo=15, routed)          2.868    11.934    triangle_out
    SLICE_X12Y62         LUT2 (Prop_lut2_I1_O)        0.124    12.058 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.081    16.139    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    19.645 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.645    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.314ns  (logic 4.767ns (33.302%)  route 9.547ns (66.698%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.546     5.067    FSM/clk
    SLICE_X50Y70         FDCE                                         r  FSM/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDCE (Prop_fdce_C_Q)         0.518     5.585 r  FSM/current_state_reg[2]/Q
                         net (fo=3, routed)           1.111     6.696    FSM/current_state[2]
    SLICE_X50Y76         LUT3 (Prop_lut3_I1_O)        0.124     6.820 r  FSM/triangle_enable_INST_0/O
                         net (fo=2, routed)           0.843     7.662    triangle_enable
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.786 r  triangle_pwm_inst_i_1/O
                         net (fo=30, routed)          1.156     8.942    triangle_pwm_inst/pwm_inst/enable
    SLICE_X49Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.066 r  triangle_pwm_inst/pwm_inst/pwm_out_INST_0/O
                         net (fo=15, routed)          2.868    11.934    triangle_out
    SLICE_X12Y62         LUT2 (Prop_lut2_I1_O)        0.152    12.086 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.569    15.656    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.725    19.380 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    19.380    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.055ns  (logic 4.519ns (32.150%)  route 9.537ns (67.850%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.546     5.067    FSM/clk
    SLICE_X50Y70         FDCE                                         r  FSM/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDCE (Prop_fdce_C_Q)         0.518     5.585 r  FSM/current_state_reg[2]/Q
                         net (fo=3, routed)           1.111     6.696    FSM/current_state[2]
    SLICE_X50Y76         LUT3 (Prop_lut3_I1_O)        0.124     6.820 r  FSM/triangle_enable_INST_0/O
                         net (fo=2, routed)           0.843     7.662    triangle_enable
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.786 r  triangle_pwm_inst_i_1/O
                         net (fo=30, routed)          1.156     8.942    triangle_pwm_inst/pwm_inst/enable
    SLICE_X49Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.066 r  triangle_pwm_inst/pwm_inst/pwm_out_INST_0/O
                         net (fo=15, routed)          2.393    11.460    triangle_out
    SLICE_X14Y62         LUT2 (Prop_lut2_I1_O)        0.124    11.584 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.034    15.617    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    19.122 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.122    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.066ns  (logic 5.493ns (39.055%)  route 8.572ns (60.945%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      1.214     6.269 r  XADC_INST/inst/DO[9]
                         net (fo=4, routed)           2.091     8.360    MUX4/in2[5]
    SLICE_X36Y66         LUT5 (Prop_lut5_I4_O)        0.124     8.484 r  MUX4/mux_out[5]_INST_0/O
                         net (fo=1, routed)           0.797     9.281    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/sec_dig2[1]
    SLICE_X37Y65         LUT6 (Prop_lut6_I5_O)        0.124     9.405 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.612    10.017    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.141 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0/O
                         net (fo=7, routed)           0.823    10.963    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[1]
    SLICE_X42Y65         LUT4 (Prop_lut4_I1_O)        0.152    11.115 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CG_INST_0/O
                         net (fo=1, routed)           4.250    15.365    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.755    19.121 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    19.121    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.932ns  (logic 4.773ns (34.259%)  route 9.159ns (65.741%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.546     5.067    FSM/clk
    SLICE_X50Y70         FDCE                                         r  FSM/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDCE (Prop_fdce_C_Q)         0.518     5.585 r  FSM/current_state_reg[2]/Q
                         net (fo=3, routed)           1.111     6.696    FSM/current_state[2]
    SLICE_X50Y76         LUT3 (Prop_lut3_I1_O)        0.124     6.820 r  FSM/triangle_enable_INST_0/O
                         net (fo=2, routed)           0.843     7.662    triangle_enable
    SLICE_X50Y76         LUT2 (Prop_lut2_I0_O)        0.124     7.786 r  triangle_pwm_inst_i_1/O
                         net (fo=30, routed)          1.156     8.942    triangle_pwm_inst/pwm_inst/enable
    SLICE_X49Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.066 r  triangle_pwm_inst/pwm_inst/pwm_out_INST_0/O
                         net (fo=15, routed)          2.391    11.458    triangle_out
    SLICE_X14Y62         LUT2 (Prop_lut2_I1_O)        0.150    11.608 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.658    15.266    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.733    18.999 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.999    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.673ns  (logic 5.471ns (40.015%)  route 8.202ns (59.985%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      1.214     6.269 r  XADC_INST/inst/DO[9]
                         net (fo=4, routed)           2.091     8.360    MUX4/in2[5]
    SLICE_X36Y66         LUT5 (Prop_lut5_I4_O)        0.124     8.484 r  MUX4/mux_out[5]_INST_0/O
                         net (fo=1, routed)           0.797     9.281    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/sec_dig2[1]
    SLICE_X37Y65         LUT6 (Prop_lut6_I5_O)        0.124     9.405 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.612    10.017    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.141 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0/O
                         net (fo=7, routed)           0.831    10.971    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[1]
    SLICE_X42Y65         LUT4 (Prop_lut4_I1_O)        0.146    11.117 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CC_INST_0/O
                         net (fo=1, routed)           3.871    14.988    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.739    18.728 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    18.728    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.666ns  (logic 5.457ns (39.928%)  route 8.210ns (60.072%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      1.214     6.269 f  XADC_INST/inst/DO[9]
                         net (fo=4, routed)           2.091     8.360    MUX4/in2[5]
    SLICE_X36Y66         LUT5 (Prop_lut5_I4_O)        0.124     8.484 f  MUX4/mux_out[5]_INST_0/O
                         net (fo=1, routed)           0.797     9.281    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/sec_dig2[1]
    SLICE_X37Y65         LUT6 (Prop_lut6_I5_O)        0.124     9.405 f  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.612    10.017    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.141 f  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0/O
                         net (fo=7, routed)           0.888    11.028    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[1]
    SLICE_X42Y65         LUT4 (Prop_lut4_I1_O)        0.153    11.181 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CA_INST_0/O
                         net (fo=1, routed)           3.822    15.004    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.718    18.721 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    18.721    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.664ns  (logic 5.230ns (38.276%)  route 8.434ns (61.724%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      1.214     6.269 f  XADC_INST/inst/DO[9]
                         net (fo=4, routed)           2.091     8.360    MUX4/in2[5]
    SLICE_X36Y66         LUT5 (Prop_lut5_I4_O)        0.124     8.484 f  MUX4/mux_out[5]_INST_0/O
                         net (fo=1, routed)           0.797     9.281    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/sec_dig2[1]
    SLICE_X37Y65         LUT6 (Prop_lut6_I5_O)        0.124     9.405 f  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.612    10.017    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.141 f  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0/O
                         net (fo=7, routed)           0.897    11.037    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[1]
    SLICE_X42Y65         LUT4 (Prop_lut4_I2_O)        0.124    11.161 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CE_INST_0/O
                         net (fo=1, routed)           4.037    15.198    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    18.718 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    18.718    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 XADC_INST/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.646ns  (logic 5.214ns (38.212%)  route 8.431ns (61.788%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.534     5.055    XADC_INST/dclk_in
    XADC_X0Y0            XADC                                         r  XADC_INST/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      1.214     6.269 r  XADC_INST/inst/DO[9]
                         net (fo=4, routed)           2.091     8.360    MUX4/in2[5]
    SLICE_X36Y66         LUT5 (Prop_lut5_I4_O)        0.124     8.484 r  MUX4/mux_out[5]_INST_0/O
                         net (fo=1, routed)           0.797     9.281    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/sec_dig2[1]
    SLICE_X37Y65         LUT6 (Prop_lut6_I5_O)        0.124     9.405 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.612    10.017    SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0_i_1_n_0
    SLICE_X39Y65         LUT6 (Prop_lut6_I5_O)        0.124    10.141 r  SEVEN_SEGMENT_DISPLAY/DIGIT_MUX/time_digit[1]_INST_0/O
                         net (fo=7, routed)           0.888    11.028    SEVEN_SEGMENT_DISPLAY/SEG_DECODER/data[1]
    SLICE_X42Y65         LUT4 (Prop_lut4_I1_O)        0.124    11.152 r  SEVEN_SEGMENT_DISPLAY/SEG_DECODER/CF_INST_0/O
                         net (fo=1, routed)           4.044    15.196    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    18.701 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    18.701    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.396ns (59.865%)  route 0.936ns (40.135%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.558     1.441    triangle_pwm_inst/clk
    SLICE_X49Y82         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  triangle_pwm_inst/duty_cycle_reg[6]/Q
                         net (fo=11, routed)          0.250     1.832    R2R_out_internal[6]
    SLICE_X50Y83         LUT2 (Prop_lut2_I0_O)        0.045     1.877 r  R2R_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.686     2.563    R2R_out_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         1.210     3.773 r  R2R_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.773    R2R_out[6]
    H2                                                                r  R2R_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 1.415ns (57.332%)  route 1.053ns (42.668%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.557     1.440    triangle_pwm_inst/clk
    SLICE_X50Y81         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  triangle_pwm_inst/duty_cycle_reg[4]/Q
                         net (fo=9, routed)           0.307     1.911    R2R_out_internal[4]
    SLICE_X50Y82         LUT2 (Prop_lut2_I0_O)        0.045     1.956 r  R2R_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.746     2.702    R2R_out_OBUF[4]
    H1                   OBUF (Prop_obuf_I_O)         1.206     3.908 r  R2R_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.908    R2R_out[4]
    H1                                                                r  R2R_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buzzer_inst/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.397ns (56.486%)  route 1.077ns (43.514%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.552     1.435    buzzer_inst/clk
    SLICE_X44Y78         FDRE                                         r  buzzer_inst/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  buzzer_inst/pwm_out_reg/Q
                         net (fo=2, routed)           0.234     1.810    buzzer_out_internal
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.045     1.855 r  buzzer_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.842     2.698    buzzer_out_OBUF
    K3                   OBUF (Prop_obuf_I_O)         1.211     3.909 r  buzzer_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.909    buzzer_out
    K3                                                                r  buzzer_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.492ns (60.093%)  route 0.991ns (39.907%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.558     1.441    triangle_pwm_inst/clk
    SLICE_X50Y82         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  triangle_pwm_inst/duty_cycle_reg[5]/Q
                         net (fo=7, routed)           0.280     1.885    R2R_out_internal[5]
    SLICE_X50Y82         LUT2 (Prop_lut2_I0_O)        0.046     1.931 r  R2R_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.711     2.642    R2R_out_OBUF[5]
    K2                   OBUF (Prop_obuf_I_O)         1.282     3.924 r  R2R_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.924    R2R_out[5]
    K2                                                                r  R2R_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.487ns  (logic 1.418ns (57.028%)  route 1.069ns (42.972%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.557     1.440    triangle_pwm_inst/clk
    SLICE_X50Y81         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  triangle_pwm_inst/duty_cycle_reg[2]/Q
                         net (fo=13, routed)          0.323     1.928    R2R_out_internal[2]
    SLICE_X50Y82         LUT2 (Prop_lut2_I0_O)        0.045     1.973 r  R2R_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.745     2.718    R2R_out_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         1.209     3.927 r  R2R_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.927    R2R_out[2]
    J2                                                                r  R2R_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.449ns (57.802%)  route 1.058ns (42.198%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.557     1.440    triangle_pwm_inst/clk
    SLICE_X49Y81         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  triangle_pwm_inst/duty_cycle_reg[3]/Q
                         net (fo=11, routed)          0.245     1.826    R2R_out_internal[3]
    SLICE_X50Y82         LUT2 (Prop_lut2_I0_O)        0.049     1.875 r  R2R_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.813     2.688    R2R_out_OBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         1.259     3.947 r  R2R_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.947    R2R_out[3]
    G2                                                                r  R2R_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.542ns  (logic 1.511ns (59.438%)  route 1.031ns (40.562%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.557     1.440    triangle_pwm_inst/clk
    SLICE_X49Y81         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  triangle_pwm_inst/duty_cycle_reg[1]/Q
                         net (fo=14, routed)          0.390     1.958    R2R_out_internal[1]
    SLICE_X50Y83         LUT2 (Prop_lut2_I0_O)        0.100     2.058 r  R2R_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.642     2.699    R2R_out_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.283     3.982 r  R2R_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.982    R2R_out[1]
    L2                                                                r  R2R_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_PROC/scaled_adc_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.547ns  (logic 1.419ns (55.709%)  route 1.128ns (44.291%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.556     1.439    ADC_PROC/clk
    SLICE_X12Y69         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  ADC_PROC/scaled_adc_data_reg[4]/Q
                         net (fo=4, routed)           0.242     1.845    scaled_adc_data[4]
    SLICE_X12Y62         LUT2 (Prop_lut2_I0_O)        0.045     1.890 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.886     2.776    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.986 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.986    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.392ns (54.605%)  route 1.157ns (45.395%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.557     1.440    triangle_pwm_inst/clk
    SLICE_X49Y81         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  triangle_pwm_inst/duty_cycle_reg[0]/Q
                         net (fo=15, routed)          0.472     2.053    R2R_out_internal[0]
    SLICE_X50Y83         LUT2 (Prop_lut2_I0_O)        0.045     2.098 r  R2R_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.685     2.784    R2R_out_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.990 r  R2R_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.990    R2R_out[0]
    J1                                                                r  R2R_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 triangle_pwm_inst/duty_cycle_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R2R_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.578ns  (logic 1.505ns (58.377%)  route 1.073ns (41.623%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.558     1.441    triangle_pwm_inst/clk
    SLICE_X49Y82         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  triangle_pwm_inst/duty_cycle_reg[7]/Q
                         net (fo=11, routed)          0.275     1.844    R2R_out_internal[7]
    SLICE_X50Y83         LUT2 (Prop_lut2_I0_O)        0.096     1.940 r  R2R_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.798     2.738    R2R_out_OBUF[7]
    G3                   OBUF (Prop_obuf_I_O)         1.281     4.020 r  R2R_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.020    R2R_out[7]
    G3                                                                r  R2R_out[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           446 Endpoints
Min Delay           446 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/duty_cycle_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.190ns  (logic 1.565ns (12.841%)  route 10.625ns (87.159%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=397, routed)        10.033    11.474    triangle_pwm_inst/reset
    SLICE_X50Y81         LUT2 (Prop_lut2_I0_O)        0.124    11.598 r  triangle_pwm_inst/duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.592    12.190    triangle_pwm_inst/duty_cycle[7]_i_1_n_0
    SLICE_X49Y82         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.433     4.774    triangle_pwm_inst/clk
    SLICE_X49Y82         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/duty_cycle_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.190ns  (logic 1.565ns (12.841%)  route 10.625ns (87.159%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=397, routed)        10.033    11.474    triangle_pwm_inst/reset
    SLICE_X50Y81         LUT2 (Prop_lut2_I0_O)        0.124    11.598 r  triangle_pwm_inst/duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.592    12.190    triangle_pwm_inst/duty_cycle[7]_i_1_n_0
    SLICE_X49Y82         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.433     4.774    triangle_pwm_inst/clk
    SLICE_X49Y82         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/duty_cycle_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.174ns  (logic 1.565ns (12.858%)  route 10.608ns (87.142%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=397, routed)        10.033    11.474    triangle_pwm_inst/reset
    SLICE_X50Y81         LUT2 (Prop_lut2_I0_O)        0.124    11.598 r  triangle_pwm_inst/duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.575    12.174    triangle_pwm_inst/duty_cycle[7]_i_1_n_0
    SLICE_X49Y81         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.431     4.772    triangle_pwm_inst/clk
    SLICE_X49Y81         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/duty_cycle_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.174ns  (logic 1.565ns (12.858%)  route 10.608ns (87.142%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=397, routed)        10.033    11.474    triangle_pwm_inst/reset
    SLICE_X50Y81         LUT2 (Prop_lut2_I0_O)        0.124    11.598 r  triangle_pwm_inst/duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.575    12.174    triangle_pwm_inst/duty_cycle[7]_i_1_n_0
    SLICE_X49Y81         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.431     4.772    triangle_pwm_inst/clk
    SLICE_X49Y81         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/duty_cycle_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.174ns  (logic 1.565ns (12.858%)  route 10.608ns (87.142%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=397, routed)        10.033    11.474    triangle_pwm_inst/reset
    SLICE_X50Y81         LUT2 (Prop_lut2_I0_O)        0.124    11.598 r  triangle_pwm_inst/duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.575    12.174    triangle_pwm_inst/duty_cycle[7]_i_1_n_0
    SLICE_X49Y81         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.431     4.772    triangle_pwm_inst/clk
    SLICE_X49Y81         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/duty_cycle_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.164ns  (logic 1.565ns (12.868%)  route 10.599ns (87.132%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=397, routed)        10.033    11.474    triangle_pwm_inst/reset
    SLICE_X50Y81         LUT2 (Prop_lut2_I0_O)        0.124    11.598 r  triangle_pwm_inst/duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.566    12.164    triangle_pwm_inst/duty_cycle[7]_i_1_n_0
    SLICE_X50Y81         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.432     4.773    triangle_pwm_inst/clk
    SLICE_X50Y81         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/duty_cycle_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.164ns  (logic 1.565ns (12.868%)  route 10.599ns (87.132%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=397, routed)        10.033    11.474    triangle_pwm_inst/reset
    SLICE_X50Y81         LUT2 (Prop_lut2_I0_O)        0.124    11.598 r  triangle_pwm_inst/duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.566    12.164    triangle_pwm_inst/duty_cycle[7]_i_1_n_0
    SLICE_X50Y81         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.432     4.773    triangle_pwm_inst/clk
    SLICE_X50Y81         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/duty_cycle_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.163ns  (logic 1.565ns (12.869%)  route 10.598ns (87.131%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=397, routed)        10.033    11.474    triangle_pwm_inst/reset
    SLICE_X50Y81         LUT2 (Prop_lut2_I0_O)        0.124    11.598 r  triangle_pwm_inst/duty_cycle[7]_i_1/O
                         net (fo=8, routed)           0.565    12.163    triangle_pwm_inst/duty_cycle[7]_i_1_n_0
    SLICE_X50Y82         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.434     4.775    triangle_pwm_inst/clk
    SLICE_X50Y82         FDRE                                         r  triangle_pwm_inst/duty_cycle_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            triangle_pwm_inst/dir_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.576ns  (logic 1.565ns (13.522%)  route 10.010ns (86.478%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=397, routed)        10.010    11.452    triangle_pwm_inst/reset
    SLICE_X48Y81         LUT6 (Prop_lut6_I5_O)        0.124    11.576 r  triangle_pwm_inst/dir_i_1/O
                         net (fo=1, routed)           0.000    11.576    triangle_pwm_inst/dir_i_1_n_0
    SLICE_X48Y81         FDRE                                         r  triangle_pwm_inst/dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.431     4.772    triangle_pwm_inst/clk
    SLICE_X48Y81         FDRE                                         r  triangle_pwm_inst/dir_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.837ns  (logic 1.441ns (13.299%)  route 9.396ns (86.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=397, routed)         9.396    10.837    FSM/reset
    SLICE_X50Y70         FDCE                                         f  FSM/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.431     4.772    FSM/clk
    SLICE_X50Y70         FDCE                                         r  FSM/current_state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode_select[0]
                            (input port)
  Destination:            FSM/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.224ns (20.742%)  route 0.857ns (79.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  mode_select[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_select[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  mode_select_IBUF[0]_inst/O
                         net (fo=1, routed)           0.857     1.081    FSM/mode_select[0]
    SLICE_X50Y70         FDCE                                         r  FSM/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.823     1.951    FSM/clk
    SLICE_X50Y70         FDCE                                         r  FSM/current_state_reg[0]/C

Slack:                    inf
  Source:                 mode_select[1]
                            (input port)
  Destination:            FSM/current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.223ns (20.248%)  route 0.879ns (79.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mode_select[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_select[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  mode_select_IBUF[1]_inst/O
                         net (fo=1, routed)           0.879     1.103    FSM/mode_select[1]
    SLICE_X50Y70         FDCE                                         r  FSM/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.823     1.951    FSM/clk
    SLICE_X50Y70         FDCE                                         r  FSM/current_state_reg[1]/C

Slack:                    inf
  Source:                 mode_select[2]
                            (input port)
  Destination:            FSM/current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.221ns (19.197%)  route 0.930ns (80.803%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  mode_select[2] (IN)
                         net (fo=0)                   0.000     0.000    mode_select[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  mode_select_IBUF[2]_inst/O
                         net (fo=1, routed)           0.930     1.151    FSM/mode_select[2]
    SLICE_X50Y70         FDCE                                         r  FSM/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.823     1.951    FSM/clk
    SLICE_X50Y70         FDCE                                         r  FSM/current_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_PROC/scaled_adc_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.673ns  (logic 0.210ns (12.521%)  route 1.464ns (87.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=397, routed)         1.464     1.673    ADC_PROC/reset
    SLICE_X15Y72         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.820     1.948    ADC_PROC/clk
    SLICE_X15Y72         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_PROC/scaled_adc_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.673ns  (logic 0.210ns (12.521%)  route 1.464ns (87.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=397, routed)         1.464     1.673    ADC_PROC/reset
    SLICE_X15Y72         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.820     1.948    ADC_PROC/clk
    SLICE_X15Y72         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_PROC/scaled_adc_data_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.673ns  (logic 0.210ns (12.521%)  route 1.464ns (87.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=397, routed)         1.464     1.673    ADC_PROC/reset
    SLICE_X14Y72         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.820     1.948    ADC_PROC/clk
    SLICE_X14Y72         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_PROC/scaled_adc_data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.673ns  (logic 0.210ns (12.521%)  route 1.464ns (87.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=397, routed)         1.464     1.673    ADC_PROC/reset
    SLICE_X14Y72         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.820     1.948    ADC_PROC/clk
    SLICE_X14Y72         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_PROC/scaled_adc_data_temp_reg/RSTM
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.695ns  (logic 0.210ns (12.361%)  route 1.486ns (87.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=397, routed)         1.486     1.695    ADC_PROC/reset
    DSP48_X0Y28          DSP48E1                                      r  ADC_PROC/scaled_adc_data_temp_reg/RSTM
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.911     2.039    ADC_PROC/clk
    DSP48_X0Y28          DSP48E1                                      r  ADC_PROC/scaled_adc_data_temp_reg/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_PROC/scaled_adc_data_temp_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.759ns  (logic 0.210ns (11.909%)  route 1.550ns (88.091%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=397, routed)         1.550     1.759    ADC_PROC/reset
    DSP48_X0Y28          DSP48E1                                      r  ADC_PROC/scaled_adc_data_temp_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.911     2.039    ADC_PROC/clk
    DSP48_X0Y28          DSP48E1                                      r  ADC_PROC/scaled_adc_data_temp_reg/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ADC_PROC/scaled_adc_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.790ns  (logic 0.210ns (11.704%)  route 1.581ns (88.296%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=397, routed)         1.581     1.790    ADC_PROC/reset
    SLICE_X12Y70         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.822     1.950    ADC_PROC/clk
    SLICE_X12Y70         FDRE                                         r  ADC_PROC/scaled_adc_data_reg[5]/C





