Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 15 17:42:29 2022
| Host         : LAPTOP-OHVOUTMM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (105)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (24)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (105)
--------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[16]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[17]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[18]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[19]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pause_switch/M_ctr_q_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: test/tcl/slowclock/M_ctr_q_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (24)
-------------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.028        0.000                      0                  442        0.141        0.000                      0                  442        4.500        0.000                       0                   189  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.028        0.000                      0                  442        0.141        0.000                      0                  442        4.500        0.000                       0                   189  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.028ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_current_alufn_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 1.040ns (16.438%)  route 5.287ns (83.562%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.571     5.155    btn_cond/CLK
    SLICE_X54Y45         FDRE                                         r  btn_cond/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  btn_cond/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.815     6.488    btn_cond/M_ctr_q_reg[4]
    SLICE_X55Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.612 f  btn_cond/FSM_sequential_M_state_q[1]_i_7/O
                         net (fo=1, routed)           0.433     7.046    btn_cond/FSM_sequential_M_state_q[1]_i_7_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.170 f  btn_cond/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=1, routed)           0.433     7.603    btn_cond/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.727 f  btn_cond/FSM_sequential_M_state_q[1]_i_3/O
                         net (fo=22, routed)          0.743     8.470    reset_cond/M_ctr_q_reg[26]
    SLICE_X55Y42         LUT2 (Prop_lut2_I1_O)        0.150     8.620 r  reset_cond/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=97, routed)          2.863    11.482    test/rst
    SLICE_X63Y16         FDRE                                         r  test/M_current_alufn_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.512    14.917    test/CLK
    SLICE_X63Y16         FDRE                                         r  test/M_current_alufn_q_reg[2]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X63Y16         FDRE (Setup_fdre_C_R)       -0.631    14.510    test/M_current_alufn_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.510    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  3.028    

Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/alu/mul/out0/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.237ns  (logic 1.040ns (16.675%)  route 5.197ns (83.325%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.571     5.155    btn_cond/CLK
    SLICE_X54Y45         FDRE                                         r  btn_cond/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  btn_cond/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.815     6.488    btn_cond/M_ctr_q_reg[4]
    SLICE_X55Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.612 f  btn_cond/FSM_sequential_M_state_q[1]_i_7/O
                         net (fo=1, routed)           0.433     7.046    btn_cond/FSM_sequential_M_state_q[1]_i_7_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.170 f  btn_cond/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=1, routed)           0.433     7.603    btn_cond/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.727 f  btn_cond/FSM_sequential_M_state_q[1]_i_3/O
                         net (fo=22, routed)          0.743     8.470    reset_cond/M_ctr_q_reg[26]
    SLICE_X55Y42         LUT2 (Prop_lut2_I1_O)        0.150     8.620 r  reset_cond/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=97, routed)          2.772    11.392    test/alu/mul/rst
    DSP48_X1Y6           DSP48E1                                      r  test/alu/mul/out0/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.535    14.939    test/alu/mul/CLK
    DSP48_X1Y6           DSP48E1                                      r  test/alu/mul/out0/CLK
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.164    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.709    14.455    test/alu/mul/out0
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                         -11.392    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.111ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_current_a_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 1.040ns (17.097%)  route 5.043ns (82.903%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.571     5.155    btn_cond/CLK
    SLICE_X54Y45         FDRE                                         r  btn_cond/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  btn_cond/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.815     6.488    btn_cond/M_ctr_q_reg[4]
    SLICE_X55Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.612 f  btn_cond/FSM_sequential_M_state_q[1]_i_7/O
                         net (fo=1, routed)           0.433     7.046    btn_cond/FSM_sequential_M_state_q[1]_i_7_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.170 f  btn_cond/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=1, routed)           0.433     7.603    btn_cond/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.727 f  btn_cond/FSM_sequential_M_state_q[1]_i_3/O
                         net (fo=22, routed)          0.743     8.470    reset_cond/M_ctr_q_reg[26]
    SLICE_X55Y42         LUT2 (Prop_lut2_I1_O)        0.150     8.620 r  reset_cond/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=97, routed)          2.619    11.238    test/rst
    SLICE_X52Y15         FDRE                                         r  test/M_current_a_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.446    14.851    test/CLK
    SLICE_X52Y15         FDRE                                         r  test/M_current_a_q_reg[3]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X52Y15         FDRE (Setup_fdre_C_R)       -0.726    14.349    test/M_current_a_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -11.238    
  -------------------------------------------------------------------
                         slack                                  3.111    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_current_b_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 1.040ns (17.097%)  route 5.043ns (82.903%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.571     5.155    btn_cond/CLK
    SLICE_X54Y45         FDRE                                         r  btn_cond/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  btn_cond/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.815     6.488    btn_cond/M_ctr_q_reg[4]
    SLICE_X55Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.612 f  btn_cond/FSM_sequential_M_state_q[1]_i_7/O
                         net (fo=1, routed)           0.433     7.046    btn_cond/FSM_sequential_M_state_q[1]_i_7_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.170 f  btn_cond/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=1, routed)           0.433     7.603    btn_cond/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.727 f  btn_cond/FSM_sequential_M_state_q[1]_i_3/O
                         net (fo=22, routed)          0.743     8.470    reset_cond/M_ctr_q_reg[26]
    SLICE_X55Y42         LUT2 (Prop_lut2_I1_O)        0.150     8.620 r  reset_cond/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=97, routed)          2.619    11.238    test/rst
    SLICE_X53Y15         FDRE                                         r  test/M_current_b_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.446    14.851    test/CLK
    SLICE_X53Y15         FDRE                                         r  test/M_current_b_q_reg[0]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X53Y15         FDRE (Setup_fdre_C_R)       -0.631    14.444    test/M_current_b_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -11.238    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.206ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_current_b_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 1.040ns (17.097%)  route 5.043ns (82.903%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.571     5.155    btn_cond/CLK
    SLICE_X54Y45         FDRE                                         r  btn_cond/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  btn_cond/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.815     6.488    btn_cond/M_ctr_q_reg[4]
    SLICE_X55Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.612 f  btn_cond/FSM_sequential_M_state_q[1]_i_7/O
                         net (fo=1, routed)           0.433     7.046    btn_cond/FSM_sequential_M_state_q[1]_i_7_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.170 f  btn_cond/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=1, routed)           0.433     7.603    btn_cond/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.727 f  btn_cond/FSM_sequential_M_state_q[1]_i_3/O
                         net (fo=22, routed)          0.743     8.470    reset_cond/M_ctr_q_reg[26]
    SLICE_X55Y42         LUT2 (Prop_lut2_I1_O)        0.150     8.620 r  reset_cond/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=97, routed)          2.619    11.238    test/rst
    SLICE_X53Y15         FDRE                                         r  test/M_current_b_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.446    14.851    test/CLK
    SLICE_X53Y15         FDRE                                         r  test/M_current_b_q_reg[1]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X53Y15         FDRE (Setup_fdre_C_R)       -0.631    14.444    test/M_current_b_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -11.238    
  -------------------------------------------------------------------
                         slack                                  3.206    

Slack (MET) :             3.260ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_current_alufn_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 1.040ns (17.338%)  route 4.958ns (82.662%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.571     5.155    btn_cond/CLK
    SLICE_X54Y45         FDRE                                         r  btn_cond/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  btn_cond/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.815     6.488    btn_cond/M_ctr_q_reg[4]
    SLICE_X55Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.612 f  btn_cond/FSM_sequential_M_state_q[1]_i_7/O
                         net (fo=1, routed)           0.433     7.046    btn_cond/FSM_sequential_M_state_q[1]_i_7_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.170 f  btn_cond/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=1, routed)           0.433     7.603    btn_cond/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.727 f  btn_cond/FSM_sequential_M_state_q[1]_i_3/O
                         net (fo=22, routed)          0.743     8.470    reset_cond/M_ctr_q_reg[26]
    SLICE_X55Y42         LUT2 (Prop_lut2_I1_O)        0.150     8.620 r  reset_cond/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=97, routed)          2.534    11.154    test/rst
    SLICE_X60Y16         FDRE                                         r  test/M_current_alufn_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.511    14.916    test/CLK
    SLICE_X60Y16         FDRE                                         r  test/M_current_alufn_q_reg[3]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X60Y16         FDRE (Setup_fdre_C_R)       -0.726    14.414    test/M_current_alufn_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                  3.260    

Slack (MET) :             3.260ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_current_alufn_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.998ns  (logic 1.040ns (17.338%)  route 4.958ns (82.662%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.571     5.155    btn_cond/CLK
    SLICE_X54Y45         FDRE                                         r  btn_cond/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  btn_cond/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.815     6.488    btn_cond/M_ctr_q_reg[4]
    SLICE_X55Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.612 f  btn_cond/FSM_sequential_M_state_q[1]_i_7/O
                         net (fo=1, routed)           0.433     7.046    btn_cond/FSM_sequential_M_state_q[1]_i_7_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.170 f  btn_cond/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=1, routed)           0.433     7.603    btn_cond/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.727 f  btn_cond/FSM_sequential_M_state_q[1]_i_3/O
                         net (fo=22, routed)          0.743     8.470    reset_cond/M_ctr_q_reg[26]
    SLICE_X55Y42         LUT2 (Prop_lut2_I1_O)        0.150     8.620 r  reset_cond/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=97, routed)          2.534    11.154    test/rst
    SLICE_X60Y16         FDRE                                         r  test/M_current_alufn_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.511    14.916    test/CLK
    SLICE_X60Y16         FDRE                                         r  test/M_current_alufn_q_reg[4]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X60Y16         FDRE (Setup_fdre_C_R)       -0.726    14.414    test/M_current_alufn_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                  3.260    

Slack (MET) :             3.354ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/alu/mul/out0/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.909ns  (logic 1.040ns (17.600%)  route 4.869ns (82.400%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.571     5.155    btn_cond/CLK
    SLICE_X54Y45         FDRE                                         r  btn_cond/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  btn_cond/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.815     6.488    btn_cond/M_ctr_q_reg[4]
    SLICE_X55Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.612 f  btn_cond/FSM_sequential_M_state_q[1]_i_7/O
                         net (fo=1, routed)           0.433     7.046    btn_cond/FSM_sequential_M_state_q[1]_i_7_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.170 f  btn_cond/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=1, routed)           0.433     7.603    btn_cond/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.727 f  btn_cond/FSM_sequential_M_state_q[1]_i_3/O
                         net (fo=22, routed)          0.743     8.470    reset_cond/M_ctr_q_reg[26]
    SLICE_X55Y42         LUT2 (Prop_lut2_I1_O)        0.150     8.620 r  reset_cond/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=97, routed)          2.445    11.065    test/alu/mul/rst
    DSP48_X1Y6           DSP48E1                                      r  test/alu/mul/out0/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.535    14.939    test/alu/mul/CLK
    DSP48_X1Y6           DSP48E1                                      r  test/alu/mul/out0/CLK
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.164    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.745    14.419    test/alu/mul/out0
  -------------------------------------------------------------------
                         required time                         14.419    
                         arrival time                         -11.065    
  -------------------------------------------------------------------
                         slack                                  3.354    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_current_a_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 1.040ns (17.943%)  route 4.756ns (82.057%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.571     5.155    btn_cond/CLK
    SLICE_X54Y45         FDRE                                         r  btn_cond/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  btn_cond/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.815     6.488    btn_cond/M_ctr_q_reg[4]
    SLICE_X55Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.612 f  btn_cond/FSM_sequential_M_state_q[1]_i_7/O
                         net (fo=1, routed)           0.433     7.046    btn_cond/FSM_sequential_M_state_q[1]_i_7_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.170 f  btn_cond/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=1, routed)           0.433     7.603    btn_cond/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.727 f  btn_cond/FSM_sequential_M_state_q[1]_i_3/O
                         net (fo=22, routed)          0.743     8.470    reset_cond/M_ctr_q_reg[26]
    SLICE_X55Y42         LUT2 (Prop_lut2_I1_O)        0.150     8.620 r  reset_cond/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=97, routed)          2.332    10.952    test/rst
    SLICE_X52Y16         FDRE                                         r  test/M_current_a_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.445    14.850    test/CLK
    SLICE_X52Y16         FDRE                                         r  test/M_current_a_q_reg[7]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X52Y16         FDRE (Setup_fdre_C_R)       -0.726    14.348    test/M_current_a_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                         -10.952    
  -------------------------------------------------------------------
                         slack                                  3.396    

Slack (MET) :             3.434ns  (required time - arrival time)
  Source:                 btn_cond/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/M_current_a_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 1.040ns (18.056%)  route 4.720ns (81.944%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.571     5.155    btn_cond/CLK
    SLICE_X54Y45         FDRE                                         r  btn_cond/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  btn_cond/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.815     6.488    btn_cond/M_ctr_q_reg[4]
    SLICE_X55Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.612 f  btn_cond/FSM_sequential_M_state_q[1]_i_7/O
                         net (fo=1, routed)           0.433     7.046    btn_cond/FSM_sequential_M_state_q[1]_i_7_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.170 f  btn_cond/FSM_sequential_M_state_q[1]_i_5/O
                         net (fo=1, routed)           0.433     7.603    btn_cond/FSM_sequential_M_state_q[1]_i_5_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.727 f  btn_cond/FSM_sequential_M_state_q[1]_i_3/O
                         net (fo=22, routed)          0.743     8.470    reset_cond/M_ctr_q_reg[26]
    SLICE_X55Y42         LUT2 (Prop_lut2_I1_O)        0.150     8.620 r  reset_cond/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=97, routed)          2.295    10.915    test/rst
    SLICE_X54Y15         FDRE                                         r  test/M_current_a_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.446    14.851    test/CLK
    SLICE_X54Y15         FDRE                                         r  test/M_current_a_q_reg[0]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X54Y15         FDRE (Setup_fdre_C_R)       -0.726    14.349    test/M_current_a_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -10.915    
  -------------------------------------------------------------------
                         slack                                  3.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 manual_reset_button/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_reset_button/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.774%)  route 0.308ns (65.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.593     1.537    manual_reset_button/sync/CLK
    SLICE_X60Y50         FDRE                                         r  manual_reset_button/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  manual_reset_button/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.308     2.008    manual_reset_button/sync/M_pipe_d__0[1]
    SLICE_X60Y49         FDRE                                         r  manual_reset_button/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.865     2.055    manual_reset_button/sync/CLK
    SLICE_X60Y49         FDRE                                         r  manual_reset_button/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X60Y49         FDRE (Hold_fdre_C_D)         0.059     1.868    manual_reset_button/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 malu/L_edge/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            malu/FSM_sequential_M_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.592     1.536    malu/L_edge/CLK
    SLICE_X59Y38         FDRE                                         r  malu/L_edge/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  malu/L_edge/M_last_q_reg/Q
                         net (fo=2, routed)           0.097     1.774    malu/L_edge/M_last_q
    SLICE_X58Y38         LUT4 (Prop_lut4_I1_O)        0.048     1.822 r  malu/L_edge/FSM_sequential_M_state_q[1]_i_2/O
                         net (fo=1, routed)           0.000     1.822    malu/L_edge_n_1
    SLICE_X58Y38         FDRE                                         r  malu/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.862     2.052    malu/CLK
    SLICE_X58Y38         FDRE                                         r  malu/FSM_sequential_M_state_q_reg[1]/C
                         clock pessimism             -0.503     1.549    
    SLICE_X58Y38         FDRE (Hold_fdre_C_D)         0.107     1.656    malu/FSM_sequential_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 malu/L_edge/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            malu/FSM_sequential_M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.592     1.536    malu/L_edge/CLK
    SLICE_X59Y38         FDRE                                         r  malu/L_edge/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  malu/L_edge/M_last_q_reg/Q
                         net (fo=2, routed)           0.097     1.774    malu/L_edge/M_last_q
    SLICE_X58Y38         LUT3 (Prop_lut3_I1_O)        0.045     1.819 r  malu/L_edge/FSM_sequential_M_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.819    malu/L_edge_n_0
    SLICE_X58Y38         FDRE                                         r  malu/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.862     2.052    malu/CLK
    SLICE_X58Y38         FDRE                                         r  malu/FSM_sequential_M_state_q_reg[0]/C
                         clock pessimism             -0.503     1.549    
    SLICE_X58Y38         FDRE (Hold_fdre_C_D)         0.091     1.640    malu/FSM_sequential_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 pause_switch/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_switch/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.594     1.538    pause_switch/sync/CLK
    SLICE_X58Y44         FDRE                                         r  pause_switch/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y44         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  pause_switch/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.126     1.804    pause_switch/sync/M_pipe_d__2[1]
    SLICE_X58Y42         FDRE                                         r  pause_switch/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.863     2.053    pause_switch/sync/CLK
    SLICE_X58Y42         FDRE                                         r  pause_switch/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.500     1.553    
    SLICE_X58Y42         FDRE (Hold_fdre_C_D)         0.070     1.623    pause_switch/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 manual_step_button/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_step_button/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.585     1.529    manual_step_button/sync/CLK
    SLICE_X64Y28         FDRE                                         r  manual_step_button/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  manual_step_button/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.110     1.803    manual_step_button/sync/M_pipe_d__1[1]
    SLICE_X64Y27         FDRE                                         r  manual_step_button/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.853     2.043    manual_step_button/sync/CLK
    SLICE_X64Y27         FDRE                                         r  manual_step_button/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.059     1.601    manual_step_button/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 test/tcl/slowclock/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/tcl/slowclock/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.564     1.508    test/tcl/slowclock/CLK
    SLICE_X57Y36         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  test/tcl/slowclock/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.757    test/tcl/slowclock/M_ctr_q_reg_n_0_[11]
    SLICE_X57Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  test/tcl/slowclock/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    test/tcl/slowclock/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X57Y36         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.832     2.022    test/tcl/slowclock/CLK
    SLICE_X57Y36         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X57Y36         FDRE (Hold_fdre_C_D)         0.105     1.613    test/tcl/slowclock/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 test/tcl/slowclock/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/tcl/slowclock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.566     1.510    test/tcl/slowclock/CLK
    SLICE_X57Y38         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  test/tcl/slowclock/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.759    test/tcl/slowclock/M_ctr_q_reg_n_0_[19]
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  test/tcl/slowclock/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    test/tcl/slowclock/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X57Y38         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.835     2.025    test/tcl/slowclock/CLK
    SLICE_X57Y38         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X57Y38         FDRE (Hold_fdre_C_D)         0.105     1.615    test/tcl/slowclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 test/tcl/slowclock/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/tcl/slowclock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.566     1.510    test/tcl/slowclock/CLK
    SLICE_X57Y39         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  test/tcl/slowclock/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.759    test/tcl/slowclock/M_ctr_q_reg_n_0_[23]
    SLICE_X57Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  test/tcl/slowclock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    test/tcl/slowclock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X57Y39         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.835     2.025    test/tcl/slowclock/CLK
    SLICE_X57Y39         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[23]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X57Y39         FDRE (Hold_fdre_C_D)         0.105     1.615    test/tcl/slowclock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 test/tcl/slowclock/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/tcl/slowclock/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.564     1.508    test/tcl/slowclock/CLK
    SLICE_X57Y35         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  test/tcl/slowclock/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.757    test/tcl/slowclock/M_ctr_q_reg_n_0_[7]
    SLICE_X57Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  test/tcl/slowclock/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    test/tcl/slowclock/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X57Y35         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.832     2.022    test/tcl/slowclock/CLK
    SLICE_X57Y35         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[7]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X57Y35         FDRE (Hold_fdre_C_D)         0.105     1.613    test/tcl/slowclock/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 test/tcl/slowclock/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/tcl/slowclock/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.565     1.509    test/tcl/slowclock/CLK
    SLICE_X57Y37         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y37         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  test/tcl/slowclock/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.758    test/tcl/slowclock/M_ctr_q_reg_n_0_[15]
    SLICE_X57Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.866 r  test/tcl/slowclock/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    test/tcl/slowclock/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X57Y37         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.833     2.023    test/tcl/slowclock/CLK
    SLICE_X57Y37         FDRE                                         r  test/tcl/slowclock/M_ctr_q_reg[15]/C
                         clock pessimism             -0.514     1.509    
    SLICE_X57Y37         FDRE (Hold_fdre_C_D)         0.105     1.614    test/tcl/slowclock/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y44   btn_cond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y46   btn_cond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y46   btn_cond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y47   btn_cond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y47   btn_cond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y47   btn_cond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y47   btn_cond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y48   btn_cond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y48   btn_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y44   btn_cond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y46   btn_cond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y46   btn_cond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y44   btn_cond/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y44   btn_cond/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y44   btn_cond/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y45   btn_cond/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y45   btn_cond/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y45   btn_cond/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y45   btn_cond/M_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y49   manual_reset_button/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   manual_step_button/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   manual_step_button/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   manual_step_button/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   manual_step_button/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   manual_step_button/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   manual_step_button/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   manual_step_button/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   manual_step_button/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   manual_step_button/M_ctr_q_reg[2]/C



