
####################################################################################
# Generated by PlanAhead 14.4 built on 'Tue Dec 18 05:21:09 MST 2012' by 'xbuild'
####################################################################################


####################################################################################
# Constraints from file : 'system_ddr2_sdram_wrapper.ncf'
####################################################################################

INST "DDR2_SDRAM/DDR2_SDRAM/gen_no_iodelay_grp.gen_instantiate_idelayctrls[0].idelayctrl0" LOC = IDELAYCTRL_X0Y6;
INST "DDR2_SDRAM/DDR2_SDRAM/gen_no_iodelay_grp.gen_instantiate_idelayctrls[1].idelayctrl0" LOC = IDELAYCTRL_X0Y2;
INST "DDR2_SDRAM/DDR2_SDRAM/gen_no_iodelay_grp.gen_instantiate_idelayctrls[2].idelayctrl0" LOC = IDELAYCTRL_X0Y1;

####################################################################################
# Constraints from file : 'system.ucf'
####################################################################################

#  XUPV5-LX110T Evaluation Platform
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[0]" LOC = AE24;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[0]" IOSTANDARD = LVCMOS18;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[0]" DRIVE = 2;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[0]" SLEW = SLOW;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[0]" PULLDOWN;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[1]" LOC = AD24;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[1]" IOSTANDARD = LVCMOS18;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[1]" DRIVE = 2;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[1]" SLEW = SLOW;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[1]" PULLDOWN;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[2]" LOC = AD25;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[2]" IOSTANDARD = LVCMOS18;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[2]" DRIVE = 2;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[2]" SLEW = SLOW;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[2]" PULLDOWN;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[3]" LOC = G16;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[3]" IOSTANDARD = LVCMOS25;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[3]" DRIVE = 2;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[3]" SLEW = SLOW;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[3]" PULLDOWN;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[4]" LOC = AD26;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[4]" IOSTANDARD = LVCMOS18;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[4]" DRIVE = 2;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[4]" SLEW = SLOW;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[4]" PULLDOWN;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[5]" LOC = G15;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[5]" IOSTANDARD = LVCMOS25;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[5]" DRIVE = 2;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[5]" SLEW = SLOW;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[5]" PULLDOWN;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[6]" LOC = L18;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[6]" IOSTANDARD = LVCMOS25;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[6]" DRIVE = 2;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[6]" SLEW = SLOW;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[6]" PULLDOWN;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[7]" LOC = H18;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[7]" IOSTANDARD = LVCMOS25;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[7]" DRIVE = 2;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[7]" SLEW = SLOW;
NET "fpga_0_LEDs_8Bit_GPIO_IO_pin[7]" PULLDOWN;
NET "fpga_0_LEDs_Positions_GPIO_IO_pin[0]" LOC = E8;
NET "fpga_0_LEDs_Positions_GPIO_IO_pin[0]" IOSTANDARD = LVCMOS33;
NET "fpga_0_LEDs_Positions_GPIO_IO_pin[0]" DRIVE = 2;
NET "fpga_0_LEDs_Positions_GPIO_IO_pin[0]" SLEW = SLOW;
NET "fpga_0_LEDs_Positions_GPIO_IO_pin[0]" PULLDOWN;
NET "fpga_0_LEDs_Positions_GPIO_IO_pin[1]" LOC = AF23;
NET "fpga_0_LEDs_Positions_GPIO_IO_pin[1]" IOSTANDARD = LVCMOS33;
NET "fpga_0_LEDs_Positions_GPIO_IO_pin[1]" DRIVE = 2;
NET "fpga_0_LEDs_Positions_GPIO_IO_pin[1]" SLEW = SLOW;
NET "fpga_0_LEDs_Positions_GPIO_IO_pin[1]" PULLDOWN;
NET "fpga_0_LEDs_Positions_GPIO_IO_pin[2]" LOC = AG12;
NET "fpga_0_LEDs_Positions_GPIO_IO_pin[2]" IOSTANDARD = LVCMOS33;
NET "fpga_0_LEDs_Positions_GPIO_IO_pin[2]" DRIVE = 2;
NET "fpga_0_LEDs_Positions_GPIO_IO_pin[2]" SLEW = SLOW;
NET "fpga_0_LEDs_Positions_GPIO_IO_pin[2]" PULLDOWN;
NET "fpga_0_LEDs_Positions_GPIO_IO_pin[3]" LOC = AG23;
NET "fpga_0_LEDs_Positions_GPIO_IO_pin[3]" IOSTANDARD = LVCMOS33;
NET "fpga_0_LEDs_Positions_GPIO_IO_pin[3]" DRIVE = 2;
NET "fpga_0_LEDs_Positions_GPIO_IO_pin[3]" SLEW = SLOW;
NET "fpga_0_LEDs_Positions_GPIO_IO_pin[3]" PULLDOWN;
NET "fpga_0_LEDs_Positions_GPIO_IO_pin[4]" LOC = AF13;
NET "fpga_0_LEDs_Positions_GPIO_IO_pin[4]" IOSTANDARD = LVCMOS33;
NET "fpga_0_LEDs_Positions_GPIO_IO_pin[4]" DRIVE = 2;
NET "fpga_0_LEDs_Positions_GPIO_IO_pin[4]" SLEW = SLOW;
NET "fpga_0_LEDs_Positions_GPIO_IO_pin[4]" PULLDOWN;
NET "fpga_0_Push_Buttons_5Bit_GPIO_IO_pin[0]" LOC = AJ6;
NET "fpga_0_Push_Buttons_5Bit_GPIO_IO_pin[0]" IOSTANDARD = LVCMOS33;
NET "fpga_0_Push_Buttons_5Bit_GPIO_IO_pin[0]" DRIVE = 2;
NET "fpga_0_Push_Buttons_5Bit_GPIO_IO_pin[0]" SLEW = SLOW;
NET "fpga_0_Push_Buttons_5Bit_GPIO_IO_pin[0]" PULLDOWN;
NET "fpga_0_Push_Buttons_5Bit_GPIO_IO_pin[1]" LOC = AJ7;
NET "fpga_0_Push_Buttons_5Bit_GPIO_IO_pin[1]" IOSTANDARD = LVCMOS33;
NET "fpga_0_Push_Buttons_5Bit_GPIO_IO_pin[1]" DRIVE = 2;
NET "fpga_0_Push_Buttons_5Bit_GPIO_IO_pin[1]" SLEW = SLOW;
NET "fpga_0_Push_Buttons_5Bit_GPIO_IO_pin[1]" PULLDOWN;
NET "fpga_0_Push_Buttons_5Bit_GPIO_IO_pin[2]" LOC = V8;
NET "fpga_0_Push_Buttons_5Bit_GPIO_IO_pin[2]" IOSTANDARD = LVCMOS33;
NET "fpga_0_Push_Buttons_5Bit_GPIO_IO_pin[2]" DRIVE = 2;
NET "fpga_0_Push_Buttons_5Bit_GPIO_IO_pin[2]" SLEW = SLOW;
NET "fpga_0_Push_Buttons_5Bit_GPIO_IO_pin[2]" PULLDOWN;
NET "fpga_0_Push_Buttons_5Bit_GPIO_IO_pin[3]" LOC = AK7;
NET "fpga_0_Push_Buttons_5Bit_GPIO_IO_pin[3]" IOSTANDARD = LVCMOS33;
NET "fpga_0_Push_Buttons_5Bit_GPIO_IO_pin[3]" DRIVE = 2;
NET "fpga_0_Push_Buttons_5Bit_GPIO_IO_pin[3]" SLEW = SLOW;
NET "fpga_0_Push_Buttons_5Bit_GPIO_IO_pin[3]" PULLDOWN;
NET "fpga_0_Push_Buttons_5Bit_GPIO_IO_pin[4]" LOC = U8;
NET "fpga_0_Push_Buttons_5Bit_GPIO_IO_pin[4]" IOSTANDARD = LVCMOS33;
NET "fpga_0_Push_Buttons_5Bit_GPIO_IO_pin[4]" DRIVE = 2;
NET "fpga_0_Push_Buttons_5Bit_GPIO_IO_pin[4]" SLEW = SLOW;
NET "fpga_0_Push_Buttons_5Bit_GPIO_IO_pin[4]" PULLDOWN;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[0]" LOC = U25;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[0]" IOSTANDARD = LVCMOS18;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[0]" DRIVE = 2;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[0]" SLEW = SLOW;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[0]" PULLDOWN;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[1]" LOC = AG27;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[1]" IOSTANDARD = LVCMOS18;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[1]" DRIVE = 2;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[1]" SLEW = SLOW;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[1]" PULLDOWN;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[2]" LOC = AF25;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[2]" IOSTANDARD = LVCMOS18;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[2]" DRIVE = 2;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[2]" SLEW = SLOW;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[2]" PULLDOWN;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[3]" LOC = AF26;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[3]" IOSTANDARD = LVCMOS18;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[3]" DRIVE = 2;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[3]" SLEW = SLOW;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[3]" PULLDOWN;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[4]" LOC = AE27;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[4]" IOSTANDARD = LVCMOS18;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[4]" DRIVE = 2;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[4]" SLEW = SLOW;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[4]" PULLDOWN;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[5]" LOC = AE26;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[5]" IOSTANDARD = LVCMOS18;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[5]" DRIVE = 2;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[5]" SLEW = SLOW;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[5]" PULLDOWN;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[6]" LOC = AC25;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[6]" IOSTANDARD = LVCMOS18;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[6]" DRIVE = 2;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[6]" SLEW = SLOW;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[6]" PULLDOWN;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[7]" LOC = AC24;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[7]" IOSTANDARD = LVCMOS18;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[7]" DRIVE = 2;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[7]" SLEW = SLOW;
NET "fpga_0_DIP_Switches_8Bit_GPIO_IO_pin[7]" PULLDOWN;
NET "fpga_0_IIC_EEPROM_Sda_pin" LOC = F8;
NET "fpga_0_IIC_EEPROM_Sda_pin" IOSTANDARD = LVCMOS33;
NET "fpga_0_IIC_EEPROM_Sda_pin" DRIVE = 6;
NET "fpga_0_IIC_EEPROM_Sda_pin" SLEW = SLOW;
NET "fpga_0_IIC_EEPROM_Scl_pin" LOC = F9;
NET "fpga_0_IIC_EEPROM_Scl_pin" IOSTANDARD = LVCMOS33;
NET "fpga_0_IIC_EEPROM_Scl_pin" DRIVE = 6;
NET "fpga_0_IIC_EEPROM_Scl_pin" SLEW = SLOW;
NET "fpga_0_SRAM_Mem_A_pin[30]" LOC = K12;
NET "fpga_0_SRAM_Mem_A_pin[30]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_A_pin[30]" DRIVE = 8;
NET "fpga_0_SRAM_Mem_A_pin[30]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_A_pin[29]" LOC = K13;
NET "fpga_0_SRAM_Mem_A_pin[29]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_A_pin[29]" DRIVE = 8;
NET "fpga_0_SRAM_Mem_A_pin[29]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_A_pin[28]" LOC = H23;
NET "fpga_0_SRAM_Mem_A_pin[28]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_A_pin[28]" DRIVE = 8;
NET "fpga_0_SRAM_Mem_A_pin[28]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_A_pin[27]" LOC = G23;
NET "fpga_0_SRAM_Mem_A_pin[27]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_A_pin[27]" DRIVE = 8;
NET "fpga_0_SRAM_Mem_A_pin[27]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_A_pin[26]" LOC = H12;
NET "fpga_0_SRAM_Mem_A_pin[26]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_A_pin[26]" DRIVE = 8;
NET "fpga_0_SRAM_Mem_A_pin[26]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_A_pin[25]" LOC = J12;
NET "fpga_0_SRAM_Mem_A_pin[25]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_A_pin[25]" DRIVE = 8;
NET "fpga_0_SRAM_Mem_A_pin[25]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_A_pin[24]" LOC = K22;
NET "fpga_0_SRAM_Mem_A_pin[24]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_A_pin[24]" DRIVE = 8;
NET "fpga_0_SRAM_Mem_A_pin[24]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_A_pin[23]" LOC = K23;
NET "fpga_0_SRAM_Mem_A_pin[23]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_A_pin[23]" DRIVE = 8;
NET "fpga_0_SRAM_Mem_A_pin[23]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_A_pin[22]" LOC = K14;
NET "fpga_0_SRAM_Mem_A_pin[22]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_A_pin[22]" DRIVE = 8;
NET "fpga_0_SRAM_Mem_A_pin[22]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_A_pin[21]" LOC = L14;
NET "fpga_0_SRAM_Mem_A_pin[21]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_A_pin[21]" DRIVE = 8;
NET "fpga_0_SRAM_Mem_A_pin[21]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_A_pin[20]" LOC = H22;
NET "fpga_0_SRAM_Mem_A_pin[20]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_A_pin[20]" DRIVE = 8;
NET "fpga_0_SRAM_Mem_A_pin[20]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_A_pin[19]" LOC = G22;
NET "fpga_0_SRAM_Mem_A_pin[19]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_A_pin[19]" DRIVE = 8;
NET "fpga_0_SRAM_Mem_A_pin[19]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_A_pin[18]" LOC = J15;
NET "fpga_0_SRAM_Mem_A_pin[18]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_A_pin[18]" DRIVE = 8;
NET "fpga_0_SRAM_Mem_A_pin[18]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_A_pin[17]" LOC = K16;
NET "fpga_0_SRAM_Mem_A_pin[17]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_A_pin[17]" DRIVE = 8;
NET "fpga_0_SRAM_Mem_A_pin[17]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_A_pin[16]" LOC = K21;
NET "fpga_0_SRAM_Mem_A_pin[16]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_A_pin[16]" DRIVE = 8;
NET "fpga_0_SRAM_Mem_A_pin[16]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_A_pin[15]" LOC = J22;
NET "fpga_0_SRAM_Mem_A_pin[15]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_A_pin[15]" DRIVE = 8;
NET "fpga_0_SRAM_Mem_A_pin[15]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_A_pin[14]" LOC = L16;
NET "fpga_0_SRAM_Mem_A_pin[14]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_A_pin[14]" DRIVE = 8;
NET "fpga_0_SRAM_Mem_A_pin[14]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_A_pin[13]" LOC = L15;
NET "fpga_0_SRAM_Mem_A_pin[13]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_A_pin[13]" DRIVE = 8;
NET "fpga_0_SRAM_Mem_A_pin[13]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_A_pin[12]" LOC = L20;
NET "fpga_0_SRAM_Mem_A_pin[12]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_A_pin[12]" DRIVE = 8;
NET "fpga_0_SRAM_Mem_A_pin[12]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_A_pin[11]" LOC = L21;
NET "fpga_0_SRAM_Mem_A_pin[11]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_A_pin[11]" DRIVE = 8;
NET "fpga_0_SRAM_Mem_A_pin[11]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_A_pin[10]" LOC = AE23;
NET "fpga_0_SRAM_Mem_A_pin[10]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_A_pin[10]" DRIVE = 8;
NET "fpga_0_SRAM_Mem_A_pin[10]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_A_pin[9]" LOC = AE22;
NET "fpga_0_SRAM_Mem_A_pin[9]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_A_pin[9]" DRIVE = 8;
NET "fpga_0_SRAM_Mem_A_pin[9]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_A_pin[8]" LOC = AE12;
NET "fpga_0_SRAM_Mem_A_pin[8]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_A_pin[8]" DRIVE = 8;
NET "fpga_0_SRAM_Mem_A_pin[8]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_A_pin[7]" LOC = AE13;
NET "fpga_0_SRAM_Mem_A_pin[7]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_A_pin[7]" DRIVE = 8;
NET "fpga_0_SRAM_Mem_A_pin[7]" SLEW = FAST;
#Net fpga_0_SRAM_Mem_CEN_pin LOC=J10  |  IOSTANDARD=LVDCI_33;
#Net fpga_0_SRAM_Mem_OEN_pin LOC=B12  |  IOSTANDARD=LVDCI_33;

NET "fpga_0_SRAM_Mem_OEN_pin[0]" LOC = B12;
NET "fpga_0_SRAM_Mem_OEN_pin[0]" IOSTANDARD = LVDCI_33;
NET "fpga_0_SRAM_Mem_OEN_pin[1]" LOC = AF14;
NET "fpga_0_SRAM_Mem_OEN_pin[1]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_OEN_pin[1]" DRIVE = 12;
NET "fpga_0_SRAM_Mem_OEN_pin[1]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_CEN_pin[0]" LOC = J10;
NET "fpga_0_SRAM_Mem_CEN_pin[0]" IOSTANDARD = LVDCI_33;
NET "fpga_0_SRAM_Mem_CEN_pin[1]" LOC = AE14;
NET "fpga_0_SRAM_Mem_CEN_pin[1]" PULLDOWN;
NET "fpga_0_SRAM_Mem_CEN_pin[1]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_CEN_pin[1]" DRIVE = 12;
NET "fpga_0_SRAM_Mem_CEN_pin[1]" IOSTANDARD = LVCMOS33;
NET "SRAM_Mem_LBON_pin" LOC = A13;
NET "SRAM_Mem_LBON_pin" IOSTANDARD = LVDCI_33;

NET "xps_uartlite_0_RX_pin" LOC = AG15;
NET "xps_uartlite_0_RX_pin" IOSTANDARD = LVCMOS33;
NET "xps_uartlite_0_TX_pin" LOC = AG20;
NET "xps_uartlite_0_TX_pin" IOSTANDARD = LVCMOS33;


NET "fpga_0_SRAM_Mem_WEN_pin" LOC = AF20;
NET "fpga_0_SRAM_Mem_WEN_pin" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_WEN_pin" DRIVE = 12;
NET "fpga_0_SRAM_Mem_WEN_pin" SLEW = FAST;
NET "fpga_0_SRAM_Mem_BEN_pin[3]" LOC = J11;
NET "fpga_0_SRAM_Mem_BEN_pin[3]" IOSTANDARD = LVDCI_33;
NET "fpga_0_SRAM_Mem_BEN_pin[2]" LOC = K11;
NET "fpga_0_SRAM_Mem_BEN_pin[2]" IOSTANDARD = LVDCI_33;
NET "fpga_0_SRAM_Mem_BEN_pin[1]" LOC = D10;
NET "fpga_0_SRAM_Mem_BEN_pin[1]" IOSTANDARD = LVDCI_33;
NET "fpga_0_SRAM_Mem_BEN_pin[0]" LOC = D11;
NET "fpga_0_SRAM_Mem_BEN_pin[0]" IOSTANDARD = LVDCI_33;
NET "fpga_0_SRAM_Mem_ADV_LDN_pin" LOC = H8;
NET "fpga_0_SRAM_Mem_ADV_LDN_pin" IOSTANDARD = LVDCI_33;
NET "fpga_0_SRAM_Mem_DQ_pin[0]" LOC = AG22;
NET "fpga_0_SRAM_Mem_DQ_pin[0]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_DQ_pin[0]" DRIVE = 12;
NET "fpga_0_SRAM_Mem_DQ_pin[0]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_DQ_pin[0]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[1]" LOC = AH22;
NET "fpga_0_SRAM_Mem_DQ_pin[1]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_DQ_pin[1]" DRIVE = 12;
NET "fpga_0_SRAM_Mem_DQ_pin[1]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_DQ_pin[1]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[2]" LOC = AH12;
NET "fpga_0_SRAM_Mem_DQ_pin[2]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_DQ_pin[2]" DRIVE = 12;
NET "fpga_0_SRAM_Mem_DQ_pin[2]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_DQ_pin[2]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[3]" LOC = AG13;
NET "fpga_0_SRAM_Mem_DQ_pin[3]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_DQ_pin[3]" DRIVE = 12;
NET "fpga_0_SRAM_Mem_DQ_pin[3]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_DQ_pin[3]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[4]" LOC = AH20;
NET "fpga_0_SRAM_Mem_DQ_pin[4]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_DQ_pin[4]" DRIVE = 12;
NET "fpga_0_SRAM_Mem_DQ_pin[4]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_DQ_pin[4]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[5]" LOC = AH19;
NET "fpga_0_SRAM_Mem_DQ_pin[5]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_DQ_pin[5]" DRIVE = 12;
NET "fpga_0_SRAM_Mem_DQ_pin[5]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_DQ_pin[5]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[6]" LOC = AH14;
NET "fpga_0_SRAM_Mem_DQ_pin[6]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_DQ_pin[6]" DRIVE = 12;
NET "fpga_0_SRAM_Mem_DQ_pin[6]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_DQ_pin[6]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[7]" LOC = AH13;
NET "fpga_0_SRAM_Mem_DQ_pin[7]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_DQ_pin[7]" DRIVE = 12;
NET "fpga_0_SRAM_Mem_DQ_pin[7]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_DQ_pin[7]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[8]" LOC = AF15;
NET "fpga_0_SRAM_Mem_DQ_pin[8]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_DQ_pin[8]" DRIVE = 12;
NET "fpga_0_SRAM_Mem_DQ_pin[8]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_DQ_pin[8]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[9]" LOC = AE16;
NET "fpga_0_SRAM_Mem_DQ_pin[9]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_DQ_pin[9]" DRIVE = 12;
NET "fpga_0_SRAM_Mem_DQ_pin[9]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_DQ_pin[9]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[10]" LOC = AE21;
NET "fpga_0_SRAM_Mem_DQ_pin[10]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_DQ_pin[10]" DRIVE = 12;
NET "fpga_0_SRAM_Mem_DQ_pin[10]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_DQ_pin[10]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[11]" LOC = AD20;
NET "fpga_0_SRAM_Mem_DQ_pin[11]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_DQ_pin[11]" DRIVE = 12;
NET "fpga_0_SRAM_Mem_DQ_pin[11]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_DQ_pin[11]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[12]" LOC = AF16;
NET "fpga_0_SRAM_Mem_DQ_pin[12]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_DQ_pin[12]" DRIVE = 12;
NET "fpga_0_SRAM_Mem_DQ_pin[12]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_DQ_pin[12]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[13]" LOC = AE17;
NET "fpga_0_SRAM_Mem_DQ_pin[13]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_DQ_pin[13]" DRIVE = 12;
NET "fpga_0_SRAM_Mem_DQ_pin[13]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_DQ_pin[13]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[14]" LOC = AE19;
NET "fpga_0_SRAM_Mem_DQ_pin[14]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_DQ_pin[14]" DRIVE = 12;
NET "fpga_0_SRAM_Mem_DQ_pin[14]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_DQ_pin[14]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[15]" LOC = AD19;
NET "fpga_0_SRAM_Mem_DQ_pin[15]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_Mem_DQ_pin[15]" DRIVE = 12;
NET "fpga_0_SRAM_Mem_DQ_pin[15]" SLEW = FAST;
NET "fpga_0_SRAM_Mem_DQ_pin[15]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[16]" LOC = J9;
NET "fpga_0_SRAM_Mem_DQ_pin[16]" IOSTANDARD = LVDCI_33;
NET "fpga_0_SRAM_Mem_DQ_pin[16]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[17]" LOC = K8;
NET "fpga_0_SRAM_Mem_DQ_pin[17]" IOSTANDARD = LVDCI_33;
NET "fpga_0_SRAM_Mem_DQ_pin[17]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[18]" LOC = K9;
NET "fpga_0_SRAM_Mem_DQ_pin[18]" IOSTANDARD = LVDCI_33;
NET "fpga_0_SRAM_Mem_DQ_pin[18]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[19]" LOC = B13;
NET "fpga_0_SRAM_Mem_DQ_pin[19]" IOSTANDARD = LVDCI_33;
NET "fpga_0_SRAM_Mem_DQ_pin[19]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[20]" LOC = C13;
NET "fpga_0_SRAM_Mem_DQ_pin[20]" IOSTANDARD = LVDCI_33;
NET "fpga_0_SRAM_Mem_DQ_pin[20]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[21]" LOC = G11;
NET "fpga_0_SRAM_Mem_DQ_pin[21]" IOSTANDARD = LVDCI_33;
NET "fpga_0_SRAM_Mem_DQ_pin[21]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[22]" LOC = G12;
NET "fpga_0_SRAM_Mem_DQ_pin[22]" IOSTANDARD = LVDCI_33;
NET "fpga_0_SRAM_Mem_DQ_pin[22]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[23]" LOC = M8;
NET "fpga_0_SRAM_Mem_DQ_pin[23]" IOSTANDARD = LVDCI_33;
NET "fpga_0_SRAM_Mem_DQ_pin[23]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[24]" LOC = L8;
NET "fpga_0_SRAM_Mem_DQ_pin[24]" IOSTANDARD = LVDCI_33;
NET "fpga_0_SRAM_Mem_DQ_pin[24]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[25]" LOC = F11;
NET "fpga_0_SRAM_Mem_DQ_pin[25]" IOSTANDARD = LVDCI_33;
NET "fpga_0_SRAM_Mem_DQ_pin[25]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[26]" LOC = E11;
NET "fpga_0_SRAM_Mem_DQ_pin[26]" IOSTANDARD = LVDCI_33;
NET "fpga_0_SRAM_Mem_DQ_pin[26]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[27]" LOC = M10;
NET "fpga_0_SRAM_Mem_DQ_pin[27]" IOSTANDARD = LVDCI_33;
NET "fpga_0_SRAM_Mem_DQ_pin[27]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[28]" LOC = L9;
NET "fpga_0_SRAM_Mem_DQ_pin[28]" IOSTANDARD = LVDCI_33;
NET "fpga_0_SRAM_Mem_DQ_pin[28]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[29]" LOC = E12;
NET "fpga_0_SRAM_Mem_DQ_pin[29]" IOSTANDARD = LVDCI_33;
NET "fpga_0_SRAM_Mem_DQ_pin[29]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[30]" LOC = E13;
NET "fpga_0_SRAM_Mem_DQ_pin[30]" IOSTANDARD = LVDCI_33;
NET "fpga_0_SRAM_Mem_DQ_pin[30]" PULLDOWN;
NET "fpga_0_SRAM_Mem_DQ_pin[31]" LOC = N10;
NET "fpga_0_SRAM_Mem_DQ_pin[31]" IOSTANDARD = LVDCI_33;
NET "fpga_0_SRAM_Mem_DQ_pin[31]" PULLDOWN;
NET "fpga_0_SRAM_ZBT_CLK_OUT_pin" LOC = G8;
NET "fpga_0_SRAM_ZBT_CLK_OUT_pin" IOSTANDARD = LVCMOS33;
NET "fpga_0_SRAM_ZBT_CLK_OUT_pin" DRIVE = 12;
NET "fpga_0_SRAM_ZBT_CLK_OUT_pin" SLEW = FAST;
NET "fpga_0_SRAM_ZBT_CLK_FB_pin" LOC = AG21;
NET "fpga_0_SRAM_ZBT_CLK_FB_pin" IOSTANDARD = LVCMOS33;
NET "fpga_0_DDR2_SDRAM_DDR2_Clk_pin[0]" LOC = AK29;
NET "fpga_0_DDR2_SDRAM_DDR2_Clk_pin[0]" IOSTANDARD = DIFF_SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_Clk_pin[1]" LOC = E28;
NET "fpga_0_DDR2_SDRAM_DDR2_Clk_pin[1]" IOSTANDARD = DIFF_SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin[0]" LOC = AJ29;
NET "fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin[0]" IOSTANDARD = DIFF_SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin[1]" LOC = F28;
NET "fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin[1]" IOSTANDARD = DIFF_SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_CE_pin[0]" LOC = T28;
NET "fpga_0_DDR2_SDRAM_DDR2_CE_pin[0]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_CE_pin[1]" LOC = U30;
NET "fpga_0_DDR2_SDRAM_DDR2_CE_pin[1]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_CS_n_pin[0]" LOC = L29;
NET "fpga_0_DDR2_SDRAM_DDR2_CS_n_pin[0]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_CS_n_pin[1]" LOC = J29;
NET "fpga_0_DDR2_SDRAM_DDR2_CS_n_pin[1]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_ODT_pin[0]" LOC = F31;
NET "fpga_0_DDR2_SDRAM_DDR2_ODT_pin[0]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_ODT_pin[1]" LOC = F30;
NET "fpga_0_DDR2_SDRAM_DDR2_ODT_pin[1]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin" LOC = H30;
NET "fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin" LOC = E31;
NET "fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_WE_n_pin" LOC = K29;
NET "fpga_0_DDR2_SDRAM_DDR2_WE_n_pin" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin[0]" LOC = G31;
NET "fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin[0]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin[1]" LOC = J30;
NET "fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin[1]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[0]" LOC = L30;
NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[0]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[1]" LOC = M30;
NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[1]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[2]" LOC = N29;
NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[2]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[3]" LOC = P29;
NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[3]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[4]" LOC = K31;
NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[4]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[5]" LOC = L31;
NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[5]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[6]" LOC = P31;
NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[6]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[7]" LOC = P30;
NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[7]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[8]" LOC = M31;
NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[8]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[9]" LOC = R28;
NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[9]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[10]" LOC = J31;
NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[10]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[11]" LOC = R29;
NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[11]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[12]" LOC = T31;
NET "fpga_0_DDR2_SDRAM_DDR2_Addr_pin[12]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[0]" LOC = AF30;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[0]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[1]" LOC = AK31;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[1]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[2]" LOC = AF31;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[2]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[3]" LOC = AD30;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[3]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[4]" LOC = AJ30;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[4]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[5]" LOC = AF29;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[5]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[6]" LOC = AD29;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[6]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[7]" LOC = AE29;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[7]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[8]" LOC = AH27;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[8]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[9]" LOC = AF28;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[9]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[10]" LOC = AH28;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[10]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[11]" LOC = AA28;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[11]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[12]" LOC = AG25;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[12]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[13]" LOC = AJ26;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[13]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[14]" LOC = AG28;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[14]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[15]" LOC = AB28;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[15]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[16]" LOC = AC28;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[16]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[17]" LOC = AB25;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[17]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[18]" LOC = AC27;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[18]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[19]" LOC = AA26;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[19]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[20]" LOC = AB26;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[20]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[21]" LOC = AA24;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[21]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[22]" LOC = AB27;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[22]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[23]" LOC = AA25;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[23]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[24]" LOC = AC29;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[24]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[25]" LOC = AB30;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[25]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[26]" LOC = W31;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[26]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[27]" LOC = V30;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[27]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[28]" LOC = AC30;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[28]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[29]" LOC = W29;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[29]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[30]" LOC = V27;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[30]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[31]" LOC = W27;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[31]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[32]" LOC = V29;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[32]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[33]" LOC = Y27;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[33]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[34]" LOC = Y26;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[34]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[35]" LOC = W24;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[35]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[36]" LOC = V28;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[36]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[37]" LOC = W25;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[37]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[38]" LOC = W26;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[38]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[39]" LOC = V24;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[39]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[40]" LOC = R24;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[40]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[41]" LOC = P25;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[41]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[42]" LOC = N24;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[42]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[43]" LOC = P26;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[43]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[44]" LOC = T24;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[44]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[45]" LOC = N25;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[45]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[46]" LOC = P27;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[46]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[47]" LOC = N28;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[47]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[48]" LOC = M28;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[48]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[49]" LOC = L28;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[49]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[50]" LOC = F25;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[50]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[51]" LOC = H25;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[51]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[52]" LOC = K27;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[52]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[53]" LOC = K28;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[53]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[54]" LOC = H24;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[54]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[55]" LOC = G26;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[55]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[56]" LOC = G25;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[56]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[57]" LOC = M26;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[57]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[58]" LOC = J24;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[58]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[59]" LOC = L26;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[59]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[60]" LOC = J27;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[60]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[61]" LOC = M25;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[61]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[62]" LOC = L25;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[62]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[63]" LOC = L24;
NET "fpga_0_DDR2_SDRAM_DDR2_DQ_pin[63]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DM_pin[0]" LOC = AJ31;
NET "fpga_0_DDR2_SDRAM_DDR2_DM_pin[0]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DM_pin[1]" LOC = AE28;
NET "fpga_0_DDR2_SDRAM_DDR2_DM_pin[1]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DM_pin[2]" LOC = Y24;
NET "fpga_0_DDR2_SDRAM_DDR2_DM_pin[2]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DM_pin[3]" LOC = Y31;
NET "fpga_0_DDR2_SDRAM_DDR2_DM_pin[3]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DM_pin[4]" LOC = V25;
NET "fpga_0_DDR2_SDRAM_DDR2_DM_pin[4]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DM_pin[5]" LOC = P24;
NET "fpga_0_DDR2_SDRAM_DDR2_DM_pin[5]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DM_pin[6]" LOC = F26;
NET "fpga_0_DDR2_SDRAM_DDR2_DM_pin[6]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DM_pin[7]" LOC = J25;
NET "fpga_0_DDR2_SDRAM_DDR2_DM_pin[7]" IOSTANDARD = SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_pin[0]" LOC = AA29;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_pin[0]" IOSTANDARD = DIFF_SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_pin[1]" LOC = AK28;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_pin[1]" IOSTANDARD = DIFF_SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_pin[2]" LOC = AK26;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_pin[2]" IOSTANDARD = DIFF_SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_pin[3]" LOC = AB31;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_pin[3]" IOSTANDARD = DIFF_SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_pin[4]" LOC = Y28;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_pin[4]" IOSTANDARD = DIFF_SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_pin[5]" LOC = E26;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_pin[5]" IOSTANDARD = DIFF_SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_pin[6]" LOC = H28;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_pin[6]" IOSTANDARD = DIFF_SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_pin[7]" LOC = G27;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_pin[7]" IOSTANDARD = DIFF_SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[0]" LOC = AA30;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[0]" IOSTANDARD = DIFF_SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[1]" LOC = AK27;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[1]" IOSTANDARD = DIFF_SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[2]" LOC = AJ27;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[2]" IOSTANDARD = DIFF_SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[3]" LOC = AA31;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[3]" IOSTANDARD = DIFF_SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[4]" LOC = Y29;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[4]" IOSTANDARD = DIFF_SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[5]" LOC = E27;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[5]" IOSTANDARD = DIFF_SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[6]" LOC = G28;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[6]" IOSTANDARD = DIFF_SSTL18_II;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[7]" LOC = H27;
NET "fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin[7]" IOSTANDARD = DIFF_SSTL18_II;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin[0]" LOC = G5;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin[0]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin[1]" LOC = N7;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin[1]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin[2]" LOC = N5;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin[2]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin[3]" LOC = P5;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin[3]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin[4]" LOC = R6;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin[4]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin[5]" LOC = M6;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin[5]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin[6]" LOC = L6;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin[6]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin" PERIOD = 30000 ps;
NET "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin" LOC = AH17;
NET "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin" TIG;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin" LOC = M7;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_CEN_pin" LOC = M5;
NET "fpga_0_SysACE_CompactFlash_SysACE_CEN_pin" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_OEN_pin" LOC = N8;
NET "fpga_0_SysACE_CompactFlash_SysACE_OEN_pin" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_WEN_pin" LOC = R9;
NET "fpga_0_SysACE_CompactFlash_SysACE_WEN_pin" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[0]" LOC = P9;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[0]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[1]" LOC = T8;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[1]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[2]" LOC = J7;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[2]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[3]" LOC = H7;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[3]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[4]" LOC = R7;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[4]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[5]" LOC = U7;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[5]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[6]" LOC = P7;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[6]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[7]" LOC = P6;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[7]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[8]" LOC = R8;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[8]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[9]" LOC = L5;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[9]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[10]" LOC = L4;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[10]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[11]" LOC = K6;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[11]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[12]" LOC = J5;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[12]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[13]" LOC = T6;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[13]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[14]" LOC = K7;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[14]" IOSTANDARD = LVCMOS33;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[15]" LOC = J6;
NET "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin[15]" IOSTANDARD = LVCMOS33;

NET "fpga_0_clk_1_sys_clk_pin" TNM_NET = "sys_clk_pin";
TIMESPEC TS_sys_clk_pin = PERIOD "sys_clk_pin" 100000 KHz;
NET "fpga_0_clk_1_sys_clk_pin" LOC = AH15;
NET "fpga_0_clk_1_sys_clk_pin" IOSTANDARD = LVCMOS33;
NET "fpga_0_rst_1_sys_rst_pin" TIG;
NET "fpga_0_rst_1_sys_rst_pin" LOC = E9;
NET "fpga_0_rst_1_sys_rst_pin" IOSTANDARD = LVCMOS33;
NET "fpga_0_rst_1_sys_rst_pin" PULLUP;



###### DDR2_SDRAM
###############################################################################
# Define multicycle paths - these paths may take longer because additional
# time allowed for logic to settle in calibration/initialization FSM
###############################################################################


# MUX Select for either rising/falling CLK0 for 2nd stage read capture
INST "*/u_phy_calib_0/gen_rd_data_sel*.u_ff_rd_data_sel" TNM = "TNM_RD_DATA_SEL";
TIMESPEC TS_MC_RD_DATA_SEL = FROM "TNM_RD_DATA_SEL" TO  FFS TS_sys_clk_pin * 2;
# MUX select for read data - optional delay on data to account for byte skews
#INST "*/u_usr_rd_0/gen_rden_sel_mux*.u_ff_rden_sel_mux" TNM = "TNM_RDEN_SEL_MUX";
#TIMESPEC "TS_MC_RDEN_SEL_MUX" = FROM "TNM_RDEN_SEL_MUX" TO FFS   "TS_sys_clk_pin" * 2;
# Calibration/Initialization complete status flag (for PHY logic only)
INST "*/u_phy_init_0/u_ff_phy_init_data_sel" TNM = "TNM_PHY_INIT_DATA_SEL";
TIMESPEC TS_MC_PHY_INIT_DATA_SEL_0 = FROM "TNM_PHY_INIT_DATA_SEL" TO  FFS TS_sys_clk_pin * 2;
TIMESPEC TS_MC_PHY_INIT_DATA_SEL_90 = FROM "TNM_PHY_INIT_DATA_SEL" TO  FFS TS_sys_clk_pin * 2;
# Select (address) bits for SRL32 shift registers used in stage3/stage4
# calibration
INST "*/u_phy_calib_0/gen_gate_dly*.u_ff_gate_dly" TNM = "TNM_GATE_DLY";
TIMESPEC TS_MC_GATE_DLY = FROM "TNM_GATE_DLY" TO  FFS TS_sys_clk_pin * 2;
INST "*/u_phy_calib_0/gen_rden_dly*.u_ff_rden_dly" TNM = "TNM_RDEN_DLY";
TIMESPEC TS_MC_RDEN_DLY = FROM "TNM_RDEN_DLY" TO  FFS TS_sys_clk_pin * 2;
INST "*/u_phy_calib_0/gen_cal_rden_dly*.u_ff_cal_rden_dly" TNM = "TNM_CAL_RDEN_DLY";
TIMESPEC TS_MC_CAL_RDEN_DLY = FROM "TNM_CAL_RDEN_DLY" TO  FFS TS_sys_clk_pin * 2;

###############################################################################
# DQS Read Postamble Glitch Squelch circuit related constraints
###############################################################################

###############################################################################
# LOC placement of DQS-squelch related IDDR and IDELAY elements
# Each circuit can be located at any of the following locations:
#  1. Ununsed "N"-side of DQS diff pair I/O
#  2. DM data mask (output only, input side is free for use)
#  3. Any output-only site
###############################################################################

INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce" LOC = ILOGIC_X0Y96;
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_iodelay_dq_ce" LOC = IODELAY_X0Y96;
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce" LOC = ILOGIC_X0Y58;
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce" LOC = IODELAY_X0Y58;
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce" LOC = ILOGIC_X0Y62;
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_iodelay_dq_ce" LOC = IODELAY_X0Y62;
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce" LOC = ILOGIC_X0Y100;
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_iodelay_dq_ce" LOC = IODELAY_X0Y100;
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce" LOC = ILOGIC_X0Y102;
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce" LOC = IODELAY_X0Y102;
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce" LOC = ILOGIC_X0Y256;
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_iodelay_dq_ce" LOC = IODELAY_X0Y256;
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce" LOC = ILOGIC_X0Y260;
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_iodelay_dq_ce" LOC = IODELAY_X0Y260;
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce" LOC = ILOGIC_X0Y262;
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce" LOC = IODELAY_X0Y262;

###############################################################################
# LOC and timing constraints for flop driving DQS CE enable signal
# from fabric logic. Even though the absolute delay on this path is
# calibrated out (when synchronizing this output to DQS), the delay
# should still be kept as low as possible to reduce post-calibration
# voltage/temp variations - these are roughly proportional to the
# absolute delay of the path
###############################################################################

INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[0].u_en_dqs_ff" LOC = SLICE_X0Y48;
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[1].u_en_dqs_ff" LOC = SLICE_X0Y29;
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[2].u_en_dqs_ff" LOC = SLICE_X0Y31;
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[3].u_en_dqs_ff" LOC = SLICE_X0Y50;
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[4].u_en_dqs_ff" LOC = SLICE_X0Y51;
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[5].u_en_dqs_ff" LOC = SLICE_X0Y128;
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[6].u_en_dqs_ff" LOC = SLICE_X0Y130;
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gen_gate[7].u_en_dqs_ff" LOC = SLICE_X0Y131;

# Control for DQS gate - from fabric flop. Prevent "runaway" delay -
# two parts to this path: (1) from fabric flop to IDELAY, (2) from
# IDELAY to asynchronous reset of IDDR that drives the DQ CE's
# A single number is used for all speed grades - value based on 333MHz.
# This can be relaxed for lower frequencies.
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[0]" MAXDELAY = 600 ps;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[1]" MAXDELAY = 600 ps;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[2]" MAXDELAY = 600 ps;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[3]" MAXDELAY = 600 ps;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[4]" MAXDELAY = 600 ps;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[5]" MAXDELAY = 600 ps;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[6]" MAXDELAY = 600 ps;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/en_dqs[7]" MAXDELAY = 600 ps;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync" MAXDELAY = 850 ps;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync" MAXDELAY = 850 ps;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync" MAXDELAY = 850 ps;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync" MAXDELAY = 850 ps;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync" MAXDELAY = 850 ps;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync" MAXDELAY = 850 ps;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync" MAXDELAY = 850 ps;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync" MAXDELAY = 850 ps;

###############################################################################
# "Half-cycle" path constraint from IDDR to CE pin for all DQ IDDR's
# for DQS Read Postamble Glitch Squelch circuit
###############################################################################

# Max delay from output of IDDR to CE input of DQ IDDRs = tRPST + some slack
#  where slack account for rise-time of DQS on board. For now assume slack = 
#  0.400ns (based on initial SPICE simulations, assumes use of ODT), so 
#  time = 0.4*Tcyc + 0.40ns = 1.6ns @333MHz
INST "*/gen_dqs[*].u_iob_dqs/u_iddr_dq_ce" TNM = "TNM_DQ_CE_IDDR";
INST "*/gen_dq[*].u_iob_dq/gen_stg2_*.u_iddr_dq" TNM = "TNM_DQS_FLOPS";
TIMESPEC TS_DQ_CE = FROM "TNM_DQ_CE_IDDR" TO "TNM_DQS_FLOPS" 1.9 ns;

################################################################################

#INST "*/gen_dq[0].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y42;            #  AF30      X0Y22    *
#INST "*/gen_dq[1].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y43;            #  AK31      X0Y23    
#INST "*/gen_dq[2].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y45;            #  AF31      X0Y25    
#INST "*/gen_dq[3].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y46;            #  AD30      X0Y26    
#INST "*/gen_dq[4].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y41;            #  AJ30      X0Y21    
#INST "*/gen_dq[5].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y42;            #  AF29      X0Y22    ***
#INST "*/gen_dq[6].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y44;            #  AD29      X0Y24    
#INST "*/gen_dq[7].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y44;            #  AE29      X0Y24    
#INST "*/gen_dq[8].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y28;            #  AH27      X0Y8     ***
#INST "*/gen_dq[9].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y32;            #  AF28      X0Y12    
#INST "*/gen_dq[10].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y33;           #  AH28      X0Y13    
#INST "*/gen_dq[11].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y34;           #  AA28      X0Y14    
#INST "*/gen_dq[12].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y26;           #  AG25      X0Y6     
#INST "*/gen_dq[13].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y28;           #  AJ26      X0Y8     *
#INST "*/gen_dq[14].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y33;           #  AG28      X0Y13    
#INST "*/gen_dq[15].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y34;           #  AB28      X0Y14    
#INST "*/gen_dq[16].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y35;           #  AC28      X0Y15    
#INST "*/gen_dq[17].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y36;           #  AB25      X0Y16    ***
#INST "*/gen_dq[18].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y38;           #  AC27      X0Y18    
#INST "*/gen_dq[19].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y39;           #  AA26      X0Y19    
#INST "*/gen_dq[20].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y36;           #  AB26      X0Y16    *
#INST "*/gen_dq[21].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y37;           #  AA24      X0Y17    
#INST "*/gen_dq[22].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y38;           #  AB27      X0Y18    
#INST "*/gen_dq[23].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y39;           #  AA25      X0Y19    
#INST "*/gen_dq[24].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y46;           #  AC29      X0Y26    
#INST "*/gen_dq[25].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y49;           #  AB30      X0Y29    ***
#INST "*/gen_dq[26].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y53;           #  W31       X0Y33    
#INST "*/gen_dq[27].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y55;           #  V30       X0Y35    
#INST "*/gen_dq[28].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y49;           #  AC30      X0Y29    *
#INST "*/gen_dq[29].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y52;           #  W29       X0Y32    
#INST "*/gen_dq[30].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y54;           #  V27       X0Y34    ***
#INST "*/gen_dq[31].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y56;           #  W27       X0Y36    
#INST "*/gen_dq[32].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y52;           #  V29       X0Y32    
#INST "*/gen_dq[33].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y56;           #  Y27       X0Y36    
#INST "*/gen_dq[34].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y58;           #  Y26       X0Y38    
#INST "*/gen_dq[35].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y59;           #  W24       X0Y39    
#INST "*/gen_dq[36].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y54;           #  V28       X0Y34   * 
#INST "*/gen_dq[37].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y57;           #  W25       X0Y37    
#INST "*/gen_dq[38].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y58;           #  W26       X0Y38    
#INST "*/gen_dq[39].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y59;           #  V24       X0Y39    
#INST "*/gen_dq[40].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y120;          #  R24       X0Y100   
#INST "*/gen_dq[41].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y121;          #  P25       X0Y101   
#INST "*/gen_dq[42].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y122;          #  N24       X0Y102   
#INST "*/gen_dq[43].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y123;          #  P26       X0Y103   
#INST "*/gen_dq[44].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y120;          #  T24       X0Y100   
#INST "*/gen_dq[45].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y121;          #  N25       X0Y101   
#INST "*/gen_dq[46].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y123;          #  P27       X0Y103   
#INST "*/gen_dq[47].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y124;          #  N28       X0Y104   
#INST "*/gen_dq[48].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y124;          #  M28       X0Y104   
#INST "*/gen_dq[49].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y126;          #  L28       X0Y106   
#INST "*/gen_dq[50].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y132;          #  F25       X0Y112   
#INST "*/gen_dq[51].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y133;          #  H25       X0Y113   
#INST "*/gen_dq[52].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y125;          #  K27       X0Y105   
#INST "*/gen_dq[53].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y126;          #  K28       X0Y106   
#INST "*/gen_dq[54].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y133;          #  H24       X0Y113   
#INST "*/gen_dq[55].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y134;          #  G26       X0Y114   
#INST "*/gen_dq[56].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y134;          #  G25       X0Y114   
#INST "*/gen_dq[57].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y136;          #  M26       X0Y116   
#INST "*/gen_dq[58].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y137;          #  J24       X0Y117   
#INST "*/gen_dq[59].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y138;          #  L26       X0Y118   
#INST "*/gen_dq[60].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y135;          #  J27       X0Y115   
#INST "*/gen_dq[61].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y136;          #  M25       X0Y116   
#INST "*/gen_dq[62].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y138;          #  L25       X0Y118   
#INST "*/gen_dq[63].u_iob_dq/gen_stg2_*.u_ff_stg2a_rise"  RLOC_ORIGIN = X0Y139;          #  L24       X0Y119   
                                                                                            

##### Module xps_iic_0 constraints
#
#Net xps_iic_0_Scl LOC=U27;                         # DVI
#Net xps_iic_0_Scl SLEW = FAST;
#Net xps_iic_0_Scl DRIVE = 24;
#Net xps_iic_0_Scl TIG;
#Net xps_iic_0_Scl IOSTANDARD=LVCMOS18;
#Net xps_iic_0_Scl PULLUP;
#Net xps_iic_0_Sda LOC=T29;
#Net xps_iic_0_Sda SLEW = FAST;
#Net xps_iic_0_Sda DRIVE = 24;
#Net xps_iic_0_Sda TIG;
#Net xps_iic_0_Sda IOSTANDARD=LVCMOS18;
#Net xps_iic_0_Sda PULLUP;
#Net xps_iic_0_Gpo_pin<31> LOC=AK6;
#Net xps_iic_0_Gpo_pin<31> IOSTANDARD=LVCMOS33;

# DVI_RESET_B
#xps_iic_0_Gpo_pin
#Net xps_iic_0_Gpo_pin IOSTANDARD=LVCMOS33;

#### Module xps_iic_1 constraints

# DDR2 
NET "xps_iic_1_Scl" LOC = E29;
NET "xps_iic_1_Scl" SLEW = SLOW;
NET "xps_iic_1_Scl" DRIVE = 6;
NET "xps_iic_1_Scl" TIG;
NET "xps_iic_1_Scl" IOSTANDARD = LVCMOS18;
NET "xps_iic_1_Sda" LOC = F29;
NET "xps_iic_1_Sda" SLEW = SLOW;
NET "xps_iic_1_Sda" DRIVE = 6;
NET "xps_iic_1_Sda" TIG;
NET "xps_iic_1_Sda" IOSTANDARD = LVCMOS18;

#### Module xps_iic_2 constraints

# SFP
NET "xps_iic_2_Scl" LOC = R26;
NET "xps_iic_2_Scl" SLEW = SLOW;
NET "xps_iic_2_Scl" DRIVE = 6;
NET "xps_iic_2_Scl" TIG;
NET "xps_iic_2_Scl" IOSTANDARD = LVCMOS18;
NET "xps_iic_2_Scl" PULLUP;
NET "xps_iic_2_Sda" LOC = U28;
NET "xps_iic_2_Sda" SLEW = SLOW;
NET "xps_iic_2_Sda" DRIVE = 6;
NET "xps_iic_2_Sda" TIG;
NET "xps_iic_2_Sda" IOSTANDARD = LVCMOS18;
NET "xps_iic_2_Sda" PULLUP;


#### DVI Constraints

NET "plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin[0]" LOC = AB8;
NET "plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin[0]" IOSTANDARD = LVDCI_33;
NET "plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin[1]" LOC = AC8;
NET "plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin[1]" IOSTANDARD = LVDCI_33;
NET "plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin[2]" LOC = AN12;
NET "plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin[2]" IOSTANDARD = LVDCI_33;
NET "plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin[3]" LOC = AP12;
NET "plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin[3]" IOSTANDARD = LVDCI_33;
NET "plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin[4]" LOC = AA9;
NET "plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin[4]" IOSTANDARD = LVDCI_33;
NET "plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin[5]" LOC = AA8;
NET "plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin[5]" IOSTANDARD = LVDCI_33;
NET "plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin[6]" LOC = AM13;
NET "plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin[6]" IOSTANDARD = LVDCI_33;
NET "plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin[7]" LOC = AN13;
NET "plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin[7]" IOSTANDARD = LVDCI_33;
NET "plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin[8]" LOC = AA10;
NET "plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin[8]" IOSTANDARD = LVDCI_33;
NET "plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin[9]" LOC = AB10;
NET "plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin[9]" IOSTANDARD = LVDCI_33;
NET "plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin[10]" LOC = AP14;
NET "plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin[10]" IOSTANDARD = LVDCI_33;
NET "plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin[11]" LOC = AN14;
NET "plbv46_dvi_cntlr_0_TFT_LCD_DATA_pin[11]" IOSTANDARD = LVDCI_33;
NET "plbv46_dvi_cntlr_0_TFT_LCD_CLK_P_pin" LOC = AL11;
NET "plbv46_dvi_cntlr_0_TFT_LCD_CLK_P_pin" IOSTANDARD = LVCMOS33;
NET "plbv46_dvi_cntlr_0_TFT_LCD_CLK_P_pin" DRIVE = 24;
NET "plbv46_dvi_cntlr_0_TFT_LCD_CLK_P_pin" SLEW = FAST;
NET "plbv46_dvi_cntlr_0_TFT_LCD_CLK_N_pin" LOC = AL10;
NET "plbv46_dvi_cntlr_0_TFT_LCD_CLK_N_pin" IOSTANDARD = LVCMOS33;
NET "plbv46_dvi_cntlr_0_TFT_LCD_CLK_N_pin" DRIVE = 24;
NET "plbv46_dvi_cntlr_0_TFT_LCD_CLK_N_pin" SLEW = FAST;
NET "plbv46_dvi_cntlr_0_TFT_LCD_HSYNC_pin" LOC = AM12;
NET "plbv46_dvi_cntlr_0_TFT_LCD_HSYNC_pin" IOSTANDARD = LVDCI_33;
NET "plbv46_dvi_cntlr_0_TFT_LCD_VSYNC_pin" LOC = AM11;
NET "plbv46_dvi_cntlr_0_TFT_LCD_VSYNC_pin" IOSTANDARD = LVDCI_33;
NET "plbv46_dvi_cntlr_0_TFT_LCD_DE_pin" LOC = AE8;
NET "plbv46_dvi_cntlr_0_TFT_LCD_DE_pin" IOSTANDARD = LVDCI_33;
NET "plbv46_dvi_cntlr_0_tft_iic_scl_pin" LOC = U27;
NET "plbv46_dvi_cntlr_0_tft_iic_scl_pin" SLEW = FAST;
NET "plbv46_dvi_cntlr_0_tft_iic_scl_pin" DRIVE = 24;
NET "plbv46_dvi_cntlr_0_tft_iic_scl_pin" TIG;
NET "plbv46_dvi_cntlr_0_tft_iic_scl_pin" IOSTANDARD = LVCMOS18;
NET "plbv46_dvi_cntlr_0_tft_iic_scl_pin" PULLUP;
NET "plbv46_dvi_cntlr_0_tft_iic_sda_pin" LOC = T29;
NET "plbv46_dvi_cntlr_0_tft_iic_sda_pin" SLEW = FAST;
NET "plbv46_dvi_cntlr_0_tft_iic_sda_pin" DRIVE = 24;
NET "plbv46_dvi_cntlr_0_tft_iic_sda_pin" TIG;
NET "plbv46_dvi_cntlr_0_tft_iic_sda_pin" IOSTANDARD = LVCMOS18;
NET "plbv46_dvi_cntlr_0_tft_iic_sda_pin" PULLUP;
NET "vga_reset_pin" LOC = AK6;
NET "vga_reset_pin" IOSTANDARD = LVCMOS33;
INST "hardware_communication_module_0/hardware_communication_module_0/USER_LOGIC_I/communicationHardware_inst" AREA_GROUP = "pblock_hardware_communication_module_0_USER_LOGIC_I_communicationHardware_inst";
AREA_GROUP "pblock_hardware_communication_module_0_USER_LOGIC_I_communicationHardware_inst" RANGE=SLICE_X0Y60:SLICE_X47Y99;
AREA_GROUP "pblock_hardware_communication_module_0_USER_LOGIC_I_communicationHardware_inst" RANGE=DSP48_X0Y24:DSP48_X0Y39;
AREA_GROUP "pblock_hardware_communication_module_0_USER_LOGIC_I_communicationHardware_inst" RANGE=RAMB36_X0Y12:RAMB36_X1Y19;
