
first_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000690  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08000828  08000828  00001828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000838  08000838  00001840  2**0
                  CONTENTS
  4 .ARM          00000000  08000838  08000838  00001840  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000838  08000840  00001840  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000838  08000838  00001838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800083c  0800083c  0000183c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001840  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  20000000  08000840  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  08000840  00002024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00001840  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004f09b  00000000  00000000  00001870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000eeb  00000000  00000000  0005090b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000198  00000000  00000000  000517f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000112  00000000  00000000  00051990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001247  00000000  00000000  00051aa2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001e8e  00000000  00000000  00052ce9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000a0dd  00000000  00000000  00054b77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0005ec54  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000430  00000000  00000000  0005ec98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  0005f0c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000810 	.word	0x08000810

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	08000810 	.word	0x08000810

080001d8 <rx_callback>:


void delay(uint32_t ms);

void rx_callback(uint8_t data)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	b082      	sub	sp, #8
 80001dc:	af00      	add	r7, sp, #0
 80001de:	4603      	mov	r3, r0
 80001e0:	71fb      	strb	r3, [r7, #7]
	PISH_Timer_SetDuty((data - '0') *10);
 80001e2:	79fb      	ldrb	r3, [r7, #7]
 80001e4:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 80001e8:	4613      	mov	r3, r2
 80001ea:	009b      	lsls	r3, r3, #2
 80001ec:	4413      	add	r3, r2
 80001ee:	005b      	lsls	r3, r3, #1
 80001f0:	4618      	mov	r0, r3
 80001f2:	f000 f965 	bl	80004c0 <PISH_Timer_SetDuty>
//        	}
//        }
//
//        cmd_index = 0; // Сброс индекса для следующей команды
//    }
}
 80001f6:	bf00      	nop
 80001f8:	3708      	adds	r7, #8
 80001fa:	46bd      	mov	sp, r7
 80001fc:	bd80      	pop	{r7, pc}
	...

08000200 <EXTI15_10_IRQHandler>:

/**
  * @brief  The application entry point.
  * @retval int
  */
void EXTI15_10_IRQHandler(){
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
	if(EXTI->PR.B.PR13){
 8000204:	4b07      	ldr	r3, [pc, #28]	@ (8000224 <EXTI15_10_IRQHandler+0x24>)
 8000206:	695b      	ldr	r3, [r3, #20]
 8000208:	f3c3 3340 	ubfx	r3, r3, #13, #1
 800020c:	b2db      	uxtb	r3, r3
 800020e:	2b00      	cmp	r3, #0
 8000210:	d006      	beq.n	8000220 <EXTI15_10_IRQHandler+0x20>
		EXTI->PR.B.PR13 = 1;
 8000212:	4a04      	ldr	r2, [pc, #16]	@ (8000224 <EXTI15_10_IRQHandler+0x24>)
 8000214:	6953      	ldr	r3, [r2, #20]
 8000216:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800021a:	6153      	str	r3, [r2, #20]
		clearTicks();
 800021c:	f000 faa0 	bl	8000760 <clearTicks>
	}
}
 8000220:	bf00      	nop
 8000222:	bd80      	pop	{r7, pc}
 8000224:	40013c00 	.word	0x40013c00

08000228 <main>:

int main(void)
{
 8000228:	b580      	push	{r7, lr}
 800022a:	af00      	add	r7, sp, #0
    PISH_RCC_Int();
 800022c:	f000 f868 	bl	8000300 <PISH_RCC_Int>

	PISH_UART_Init(USART2,0);
 8000230:	4b0b      	ldr	r3, [pc, #44]	@ (8000260 <main+0x38>)
 8000232:	2100      	movs	r1, #0
 8000234:	4618      	mov	r0, r3
 8000236:	f000 f953 	bl	80004e0 <PISH_UART_Init>
	PISH_UART_SetCallback(rx_callback);
 800023a:	480a      	ldr	r0, [pc, #40]	@ (8000264 <main+0x3c>)
 800023c:	f000 f9ce 	bl	80005dc <PISH_UART_SetCallback>

	PISH_GPIO_Init();
 8000240:	f000 f82a 	bl	8000298 <PISH_GPIO_Init>
	PISH_Timer_Init();
 8000244:	f000 f8dc 	bl	8000400 <PISH_Timer_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		PISH_UART_WriteStr(USART2,(uint8_t*) "Hello World\r\n");
 8000248:	4b05      	ldr	r3, [pc, #20]	@ (8000260 <main+0x38>)
 800024a:	4907      	ldr	r1, [pc, #28]	@ (8000268 <main+0x40>)
 800024c:	4618      	mov	r0, r3
 800024e:	f000 fa2d 	bl	80006ac <PISH_UART_WriteStr>
		delay(500);
 8000252:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000256:	f000 f809 	bl	800026c <delay>
		PISH_UART_WriteStr(USART2,(uint8_t*) "Hello World\r\n");
 800025a:	bf00      	nop
 800025c:	e7f4      	b.n	8000248 <main+0x20>
 800025e:	bf00      	nop
 8000260:	40004400 	.word	0x40004400
 8000264:	080001d9 	.word	0x080001d9
 8000268:	08000828 	.word	0x08000828

0800026c <delay>:
    /* USER CODE BEGIN 3 */
	}

  /* USER CODE END 3 */
}
void delay(uint32_t ms){
 800026c:	b580      	push	{r7, lr}
 800026e:	b084      	sub	sp, #16
 8000270:	af00      	add	r7, sp, #0
 8000272:	6078      	str	r0, [r7, #4]
	uint32_t currTicks = get_Ticks();
 8000274:	f000 fa68 	bl	8000748 <get_Ticks>
 8000278:	60f8      	str	r0, [r7, #12]
	while (get_Ticks() - currTicks < ms);
 800027a:	bf00      	nop
 800027c:	f000 fa64 	bl	8000748 <get_Ticks>
 8000280:	4602      	mov	r2, r0
 8000282:	68fb      	ldr	r3, [r7, #12]
 8000284:	1ad3      	subs	r3, r2, r3
 8000286:	687a      	ldr	r2, [r7, #4]
 8000288:	429a      	cmp	r2, r3
 800028a:	d8f7      	bhi.n	800027c <delay+0x10>
}
 800028c:	bf00      	nop
 800028e:	bf00      	nop
 8000290:	3710      	adds	r7, #16
 8000292:	46bd      	mov	sp, r7
 8000294:	bd80      	pop	{r7, pc}
	...

08000298 <PISH_GPIO_Init>:
 *  Created on: Sep 6, 2025
 *      Author: andre
 */
#include "pish_gpio_dr.h"

void PISH_GPIO_Init(){
 8000298:	b480      	push	{r7}
 800029a:	af00      	add	r7, sp, #0
	RCC->AHB1ENR.B.GPIOAEN = 1;
 800029c:	4a14      	ldr	r2, [pc, #80]	@ (80002f0 <PISH_GPIO_Init+0x58>)
 800029e:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80002a0:	f043 0301 	orr.w	r3, r3, #1
 80002a4:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->AHB1ENR.B.GPIOCEN = 1;
 80002a6:	4a12      	ldr	r2, [pc, #72]	@ (80002f0 <PISH_GPIO_Init+0x58>)
 80002a8:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80002aa:	f043 0304 	orr.w	r3, r3, #4
 80002ae:	6313      	str	r3, [r2, #48]	@ 0x30
	//GPIOA->MODER.B.MODER5 = 1;

	EXTI->IMR.B.MR13 = ON;
 80002b0:	4a10      	ldr	r2, [pc, #64]	@ (80002f4 <PISH_GPIO_Init+0x5c>)
 80002b2:	6813      	ldr	r3, [r2, #0]
 80002b4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80002b8:	6013      	str	r3, [r2, #0]

	EXTI->RTSR.B.TR13 = ON;
 80002ba:	4a0e      	ldr	r2, [pc, #56]	@ (80002f4 <PISH_GPIO_Init+0x5c>)
 80002bc:	6893      	ldr	r3, [r2, #8]
 80002be:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80002c2:	6093      	str	r3, [r2, #8]
	EXTI->FTSR.B.TR13 = ON;
 80002c4:	4a0b      	ldr	r2, [pc, #44]	@ (80002f4 <PISH_GPIO_Init+0x5c>)
 80002c6:	68d3      	ldr	r3, [r2, #12]
 80002c8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80002cc:	60d3      	str	r3, [r2, #12]

	SYSCFG->EXTICR4.B.EXTI13 = 2;
 80002ce:	4a0a      	ldr	r2, [pc, #40]	@ (80002f8 <PISH_GPIO_Init+0x60>)
 80002d0:	6953      	ldr	r3, [r2, #20]
 80002d2:	2102      	movs	r1, #2
 80002d4:	f361 1307 	bfi	r3, r1, #4, #4
 80002d8:	6153      	str	r3, [r2, #20]

	NVIC->ISER1.R |= 1<<(40-32);
 80002da:	4b08      	ldr	r3, [pc, #32]	@ (80002fc <PISH_GPIO_Init+0x64>)
 80002dc:	685b      	ldr	r3, [r3, #4]
 80002de:	4a07      	ldr	r2, [pc, #28]	@ (80002fc <PISH_GPIO_Init+0x64>)
 80002e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80002e4:	6053      	str	r3, [r2, #4]

}
 80002e6:	bf00      	nop
 80002e8:	46bd      	mov	sp, r7
 80002ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ee:	4770      	bx	lr
 80002f0:	40023800 	.word	0x40023800
 80002f4:	40013c00 	.word	0x40013c00
 80002f8:	40013800 	.word	0x40013800
 80002fc:	e000e100 	.word	0xe000e100

08000300 <PISH_RCC_Int>:
 *      Author: andre
 */
#include "pish_rcc_drv.h"
#include  "pish_f411_sfr.h"

void PISH_RCC_Int(){
 8000300:	b480      	push	{r7}
 8000302:	b083      	sub	sp, #12
 8000304:	af00      	add	r7, sp, #0
	RCC->CR.B.HSEON = ON;
 8000306:	4a3a      	ldr	r2, [pc, #232]	@ (80003f0 <PISH_RCC_Int+0xf0>)
 8000308:	6813      	ldr	r3, [r2, #0]
 800030a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800030e:	6013      	str	r3, [r2, #0]

	uint32_t counter = 0;
 8000310:	2300      	movs	r3, #0
 8000312:	607b      	str	r3, [r7, #4]
	while(RCC->CR.B.HSERDY == OFF){
 8000314:	e002      	b.n	800031c <PISH_RCC_Int+0x1c>
		counter++;
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	3301      	adds	r3, #1
 800031a:	607b      	str	r3, [r7, #4]
	while(RCC->CR.B.HSERDY == OFF){
 800031c:	4b34      	ldr	r3, [pc, #208]	@ (80003f0 <PISH_RCC_Int+0xf0>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8000324:	b2db      	uxtb	r3, r3
 8000326:	2b00      	cmp	r3, #0
 8000328:	d0f5      	beq.n	8000316 <PISH_RCC_Int+0x16>
	}

	RCC->PLLCFGR.R &= ~(0x3F); // SET M DIVIDDER
 800032a:	4b31      	ldr	r3, [pc, #196]	@ (80003f0 <PISH_RCC_Int+0xf0>)
 800032c:	685b      	ldr	r3, [r3, #4]
 800032e:	4a30      	ldr	r2, [pc, #192]	@ (80003f0 <PISH_RCC_Int+0xf0>)
 8000330:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000334:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR.R |= (4<<0); // SET M DIVIDDER
 8000336:	4b2e      	ldr	r3, [pc, #184]	@ (80003f0 <PISH_RCC_Int+0xf0>)
 8000338:	685b      	ldr	r3, [r3, #4]
 800033a:	4a2d      	ldr	r2, [pc, #180]	@ (80003f0 <PISH_RCC_Int+0xf0>)
 800033c:	f043 0304 	orr.w	r3, r3, #4
 8000340:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR.R &= ~(0x1FF<<OFF_SET); // SET N MULTIOPLAY
 8000342:	4b2b      	ldr	r3, [pc, #172]	@ (80003f0 <PISH_RCC_Int+0xf0>)
 8000344:	685b      	ldr	r3, [r3, #4]
 8000346:	4a2a      	ldr	r2, [pc, #168]	@ (80003f0 <PISH_RCC_Int+0xf0>)
 8000348:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800034c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000350:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR.R |= (100<<OFF_SET); // SET N MULTIOPLAY
 8000352:	4b27      	ldr	r3, [pc, #156]	@ (80003f0 <PISH_RCC_Int+0xf0>)
 8000354:	685b      	ldr	r3, [r3, #4]
 8000356:	4a26      	ldr	r2, [pc, #152]	@ (80003f0 <PISH_RCC_Int+0xf0>)
 8000358:	f443 53c8 	orr.w	r3, r3, #6400	@ 0x1900
 800035c:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR.R &= ~(3<<16); // SET P DRIVER
 800035e:	4b24      	ldr	r3, [pc, #144]	@ (80003f0 <PISH_RCC_Int+0xf0>)
 8000360:	685b      	ldr	r3, [r3, #4]
 8000362:	4a23      	ldr	r2, [pc, #140]	@ (80003f0 <PISH_RCC_Int+0xf0>)
 8000364:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8000368:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR.B.PLLSRC = PPL_SRC_HSE; // SET hse
 800036a:	4a21      	ldr	r2, [pc, #132]	@ (80003f0 <PISH_RCC_Int+0xf0>)
 800036c:	6853      	ldr	r3, [r2, #4]
 800036e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000372:	6053      	str	r3, [r2, #4]

	RCC->CR.B.PLLON = ON;
 8000374:	4a1e      	ldr	r2, [pc, #120]	@ (80003f0 <PISH_RCC_Int+0xf0>)
 8000376:	6813      	ldr	r3, [r2, #0]
 8000378:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800037c:	6013      	str	r3, [r2, #0]
	counter = 0;
 800037e:	2300      	movs	r3, #0
 8000380:	607b      	str	r3, [r7, #4]
	while(RCC->CR.B.PLLON == OFF){
 8000382:	e002      	b.n	800038a <PISH_RCC_Int+0x8a>
		counter++;
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	3301      	adds	r3, #1
 8000388:	607b      	str	r3, [r7, #4]
	while(RCC->CR.B.PLLON == OFF){
 800038a:	4b19      	ldr	r3, [pc, #100]	@ (80003f0 <PISH_RCC_Int+0xf0>)
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	f3c3 6300 	ubfx	r3, r3, #24, #1
 8000392:	b2db      	uxtb	r3, r3
 8000394:	2b00      	cmp	r3, #0
 8000396:	d0f5      	beq.n	8000384 <PISH_RCC_Int+0x84>
	}

	FLASH->ACR.B.LATENCY = 3;
 8000398:	4a16      	ldr	r2, [pc, #88]	@ (80003f4 <PISH_RCC_Int+0xf4>)
 800039a:	6813      	ldr	r3, [r2, #0]
 800039c:	2103      	movs	r1, #3
 800039e:	f361 0302 	bfi	r3, r1, #0, #3
 80003a2:	6013      	str	r3, [r2, #0]


	RCC->CFGR.R |= 2;
 80003a4:	4b12      	ldr	r3, [pc, #72]	@ (80003f0 <PISH_RCC_Int+0xf0>)
 80003a6:	689b      	ldr	r3, [r3, #8]
 80003a8:	4a11      	ldr	r2, [pc, #68]	@ (80003f0 <PISH_RCC_Int+0xf0>)
 80003aa:	f043 0302 	orr.w	r3, r3, #2
 80003ae:	6093      	str	r3, [r2, #8]


	SysTick->LOAD.B.RELOAD = 100000 - 1;
 80003b0:	4a11      	ldr	r2, [pc, #68]	@ (80003f8 <PISH_RCC_Int+0xf8>)
 80003b2:	6853      	ldr	r3, [r2, #4]
 80003b4:	4911      	ldr	r1, [pc, #68]	@ (80003fc <PISH_RCC_Int+0xfc>)
 80003b6:	f361 0317 	bfi	r3, r1, #0, #24
 80003ba:	6053      	str	r3, [r2, #4]
	SysTick->CTRL.B.CLKSOURCE = ON;
 80003bc:	4a0e      	ldr	r2, [pc, #56]	@ (80003f8 <PISH_RCC_Int+0xf8>)
 80003be:	6813      	ldr	r3, [r2, #0]
 80003c0:	f043 0304 	orr.w	r3, r3, #4
 80003c4:	6013      	str	r3, [r2, #0]
	SysTick->CTRL.B.TICKINT = ON;
 80003c6:	4a0c      	ldr	r2, [pc, #48]	@ (80003f8 <PISH_RCC_Int+0xf8>)
 80003c8:	6813      	ldr	r3, [r2, #0]
 80003ca:	f043 0302 	orr.w	r3, r3, #2
 80003ce:	6013      	str	r3, [r2, #0]
	SysTick->CTRL.B.ENABLE = ON;
 80003d0:	4a09      	ldr	r2, [pc, #36]	@ (80003f8 <PISH_RCC_Int+0xf8>)
 80003d2:	6813      	ldr	r3, [r2, #0]
 80003d4:	f043 0301 	orr.w	r3, r3, #1
 80003d8:	6013      	str	r3, [r2, #0]


	RCC->APB2ENR.B.SYSCFGEN = ON;
 80003da:	4a05      	ldr	r2, [pc, #20]	@ (80003f0 <PISH_RCC_Int+0xf0>)
 80003dc:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 80003de:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80003e2:	6453      	str	r3, [r2, #68]	@ 0x44

}
 80003e4:	bf00      	nop
 80003e6:	370c      	adds	r7, #12
 80003e8:	46bd      	mov	sp, r7
 80003ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ee:	4770      	bx	lr
 80003f0:	40023800 	.word	0x40023800
 80003f4:	40023c00 	.word	0x40023c00
 80003f8:	e000e010 	.word	0xe000e010
 80003fc:	0001869f 	.word	0x0001869f

08000400 <PISH_Timer_Init>:
#include "pish_f411_sfr.h"

void PISH_Timer_Init()
{
 8000400:	b480      	push	{r7}
 8000402:	af00      	add	r7, sp, #0
	// Включаем тактирование
	RCC->AHB1ENR.B.GPIOAEN = 1;
 8000404:	4a2c      	ldr	r2, [pc, #176]	@ (80004b8 <PISH_Timer_Init+0xb8>)
 8000406:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8000408:	f043 0301 	orr.w	r3, r3, #1
 800040c:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->APB1ENR.B.TIM2EN = 1;
 800040e:	4a2a      	ldr	r2, [pc, #168]	@ (80004b8 <PISH_Timer_Init+0xb8>)
 8000410:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8000412:	f043 0301 	orr.w	r3, r3, #1
 8000416:	6413      	str	r3, [r2, #64]	@ 0x40

	// Настройка выводов GPIO
	GPIOA->AFRL.B.AFRL5 = 1;
 8000418:	4a28      	ldr	r2, [pc, #160]	@ (80004bc <PISH_Timer_Init+0xbc>)
 800041a:	6a13      	ldr	r3, [r2, #32]
 800041c:	2101      	movs	r1, #1
 800041e:	f361 5317 	bfi	r3, r1, #20, #4
 8000422:	6213      	str	r3, [r2, #32]
	GPIOA->MODER.B.MODER5 = 2U;
 8000424:	4a25      	ldr	r2, [pc, #148]	@ (80004bc <PISH_Timer_Init+0xbc>)
 8000426:	6813      	ldr	r3, [r2, #0]
 8000428:	2102      	movs	r1, #2
 800042a:	f361 238b 	bfi	r3, r1, #10, #2
 800042e:	6013      	str	r3, [r2, #0]
	GPIOA->OTYPER.B.OT5 = 0;
 8000430:	4a22      	ldr	r2, [pc, #136]	@ (80004bc <PISH_Timer_Init+0xbc>)
 8000432:	6853      	ldr	r3, [r2, #4]
 8000434:	f36f 1345 	bfc	r3, #5, #1
 8000438:	6053      	str	r3, [r2, #4]
	GPIOA->OSPEEDR.B.OSPEEDR5 = 3;
 800043a:	4a20      	ldr	r2, [pc, #128]	@ (80004bc <PISH_Timer_Init+0xbc>)
 800043c:	6893      	ldr	r3, [r2, #8]
 800043e:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 8000442:	6093      	str	r3, [r2, #8]

	//Установка предделителя
	TIM2->PSC.B.PSC = 10 - 1; // 10 МГц, 0.1 мкс
 8000444:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000448:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 800044a:	2109      	movs	r1, #9
 800044c:	f361 030f 	bfi	r3, r1, #0, #16
 8000450:	6293      	str	r3, [r2, #40]	@ 0x28
	// Частота ШИМ
	TIM2->ARR.R = 100; //Период 10 мкс, частота ШИМ 100 кГц
 8000452:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000456:	2264      	movs	r2, #100	@ 0x64
 8000458:	62da      	str	r2, [r3, #44]	@ 0x2c
	// Скважность ШИМ
	TIM2->CCR1.R = 50;
 800045a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800045e:	2232      	movs	r2, #50	@ 0x32
 8000460:	635a      	str	r2, [r3, #52]	@ 0x34
//	The PWM mode can be selected independently on each channel (one PWM per OCx
//	output) by writing 110 (PWM mode 1) or ‘111 (PWM mode 2) in the OCxM bits in the
//	TIMx_CCMRx register. The user must enable the corresponding preload register by setting
//	the OCxPE bit in the TIMx_CCMRx register, and eventually the auto-reload preload register
//	by setting the ARPE bit in the TIMx_CR1 register.
	TIM2->CCMR1.CCMR1_Output.OC1M = 0b110;
 8000462:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000466:	6993      	ldr	r3, [r2, #24]
 8000468:	2106      	movs	r1, #6
 800046a:	f361 1306 	bfi	r3, r1, #4, #3
 800046e:	6193      	str	r3, [r2, #24]
	TIM2->CCMR1.CCMR1_Output.OC1PE = 1;
 8000470:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000474:	6993      	ldr	r3, [r2, #24]
 8000476:	f043 0308 	orr.w	r3, r3, #8
 800047a:	6193      	str	r3, [r2, #24]
	TIM2->CR1.B.ARPE =1;
 800047c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000480:	6813      	ldr	r3, [r2, #0]
 8000482:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000486:	6013      	str	r3, [r2, #0]

	//Update timer registers
	TIM2->EGR.B.UG = 1;
 8000488:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800048c:	6953      	ldr	r3, [r2, #20]
 800048e:	f043 0301 	orr.w	r3, r3, #1
 8000492:	6153      	str	r3, [r2, #20]
	// Enable channel 1
	TIM2->CCER.B.CC1E =1;
 8000494:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000498:	6a13      	ldr	r3, [r2, #32]
 800049a:	f043 0301 	orr.w	r3, r3, #1
 800049e:	6213      	str	r3, [r2, #32]
	// Enable timer 2
	TIM2->CR1.B.CEN = 1;
 80004a0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80004a4:	6813      	ldr	r3, [r2, #0]
 80004a6:	f043 0301 	orr.w	r3, r3, #1
 80004aa:	6013      	str	r3, [r2, #0]
}
 80004ac:	bf00      	nop
 80004ae:	46bd      	mov	sp, r7
 80004b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop
 80004b8:	40023800 	.word	0x40023800
 80004bc:	40020000 	.word	0x40020000

080004c0 <PISH_Timer_SetDuty>:

void PISH_Timer_SetDuty(uint8_t duty)
{
 80004c0:	b480      	push	{r7}
 80004c2:	b083      	sub	sp, #12
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	4603      	mov	r3, r0
 80004c8:	71fb      	strb	r3, [r7, #7]
	// Скважность ШИМ
	TIM2->CCR1.R = duty;
 80004ca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80004ce:	79fb      	ldrb	r3, [r7, #7]
 80004d0:	6353      	str	r3, [r2, #52]	@ 0x34
}
 80004d2:	bf00      	nop
 80004d4:	370c      	adds	r7, #12
 80004d6:	46bd      	mov	sp, r7
 80004d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004dc:	4770      	bx	lr
	...

080004e0 <PISH_UART_Init>:


static void (*rx_callback)(uint8_t data);

void PISH_UART_Init(USARTx_t* uart, UARTParam_t* params)
{
 80004e0:	b480      	push	{r7}
 80004e2:	b085      	sub	sp, #20
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
 80004e8:	6039      	str	r1, [r7, #0]
    // [translate:Проверяем, если uart - это USART2]
    if (USART2 == uart)
 80004ea:	4a38      	ldr	r2, [pc, #224]	@ (80005cc <PISH_UART_Init+0xec>)
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	4293      	cmp	r3, r2
 80004f0:	d13b      	bne.n	800056a <PISH_UART_Init+0x8a>
    {
        // [translate:Включаем тактирование GPIOA (необходимо для пинов UART)]
        RCC->AHB1ENR.B.GPIOAEN = 1U;
 80004f2:	4a37      	ldr	r2, [pc, #220]	@ (80005d0 <PISH_UART_Init+0xf0>)
 80004f4:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80004f6:	f043 0301 	orr.w	r3, r3, #1
 80004fa:	6313      	str	r3, [r2, #48]	@ 0x30

        // [translate:Настраиваем альтернативную функцию для PA2 (USART2_TX) в AF7]
        GPIOA->AFRL.B.AFRL2 = 7U;
 80004fc:	4a35      	ldr	r2, [pc, #212]	@ (80005d4 <PISH_UART_Init+0xf4>)
 80004fe:	6a13      	ldr	r3, [r2, #32]
 8000500:	2107      	movs	r1, #7
 8000502:	f361 230b 	bfi	r3, r1, #8, #4
 8000506:	6213      	str	r3, [r2, #32]
        // [translate:Настраиваем альтернативную функцию для PA3 (USART2_RX) в AF7 (бинарно 0b111 = 7)]
        GPIOA->AFRL.B.AFRL3 = 0b111;
 8000508:	4a32      	ldr	r2, [pc, #200]	@ (80005d4 <PISH_UART_Init+0xf4>)
 800050a:	6a13      	ldr	r3, [r2, #32]
 800050c:	2107      	movs	r1, #7
 800050e:	f361 330f 	bfi	r3, r1, #12, #4
 8000512:	6213      	str	r3, [r2, #32]

        // [translate:Устанавливаем режим PA2 и PA3 в альтернативную функцию (2)]
        GPIOA->MODER.B.MODER2 = 2U;
 8000514:	4a2f      	ldr	r2, [pc, #188]	@ (80005d4 <PISH_UART_Init+0xf4>)
 8000516:	6813      	ldr	r3, [r2, #0]
 8000518:	2102      	movs	r1, #2
 800051a:	f361 1305 	bfi	r3, r1, #4, #2
 800051e:	6013      	str	r3, [r2, #0]
        GPIOA->MODER.B.MODER3 = 2U;
 8000520:	4a2c      	ldr	r2, [pc, #176]	@ (80005d4 <PISH_UART_Init+0xf4>)
 8000522:	6813      	ldr	r3, [r2, #0]
 8000524:	2102      	movs	r1, #2
 8000526:	f361 1387 	bfi	r3, r1, #6, #2
 800052a:	6013      	str	r3, [r2, #0]

        // [translate:Устанавливаем тип вывода для PA2 и PA3 на push-pull (0)]
        GPIOA->OTYPER.B.OT2 = 0;
 800052c:	4a29      	ldr	r2, [pc, #164]	@ (80005d4 <PISH_UART_Init+0xf4>)
 800052e:	6853      	ldr	r3, [r2, #4]
 8000530:	f36f 0382 	bfc	r3, #2, #1
 8000534:	6053      	str	r3, [r2, #4]
        GPIOA->OTYPER.B.OT3 = 0;
 8000536:	4a27      	ldr	r2, [pc, #156]	@ (80005d4 <PISH_UART_Init+0xf4>)
 8000538:	6853      	ldr	r3, [r2, #4]
 800053a:	f36f 03c3 	bfc	r3, #3, #1
 800053e:	6053      	str	r3, [r2, #4]

        // [translate:Устанавливаем скорость вывода для PA2 и PA3 на очень высокую (3)]
        GPIOA->OSPEEDR.B.OSPEEDR2 = 3U;
 8000540:	4a24      	ldr	r2, [pc, #144]	@ (80005d4 <PISH_UART_Init+0xf4>)
 8000542:	6893      	ldr	r3, [r2, #8]
 8000544:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8000548:	6093      	str	r3, [r2, #8]
        GPIOA->OSPEEDR.B.OSPEEDR3 = 3U;
 800054a:	4a22      	ldr	r2, [pc, #136]	@ (80005d4 <PISH_UART_Init+0xf4>)
 800054c:	6893      	ldr	r3, [r2, #8]
 800054e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8000552:	6093      	str	r3, [r2, #8]

        // [translate:Включаем тактирование USART2]
        RCC->APB1ENR.B.USART2EN = 1U;
 8000554:	4a1e      	ldr	r2, [pc, #120]	@ (80005d0 <PISH_UART_Init+0xf0>)
 8000556:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8000558:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800055c:	6413      	str	r3, [r2, #64]	@ 0x40

        // [translate:Включаем прерывание USART2 в NVIC (номер прерывания 38)]
        NVIC->ISER1.R |= (1<< (38 % 32));
 800055e:	4b1e      	ldr	r3, [pc, #120]	@ (80005d8 <PISH_UART_Init+0xf8>)
 8000560:	685b      	ldr	r3, [r3, #4]
 8000562:	4a1d      	ldr	r2, [pc, #116]	@ (80005d8 <PISH_UART_Init+0xf8>)
 8000564:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000568:	6053      	str	r3, [r2, #4]
    }

    // [translate:Вычисляем делитель для скорости передачи при частоте 100 МГц и скорости 9600 бод]
    uint16_t uartdiv = 100000000 / 9600U;
 800056a:	f642 03b0 	movw	r3, #10416	@ 0x28b0
 800056e:	81fb      	strh	r3, [r7, #14]

    // [translate:Устанавливаем мантиссу и дробную часть делителя в регистр BRR]
    uart->BRR.B.DIV_Mantissa = uartdiv / 16;
 8000570:	89fb      	ldrh	r3, [r7, #14]
 8000572:	091b      	lsrs	r3, r3, #4
 8000574:	b29b      	uxth	r3, r3
 8000576:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800057a:	b299      	uxth	r1, r3
 800057c:	687a      	ldr	r2, [r7, #4]
 800057e:	6893      	ldr	r3, [r2, #8]
 8000580:	f361 130f 	bfi	r3, r1, #4, #12
 8000584:	6093      	str	r3, [r2, #8]
    uart->BRR.B.DIV_Fraction = uartdiv % 16;
 8000586:	89fb      	ldrh	r3, [r7, #14]
 8000588:	f003 030f 	and.w	r3, r3, #15
 800058c:	b2d9      	uxtb	r1, r3
 800058e:	687a      	ldr	r2, [r7, #4]
 8000590:	6893      	ldr	r3, [r2, #8]
 8000592:	f361 0303 	bfi	r3, r1, #0, #4
 8000596:	6093      	str	r3, [r2, #8]

    // [translate:Включаем передачу и прием]
    uart->CR1.B.TE = 1;
 8000598:	687a      	ldr	r2, [r7, #4]
 800059a:	68d3      	ldr	r3, [r2, #12]
 800059c:	f043 0308 	orr.w	r3, r3, #8
 80005a0:	60d3      	str	r3, [r2, #12]
    uart->CR1.B.RE = 1;
 80005a2:	687a      	ldr	r2, [r7, #4]
 80005a4:	68d3      	ldr	r3, [r2, #12]
 80005a6:	f043 0304 	orr.w	r3, r3, #4
 80005aa:	60d3      	str	r3, [r2, #12]

    // [translate:Включаем сам USART]
    uart->CR1.B.UE = 1;
 80005ac:	687a      	ldr	r2, [r7, #4]
 80005ae:	68d3      	ldr	r3, [r2, #12]
 80005b0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80005b4:	60d3      	str	r3, [r2, #12]

    // [translate:Включаем прерывание при непустом регистре приема (RXNE)]
    uart->CR1.B.RXNEIE = 1;
 80005b6:	687a      	ldr	r2, [r7, #4]
 80005b8:	68d3      	ldr	r3, [r2, #12]
 80005ba:	f043 0320 	orr.w	r3, r3, #32
 80005be:	60d3      	str	r3, [r2, #12]
}
 80005c0:	bf00      	nop
 80005c2:	3714      	adds	r7, #20
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr
 80005cc:	40004400 	.word	0x40004400
 80005d0:	40023800 	.word	0x40023800
 80005d4:	40020000 	.word	0x40020000
 80005d8:	e000e100 	.word	0xe000e100

080005dc <PISH_UART_SetCallback>:

void PISH_UART_SetCallback(void (*callback)(uint8_t data))
{
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	rx_callback = callback;
 80005e4:	4a04      	ldr	r2, [pc, #16]	@ (80005f8 <PISH_UART_SetCallback+0x1c>)
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	6013      	str	r3, [r2, #0]
}
 80005ea:	bf00      	nop
 80005ec:	370c      	adds	r7, #12
 80005ee:	46bd      	mov	sp, r7
 80005f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	2000001c 	.word	0x2000001c

080005fc <USART2_IRQHandler>:

void USART2_IRQHandler()
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
	if (0 == rx_callback){
 8000602:	4b0d      	ldr	r3, [pc, #52]	@ (8000638 <USART2_IRQHandler+0x3c>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	2b00      	cmp	r3, #0
 8000608:	d011      	beq.n	800062e <USART2_IRQHandler+0x32>
		return;
	}

	uint8_t data = PISH_UART_ReadSync(USART2);
 800060a:	4b0c      	ldr	r3, [pc, #48]	@ (800063c <USART2_IRQHandler+0x40>)
 800060c:	4618      	mov	r0, r3
 800060e:	f000 f817 	bl	8000640 <PISH_UART_ReadSync>
 8000612:	4603      	mov	r3, r0
 8000614:	71fb      	strb	r3, [r7, #7]
	rx_callback(data);
 8000616:	4b08      	ldr	r3, [pc, #32]	@ (8000638 <USART2_IRQHandler+0x3c>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	79fa      	ldrb	r2, [r7, #7]
 800061c:	4610      	mov	r0, r2
 800061e:	4798      	blx	r3
	PISH_UART_WriteSync(USART2, data);
 8000620:	4a06      	ldr	r2, [pc, #24]	@ (800063c <USART2_IRQHandler+0x40>)
 8000622:	79fb      	ldrb	r3, [r7, #7]
 8000624:	4619      	mov	r1, r3
 8000626:	4610      	mov	r0, r2
 8000628:	f000 f823 	bl	8000672 <PISH_UART_WriteSync>
 800062c:	e000      	b.n	8000630 <USART2_IRQHandler+0x34>
		return;
 800062e:	bf00      	nop
}
 8000630:	3708      	adds	r7, #8
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	2000001c 	.word	0x2000001c
 800063c:	40004400 	.word	0x40004400

08000640 <PISH_UART_ReadSync>:

uint8_t PISH_UART_ReadSync(USARTx_t* uart)
{
 8000640:	b480      	push	{r7}
 8000642:	b085      	sub	sp, #20
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
	while(!(uart->SR.B.RXNE)) {};
 8000648:	bf00      	nop
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8000652:	b2db      	uxtb	r3, r3
 8000654:	2b00      	cmp	r3, #0
 8000656:	d0f8      	beq.n	800064a <PISH_UART_ReadSync+0xa>
	uint8_t res = uart->DR.B.DR;
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	685b      	ldr	r3, [r3, #4]
 800065c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000660:	b29b      	uxth	r3, r3
 8000662:	73fb      	strb	r3, [r7, #15]
	return res;
 8000664:	7bfb      	ldrb	r3, [r7, #15]
}
 8000666:	4618      	mov	r0, r3
 8000668:	3714      	adds	r7, #20
 800066a:	46bd      	mov	sp, r7
 800066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000670:	4770      	bx	lr

08000672 <PISH_UART_WriteSync>:

void PISH_UART_WriteSync(USARTx_t* uart, uint8_t data)
{
 8000672:	b480      	push	{r7}
 8000674:	b083      	sub	sp, #12
 8000676:	af00      	add	r7, sp, #0
 8000678:	6078      	str	r0, [r7, #4]
 800067a:	460b      	mov	r3, r1
 800067c:	70fb      	strb	r3, [r7, #3]
	while(!(uart->SR.B.TXE)) {};
 800067e:	bf00      	nop
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8000688:	b2db      	uxtb	r3, r3
 800068a:	2b00      	cmp	r3, #0
 800068c:	d0f8      	beq.n	8000680 <PISH_UART_WriteSync+0xe>
	uart->DR.B.DR = data;
 800068e:	78fb      	ldrb	r3, [r7, #3]
 8000690:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000694:	b299      	uxth	r1, r3
 8000696:	687a      	ldr	r2, [r7, #4]
 8000698:	6853      	ldr	r3, [r2, #4]
 800069a:	f361 0308 	bfi	r3, r1, #0, #9
 800069e:	6053      	str	r3, [r2, #4]
}
 80006a0:	bf00      	nop
 80006a2:	370c      	adds	r7, #12
 80006a4:	46bd      	mov	sp, r7
 80006a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006aa:	4770      	bx	lr

080006ac <PISH_UART_WriteStr>:

void PISH_UART_WriteStr(USARTx_t* uart, uint8_t* data)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	6039      	str	r1, [r7, #0]
	while(*data)
 80006b6:	e007      	b.n	80006c8 <PISH_UART_WriteStr+0x1c>
	{
		PISH_UART_WriteSync(uart, *data++);
 80006b8:	683b      	ldr	r3, [r7, #0]
 80006ba:	1c5a      	adds	r2, r3, #1
 80006bc:	603a      	str	r2, [r7, #0]
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	4619      	mov	r1, r3
 80006c2:	6878      	ldr	r0, [r7, #4]
 80006c4:	f7ff ffd5 	bl	8000672 <PISH_UART_WriteSync>
	while(*data)
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d1f3      	bne.n	80006b8 <PISH_UART_WriteStr+0xc>
	}
}
 80006d0:	bf00      	nop
 80006d2:	bf00      	nop
 80006d4:	3708      	adds	r7, #8
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}

080006da <NMI_Handler>:
  * @brief This function handles Non maskable interrupt.
  */
volatile uint32_t ticks = 0;

void NMI_Handler(void)
{
 80006da:	b480      	push	{r7}
 80006dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006de:	bf00      	nop
 80006e0:	e7fd      	b.n	80006de <NMI_Handler+0x4>

080006e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006e2:	b480      	push	{r7}
 80006e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006e6:	bf00      	nop
 80006e8:	e7fd      	b.n	80006e6 <HardFault_Handler+0x4>

080006ea <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006ea:	b480      	push	{r7}
 80006ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006ee:	bf00      	nop
 80006f0:	e7fd      	b.n	80006ee <MemManage_Handler+0x4>

080006f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006f2:	b480      	push	{r7}
 80006f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006f6:	bf00      	nop
 80006f8:	e7fd      	b.n	80006f6 <BusFault_Handler+0x4>

080006fa <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006fa:	b480      	push	{r7}
 80006fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006fe:	bf00      	nop
 8000700:	e7fd      	b.n	80006fe <UsageFault_Handler+0x4>

08000702 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000702:	b480      	push	{r7}
 8000704:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000706:	bf00      	nop
 8000708:	46bd      	mov	sp, r7
 800070a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070e:	4770      	bx	lr

08000710 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000714:	bf00      	nop
 8000716:	46bd      	mov	sp, r7
 8000718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071c:	4770      	bx	lr

0800071e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800071e:	b480      	push	{r7}
 8000720:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000722:	bf00      	nop
 8000724:	46bd      	mov	sp, r7
 8000726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072a:	4770      	bx	lr

0800072c <SysTick_Handler>:
  * @brief This function handles System tick timer.
  */

//uint32_t prev_ticks = 0;
void SysTick_Handler(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
	ticks++;
 8000730:	4b04      	ldr	r3, [pc, #16]	@ (8000744 <SysTick_Handler+0x18>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	3301      	adds	r3, #1
 8000736:	4a03      	ldr	r2, [pc, #12]	@ (8000744 <SysTick_Handler+0x18>)
 8000738:	6013      	str	r3, [r2, #0]
//	if(ticks - prev_ticks > 1000){
//		PISH_GPIO_Toggle(GPIOA, 5);
//		prev_ticks = ticks;
//	}
}
 800073a:	bf00      	nop
 800073c:	46bd      	mov	sp, r7
 800073e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000742:	4770      	bx	lr
 8000744:	20000020 	.word	0x20000020

08000748 <get_Ticks>:

uint32_t get_Ticks(){
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
	return ticks;
 800074c:	4b03      	ldr	r3, [pc, #12]	@ (800075c <get_Ticks+0x14>)
 800074e:	681b      	ldr	r3, [r3, #0]
}
 8000750:	4618      	mov	r0, r3
 8000752:	46bd      	mov	sp, r7
 8000754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000758:	4770      	bx	lr
 800075a:	bf00      	nop
 800075c:	20000020 	.word	0x20000020

08000760 <clearTicks>:

void clearTicks(){
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
	ticks = 0;
 8000764:	4b03      	ldr	r3, [pc, #12]	@ (8000774 <clearTicks+0x14>)
 8000766:	2200      	movs	r2, #0
 8000768:	601a      	str	r2, [r3, #0]
}
 800076a:	bf00      	nop
 800076c:	46bd      	mov	sp, r7
 800076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000772:	4770      	bx	lr
 8000774:	20000020 	.word	0x20000020

08000778 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000778:	f8df d030 	ldr.w	sp, [pc, #48]	@ 80007ac <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800077c:	480c      	ldr	r0, [pc, #48]	@ (80007b0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800077e:	490d      	ldr	r1, [pc, #52]	@ (80007b4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000780:	4a0d      	ldr	r2, [pc, #52]	@ (80007b8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000782:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000784:	e002      	b.n	800078c <LoopCopyDataInit>

08000786 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000786:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000788:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800078a:	3304      	adds	r3, #4

0800078c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800078c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800078e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000790:	d3f9      	bcc.n	8000786 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000792:	4a0a      	ldr	r2, [pc, #40]	@ (80007bc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000794:	4c0a      	ldr	r4, [pc, #40]	@ (80007c0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000796:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000798:	e001      	b.n	800079e <LoopFillZerobss>

0800079a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800079a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800079c:	3204      	adds	r2, #4

0800079e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800079e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007a0:	d3fb      	bcc.n	800079a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007a2:	f000 f811 	bl	80007c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80007a6:	f7ff fd3f 	bl	8000228 <main>
  bx  lr    
 80007aa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80007ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80007b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007b4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80007b8:	08000840 	.word	0x08000840
  ldr r2, =_sbss
 80007bc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80007c0:	20000024 	.word	0x20000024

080007c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80007c4:	e7fe      	b.n	80007c4 <ADC_IRQHandler>
	...

080007c8 <__libc_init_array>:
 80007c8:	b570      	push	{r4, r5, r6, lr}
 80007ca:	4d0d      	ldr	r5, [pc, #52]	@ (8000800 <__libc_init_array+0x38>)
 80007cc:	4c0d      	ldr	r4, [pc, #52]	@ (8000804 <__libc_init_array+0x3c>)
 80007ce:	1b64      	subs	r4, r4, r5
 80007d0:	10a4      	asrs	r4, r4, #2
 80007d2:	2600      	movs	r6, #0
 80007d4:	42a6      	cmp	r6, r4
 80007d6:	d109      	bne.n	80007ec <__libc_init_array+0x24>
 80007d8:	4d0b      	ldr	r5, [pc, #44]	@ (8000808 <__libc_init_array+0x40>)
 80007da:	4c0c      	ldr	r4, [pc, #48]	@ (800080c <__libc_init_array+0x44>)
 80007dc:	f000 f818 	bl	8000810 <_init>
 80007e0:	1b64      	subs	r4, r4, r5
 80007e2:	10a4      	asrs	r4, r4, #2
 80007e4:	2600      	movs	r6, #0
 80007e6:	42a6      	cmp	r6, r4
 80007e8:	d105      	bne.n	80007f6 <__libc_init_array+0x2e>
 80007ea:	bd70      	pop	{r4, r5, r6, pc}
 80007ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80007f0:	4798      	blx	r3
 80007f2:	3601      	adds	r6, #1
 80007f4:	e7ee      	b.n	80007d4 <__libc_init_array+0xc>
 80007f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80007fa:	4798      	blx	r3
 80007fc:	3601      	adds	r6, #1
 80007fe:	e7f2      	b.n	80007e6 <__libc_init_array+0x1e>
 8000800:	08000838 	.word	0x08000838
 8000804:	08000838 	.word	0x08000838
 8000808:	08000838 	.word	0x08000838
 800080c:	0800083c 	.word	0x0800083c

08000810 <_init>:
 8000810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000812:	bf00      	nop
 8000814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000816:	bc08      	pop	{r3}
 8000818:	469e      	mov	lr, r3
 800081a:	4770      	bx	lr

0800081c <_fini>:
 800081c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800081e:	bf00      	nop
 8000820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000822:	bc08      	pop	{r3}
 8000824:	469e      	mov	lr, r3
 8000826:	4770      	bx	lr
