ARM GAS  /tmp/ccRbCdcz.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"usart.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/usart.c"
  20              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_USART3_UART_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_USART3_UART_Init:
  28              	.LFB134:
   1:Core/Src/usart.c **** /* USER CODE BEGIN Header */
   2:Core/Src/usart.c **** /**
   3:Core/Src/usart.c ****   ******************************************************************************
   4:Core/Src/usart.c ****   * @file    usart.c
   5:Core/Src/usart.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/usart.c ****   *          of the USART instances.
   7:Core/Src/usart.c ****   ******************************************************************************
   8:Core/Src/usart.c ****   * @attention
   9:Core/Src/usart.c ****   *
  10:Core/Src/usart.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/usart.c ****   * All rights reserved.
  12:Core/Src/usart.c ****   *
  13:Core/Src/usart.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/usart.c ****   * in the root directory of this software component.
  15:Core/Src/usart.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/usart.c ****   *
  17:Core/Src/usart.c ****   ******************************************************************************
  18:Core/Src/usart.c ****   */
  19:Core/Src/usart.c **** /* USER CODE END Header */
  20:Core/Src/usart.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/usart.c **** #include "usart.h"
  22:Core/Src/usart.c **** 
  23:Core/Src/usart.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/usart.c **** 
  25:Core/Src/usart.c **** /* USER CODE END 0 */
  26:Core/Src/usart.c **** 
  27:Core/Src/usart.c **** UART_HandleTypeDef huart3;
  28:Core/Src/usart.c **** DMA_HandleTypeDef hdma_usart3_rx;
  29:Core/Src/usart.c **** DMA_HandleTypeDef hdma_usart3_tx;
  30:Core/Src/usart.c **** 
ARM GAS  /tmp/ccRbCdcz.s 			page 2


  31:Core/Src/usart.c **** /* USART3 init function */
  32:Core/Src/usart.c **** 
  33:Core/Src/usart.c **** void MX_USART3_UART_Init(void)
  34:Core/Src/usart.c **** {
  29              		.loc 1 34 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  35:Core/Src/usart.c **** 
  36:Core/Src/usart.c ****   /* USER CODE BEGIN USART3_Init 0 */
  37:Core/Src/usart.c **** 
  38:Core/Src/usart.c ****   /* USER CODE END USART3_Init 0 */
  39:Core/Src/usart.c **** 
  40:Core/Src/usart.c ****   /* USER CODE BEGIN USART3_Init 1 */
  41:Core/Src/usart.c **** 
  42:Core/Src/usart.c ****   /* USER CODE END USART3_Init 1 */
  43:Core/Src/usart.c ****   huart3.Instance = USART3;
  38              		.loc 1 43 3 view .LVU1
  39              		.loc 1 43 19 is_stmt 0 view .LVU2
  40 0002 0A48     		ldr	r0, .L5
  41 0004 0A4B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  44:Core/Src/usart.c ****   huart3.Init.BaudRate = 1000000;
  43              		.loc 1 44 3 is_stmt 1 view .LVU3
  44              		.loc 1 44 24 is_stmt 0 view .LVU4
  45 0008 0A4B     		ldr	r3, .L5+8
  46 000a 4360     		str	r3, [r0, #4]
  45:Core/Src/usart.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
  47              		.loc 1 45 3 is_stmt 1 view .LVU5
  48              		.loc 1 45 26 is_stmt 0 view .LVU6
  49 000c 0023     		movs	r3, #0
  50 000e 8360     		str	r3, [r0, #8]
  46:Core/Src/usart.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
  51              		.loc 1 46 3 is_stmt 1 view .LVU7
  52              		.loc 1 46 24 is_stmt 0 view .LVU8
  53 0010 C360     		str	r3, [r0, #12]
  47:Core/Src/usart.c ****   huart3.Init.Parity = UART_PARITY_NONE;
  54              		.loc 1 47 3 is_stmt 1 view .LVU9
  55              		.loc 1 47 22 is_stmt 0 view .LVU10
  56 0012 0361     		str	r3, [r0, #16]
  48:Core/Src/usart.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
  57              		.loc 1 48 3 is_stmt 1 view .LVU11
  58              		.loc 1 48 20 is_stmt 0 view .LVU12
  59 0014 0C22     		movs	r2, #12
  60 0016 4261     		str	r2, [r0, #20]
  49:Core/Src/usart.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  61              		.loc 1 49 3 is_stmt 1 view .LVU13
  62              		.loc 1 49 25 is_stmt 0 view .LVU14
  63 0018 8361     		str	r3, [r0, #24]
  50:Core/Src/usart.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
  64              		.loc 1 50 3 is_stmt 1 view .LVU15
  65              		.loc 1 50 28 is_stmt 0 view .LVU16
ARM GAS  /tmp/ccRbCdcz.s 			page 3


  66 001a C361     		str	r3, [r0, #28]
  51:Core/Src/usart.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
  67              		.loc 1 51 3 is_stmt 1 view .LVU17
  68              		.loc 1 51 7 is_stmt 0 view .LVU18
  69 001c FFF7FEFF 		bl	HAL_UART_Init
  70              	.LVL0:
  71              		.loc 1 51 6 discriminator 1 view .LVU19
  72 0020 00B9     		cbnz	r0, .L4
  73              	.L1:
  52:Core/Src/usart.c ****   {
  53:Core/Src/usart.c ****     Error_Handler();
  54:Core/Src/usart.c ****   }
  55:Core/Src/usart.c ****   /* USER CODE BEGIN USART3_Init 2 */
  56:Core/Src/usart.c **** 
  57:Core/Src/usart.c ****   /* USER CODE END USART3_Init 2 */
  58:Core/Src/usart.c **** 
  59:Core/Src/usart.c **** }
  74              		.loc 1 59 1 view .LVU20
  75 0022 08BD     		pop	{r3, pc}
  76              	.L4:
  53:Core/Src/usart.c ****   }
  77              		.loc 1 53 5 is_stmt 1 view .LVU21
  78 0024 FFF7FEFF 		bl	Error_Handler
  79              	.LVL1:
  80              		.loc 1 59 1 is_stmt 0 view .LVU22
  81 0028 FBE7     		b	.L1
  82              	.L6:
  83 002a 00BF     		.align	2
  84              	.L5:
  85 002c 00000000 		.word	huart3
  86 0030 00480040 		.word	1073760256
  87 0034 40420F00 		.word	1000000
  88              		.cfi_endproc
  89              	.LFE134:
  91              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  92              		.align	1
  93              		.global	HAL_UART_MspInit
  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  98              	HAL_UART_MspInit:
  99              	.LVL2:
 100              	.LFB135:
  60:Core/Src/usart.c **** 
  61:Core/Src/usart.c **** void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
  62:Core/Src/usart.c **** {
 101              		.loc 1 62 1 is_stmt 1 view -0
 102              		.cfi_startproc
 103              		@ args = 0, pretend = 0, frame = 32
 104              		@ frame_needed = 0, uses_anonymous_args = 0
 105              		.loc 1 62 1 is_stmt 0 view .LVU24
 106 0000 30B5     		push	{r4, r5, lr}
 107              	.LCFI1:
 108              		.cfi_def_cfa_offset 12
 109              		.cfi_offset 4, -12
 110              		.cfi_offset 5, -8
 111              		.cfi_offset 14, -4
ARM GAS  /tmp/ccRbCdcz.s 			page 4


 112 0002 89B0     		sub	sp, sp, #36
 113              	.LCFI2:
 114              		.cfi_def_cfa_offset 48
  63:Core/Src/usart.c **** 
  64:Core/Src/usart.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 115              		.loc 1 64 3 is_stmt 1 view .LVU25
 116              		.loc 1 64 20 is_stmt 0 view .LVU26
 117 0004 0023     		movs	r3, #0
 118 0006 0393     		str	r3, [sp, #12]
 119 0008 0493     		str	r3, [sp, #16]
 120 000a 0593     		str	r3, [sp, #20]
 121 000c 0693     		str	r3, [sp, #24]
 122 000e 0793     		str	r3, [sp, #28]
  65:Core/Src/usart.c ****   if(uartHandle->Instance==USART3)
 123              		.loc 1 65 3 is_stmt 1 view .LVU27
 124              		.loc 1 65 16 is_stmt 0 view .LVU28
 125 0010 0268     		ldr	r2, [r0]
 126              		.loc 1 65 5 view .LVU29
 127 0012 364B     		ldr	r3, .L15
 128 0014 9A42     		cmp	r2, r3
 129 0016 01D0     		beq	.L12
 130              	.LVL3:
 131              	.L7:
  66:Core/Src/usart.c ****   {
  67:Core/Src/usart.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
  68:Core/Src/usart.c **** 
  69:Core/Src/usart.c ****   /* USER CODE END USART3_MspInit 0 */
  70:Core/Src/usart.c ****     /* USART3 clock enable */
  71:Core/Src/usart.c ****     __HAL_RCC_USART3_CLK_ENABLE();
  72:Core/Src/usart.c **** 
  73:Core/Src/usart.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
  74:Core/Src/usart.c ****     /**USART3 GPIO Configuration
  75:Core/Src/usart.c ****     PD8     ------> USART3_TX
  76:Core/Src/usart.c ****     PD9     ------> USART3_RX
  77:Core/Src/usart.c ****     */
  78:Core/Src/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
  79:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  80:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  81:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  82:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
  83:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
  84:Core/Src/usart.c **** 
  85:Core/Src/usart.c ****     /* USART3 DMA Init */
  86:Core/Src/usart.c ****     /* USART3_RX Init */
  87:Core/Src/usart.c ****     hdma_usart3_rx.Instance = DMA1_Stream1;
  88:Core/Src/usart.c ****     hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
  89:Core/Src/usart.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
  90:Core/Src/usart.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
  91:Core/Src/usart.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
  92:Core/Src/usart.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
  93:Core/Src/usart.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
  94:Core/Src/usart.c ****     hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
  95:Core/Src/usart.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
  96:Core/Src/usart.c ****     hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
  97:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
  98:Core/Src/usart.c ****     {
  99:Core/Src/usart.c ****       Error_Handler();
ARM GAS  /tmp/ccRbCdcz.s 			page 5


 100:Core/Src/usart.c ****     }
 101:Core/Src/usart.c **** 
 102:Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 103:Core/Src/usart.c **** 
 104:Core/Src/usart.c ****     /* USART3_TX Init */
 105:Core/Src/usart.c ****     hdma_usart3_tx.Instance = DMA1_Stream3;
 106:Core/Src/usart.c ****     hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 107:Core/Src/usart.c ****     hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 108:Core/Src/usart.c ****     hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 109:Core/Src/usart.c ****     hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 110:Core/Src/usart.c ****     hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 111:Core/Src/usart.c ****     hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 112:Core/Src/usart.c ****     hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 113:Core/Src/usart.c ****     hdma_usart3_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 114:Core/Src/usart.c ****     hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 115:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 116:Core/Src/usart.c ****     {
 117:Core/Src/usart.c ****       Error_Handler();
 118:Core/Src/usart.c ****     }
 119:Core/Src/usart.c **** 
 120:Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 121:Core/Src/usart.c **** 
 122:Core/Src/usart.c ****     /* USART3 interrupt Init */
 123:Core/Src/usart.c ****     HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 124:Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 125:Core/Src/usart.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 126:Core/Src/usart.c **** 
 127:Core/Src/usart.c ****   /* USER CODE END USART3_MspInit 1 */
 128:Core/Src/usart.c ****   }
 129:Core/Src/usart.c **** }
 132              		.loc 1 129 1 view .LVU30
 133 0018 09B0     		add	sp, sp, #36
 134              	.LCFI3:
 135              		.cfi_remember_state
 136              		.cfi_def_cfa_offset 12
 137              		@ sp needed
 138 001a 30BD     		pop	{r4, r5, pc}
 139              	.LVL4:
 140              	.L12:
 141              	.LCFI4:
 142              		.cfi_restore_state
 143              		.loc 1 129 1 view .LVU31
 144 001c 0446     		mov	r4, r0
  71:Core/Src/usart.c **** 
 145              		.loc 1 71 5 is_stmt 1 view .LVU32
 146              	.LBB2:
  71:Core/Src/usart.c **** 
 147              		.loc 1 71 5 view .LVU33
 148 001e 0025     		movs	r5, #0
 149 0020 0195     		str	r5, [sp, #4]
  71:Core/Src/usart.c **** 
 150              		.loc 1 71 5 view .LVU34
 151 0022 03F5F833 		add	r3, r3, #126976
 152 0026 1A6C     		ldr	r2, [r3, #64]
 153 0028 42F48022 		orr	r2, r2, #262144
 154 002c 1A64     		str	r2, [r3, #64]
  71:Core/Src/usart.c **** 
ARM GAS  /tmp/ccRbCdcz.s 			page 6


 155              		.loc 1 71 5 view .LVU35
 156 002e 1A6C     		ldr	r2, [r3, #64]
 157 0030 02F48022 		and	r2, r2, #262144
 158 0034 0192     		str	r2, [sp, #4]
  71:Core/Src/usart.c **** 
 159              		.loc 1 71 5 view .LVU36
 160 0036 019A     		ldr	r2, [sp, #4]
 161              	.LBE2:
  71:Core/Src/usart.c **** 
 162              		.loc 1 71 5 view .LVU37
  73:Core/Src/usart.c ****     /**USART3 GPIO Configuration
 163              		.loc 1 73 5 view .LVU38
 164              	.LBB3:
  73:Core/Src/usart.c ****     /**USART3 GPIO Configuration
 165              		.loc 1 73 5 view .LVU39
 166 0038 0295     		str	r5, [sp, #8]
  73:Core/Src/usart.c ****     /**USART3 GPIO Configuration
 167              		.loc 1 73 5 view .LVU40
 168 003a 1A6B     		ldr	r2, [r3, #48]
 169 003c 42F00802 		orr	r2, r2, #8
 170 0040 1A63     		str	r2, [r3, #48]
  73:Core/Src/usart.c ****     /**USART3 GPIO Configuration
 171              		.loc 1 73 5 view .LVU41
 172 0042 1B6B     		ldr	r3, [r3, #48]
 173 0044 03F00803 		and	r3, r3, #8
 174 0048 0293     		str	r3, [sp, #8]
  73:Core/Src/usart.c ****     /**USART3 GPIO Configuration
 175              		.loc 1 73 5 view .LVU42
 176 004a 029B     		ldr	r3, [sp, #8]
 177              	.LBE3:
  73:Core/Src/usart.c ****     /**USART3 GPIO Configuration
 178              		.loc 1 73 5 view .LVU43
  78:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 179              		.loc 1 78 5 view .LVU44
  78:Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 180              		.loc 1 78 25 is_stmt 0 view .LVU45
 181 004c 4FF44073 		mov	r3, #768
 182 0050 0393     		str	r3, [sp, #12]
  79:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 183              		.loc 1 79 5 is_stmt 1 view .LVU46
  79:Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 184              		.loc 1 79 26 is_stmt 0 view .LVU47
 185 0052 0223     		movs	r3, #2
 186 0054 0493     		str	r3, [sp, #16]
  80:Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 187              		.loc 1 80 5 is_stmt 1 view .LVU48
  81:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 188              		.loc 1 81 5 view .LVU49
  81:Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 189              		.loc 1 81 27 is_stmt 0 view .LVU50
 190 0056 0323     		movs	r3, #3
 191 0058 0693     		str	r3, [sp, #24]
  82:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 192              		.loc 1 82 5 is_stmt 1 view .LVU51
  82:Core/Src/usart.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 193              		.loc 1 82 31 is_stmt 0 view .LVU52
 194 005a 0723     		movs	r3, #7
ARM GAS  /tmp/ccRbCdcz.s 			page 7


 195 005c 0793     		str	r3, [sp, #28]
  83:Core/Src/usart.c **** 
 196              		.loc 1 83 5 is_stmt 1 view .LVU53
 197 005e 03A9     		add	r1, sp, #12
 198 0060 2348     		ldr	r0, .L15+4
 199              	.LVL5:
  83:Core/Src/usart.c **** 
 200              		.loc 1 83 5 is_stmt 0 view .LVU54
 201 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 202              	.LVL6:
  87:Core/Src/usart.c ****     hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 203              		.loc 1 87 5 is_stmt 1 view .LVU55
  87:Core/Src/usart.c ****     hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 204              		.loc 1 87 29 is_stmt 0 view .LVU56
 205 0066 2348     		ldr	r0, .L15+8
 206 0068 234B     		ldr	r3, .L15+12
 207 006a 0360     		str	r3, [r0]
  88:Core/Src/usart.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 208              		.loc 1 88 5 is_stmt 1 view .LVU57
  88:Core/Src/usart.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 209              		.loc 1 88 33 is_stmt 0 view .LVU58
 210 006c 4FF00063 		mov	r3, #134217728
 211 0070 4360     		str	r3, [r0, #4]
  89:Core/Src/usart.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 212              		.loc 1 89 5 is_stmt 1 view .LVU59
  89:Core/Src/usart.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 213              		.loc 1 89 35 is_stmt 0 view .LVU60
 214 0072 8560     		str	r5, [r0, #8]
  90:Core/Src/usart.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 215              		.loc 1 90 5 is_stmt 1 view .LVU61
  90:Core/Src/usart.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 216              		.loc 1 90 35 is_stmt 0 view .LVU62
 217 0074 C560     		str	r5, [r0, #12]
  91:Core/Src/usart.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 218              		.loc 1 91 5 is_stmt 1 view .LVU63
  91:Core/Src/usart.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 219              		.loc 1 91 32 is_stmt 0 view .LVU64
 220 0076 4FF48063 		mov	r3, #1024
 221 007a 0361     		str	r3, [r0, #16]
  92:Core/Src/usart.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 222              		.loc 1 92 5 is_stmt 1 view .LVU65
  92:Core/Src/usart.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 223              		.loc 1 92 45 is_stmt 0 view .LVU66
 224 007c 4561     		str	r5, [r0, #20]
  93:Core/Src/usart.c ****     hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 225              		.loc 1 93 5 is_stmt 1 view .LVU67
  93:Core/Src/usart.c ****     hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 226              		.loc 1 93 42 is_stmt 0 view .LVU68
 227 007e 8561     		str	r5, [r0, #24]
  94:Core/Src/usart.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 228              		.loc 1 94 5 is_stmt 1 view .LVU69
  94:Core/Src/usart.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 229              		.loc 1 94 30 is_stmt 0 view .LVU70
 230 0080 4FF48073 		mov	r3, #256
 231 0084 C361     		str	r3, [r0, #28]
  95:Core/Src/usart.c ****     hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 232              		.loc 1 95 5 is_stmt 1 view .LVU71
ARM GAS  /tmp/ccRbCdcz.s 			page 8


  95:Core/Src/usart.c ****     hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 233              		.loc 1 95 34 is_stmt 0 view .LVU72
 234 0086 4FF44033 		mov	r3, #196608
 235 008a 0362     		str	r3, [r0, #32]
  96:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 236              		.loc 1 96 5 is_stmt 1 view .LVU73
  96:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 237              		.loc 1 96 34 is_stmt 0 view .LVU74
 238 008c 4562     		str	r5, [r0, #36]
  97:Core/Src/usart.c ****     {
 239              		.loc 1 97 5 is_stmt 1 view .LVU75
  97:Core/Src/usart.c ****     {
 240              		.loc 1 97 9 is_stmt 0 view .LVU76
 241 008e FFF7FEFF 		bl	HAL_DMA_Init
 242              	.LVL7:
  97:Core/Src/usart.c ****     {
 243              		.loc 1 97 8 discriminator 1 view .LVU77
 244 0092 28BB     		cbnz	r0, .L13
 245              	.L9:
 102:Core/Src/usart.c **** 
 246              		.loc 1 102 5 is_stmt 1 view .LVU78
 102:Core/Src/usart.c **** 
 247              		.loc 1 102 5 view .LVU79
 248 0094 174B     		ldr	r3, .L15+8
 249 0096 E363     		str	r3, [r4, #60]
 102:Core/Src/usart.c **** 
 250              		.loc 1 102 5 view .LVU80
 251 0098 9C63     		str	r4, [r3, #56]
 102:Core/Src/usart.c **** 
 252              		.loc 1 102 5 view .LVU81
 105:Core/Src/usart.c ****     hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 253              		.loc 1 105 5 view .LVU82
 105:Core/Src/usart.c ****     hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 254              		.loc 1 105 29 is_stmt 0 view .LVU83
 255 009a 1848     		ldr	r0, .L15+16
 256 009c 184B     		ldr	r3, .L15+20
 257 009e 0360     		str	r3, [r0]
 106:Core/Src/usart.c ****     hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 258              		.loc 1 106 5 is_stmt 1 view .LVU84
 106:Core/Src/usart.c ****     hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 259              		.loc 1 106 33 is_stmt 0 view .LVU85
 260 00a0 4FF00063 		mov	r3, #134217728
 261 00a4 4360     		str	r3, [r0, #4]
 107:Core/Src/usart.c ****     hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 262              		.loc 1 107 5 is_stmt 1 view .LVU86
 107:Core/Src/usart.c ****     hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 263              		.loc 1 107 35 is_stmt 0 view .LVU87
 264 00a6 4023     		movs	r3, #64
 265 00a8 8360     		str	r3, [r0, #8]
 108:Core/Src/usart.c ****     hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 266              		.loc 1 108 5 is_stmt 1 view .LVU88
 108:Core/Src/usart.c ****     hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 267              		.loc 1 108 35 is_stmt 0 view .LVU89
 268 00aa 0023     		movs	r3, #0
 269 00ac C360     		str	r3, [r0, #12]
 109:Core/Src/usart.c ****     hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 270              		.loc 1 109 5 is_stmt 1 view .LVU90
ARM GAS  /tmp/ccRbCdcz.s 			page 9


 109:Core/Src/usart.c ****     hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 271              		.loc 1 109 32 is_stmt 0 view .LVU91
 272 00ae 4FF48062 		mov	r2, #1024
 273 00b2 0261     		str	r2, [r0, #16]
 110:Core/Src/usart.c ****     hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 274              		.loc 1 110 5 is_stmt 1 view .LVU92
 110:Core/Src/usart.c ****     hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 275              		.loc 1 110 45 is_stmt 0 view .LVU93
 276 00b4 4361     		str	r3, [r0, #20]
 111:Core/Src/usart.c ****     hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 277              		.loc 1 111 5 is_stmt 1 view .LVU94
 111:Core/Src/usart.c ****     hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 278              		.loc 1 111 42 is_stmt 0 view .LVU95
 279 00b6 8361     		str	r3, [r0, #24]
 112:Core/Src/usart.c ****     hdma_usart3_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 280              		.loc 1 112 5 is_stmt 1 view .LVU96
 112:Core/Src/usart.c ****     hdma_usart3_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 281              		.loc 1 112 30 is_stmt 0 view .LVU97
 282 00b8 C361     		str	r3, [r0, #28]
 113:Core/Src/usart.c ****     hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 283              		.loc 1 113 5 is_stmt 1 view .LVU98
 113:Core/Src/usart.c ****     hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 284              		.loc 1 113 34 is_stmt 0 view .LVU99
 285 00ba 4FF44032 		mov	r2, #196608
 286 00be 0262     		str	r2, [r0, #32]
 114:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 287              		.loc 1 114 5 is_stmt 1 view .LVU100
 114:Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 288              		.loc 1 114 34 is_stmt 0 view .LVU101
 289 00c0 4362     		str	r3, [r0, #36]
 115:Core/Src/usart.c ****     {
 290              		.loc 1 115 5 is_stmt 1 view .LVU102
 115:Core/Src/usart.c ****     {
 291              		.loc 1 115 9 is_stmt 0 view .LVU103
 292 00c2 FFF7FEFF 		bl	HAL_DMA_Init
 293              	.LVL8:
 115:Core/Src/usart.c ****     {
 294              		.loc 1 115 8 discriminator 1 view .LVU104
 295 00c6 70B9     		cbnz	r0, .L14
 296              	.L10:
 120:Core/Src/usart.c **** 
 297              		.loc 1 120 5 is_stmt 1 view .LVU105
 120:Core/Src/usart.c **** 
 298              		.loc 1 120 5 view .LVU106
 299 00c8 0C4B     		ldr	r3, .L15+16
 300 00ca A363     		str	r3, [r4, #56]
 120:Core/Src/usart.c **** 
 301              		.loc 1 120 5 view .LVU107
 302 00cc 9C63     		str	r4, [r3, #56]
 120:Core/Src/usart.c **** 
 303              		.loc 1 120 5 view .LVU108
 123:Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 304              		.loc 1 123 5 view .LVU109
 305 00ce 0022     		movs	r2, #0
 306 00d0 0521     		movs	r1, #5
 307 00d2 2720     		movs	r0, #39
 308 00d4 FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  /tmp/ccRbCdcz.s 			page 10


 309              	.LVL9:
 124:Core/Src/usart.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 310              		.loc 1 124 5 view .LVU110
 311 00d8 2720     		movs	r0, #39
 312 00da FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 313              	.LVL10:
 314              		.loc 1 129 1 is_stmt 0 view .LVU111
 315 00de 9BE7     		b	.L7
 316              	.L13:
  99:Core/Src/usart.c ****     }
 317              		.loc 1 99 7 is_stmt 1 view .LVU112
 318 00e0 FFF7FEFF 		bl	Error_Handler
 319              	.LVL11:
 320 00e4 D6E7     		b	.L9
 321              	.L14:
 117:Core/Src/usart.c ****     }
 322              		.loc 1 117 7 view .LVU113
 323 00e6 FFF7FEFF 		bl	Error_Handler
 324              	.LVL12:
 325 00ea EDE7     		b	.L10
 326              	.L16:
 327              		.align	2
 328              	.L15:
 329 00ec 00480040 		.word	1073760256
 330 00f0 000C0240 		.word	1073875968
 331 00f4 00000000 		.word	hdma_usart3_rx
 332 00f8 28600240 		.word	1073897512
 333 00fc 00000000 		.word	hdma_usart3_tx
 334 0100 58600240 		.word	1073897560
 335              		.cfi_endproc
 336              	.LFE135:
 338              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 339              		.align	1
 340              		.global	HAL_UART_MspDeInit
 341              		.syntax unified
 342              		.thumb
 343              		.thumb_func
 345              	HAL_UART_MspDeInit:
 346              	.LVL13:
 347              	.LFB136:
 130:Core/Src/usart.c **** 
 131:Core/Src/usart.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
 132:Core/Src/usart.c **** {
 348              		.loc 1 132 1 view -0
 349              		.cfi_startproc
 350              		@ args = 0, pretend = 0, frame = 0
 351              		@ frame_needed = 0, uses_anonymous_args = 0
 133:Core/Src/usart.c **** 
 134:Core/Src/usart.c ****   if(uartHandle->Instance==USART3)
 352              		.loc 1 134 3 view .LVU115
 353              		.loc 1 134 16 is_stmt 0 view .LVU116
 354 0000 0268     		ldr	r2, [r0]
 355              		.loc 1 134 5 view .LVU117
 356 0002 0D4B     		ldr	r3, .L24
 357 0004 9A42     		cmp	r2, r3
 358 0006 00D0     		beq	.L23
 359 0008 7047     		bx	lr
ARM GAS  /tmp/ccRbCdcz.s 			page 11


 360              	.L23:
 132:Core/Src/usart.c **** 
 361              		.loc 1 132 1 view .LVU118
 362 000a 10B5     		push	{r4, lr}
 363              	.LCFI5:
 364              		.cfi_def_cfa_offset 8
 365              		.cfi_offset 4, -8
 366              		.cfi_offset 14, -4
 367 000c 0446     		mov	r4, r0
 135:Core/Src/usart.c ****   {
 136:Core/Src/usart.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 137:Core/Src/usart.c **** 
 138:Core/Src/usart.c ****   /* USER CODE END USART3_MspDeInit 0 */
 139:Core/Src/usart.c ****     /* Peripheral clock disable */
 140:Core/Src/usart.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 368              		.loc 1 140 5 is_stmt 1 view .LVU119
 369 000e 0B4A     		ldr	r2, .L24+4
 370 0010 136C     		ldr	r3, [r2, #64]
 371 0012 23F48023 		bic	r3, r3, #262144
 372 0016 1364     		str	r3, [r2, #64]
 141:Core/Src/usart.c **** 
 142:Core/Src/usart.c ****     /**USART3 GPIO Configuration
 143:Core/Src/usart.c ****     PD8     ------> USART3_TX
 144:Core/Src/usart.c ****     PD9     ------> USART3_RX
 145:Core/Src/usart.c ****     */
 146:Core/Src/usart.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9);
 373              		.loc 1 146 5 view .LVU120
 374 0018 4FF44071 		mov	r1, #768
 375 001c 0848     		ldr	r0, .L24+8
 376              	.LVL14:
 377              		.loc 1 146 5 is_stmt 0 view .LVU121
 378 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 379              	.LVL15:
 147:Core/Src/usart.c **** 
 148:Core/Src/usart.c ****     /* USART3 DMA DeInit */
 149:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmarx);
 380              		.loc 1 149 5 is_stmt 1 view .LVU122
 381 0022 E06B     		ldr	r0, [r4, #60]
 382 0024 FFF7FEFF 		bl	HAL_DMA_DeInit
 383              	.LVL16:
 150:Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmatx);
 384              		.loc 1 150 5 view .LVU123
 385 0028 A06B     		ldr	r0, [r4, #56]
 386 002a FFF7FEFF 		bl	HAL_DMA_DeInit
 387              	.LVL17:
 151:Core/Src/usart.c **** 
 152:Core/Src/usart.c ****     /* USART3 interrupt Deinit */
 153:Core/Src/usart.c ****     HAL_NVIC_DisableIRQ(USART3_IRQn);
 388              		.loc 1 153 5 view .LVU124
 389 002e 2720     		movs	r0, #39
 390 0030 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 391              	.LVL18:
 154:Core/Src/usart.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 155:Core/Src/usart.c **** 
 156:Core/Src/usart.c ****   /* USER CODE END USART3_MspDeInit 1 */
 157:Core/Src/usart.c ****   }
 158:Core/Src/usart.c **** }
ARM GAS  /tmp/ccRbCdcz.s 			page 12


 392              		.loc 1 158 1 is_stmt 0 view .LVU125
 393 0034 10BD     		pop	{r4, pc}
 394              	.LVL19:
 395              	.L25:
 396              		.loc 1 158 1 view .LVU126
 397 0036 00BF     		.align	2
 398              	.L24:
 399 0038 00480040 		.word	1073760256
 400 003c 00380240 		.word	1073887232
 401 0040 000C0240 		.word	1073875968
 402              		.cfi_endproc
 403              	.LFE136:
 405              		.global	hdma_usart3_tx
 406              		.section	.bss.hdma_usart3_tx,"aw",%nobits
 407              		.align	2
 410              	hdma_usart3_tx:
 411 0000 00000000 		.space	96
 411      00000000 
 411      00000000 
 411      00000000 
 411      00000000 
 412              		.global	hdma_usart3_rx
 413              		.section	.bss.hdma_usart3_rx,"aw",%nobits
 414              		.align	2
 417              	hdma_usart3_rx:
 418 0000 00000000 		.space	96
 418      00000000 
 418      00000000 
 418      00000000 
 418      00000000 
 419              		.global	huart3
 420              		.section	.bss.huart3,"aw",%nobits
 421              		.align	2
 424              	huart3:
 425 0000 00000000 		.space	72
 425      00000000 
 425      00000000 
 425      00000000 
 425      00000000 
 426              		.text
 427              	.Letext0:
 428              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 429              		.file 3 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 430              		.file 4 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 431              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 432              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 433              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 434              		.file 8 "Core/Inc/usart.h"
 435              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 436              		.file 10 "Core/Inc/main.h"
ARM GAS  /tmp/ccRbCdcz.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 usart.c
     /tmp/ccRbCdcz.s:21     .text.MX_USART3_UART_Init:00000000 $t
     /tmp/ccRbCdcz.s:27     .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
     /tmp/ccRbCdcz.s:85     .text.MX_USART3_UART_Init:0000002c $d
     /tmp/ccRbCdcz.s:424    .bss.huart3:00000000 huart3
     /tmp/ccRbCdcz.s:92     .text.HAL_UART_MspInit:00000000 $t
     /tmp/ccRbCdcz.s:98     .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/ccRbCdcz.s:329    .text.HAL_UART_MspInit:000000ec $d
     /tmp/ccRbCdcz.s:417    .bss.hdma_usart3_rx:00000000 hdma_usart3_rx
     /tmp/ccRbCdcz.s:410    .bss.hdma_usart3_tx:00000000 hdma_usart3_tx
     /tmp/ccRbCdcz.s:339    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/ccRbCdcz.s:345    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/ccRbCdcz.s:399    .text.HAL_UART_MspDeInit:00000038 $d
     /tmp/ccRbCdcz.s:407    .bss.hdma_usart3_tx:00000000 $d
     /tmp/ccRbCdcz.s:414    .bss.hdma_usart3_rx:00000000 $d
     /tmp/ccRbCdcz.s:421    .bss.huart3:00000000 $d

UNDEFINED SYMBOLS
HAL_UART_Init
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
