#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b02f40bd50 .scope module, "USR_tb" "USR_tb" 2 3;
 .timescale -9 -12;
v000001b02f46c820_0 .var "I", 3 0;
v000001b02f46bba0_0 .net "O", 3 0, L_000001b02f46fc50;  1 drivers
v000001b02f46caa0_0 .var "S", 1 0;
v000001b02f46bd80_0 .var "SIL", 0 0;
v000001b02f46cb40_0 .var "SIR", 0 0;
v000001b02f46be20_0 .var "clear", 0 0;
v000001b02f46cc80_0 .var "clk", 0 0;
S_000001b02f40bee0 .scope module, "uut" "USR" 2 17, 3 4 0, S_000001b02f40bd50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "O";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 2 "S";
    .port_info 4 /INPUT 4 "I";
    .port_info 5 /INPUT 1 "SIL";
    .port_info 6 /INPUT 1 "SIR";
v000001b02f46b9c0_0 .net "D_temp", 3 0, L_000001b02f470150;  1 drivers
v000001b02f46d180_0 .net "I", 3 0, v000001b02f46c820_0;  1 drivers
v000001b02f46c5a0_0 .net "O", 3 0, L_000001b02f46fc50;  alias, 1 drivers
v000001b02f46d220_0 .net "S", 1 0, v000001b02f46caa0_0;  1 drivers
v000001b02f46c320_0 .net "SIL", 0 0, v000001b02f46bd80_0;  1 drivers
v000001b02f46ba60_0 .net "SIR", 0 0, v000001b02f46cb40_0;  1 drivers
v000001b02f46bb00_0 .net "clear", 0 0, v000001b02f46be20_0;  1 drivers
v000001b02f46c640_0 .net "clk", 0 0, v000001b02f46cc80_0;  1 drivers
L_000001b02f46c000 .part L_000001b02f46fc50, 0, 1;
L_000001b02f46d360 .part L_000001b02f46fc50, 1, 1;
L_000001b02f46cbe0 .part v000001b02f46c820_0, 0, 1;
L_000001b02f46bec0 .part L_000001b02f46fc50, 1, 1;
L_000001b02f46cd20 .part L_000001b02f46fc50, 2, 1;
L_000001b02f46c140 .part L_000001b02f46fc50, 0, 1;
L_000001b02f46b4c0 .part v000001b02f46c820_0, 1, 1;
L_000001b02f46ce60 .part L_000001b02f46fc50, 2, 1;
L_000001b02f46cfa0 .part L_000001b02f46fc50, 3, 1;
L_000001b02f46fe30 .part L_000001b02f46fc50, 1, 1;
L_000001b02f4703d0 .part v000001b02f46c820_0, 2, 1;
L_000001b02f470150 .concat8 [ 1 1 1 1], v000001b02f46bc40_0, v000001b02f46c500_0, v000001b02f46b600_0, v000001b02f46b740_0;
L_000001b02f46f9d0 .part L_000001b02f46fc50, 3, 1;
L_000001b02f46eb70 .part L_000001b02f46fc50, 2, 1;
L_000001b02f46ed50 .part v000001b02f46c820_0, 3, 1;
L_000001b02f46f610 .part L_000001b02f470150, 0, 1;
L_000001b02f46fb10 .part L_000001b02f470150, 1, 1;
L_000001b02f46fa70 .part L_000001b02f470150, 2, 1;
L_000001b02f46fc50 .concat8 [ 1 1 1 1], v000001b02f400ed0_0, v000001b02f401470_0, v000001b02f400bb0_0, v000001b02f401650_0;
L_000001b02f470330 .part L_000001b02f470150, 3, 1;
S_000001b02f3bd3b0 .scope module, "D_inst1" "D_FlipFlop" 3 18, 4 1 0, S_000001b02f40bee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
v000001b02f401150_0 .net "D", 0 0, L_000001b02f46f610;  1 drivers
v000001b02f400ed0_0 .var "O", 0 0;
v000001b02f400b10_0 .net "clear", 0 0, v000001b02f46be20_0;  alias, 1 drivers
v000001b02f4016f0_0 .net "clk", 0 0, v000001b02f46cc80_0;  alias, 1 drivers
E_000001b02f3ffac0/0 .event negedge, v000001b02f400b10_0;
E_000001b02f3ffac0/1 .event posedge, v000001b02f4016f0_0;
E_000001b02f3ffac0 .event/or E_000001b02f3ffac0/0, E_000001b02f3ffac0/1;
S_000001b02f3bd540 .scope module, "D_inst2" "D_FlipFlop" 3 19, 4 1 0, S_000001b02f40bee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
v000001b02f4013d0_0 .net "D", 0 0, L_000001b02f46fb10;  1 drivers
v000001b02f401470_0 .var "O", 0 0;
v000001b02f4010b0_0 .net "clear", 0 0, v000001b02f46be20_0;  alias, 1 drivers
v000001b02f400cf0_0 .net "clk", 0 0, v000001b02f46cc80_0;  alias, 1 drivers
S_000001b02f3d2550 .scope module, "D_inst3" "D_FlipFlop" 3 20, 4 1 0, S_000001b02f40bee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
v000001b02f400f70_0 .net "D", 0 0, L_000001b02f46fa70;  1 drivers
v000001b02f400bb0_0 .var "O", 0 0;
v000001b02f401790_0 .net "clear", 0 0, v000001b02f46be20_0;  alias, 1 drivers
v000001b02f401510_0 .net "clk", 0 0, v000001b02f46cc80_0;  alias, 1 drivers
S_000001b02f3d26e0 .scope module, "D_inst4" "D_FlipFlop" 3 21, 4 1 0, S_000001b02f40bee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clear";
v000001b02f400890_0 .net "D", 0 0, L_000001b02f470330;  1 drivers
v000001b02f401650_0 .var "O", 0 0;
v000001b02f46c1e0_0 .net "clear", 0 0, v000001b02f46be20_0;  alias, 1 drivers
v000001b02f46c780_0 .net "clk", 0 0, v000001b02f46cc80_0;  alias, 1 drivers
S_000001b02f3d2870 .scope module, "inst1" "Mux_4_to_1" 3 13, 5 1 0, S_000001b02f40bee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Mux_Out";
    .port_info 1 /INPUT 2 "S";
    .port_info 2 /INPUT 1 "in0";
    .port_info 3 /INPUT 1 "in1";
    .port_info 4 /INPUT 1 "in2";
    .port_info 5 /INPUT 1 "in3";
v000001b02f46bc40_0 .var "Mux_Out", 0 0;
v000001b02f46c3c0_0 .net "S", 1 0, v000001b02f46caa0_0;  alias, 1 drivers
v000001b02f46c0a0_0 .net "in0", 0 0, L_000001b02f46c000;  1 drivers
v000001b02f46c960_0 .net "in1", 0 0, L_000001b02f46d360;  1 drivers
v000001b02f46b560_0 .net "in2", 0 0, v000001b02f46bd80_0;  alias, 1 drivers
v000001b02f46b920_0 .net "in3", 0 0, L_000001b02f46cbe0;  1 drivers
E_000001b02f400340/0 .event anyedge, v000001b02f46c3c0_0, v000001b02f46c0a0_0, v000001b02f46c960_0, v000001b02f46b560_0;
E_000001b02f400340/1 .event anyedge, v000001b02f46b920_0;
E_000001b02f400340 .event/or E_000001b02f400340/0, E_000001b02f400340/1;
S_000001b02f46d480 .scope module, "inst2" "Mux_4_to_1" 3 14, 5 1 0, S_000001b02f40bee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Mux_Out";
    .port_info 1 /INPUT 2 "S";
    .port_info 2 /INPUT 1 "in0";
    .port_info 3 /INPUT 1 "in1";
    .port_info 4 /INPUT 1 "in2";
    .port_info 5 /INPUT 1 "in3";
v000001b02f46c500_0 .var "Mux_Out", 0 0;
v000001b02f46b880_0 .net "S", 1 0, v000001b02f46caa0_0;  alias, 1 drivers
v000001b02f46bce0_0 .net "in0", 0 0, L_000001b02f46bec0;  1 drivers
v000001b02f46c8c0_0 .net "in1", 0 0, L_000001b02f46cd20;  1 drivers
v000001b02f46ca00_0 .net "in2", 0 0, L_000001b02f46c140;  1 drivers
v000001b02f46bf60_0 .net "in3", 0 0, L_000001b02f46b4c0;  1 drivers
E_000001b02f400640/0 .event anyedge, v000001b02f46c3c0_0, v000001b02f46bce0_0, v000001b02f46c8c0_0, v000001b02f46ca00_0;
E_000001b02f400640/1 .event anyedge, v000001b02f46bf60_0;
E_000001b02f400640 .event/or E_000001b02f400640/0, E_000001b02f400640/1;
S_000001b02f46d610 .scope module, "inst3" "Mux_4_to_1" 3 15, 5 1 0, S_000001b02f40bee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Mux_Out";
    .port_info 1 /INPUT 2 "S";
    .port_info 2 /INPUT 1 "in0";
    .port_info 3 /INPUT 1 "in1";
    .port_info 4 /INPUT 1 "in2";
    .port_info 5 /INPUT 1 "in3";
v000001b02f46b600_0 .var "Mux_Out", 0 0;
v000001b02f46cdc0_0 .net "S", 1 0, v000001b02f46caa0_0;  alias, 1 drivers
v000001b02f46c460_0 .net "in0", 0 0, L_000001b02f46ce60;  1 drivers
v000001b02f46d2c0_0 .net "in1", 0 0, L_000001b02f46cfa0;  1 drivers
v000001b02f46b6a0_0 .net "in2", 0 0, L_000001b02f46fe30;  1 drivers
v000001b02f46d040_0 .net "in3", 0 0, L_000001b02f4703d0;  1 drivers
E_000001b02f3ffb00/0 .event anyedge, v000001b02f46c3c0_0, v000001b02f46c460_0, v000001b02f46d2c0_0, v000001b02f46b6a0_0;
E_000001b02f3ffb00/1 .event anyedge, v000001b02f46d040_0;
E_000001b02f3ffb00 .event/or E_000001b02f3ffb00/0, E_000001b02f3ffb00/1;
S_000001b02f46e7b0 .scope module, "inst4" "Mux_4_to_1" 3 16, 5 1 0, S_000001b02f40bee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Mux_Out";
    .port_info 1 /INPUT 2 "S";
    .port_info 2 /INPUT 1 "in0";
    .port_info 3 /INPUT 1 "in1";
    .port_info 4 /INPUT 1 "in2";
    .port_info 5 /INPUT 1 "in3";
v000001b02f46b740_0 .var "Mux_Out", 0 0;
v000001b02f46d0e0_0 .net "S", 1 0, v000001b02f46caa0_0;  alias, 1 drivers
v000001b02f46c280_0 .net "in0", 0 0, L_000001b02f46f9d0;  1 drivers
v000001b02f46c6e0_0 .net "in1", 0 0, v000001b02f46cb40_0;  alias, 1 drivers
v000001b02f46cf00_0 .net "in2", 0 0, L_000001b02f46eb70;  1 drivers
v000001b02f46b7e0_0 .net "in3", 0 0, L_000001b02f46ed50;  1 drivers
E_000001b02f3ffb80/0 .event anyedge, v000001b02f46c3c0_0, v000001b02f46c280_0, v000001b02f46c6e0_0, v000001b02f46cf00_0;
E_000001b02f3ffb80/1 .event anyedge, v000001b02f46b7e0_0;
E_000001b02f3ffb80 .event/or E_000001b02f3ffb80/0, E_000001b02f3ffb80/1;
    .scope S_000001b02f3d2870;
T_0 ;
    %wait E_000001b02f400340;
    %load/vec4 v000001b02f46c3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v000001b02f46c0a0_0;
    %store/vec4 v000001b02f46bc40_0, 0, 1;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v000001b02f46c960_0;
    %store/vec4 v000001b02f46bc40_0, 0, 1;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v000001b02f46b560_0;
    %store/vec4 v000001b02f46bc40_0, 0, 1;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v000001b02f46b920_0;
    %store/vec4 v000001b02f46bc40_0, 0, 1;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b02f46d480;
T_1 ;
    %wait E_000001b02f400640;
    %load/vec4 v000001b02f46b880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v000001b02f46bce0_0;
    %store/vec4 v000001b02f46c500_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v000001b02f46c8c0_0;
    %store/vec4 v000001b02f46c500_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v000001b02f46ca00_0;
    %store/vec4 v000001b02f46c500_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v000001b02f46bf60_0;
    %store/vec4 v000001b02f46c500_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001b02f46d610;
T_2 ;
    %wait E_000001b02f3ffb00;
    %load/vec4 v000001b02f46cdc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v000001b02f46c460_0;
    %store/vec4 v000001b02f46b600_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v000001b02f46d2c0_0;
    %store/vec4 v000001b02f46b600_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v000001b02f46b6a0_0;
    %store/vec4 v000001b02f46b600_0, 0, 1;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v000001b02f46d040_0;
    %store/vec4 v000001b02f46b600_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001b02f46e7b0;
T_3 ;
    %wait E_000001b02f3ffb80;
    %load/vec4 v000001b02f46d0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v000001b02f46c280_0;
    %store/vec4 v000001b02f46b740_0, 0, 1;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v000001b02f46c6e0_0;
    %store/vec4 v000001b02f46b740_0, 0, 1;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v000001b02f46cf00_0;
    %store/vec4 v000001b02f46b740_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v000001b02f46b7e0_0;
    %store/vec4 v000001b02f46b740_0, 0, 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b02f3bd3b0;
T_4 ;
    %wait E_000001b02f3ffac0;
    %load/vec4 v000001b02f400b10_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b02f400ed0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b02f401150_0;
    %assign/vec4 v000001b02f400ed0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b02f3bd540;
T_5 ;
    %wait E_000001b02f3ffac0;
    %load/vec4 v000001b02f4010b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b02f401470_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001b02f4013d0_0;
    %assign/vec4 v000001b02f401470_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001b02f3d2550;
T_6 ;
    %wait E_000001b02f3ffac0;
    %load/vec4 v000001b02f401790_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b02f400bb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001b02f400f70_0;
    %assign/vec4 v000001b02f400bb0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001b02f3d26e0;
T_7 ;
    %wait E_000001b02f3ffac0;
    %load/vec4 v000001b02f46c1e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b02f401650_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001b02f400890_0;
    %assign/vec4 v000001b02f401650_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001b02f40bd50;
T_8 ;
    %delay 50000, 0;
    %load/vec4 v000001b02f46cc80_0;
    %inv;
    %store/vec4 v000001b02f46cc80_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_000001b02f40bd50;
T_9 ;
    %vpi_call 2 31 "$dumpfile", "USR.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b02f40bd50 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b02f46cc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b02f46be20_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001b02f46c820_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001b02f46caa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b02f46bd80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b02f46cb40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b02f46be20_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b02f46be20_0, 0, 1;
    %delay 140000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b02f46caa0_0, 0, 2;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001b02f46c820_0, 0, 4;
    %delay 100000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001b02f46caa0_0, 0, 2;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001b02f46caa0_0, 0, 2;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b02f46caa0_0, 0, 2;
    %delay 100000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b02f46caa0_0, 0, 2;
    %delay 100000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001b02f46caa0_0, 0, 2;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b02f46caa0_0, 0, 2;
    %delay 30000, 0;
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "USR_tb.v";
    "./USR.v";
    "./DFF.v";
    "./4_1_MUX.v";
