
Clock Cycle 1:
sub
sub$t4,$t0,$t2
$t4 = 0

Clock Cycle 2:
lw
DRAM Request(Read) Issued for lw 396 $t3 on Line 2

Clock Cycle 3:
$t3 -> 1, 
Started lw 396 $t3 on Line 2
Row 0 will be activated
Completed 1/12
addi
addi$t0,$t4,1888
$t0 = 1888

Clock Cycle 4:
$t3 -> 1, 
Completed 2/12
sub
sub$t1,$t1,$t4
$t1 = 0

Clock Cycle 5:
$t3 -> 1, 
Completed 3/12
lw
DRAM Request(Read) Issued for lw 2548 $t1 on Line 5

Clock Cycle 6:
$t1 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 7:
$t1 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 8:
$t1 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 9:
$t1 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 10:
$t1 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 11:
$t1 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 12:
$t1 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 13:
$t1 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 14:
$t1 -> 1, $t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 396 $t3 on Line 2

Clock Cycle 15:
$t1 -> 1, 
Started lw 2548 $t1 on Line 5
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 16:
$t1 -> 1, 
Completed 2/12

Clock Cycle 17:
$t1 -> 1, 
Completed 3/12

Clock Cycle 18:
$t1 -> 1, 
Completed 4/12

Clock Cycle 19:
$t1 -> 1, 
Completed 5/12

Clock Cycle 20:
$t1 -> 1, 
Completed 6/12

Clock Cycle 21:
$t1 -> 1, 
Completed 7/12

Clock Cycle 22:
$t1 -> 1, 
Completed 8/12

Clock Cycle 23:
$t1 -> 1, 
Completed 9/12

Clock Cycle 24:
$t1 -> 1, 
Completed 10/12

Clock Cycle 25:
$t1 -> 1, 
Completed 11/12

Clock Cycle 26:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 2548 $t1 on Line 5

Clock Cycle 27:
sub
sub$t0,$t1,$t1
$t0 = 0

Clock Cycle 28:
lw
DRAM Request(Read) Issued for lw 3748 $t3 on Line 7

Clock Cycle 29:
$t3 -> 1, 
Started lw 3748 $t3 on Line 7
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 30:
$t3 -> 1, 
Completed 2/12

Clock Cycle 31:
$t3 -> 1, 
Completed 3/12

Clock Cycle 32:
$t3 -> 1, 
Completed 4/12

Clock Cycle 33:
$t3 -> 1, 
Completed 5/12

Clock Cycle 34:
$t3 -> 1, 
Completed 6/12

Clock Cycle 35:
$t3 -> 1, 
Completed 7/12

Clock Cycle 36:
$t3 -> 1, 
Completed 8/12

Clock Cycle 37:
$t3 -> 1, 
Completed 9/12

Clock Cycle 38:
$t3 -> 1, 
Completed 10/12

Clock Cycle 39:
$t3 -> 1, 
Completed 11/12

Clock Cycle 40:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 3748 $t3 on Line 7

Clock Cycle 41:
slt
slt$t3,$t4,$t1
$t3 = 0

Clock Cycle 42:
slt
slt$t2,$t2,$t3
$t2 = 0

Clock Cycle 43:
add
add$t2,$t4,$t1
$t2 = 0

Clock Cycle 44:
sw
DRAM Request(Write) Issued for sw 1544 0 on Line 11

Clock Cycle 45:

Started sw 1544 0 on Line 11
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
mul
mul$t4,$t0,$t0
$t4 = 0

Clock Cycle 46:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 2996 $t1 on Line 13

Clock Cycle 47:
$t1 -> 1, 
Completed 3/12
addi
addi$t3,$t4,3760
$t3 = 3760

Clock Cycle 48:
$t1 -> 1, 
Completed 4/12

Clock Cycle 49:
$t1 -> 1, 
Completed 5/12

Clock Cycle 50:
$t1 -> 1, 
Completed 6/12

Clock Cycle 51:
$t1 -> 1, 
Completed 7/12

Clock Cycle 52:
$t1 -> 1, 
Completed 8/12

Clock Cycle 53:
$t1 -> 1, 
Completed 9/12

Clock Cycle 54:
$t1 -> 1, 
Completed 10/12

Clock Cycle 55:
$t1 -> 1, 
Completed 11/12

Clock Cycle 56:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 1544 0 on Line 11

Clock Cycle 57:
$t1 -> 1, 
Started lw 2996 $t1 on Line 13
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 58:
$t1 -> 1, 
Completed 2/22

Clock Cycle 59:
$t1 -> 1, 
Completed 3/22

Clock Cycle 60:
$t1 -> 1, 
Completed 4/22

Clock Cycle 61:
$t1 -> 1, 
Completed 5/22

Clock Cycle 62:
$t1 -> 1, 
Completed 6/22

Clock Cycle 63:
$t1 -> 1, 
Completed 7/22

Clock Cycle 64:
$t1 -> 1, 
Completed 8/22

Clock Cycle 65:
$t1 -> 1, 
Completed 9/22

Clock Cycle 66:
$t1 -> 1, 
Completed 10/22

Clock Cycle 67:
$t1 -> 1, 
Completed 11/22

Clock Cycle 68:
$t1 -> 1, 
Completed 12/22

Clock Cycle 69:
$t1 -> 1, 
Completed 13/22

Clock Cycle 70:
$t1 -> 1, 
Completed 14/22

Clock Cycle 71:
$t1 -> 1, 
Completed 15/22

Clock Cycle 72:
$t1 -> 1, 
Completed 16/22

Clock Cycle 73:
$t1 -> 1, 
Completed 17/22

Clock Cycle 74:
$t1 -> 1, 
Completed 18/22

Clock Cycle 75:
$t1 -> 1, 
Completed 19/22

Clock Cycle 76:
$t1 -> 1, 
Completed 20/22

Clock Cycle 77:
$t1 -> 1, 
Completed 21/22

Clock Cycle 78:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 2996 $t1 on Line 13

Clock Cycle 79:
sub
sub$t3,$t1,$t4
$t3 = 0

Clock Cycle 80:
add
add$t4,$t3,$t2
$t4 = 0

Clock Cycle 81:
add
add$t4,$t4,$t0
$t4 = 0

Clock Cycle 82:
add
add$t3,$t3,$t3
$t3 = 0

Clock Cycle 83:
mul
mul$t0,$t0,$t2
$t0 = 0

Clock Cycle 84:
add
add$t1,$t4,$t0
$t1 = 0

Clock Cycle 85:
lw
DRAM Request(Read) Issued for lw 1088 $t3 on Line 21

Clock Cycle 86:
$t3 -> 1, 
Started lw 1088 $t3 on Line 21
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 87:
$t3 -> 1, 
Completed 2/12

Clock Cycle 88:
$t3 -> 1, 
Completed 3/12

Clock Cycle 89:
$t3 -> 1, 
Completed 4/12

Clock Cycle 90:
$t3 -> 1, 
Completed 5/12

Clock Cycle 91:
$t3 -> 1, 
Completed 6/12

Clock Cycle 92:
$t3 -> 1, 
Completed 7/12

Clock Cycle 93:
$t3 -> 1, 
Completed 8/12

Clock Cycle 94:
$t3 -> 1, 
Completed 9/12

Clock Cycle 95:
$t3 -> 1, 
Completed 10/12

Clock Cycle 96:
$t3 -> 1, 
Completed 11/12

Clock Cycle 97:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 1088 $t3 on Line 21

Clock Cycle 98:
addi
addi$t3,$t0,2748
$t3 = 2748

Clock Cycle 99:
slt
slt$t3,$t2,$t2
$t3 = 0

Clock Cycle 100:
mul
mul$t0,$t1,$t3
$t0 = 0

Clock Cycle 101:
mul
mul$t4,$t0,$t0
$t4 = 0

Clock Cycle 102:
slt
slt$t3,$t3,$t3
$t3 = 0

Clock Cycle 103:
mul
mul$t1,$t3,$t2
$t1 = 0

Clock Cycle 104:
mul
mul$t3,$t0,$t0
$t3 = 0

Clock Cycle 105:
slt
slt$t3,$t1,$t2
$t3 = 0

Clock Cycle 106:
mul
mul$t1,$t0,$t1
$t1 = 0

Clock Cycle 107:
sub
sub$t0,$t4,$t2
$t0 = 0

Clock Cycle 108:
addi
addi$t0,$t2,2392
$t0 = 2392

Clock Cycle 109:
sw
DRAM Request(Write) Issued for sw 3056 0 on Line 33

Clock Cycle 110:

Started sw 3056 0 on Line 33
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2100 0 on Line 34

Clock Cycle 111:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 1668 $t4 on Line 35

Clock Cycle 112:
$t4 -> 1, 
Completed 3/12
mul
mul$t3,$t1,$t0
$t3 = 0

Clock Cycle 113:
$t4 -> 1, 
Completed 4/12
slt
slt$t2,$t3,$t1
$t2 = 0

Clock Cycle 114:
$t4 -> 1, 
Completed 5/12
addi
addi$t2,$t1,908
$t2 = 908

Clock Cycle 115:
$t4 -> 1, 
Completed 6/12
mul
mul$t1,$t1,$t3
$t1 = 0

Clock Cycle 116:
$t4 -> 1, 
Completed 7/12
sw
DRAM Request(Write) Issued for sw 1400 2392 on Line 40

Clock Cycle 117:
$t4 -> 1, 
Completed 8/12

Clock Cycle 118:
$t4 -> 1, 
Completed 9/12

Clock Cycle 119:
$t4 -> 1, 
Completed 10/12

Clock Cycle 120:
$t4 -> 1, 
Completed 11/12

Clock Cycle 121:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 3056 0 on Line 33

Clock Cycle 122:
$t4 -> 1, 
Started sw 2100 0 on Line 34
Completed 1/2

Clock Cycle 123:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 2100 0 on Line 34

Clock Cycle 124:
$t4 -> 1, 
Started lw 1668 $t4 on Line 35
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 125:
$t4 -> 1, 
Completed 2/22

Clock Cycle 126:
$t4 -> 1, 
Completed 3/22

Clock Cycle 127:
$t4 -> 1, 
Completed 4/22

Clock Cycle 128:
$t4 -> 1, 
Completed 5/22

Clock Cycle 129:
$t4 -> 1, 
Completed 6/22

Clock Cycle 130:
$t4 -> 1, 
Completed 7/22

Clock Cycle 131:
$t4 -> 1, 
Completed 8/22

Clock Cycle 132:
$t4 -> 1, 
Completed 9/22

Clock Cycle 133:
$t4 -> 1, 
Completed 10/22

Clock Cycle 134:
$t4 -> 1, 
Completed 11/22

Clock Cycle 135:
$t4 -> 1, 
Completed 12/22

Clock Cycle 136:
$t4 -> 1, 
Completed 13/22

Clock Cycle 137:
$t4 -> 1, 
Completed 14/22

Clock Cycle 138:
$t4 -> 1, 
Completed 15/22

Clock Cycle 139:
$t4 -> 1, 
Completed 16/22

Clock Cycle 140:
$t4 -> 1, 
Completed 17/22

Clock Cycle 141:
$t4 -> 1, 
Completed 18/22

Clock Cycle 142:
$t4 -> 1, 
Completed 19/22

Clock Cycle 143:
$t4 -> 1, 
Completed 20/22

Clock Cycle 144:
$t4 -> 1, 
Completed 21/22

Clock Cycle 145:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 1668 $t4 on Line 35

Clock Cycle 146:

Started sw 1400 2392 on Line 40
Completed 1/2
sub
sub$t1,$t4,$t3
$t1 = 0

Clock Cycle 147:

Completed 2/2
Finished Instruction sw 1400 2392 on Line 40
lw
DRAM Request(Read) Issued for lw 1056 $t1 on Line 42

Clock Cycle 148:
$t1 -> 1, 
Started lw 1056 $t1 on Line 42
Completed 1/2
lw
DRAM Request(Read) Issued for lw 284 $t4 on Line 43

Clock Cycle 149:
$t1 -> 1, $t4 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 1056 $t1 on Line 42
lw
DRAM Request(Read) Issued for lw 1952 $t2 on Line 44

Clock Cycle 150:
$t2 -> 1, $t4 -> 1, 
Started lw 284 $t4 on Line 43
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 151:
$t2 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 152:
$t2 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 153:
$t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 154:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 155:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 156:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 157:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 158:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 159:
$t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 1400 = 2392

Clock Cycle 160:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 161:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 162:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 163:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 164:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 165:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 166:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 167:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 168:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 169:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 170:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 171:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 284 $t4 on Line 43

Clock Cycle 172:
$t2 -> 1, 
Started lw 1952 $t2 on Line 44
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 173:
$t2 -> 1, 
Completed 2/12

Clock Cycle 174:
$t2 -> 1, 
Completed 3/12

Clock Cycle 175:
$t2 -> 1, 
Completed 4/12

Clock Cycle 176:
$t2 -> 1, 
Completed 5/12

Clock Cycle 177:
$t2 -> 1, 
Completed 6/12

Clock Cycle 178:
$t2 -> 1, 
Completed 7/12

Clock Cycle 179:
$t2 -> 1, 
Completed 8/12

Clock Cycle 180:
$t2 -> 1, 
Completed 9/12

Clock Cycle 181:
$t2 -> 1, 
Completed 10/12

Clock Cycle 182:
$t2 -> 1, 
Completed 11/12

Clock Cycle 183:
$t2 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 1952 $t2 on Line 44

Clock Cycle 184:
slt
slt$t3,$t2,$t0
$t3 = 1

Clock Cycle 185:
sw
DRAM Request(Write) Issued for sw 1104 1 on Line 46

Clock Cycle 186:

Started sw 1104 1 on Line 46
Completed 1/2
add
add$t4,$t4,$t4
$t4 = 0

Clock Cycle 187:

Completed 2/2
Finished Instruction sw 1104 1 on Line 46
add
add$t0,$t3,$t1
$t0 = 1

Clock Cycle 188:
mul
mul$t2,$t3,$t2
$t2 = 0

Clock Cycle 189:
lw
DRAM Request(Read) Issued for lw 3828 $t2 on Line 50

Clock Cycle 190:
$t2 -> 1, 
Started lw 3828 $t2 on Line 50
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 191:
$t2 -> 1, 
Completed 2/22

Clock Cycle 192:
$t2 -> 1, 
Completed 3/22

Clock Cycle 193:
$t2 -> 1, 
Completed 4/22

Clock Cycle 194:
$t2 -> 1, 
Completed 5/22

Clock Cycle 195:
$t2 -> 1, 
Completed 6/22

Clock Cycle 196:
$t2 -> 1, 
Completed 7/22

Clock Cycle 197:
$t2 -> 1, 
Completed 8/22

Clock Cycle 198:
$t2 -> 1, 
Completed 9/22

Clock Cycle 199:
$t2 -> 1, 
Completed 10/22
Memory at 1104 = 1

Clock Cycle 200:
$t2 -> 1, 
Completed 11/22

Clock Cycle 201:
$t2 -> 1, 
Completed 12/22

Clock Cycle 202:
$t2 -> 1, 
Completed 13/22

Clock Cycle 203:
$t2 -> 1, 
Completed 14/22

Clock Cycle 204:
$t2 -> 1, 
Completed 15/22

Clock Cycle 205:
$t2 -> 1, 
Completed 16/22

Clock Cycle 206:
$t2 -> 1, 
Completed 17/22

Clock Cycle 207:
$t2 -> 1, 
Completed 18/22

Clock Cycle 208:
$t2 -> 1, 
Completed 19/22

Clock Cycle 209:
$t2 -> 1, 
Completed 20/22

Clock Cycle 210:
$t2 -> 1, 
Completed 21/22

Clock Cycle 211:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3828 $t2 on Line 50

Clock Cycle 212:
mul
mul$t2,$t4,$t0
$t2 = 0

Clock Cycle 213:
add
add$t2,$t4,$t4
$t2 = 0

Clock Cycle 214:
sub
sub$t1,$t4,$t1
$t1 = 0

Clock Cycle 215:
sub
sub$t3,$t0,$t2
$t3 = 1

Clock Cycle 216:
addi
addi$t1,$t2,2352
$t1 = 2352

Clock Cycle 217:
sw
DRAM Request(Write) Issued for sw 3580 0 on Line 56

Clock Cycle 218:

Started sw 3580 0 on Line 56
Completed 1/2
sub
sub$t2,$t3,$t3
$t2 = 0

Clock Cycle 219:

Completed 2/2
Finished Instruction sw 3580 0 on Line 56
sub
sub$t2,$t1,$t3
$t2 = 2351

Clock Cycle 220:
slt
slt$t1,$t4,$t3
$t1 = 1

Clock Cycle 221:
sub
sub$t4,$t4,$t1
$t4 = -1

Clock Cycle 222:
sub
sub$t1,$t2,$t1
$t1 = 2350

Clock Cycle 223:
mul
mul$t0,$t3,$t4
$t0 = -1

Clock Cycle 224:
mul
mul$t3,$t1,$t3
$t3 = 2350

Clock Cycle 225:
sw
DRAM Request(Write) Issued for sw 2304 -1 on Line 64

Clock Cycle 226:

Started sw 2304 -1 on Line 64
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sub
sub$t3,$t1,$t1
$t3 = 0

Clock Cycle 227:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 2148 $t2 on Line 66

Clock Cycle 228:
$t2 -> 1, 
Completed 3/22

Clock Cycle 229:
$t2 -> 1, 
Completed 4/22

Clock Cycle 230:
$t2 -> 1, 
Completed 5/22

Clock Cycle 231:
$t2 -> 1, 
Completed 6/22

Clock Cycle 232:
$t2 -> 1, 
Completed 7/22

Clock Cycle 233:
$t2 -> 1, 
Completed 8/22

Clock Cycle 234:
$t2 -> 1, 
Completed 9/22

Clock Cycle 235:
$t2 -> 1, 
Completed 10/22

Clock Cycle 236:
$t2 -> 1, 
Completed 11/22

Clock Cycle 237:
$t2 -> 1, 
Completed 12/22

Clock Cycle 238:
$t2 -> 1, 
Completed 13/22

Clock Cycle 239:
$t2 -> 1, 
Completed 14/22

Clock Cycle 240:
$t2 -> 1, 
Completed 15/22

Clock Cycle 241:
$t2 -> 1, 
Completed 16/22

Clock Cycle 242:
$t2 -> 1, 
Completed 17/22

Clock Cycle 243:
$t2 -> 1, 
Completed 18/22

Clock Cycle 244:
$t2 -> 1, 
Completed 19/22

Clock Cycle 245:
$t2 -> 1, 
Completed 20/22

Clock Cycle 246:
$t2 -> 1, 
Completed 21/22

Clock Cycle 247:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 2304 -1 on Line 64

Clock Cycle 248:
$t2 -> 1, 
Started lw 2148 $t2 on Line 66
Completed 1/2

Clock Cycle 249:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 2148 $t2 on Line 66

Clock Cycle 250:
slt
slt$t0,$t1,$t2
$t0 = 0

Clock Cycle 251:
addi
addi$t0,$t0,3028
$t0 = 3028

Clock Cycle 252:
mul
mul$t0,$t3,$t0
$t0 = 0

Clock Cycle 253:
sw
DRAM Request(Write) Issued for sw 2264 -1 on Line 70

Clock Cycle 254:

Started sw 2264 -1 on Line 70
Completed 1/2
slt
slt$t2,$t4,$t1
$t2 = 1

Clock Cycle 255:

Completed 2/2
Finished Instruction sw 2264 -1 on Line 70
sub
sub$t4,$t0,$t1
$t4 = -2350

Clock Cycle 256:
sub
sub$t3,$t3,$t0
$t3 = 0

Clock Cycle 257:
lw
DRAM Request(Read) Issued for lw 960 $t4 on Line 74

Clock Cycle 258:
$t4 -> 1, 
Started lw 960 $t4 on Line 74
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 259:
$t4 -> 1, 
Completed 2/22

Clock Cycle 260:
$t4 -> 1, 
Completed 3/22

Clock Cycle 261:
$t4 -> 1, 
Completed 4/22

Clock Cycle 262:
$t4 -> 1, 
Completed 5/22

Clock Cycle 263:
$t4 -> 1, 
Completed 6/22

Clock Cycle 264:
$t4 -> 1, 
Completed 7/22

Clock Cycle 265:
$t4 -> 1, 
Completed 8/22

Clock Cycle 266:
$t4 -> 1, 
Completed 9/22

Clock Cycle 267:
$t4 -> 1, 
Completed 10/22
Memory at 2264 = -1
Memory at 2304 = -1

Clock Cycle 268:
$t4 -> 1, 
Completed 11/22

Clock Cycle 269:
$t4 -> 1, 
Completed 12/22

Clock Cycle 270:
$t4 -> 1, 
Completed 13/22

Clock Cycle 271:
$t4 -> 1, 
Completed 14/22

Clock Cycle 272:
$t4 -> 1, 
Completed 15/22

Clock Cycle 273:
$t4 -> 1, 
Completed 16/22

Clock Cycle 274:
$t4 -> 1, 
Completed 17/22

Clock Cycle 275:
$t4 -> 1, 
Completed 18/22

Clock Cycle 276:
$t4 -> 1, 
Completed 19/22

Clock Cycle 277:
$t4 -> 1, 
Completed 20/22

Clock Cycle 278:
$t4 -> 1, 
Completed 21/22

Clock Cycle 279:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 960 $t4 on Line 74

Clock Cycle 280:
slt
slt$t2,$t4,$t3
$t2 = 0

Clock Cycle 281:
sub
sub$t2,$t3,$t1
$t2 = -2350

Clock Cycle 282:
slt
slt$t2,$t3,$t1
$t2 = 1

Clock Cycle 283:
lw
DRAM Request(Read) Issued for lw 316 $t3 on Line 78

Clock Cycle 284:
$t3 -> 1, 
Started lw 316 $t3 on Line 78
Completed 1/2

Clock Cycle 285:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 316 $t3 on Line 78

Clock Cycle 286:
add
add$t2,$t2,$t3
$t2 = 1

Clock Cycle 287:
sub
sub$t1,$t4,$t3
$t1 = 0

Clock Cycle 288:
add
add$t0,$t2,$t4
$t0 = 1

Clock Cycle 289:
sw
DRAM Request(Write) Issued for sw 80 0 on Line 82

Clock Cycle 290:

Started sw 80 0 on Line 82
Completed 1/2
lw
DRAM Request(Read) Issued for lw 3460 $t0 on Line 83

Clock Cycle 291:
$t0 -> 1, 
Completed 2/2
Finished Instruction sw 80 0 on Line 82
lw
DRAM Request(Read) Issued for lw 2096 $t1 on Line 84

Clock Cycle 292:
$t0 -> 1, $t1 -> 1, 
Started lw 3460 $t0 on Line 83
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 293:
$t0 -> 1, $t1 -> 1, 
Completed 2/22

Clock Cycle 294:
$t0 -> 1, $t1 -> 1, 
Completed 3/22

Clock Cycle 295:
$t0 -> 1, $t1 -> 1, 
Completed 4/22

Clock Cycle 296:
$t0 -> 1, $t1 -> 1, 
Completed 5/22

Clock Cycle 297:
$t0 -> 1, $t1 -> 1, 
Completed 6/22

Clock Cycle 298:
$t0 -> 1, $t1 -> 1, 
Completed 7/22

Clock Cycle 299:
$t0 -> 1, $t1 -> 1, 
Completed 8/22

Clock Cycle 300:
$t0 -> 1, $t1 -> 1, 
Completed 9/22

Clock Cycle 301:
$t0 -> 1, $t1 -> 1, 
Completed 10/22

Clock Cycle 302:
$t0 -> 1, $t1 -> 1, 
Completed 11/22

Clock Cycle 303:
$t0 -> 1, $t1 -> 1, 
Completed 12/22

Clock Cycle 304:
$t0 -> 1, $t1 -> 1, 
Completed 13/22

Clock Cycle 305:
$t0 -> 1, $t1 -> 1, 
Completed 14/22

Clock Cycle 306:
$t0 -> 1, $t1 -> 1, 
Completed 15/22

Clock Cycle 307:
$t0 -> 1, $t1 -> 1, 
Completed 16/22

Clock Cycle 308:
$t0 -> 1, $t1 -> 1, 
Completed 17/22

Clock Cycle 309:
$t0 -> 1, $t1 -> 1, 
Completed 18/22

Clock Cycle 310:
$t0 -> 1, $t1 -> 1, 
Completed 19/22

Clock Cycle 311:
$t0 -> 1, $t1 -> 1, 
Completed 20/22

Clock Cycle 312:
$t0 -> 1, $t1 -> 1, 
Completed 21/22

Clock Cycle 313:
$t0 -> 1, $t1 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3460 $t0 on Line 83

Clock Cycle 314:
$t1 -> 1, 
Started lw 2096 $t1 on Line 84
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
slt
slt$t2,$t3,$t0
$t2 = 0

Clock Cycle 315:
$t1 -> 1, 
Completed 2/12

Clock Cycle 316:
$t1 -> 1, 
Completed 3/12

Clock Cycle 317:
$t1 -> 1, 
Completed 4/12

Clock Cycle 318:
$t1 -> 1, 
Completed 5/12

Clock Cycle 319:
$t1 -> 1, 
Completed 6/12

Clock Cycle 320:
$t1 -> 1, 
Completed 7/12

Clock Cycle 321:
$t1 -> 1, 
Completed 8/12

Clock Cycle 322:
$t1 -> 1, 
Completed 9/12

Clock Cycle 323:
$t1 -> 1, 
Completed 10/12

Clock Cycle 324:
$t1 -> 1, 
Completed 11/12

Clock Cycle 325:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 2096 $t1 on Line 84

Clock Cycle 326:
mul
mul$t1,$t3,$t3
$t1 = 0

Clock Cycle 327:
lw
DRAM Request(Read) Issued for lw 1956 $t0 on Line 87

Clock Cycle 328:
$t0 -> 1, 
Started lw 1956 $t0 on Line 87
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t2,$t4,1392
$t2 = 1392

Clock Cycle 329:
$t0 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 1560 $t4 on Line 89

Clock Cycle 330:
$t0 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 331:
$t0 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 332:
$t0 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 333:
$t0 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 334:
$t0 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 335:
$t0 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 336:
$t0 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 337:
$t0 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 338:
$t0 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 339:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 1956 $t0 on Line 87

Clock Cycle 340:
$t4 -> 1, 
Started lw 1560 $t4 on Line 89
Completed 1/2

Clock Cycle 341:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 1560 $t4 on Line 89

Clock Cycle 342:
add
add$t4,$t1,$t0
$t4 = 0

Clock Cycle 343:
slt
slt$t2,$t3,$t3
$t2 = 0

Clock Cycle 344:
mul
mul$t4,$t4,$t3
$t4 = 0

Clock Cycle 345:
sub
sub$t2,$t2,$t0
$t2 = 0

Clock Cycle 346:
sub
sub$t2,$t2,$t0
$t2 = 0

Clock Cycle 347:
addi
addi$t3,$t2,1140
$t3 = 1140

Clock Cycle 348:
slt
slt$t2,$t2,$t0
$t2 = 0

Clock Cycle 349:
sw
DRAM Request(Write) Issued for sw 1932 0 on Line 97

Clock Cycle 350:

Started sw 1932 0 on Line 97
Completed 1/2
mul
mul$t4,$t1,$t4
$t4 = 0

Clock Cycle 351:

Completed 2/2
Finished Instruction sw 1932 0 on Line 97
sw
DRAM Request(Write) Issued for sw 2120 0 on Line 99

Clock Cycle 352:

Started sw 2120 0 on Line 99
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1844 0 on Line 100

Clock Cycle 353:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 3324 $t3 on Line 101

Clock Cycle 354:
$t3 -> 1, 
Completed 3/22

Clock Cycle 355:
$t3 -> 1, 
Completed 4/22

Clock Cycle 356:
$t3 -> 1, 
Completed 5/22

Clock Cycle 357:
$t3 -> 1, 
Completed 6/22

Clock Cycle 358:
$t3 -> 1, 
Completed 7/22

Clock Cycle 359:
$t3 -> 1, 
Completed 8/22

Clock Cycle 360:
$t3 -> 1, 
Completed 9/22

Clock Cycle 361:
$t3 -> 1, 
Completed 10/22

Clock Cycle 362:
$t3 -> 1, 
Completed 11/22

Clock Cycle 363:
$t3 -> 1, 
Completed 12/22

Clock Cycle 364:
$t3 -> 1, 
Completed 13/22

Clock Cycle 365:
$t3 -> 1, 
Completed 14/22

Clock Cycle 366:
$t3 -> 1, 
Completed 15/22

Clock Cycle 367:
$t3 -> 1, 
Completed 16/22

Clock Cycle 368:
$t3 -> 1, 
Completed 17/22

Clock Cycle 369:
$t3 -> 1, 
Completed 18/22

Clock Cycle 370:
$t3 -> 1, 
Completed 19/22

Clock Cycle 371:
$t3 -> 1, 
Completed 20/22

Clock Cycle 372:
$t3 -> 1, 
Completed 21/22

Clock Cycle 373:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 2120 0 on Line 99

Clock Cycle 374:
$t3 -> 1, 
Started sw 1844 0 on Line 100
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 375:
$t3 -> 1, 
Completed 2/22

Clock Cycle 376:
$t3 -> 1, 
Completed 3/22

Clock Cycle 377:
$t3 -> 1, 
Completed 4/22

Clock Cycle 378:
$t3 -> 1, 
Completed 5/22

Clock Cycle 379:
$t3 -> 1, 
Completed 6/22

Clock Cycle 380:
$t3 -> 1, 
Completed 7/22

Clock Cycle 381:
$t3 -> 1, 
Completed 8/22

Clock Cycle 382:
$t3 -> 1, 
Completed 9/22

Clock Cycle 383:
$t3 -> 1, 
Completed 10/22

Clock Cycle 384:
$t3 -> 1, 
Completed 11/22

Clock Cycle 385:
$t3 -> 1, 
Completed 12/22

Clock Cycle 386:
$t3 -> 1, 
Completed 13/22

Clock Cycle 387:
$t3 -> 1, 
Completed 14/22

Clock Cycle 388:
$t3 -> 1, 
Completed 15/22

Clock Cycle 389:
$t3 -> 1, 
Completed 16/22

Clock Cycle 390:
$t3 -> 1, 
Completed 17/22

Clock Cycle 391:
$t3 -> 1, 
Completed 18/22

Clock Cycle 392:
$t3 -> 1, 
Completed 19/22

Clock Cycle 393:
$t3 -> 1, 
Completed 20/22

Clock Cycle 394:
$t3 -> 1, 
Completed 21/22

Clock Cycle 395:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 1844 0 on Line 100

Clock Cycle 396:
$t3 -> 1, 
Started lw 3324 $t3 on Line 101
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 397:
$t3 -> 1, 
Completed 2/22

Clock Cycle 398:
$t3 -> 1, 
Completed 3/22

Clock Cycle 399:
$t3 -> 1, 
Completed 4/22

Clock Cycle 400:
$t3 -> 1, 
Completed 5/22

Clock Cycle 401:
$t3 -> 1, 
Completed 6/22

Clock Cycle 402:
$t3 -> 1, 
Completed 7/22

Clock Cycle 403:
$t3 -> 1, 
Completed 8/22

Clock Cycle 404:
$t3 -> 1, 
Completed 9/22

Clock Cycle 405:
$t3 -> 1, 
Completed 10/22

Clock Cycle 406:
$t3 -> 1, 
Completed 11/22

Clock Cycle 407:
$t3 -> 1, 
Completed 12/22

Clock Cycle 408:
$t3 -> 1, 
Completed 13/22

Clock Cycle 409:
$t3 -> 1, 
Completed 14/22

Clock Cycle 410:
$t3 -> 1, 
Completed 15/22

Clock Cycle 411:
$t3 -> 1, 
Completed 16/22

Clock Cycle 412:
$t3 -> 1, 
Completed 17/22

Clock Cycle 413:
$t3 -> 1, 
Completed 18/22

Clock Cycle 414:
$t3 -> 1, 
Completed 19/22

Clock Cycle 415:
$t3 -> 1, 
Completed 20/22

Clock Cycle 416:
$t3 -> 1, 
Completed 21/22

Clock Cycle 417:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 3324 $t3 on Line 101

Clock Cycle 418:
add
add$t3,$t0,$t0
$t3 = 0

Clock Cycle 419:
mul
mul$t3,$t4,$t1
$t3 = 0

Clock Cycle 420:
addi
addi$t3,$t2,2132
$t3 = 2132

Clock Cycle 421:
add
add$t0,$t4,$t3
$t0 = 2132

Clock Cycle 422:
addi
addi$t0,$t4,1552
$t0 = 1552

Clock Cycle 423:
lw
DRAM Request(Read) Issued for lw 2780 $t1 on Line 107

Clock Cycle 424:
$t1 -> 1, 
Started lw 2780 $t1 on Line 107
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2264 0 on Line 108

Clock Cycle 425:
$t1 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 2064 $t3 on Line 109

Clock Cycle 426:
$t1 -> 1, $t3 -> 1, 
Completed 3/12

Clock Cycle 427:
$t1 -> 1, $t3 -> 1, 
Completed 4/12

Clock Cycle 428:
$t1 -> 1, $t3 -> 1, 
Completed 5/12

Clock Cycle 429:
$t1 -> 1, $t3 -> 1, 
Completed 6/12

Clock Cycle 430:
$t1 -> 1, $t3 -> 1, 
Completed 7/12

Clock Cycle 431:
$t1 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 432:
$t1 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 433:
$t1 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 434:
$t1 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 435:
$t1 -> 1, $t3 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 2780 $t1 on Line 107

Clock Cycle 436:
$t3 -> 1, 
Started sw 2264 0 on Line 108
Completed 1/2
sub
sub$t1,$t4,$t2
$t1 = 0

Clock Cycle 437:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 2264 0 on Line 108
lw
DRAM Request(Read) Issued for lw 1140 $t2 on Line 111

Clock Cycle 438:
$t2 -> 1, $t3 -> 1, 
Started lw 2064 $t3 on Line 109
Completed 1/2

Clock Cycle 439:
$t2 -> 1, $t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2064 $t3 on Line 109

Clock Cycle 440:
$t2 -> 1, 
Started lw 1140 $t2 on Line 111
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sub
sub$t0,$t3,$t0
$t0 = -1552

Clock Cycle 441:
$t2 -> 1, 
Completed 2/22

Clock Cycle 442:
$t2 -> 1, 
Completed 3/22

Clock Cycle 443:
$t2 -> 1, 
Completed 4/22

Clock Cycle 444:
$t2 -> 1, 
Completed 5/22

Clock Cycle 445:
$t2 -> 1, 
Completed 6/22

Clock Cycle 446:
$t2 -> 1, 
Completed 7/22

Clock Cycle 447:
$t2 -> 1, 
Completed 8/22

Clock Cycle 448:
$t2 -> 1, 
Completed 9/22

Clock Cycle 449:
$t2 -> 1, 
Completed 10/22
Memory at 2264 = 0

Clock Cycle 450:
$t2 -> 1, 
Completed 11/22

Clock Cycle 451:
$t2 -> 1, 
Completed 12/22

Clock Cycle 452:
$t2 -> 1, 
Completed 13/22

Clock Cycle 453:
$t2 -> 1, 
Completed 14/22

Clock Cycle 454:
$t2 -> 1, 
Completed 15/22

Clock Cycle 455:
$t2 -> 1, 
Completed 16/22

Clock Cycle 456:
$t2 -> 1, 
Completed 17/22

Clock Cycle 457:
$t2 -> 1, 
Completed 18/22

Clock Cycle 458:
$t2 -> 1, 
Completed 19/22

Clock Cycle 459:
$t2 -> 1, 
Completed 20/22

Clock Cycle 460:
$t2 -> 1, 
Completed 21/22

Clock Cycle 461:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 1140 $t2 on Line 111

Clock Cycle 462:
slt
slt$t4,$t2,$t4
$t4 = 0

Clock Cycle 463:
lw
DRAM Request(Read) Issued for lw 3476 $t0 on Line 114

Clock Cycle 464:
$t0 -> 1, 
Started lw 3476 $t0 on Line 114
Row 1 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 465:
$t0 -> 1, 
Completed 2/12

Clock Cycle 466:
$t0 -> 1, 
Completed 3/12

Clock Cycle 467:
$t0 -> 1, 
Completed 4/12

Clock Cycle 468:
$t0 -> 1, 
Completed 5/12

Clock Cycle 469:
$t0 -> 1, 
Completed 6/12

Clock Cycle 470:
$t0 -> 1, 
Completed 7/12

Clock Cycle 471:
$t0 -> 1, 
Completed 8/12

Clock Cycle 472:
$t0 -> 1, 
Completed 9/12

Clock Cycle 473:
$t0 -> 1, 
Completed 10/12

Clock Cycle 474:
$t0 -> 1, 
Completed 11/12

Clock Cycle 475:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 3476 $t0 on Line 114

Clock Cycle 476:
slt
slt$t0,$t3,$t2
$t0 = 0

Clock Cycle 477:
mul
mul$t0,$t1,$t2
$t0 = 0

Clock Cycle 478:
mul
mul$t0,$t1,$t0
$t0 = 0

Clock Cycle 479:
sub
sub$t2,$t0,$t0
$t2 = 0

Clock Cycle 480:
addi
addi$t0,$t2,572
$t0 = 572

Clock Cycle 481:
slt
slt$t0,$t1,$t0
$t0 = 1

Clock Cycle 482:
lw
DRAM Request(Read) Issued for lw 1188 $t3 on Line 121

Clock Cycle 483:
$t3 -> 1, 
Started lw 1188 $t3 on Line 121
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 484:
$t3 -> 1, 
Completed 2/12

Clock Cycle 485:
$t3 -> 1, 
Completed 3/12

Clock Cycle 486:
$t3 -> 1, 
Completed 4/12

Clock Cycle 487:
$t3 -> 1, 
Completed 5/12

Clock Cycle 488:
$t3 -> 1, 
Completed 6/12

Clock Cycle 489:
$t3 -> 1, 
Completed 7/12

Clock Cycle 490:
$t3 -> 1, 
Completed 8/12

Clock Cycle 491:
$t3 -> 1, 
Completed 9/12

Clock Cycle 492:
$t3 -> 1, 
Completed 10/12

Clock Cycle 493:
$t3 -> 1, 
Completed 11/12

Clock Cycle 494:
$t3 -> 1, 
Completed 12/12
$t3 = 0
Finished Instruction lw 1188 $t3 on Line 121

Clock Cycle 495:
addi
addi$t3,$t0,3252
$t3 = 3253

Clock Cycle 496:
add
add$t2,$t2,$t2
$t2 = 0

Clock Cycle 497:
sub
sub$t2,$t2,$t4
$t2 = 0

Clock Cycle 498:
add
add$t4,$t2,$t0
$t4 = 1

Clock Cycle 499:
lw
DRAM Request(Read) Issued for lw 1800 $t0 on Line 126

Clock Cycle 500:
$t0 -> 1, 
Started lw 1800 $t0 on Line 126
Completed 1/2
sub
sub$t2,$t3,$t1
$t2 = 3253

Clock Cycle 501:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 1800 $t0 on Line 126

Clock Cycle 502:
addi
addi$t0,$t0,2596
$t0 = 2596

Clock Cycle 503:
mul
mul$t4,$t2,$t3
$t4 = 10582009

Clock Cycle 504:
add
add$t4,$t2,$t2
$t4 = 6506

Clock Cycle 505:
addi
addi$t4,$t2,2668
$t4 = 5921

Clock Cycle 506:
sub
sub$t1,$t2,$t4
$t1 = -2668

Clock Cycle 507:
lw
DRAM Request(Read) Issued for lw 260 $t2 on Line 133

Clock Cycle 508:
$t2 -> 1, 
Started lw 260 $t2 on Line 133
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1480 $t4 on Line 134

Clock Cycle 509:
$t2 -> 1, $t4 -> 1, 
Completed 2/12

Clock Cycle 510:
$t2 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 511:
$t2 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 512:
$t2 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 513:
$t2 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 514:
$t2 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 515:
$t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 516:
$t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 517:
$t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 518:
$t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 519:
$t2 -> 1, $t4 -> 1, 
Completed 12/12
$t2 = 0
Finished Instruction lw 260 $t2 on Line 133

Clock Cycle 520:
$t4 -> 1, 
Started lw 1480 $t4 on Line 134
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
sub
sub$t2,$t0,$t3
$t2 = -657

Clock Cycle 521:
$t4 -> 1, 
Completed 2/12

Clock Cycle 522:
$t4 -> 1, 
Completed 3/12

Clock Cycle 523:
$t4 -> 1, 
Completed 4/12

Clock Cycle 524:
$t4 -> 1, 
Completed 5/12

Clock Cycle 525:
$t4 -> 1, 
Completed 6/12

Clock Cycle 526:
$t4 -> 1, 
Completed 7/12

Clock Cycle 527:
$t4 -> 1, 
Completed 8/12

Clock Cycle 528:
$t4 -> 1, 
Completed 9/12

Clock Cycle 529:
$t4 -> 1, 
Completed 10/12

Clock Cycle 530:
$t4 -> 1, 
Completed 11/12

Clock Cycle 531:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 1480 $t4 on Line 134

Clock Cycle 532:
addi
addi$t4,$t4,3340
$t4 = 3340

Clock Cycle 533:
slt
slt$t4,$t4,$t3
$t4 = 0

Clock Cycle 534:
add
add$t0,$t4,$t0
$t0 = 2596

Clock Cycle 535:
addi
addi$t4,$t0,3120
$t4 = 5716

Clock Cycle 536:
mul
mul$t2,$t4,$t3
$t2 = 18594148

Clock Cycle 537:
add
add$t4,$t0,$t0
$t4 = 5192

Clock Cycle 538:
add
add$t3,$t3,$t1
$t3 = 585

Clock Cycle 539:
mul
mul$t2,$t1,$t0
$t2 = -6926128

Clock Cycle 540:
sw
DRAM Request(Write) Issued for sw 148 -2668 on Line 144

Clock Cycle 541:

Started sw 148 -2668 on Line 144
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
add
add$t1,$t2,$t0
$t1 = -6923532

Clock Cycle 542:

Completed 2/12
sw
DRAM Request(Write) Issued for sw 828 585 on Line 146

Clock Cycle 543:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 2104 5192 on Line 147

Clock Cycle 544:

Completed 4/12
addi
addi$t0,$t3,2032
$t0 = 2617

Clock Cycle 545:

Completed 5/12
sw
DRAM Request(Write) Issued for sw 984 -6923532 on Line 149

Clock Cycle 546:

Completed 6/12
slt
slt$t1,$t1,$t4
$t1 = 1

Clock Cycle 547:

Completed 7/12
mul
mul$t2,$t1,$t3
$t2 = 585

Clock Cycle 548:

Completed 8/12
slt
slt$t2,$t2,$t4
$t2 = 1

Clock Cycle 549:

Completed 9/12
lw
DRAM Request(Read) Issued for lw 516 $t1 on Line 153

Clock Cycle 550:
$t1 -> 1, 
Completed 10/12

Clock Cycle 551:
$t1 -> 1, 
Completed 11/12

Clock Cycle 552:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 148 -2668 on Line 144

Clock Cycle 553:
$t1 -> 1, 
Started sw 828 585 on Line 146
Completed 1/2

Clock Cycle 554:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 828 585 on Line 146

Clock Cycle 555:
$t1 -> 1, 
Started sw 984 -6923532 on Line 149
Completed 1/2

Clock Cycle 556:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 984 -6923532 on Line 149

Clock Cycle 557:
$t1 -> 1, 
Started lw 516 $t1 on Line 153
Completed 1/2

Clock Cycle 558:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 516 $t1 on Line 153

Clock Cycle 559:

Started sw 2104 5192 on Line 147
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1384 0 on Line 154

Clock Cycle 560:

Completed 2/22
addi
addi$t3,$t0,3196
$t3 = 5813

Clock Cycle 561:

Completed 3/22
mul
mul$t4,$t2,$t0
$t4 = 2617

Clock Cycle 562:

Completed 4/22
slt
slt$t4,$t3,$t3
$t4 = 0

Clock Cycle 563:

Completed 5/22
sub
sub$t3,$t4,$t3
$t3 = -5813

Clock Cycle 564:

Completed 6/22
slt
slt$t2,$t0,$t3
$t2 = 0

Clock Cycle 565:

Completed 7/22
slt
slt$t4,$t3,$t2
$t4 = 1

Clock Cycle 566:

Completed 8/22
addi
addi$t1,$t1,3060
$t1 = 3060

Clock Cycle 567:

Completed 9/22
lw
DRAM Request(Read) Issued for lw 360 $t0 on Line 162

Clock Cycle 568:
$t0 -> 1, 
Completed 10/22
Memory at 148 = -2668
Memory at 828 = 585
Memory at 984 = -6923532

Clock Cycle 569:
$t0 -> 1, 
Completed 11/22

Clock Cycle 570:
$t0 -> 1, 
Completed 12/22

Clock Cycle 571:
$t0 -> 1, 
Completed 13/22

Clock Cycle 572:
$t0 -> 1, 
Completed 14/22

Clock Cycle 573:
$t0 -> 1, 
Completed 15/22

Clock Cycle 574:
$t0 -> 1, 
Completed 16/22

Clock Cycle 575:
$t0 -> 1, 
Completed 17/22

Clock Cycle 576:
$t0 -> 1, 
Completed 18/22

Clock Cycle 577:
$t0 -> 1, 
Completed 19/22

Clock Cycle 578:
$t0 -> 1, 
Completed 20/22

Clock Cycle 579:
$t0 -> 1, 
Completed 21/22

Clock Cycle 580:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 2104 5192 on Line 147

Clock Cycle 581:
$t0 -> 1, 
Started sw 1384 0 on Line 154
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 582:
$t0 -> 1, 
Completed 2/22

Clock Cycle 583:
$t0 -> 1, 
Completed 3/22

Clock Cycle 584:
$t0 -> 1, 
Completed 4/22

Clock Cycle 585:
$t0 -> 1, 
Completed 5/22

Clock Cycle 586:
$t0 -> 1, 
Completed 6/22

Clock Cycle 587:
$t0 -> 1, 
Completed 7/22

Clock Cycle 588:
$t0 -> 1, 
Completed 8/22

Clock Cycle 589:
$t0 -> 1, 
Completed 9/22

Clock Cycle 590:
$t0 -> 1, 
Completed 10/22
Memory at 2104 = 5192

Clock Cycle 591:
$t0 -> 1, 
Completed 11/22

Clock Cycle 592:
$t0 -> 1, 
Completed 12/22

Clock Cycle 593:
$t0 -> 1, 
Completed 13/22

Clock Cycle 594:
$t0 -> 1, 
Completed 14/22

Clock Cycle 595:
$t0 -> 1, 
Completed 15/22

Clock Cycle 596:
$t0 -> 1, 
Completed 16/22

Clock Cycle 597:
$t0 -> 1, 
Completed 17/22

Clock Cycle 598:
$t0 -> 1, 
Completed 18/22

Clock Cycle 599:
$t0 -> 1, 
Completed 19/22

Clock Cycle 600:
$t0 -> 1, 
Completed 20/22

Clock Cycle 601:
$t0 -> 1, 
Completed 21/22

Clock Cycle 602:
$t0 -> 1, 
Completed 22/22
Finished Instruction sw 1384 0 on Line 154

Clock Cycle 603:
$t0 -> 1, 
Started lw 360 $t0 on Line 162
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 604:
$t0 -> 1, 
Completed 2/22

Clock Cycle 605:
$t0 -> 1, 
Completed 3/22

Clock Cycle 606:
$t0 -> 1, 
Completed 4/22

Clock Cycle 607:
$t0 -> 1, 
Completed 5/22

Clock Cycle 608:
$t0 -> 1, 
Completed 6/22

Clock Cycle 609:
$t0 -> 1, 
Completed 7/22

Clock Cycle 610:
$t0 -> 1, 
Completed 8/22

Clock Cycle 611:
$t0 -> 1, 
Completed 9/22

Clock Cycle 612:
$t0 -> 1, 
Completed 10/22

Clock Cycle 613:
$t0 -> 1, 
Completed 11/22

Clock Cycle 614:
$t0 -> 1, 
Completed 12/22

Clock Cycle 615:
$t0 -> 1, 
Completed 13/22

Clock Cycle 616:
$t0 -> 1, 
Completed 14/22

Clock Cycle 617:
$t0 -> 1, 
Completed 15/22

Clock Cycle 618:
$t0 -> 1, 
Completed 16/22

Clock Cycle 619:
$t0 -> 1, 
Completed 17/22

Clock Cycle 620:
$t0 -> 1, 
Completed 18/22

Clock Cycle 621:
$t0 -> 1, 
Completed 19/22

Clock Cycle 622:
$t0 -> 1, 
Completed 20/22

Clock Cycle 623:
$t0 -> 1, 
Completed 21/22

Clock Cycle 624:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 360 $t0 on Line 162

Clock Cycle 625:
add
add$t0,$t2,$t3
$t0 = -5813

Clock Cycle 626:
sw
DRAM Request(Write) Issued for sw 1124 0 on Line 164

Clock Cycle 627:

Started sw 1124 0 on Line 164
Row 0 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
slt
slt$t0,$t0,$t2
$t0 = 1

Clock Cycle 628:

Completed 2/12
add
add$t1,$t2,$t3
$t1 = -5813

Clock Cycle 629:

Completed 3/12
mul
mul$t3,$t0,$t0
$t3 = 1

Clock Cycle 630:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 3440 $t2 on Line 168

Clock Cycle 631:
$t2 -> 1, 
Completed 5/12
addi
addi$t3,$t1,2008
$t3 = -3805

Clock Cycle 632:
$t2 -> 1, 
Completed 6/12

Clock Cycle 633:
$t2 -> 1, 
Completed 7/12

Clock Cycle 634:
$t2 -> 1, 
Completed 8/12

Clock Cycle 635:
$t2 -> 1, 
Completed 9/12

Clock Cycle 636:
$t2 -> 1, 
Completed 10/12

Clock Cycle 637:
$t2 -> 1, 
Completed 11/12

Clock Cycle 638:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 1124 0 on Line 164

Clock Cycle 639:
$t2 -> 1, 
Started lw 3440 $t2 on Line 168
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 640:
$t2 -> 1, 
Completed 2/22

Clock Cycle 641:
$t2 -> 1, 
Completed 3/22

Clock Cycle 642:
$t2 -> 1, 
Completed 4/22

Clock Cycle 643:
$t2 -> 1, 
Completed 5/22

Clock Cycle 644:
$t2 -> 1, 
Completed 6/22

Clock Cycle 645:
$t2 -> 1, 
Completed 7/22

Clock Cycle 646:
$t2 -> 1, 
Completed 8/22

Clock Cycle 647:
$t2 -> 1, 
Completed 9/22

Clock Cycle 648:
$t2 -> 1, 
Completed 10/22

Clock Cycle 649:
$t2 -> 1, 
Completed 11/22

Clock Cycle 650:
$t2 -> 1, 
Completed 12/22

Clock Cycle 651:
$t2 -> 1, 
Completed 13/22

Clock Cycle 652:
$t2 -> 1, 
Completed 14/22

Clock Cycle 653:
$t2 -> 1, 
Completed 15/22

Clock Cycle 654:
$t2 -> 1, 
Completed 16/22

Clock Cycle 655:
$t2 -> 1, 
Completed 17/22

Clock Cycle 656:
$t2 -> 1, 
Completed 18/22

Clock Cycle 657:
$t2 -> 1, 
Completed 19/22

Clock Cycle 658:
$t2 -> 1, 
Completed 20/22

Clock Cycle 659:
$t2 -> 1, 
Completed 21/22

Clock Cycle 660:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3440 $t2 on Line 168

Clock Cycle 661:
sw
DRAM Request(Write) Issued for sw 1748 0 on Line 170

Clock Cycle 662:

Started sw 1748 0 on Line 170
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
addi
addi$t1,$t0,3032
$t1 = 3033

Clock Cycle 663:

Completed 2/12
slt
slt$t2,$t0,$t0
$t2 = 0

Clock Cycle 664:

Completed 3/12
slt
slt$t4,$t1,$t0
$t4 = 0

Clock Cycle 665:

Completed 4/12
slt
slt$t1,$t0,$t4
$t1 = 0

Clock Cycle 666:

Completed 5/12
mul
mul$t0,$t3,$t3
$t0 = 14478025

Clock Cycle 667:

Completed 6/12
lw
DRAM Request(Read) Issued for lw 1004 $t3 on Line 176

Clock Cycle 668:
$t3 -> 1, 
Completed 7/12
mul
mul$t0,$t1,$t4
$t0 = 0

Clock Cycle 669:
$t3 -> 1, 
Completed 8/12

Clock Cycle 670:
$t3 -> 1, 
Completed 9/12

Clock Cycle 671:
$t3 -> 1, 
Completed 10/12

Clock Cycle 672:
$t3 -> 1, 
Completed 11/12

Clock Cycle 673:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 1748 0 on Line 170

Clock Cycle 674:
$t3 -> 1, 
Started lw 1004 $t3 on Line 176
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 675:
$t3 -> 1, 
Completed 2/22

Clock Cycle 676:
$t3 -> 1, 
Completed 3/22

Clock Cycle 677:
$t3 -> 1, 
Completed 4/22

Clock Cycle 678:
$t3 -> 1, 
Completed 5/22

Clock Cycle 679:
$t3 -> 1, 
Completed 6/22

Clock Cycle 680:
$t3 -> 1, 
Completed 7/22

Clock Cycle 681:
$t3 -> 1, 
Completed 8/22

Clock Cycle 682:
$t3 -> 1, 
Completed 9/22

Clock Cycle 683:
$t3 -> 1, 
Completed 10/22

Clock Cycle 684:
$t3 -> 1, 
Completed 11/22

Clock Cycle 685:
$t3 -> 1, 
Completed 12/22

Clock Cycle 686:
$t3 -> 1, 
Completed 13/22

Clock Cycle 687:
$t3 -> 1, 
Completed 14/22

Clock Cycle 688:
$t3 -> 1, 
Completed 15/22

Clock Cycle 689:
$t3 -> 1, 
Completed 16/22

Clock Cycle 690:
$t3 -> 1, 
Completed 17/22

Clock Cycle 691:
$t3 -> 1, 
Completed 18/22

Clock Cycle 692:
$t3 -> 1, 
Completed 19/22

Clock Cycle 693:
$t3 -> 1, 
Completed 20/22

Clock Cycle 694:
$t3 -> 1, 
Completed 21/22

Clock Cycle 695:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 1004 $t3 on Line 176

Clock Cycle 696:
add
add$t1,$t3,$t1
$t1 = 0

Clock Cycle 697:
sub
sub$t1,$t1,$t3
$t1 = 0

Clock Cycle 698:
sub
sub$t4,$t4,$t2
$t4 = 0

Clock Cycle 699:
lw
DRAM Request(Read) Issued for lw 3488 $t0 on Line 181

Clock Cycle 700:
$t0 -> 1, 
Started lw 3488 $t0 on Line 181
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 701:
$t0 -> 1, 
Completed 2/12

Clock Cycle 702:
$t0 -> 1, 
Completed 3/12

Clock Cycle 703:
$t0 -> 1, 
Completed 4/12

Clock Cycle 704:
$t0 -> 1, 
Completed 5/12

Clock Cycle 705:
$t0 -> 1, 
Completed 6/12

Clock Cycle 706:
$t0 -> 1, 
Completed 7/12

Clock Cycle 707:
$t0 -> 1, 
Completed 8/12

Clock Cycle 708:
$t0 -> 1, 
Completed 9/12

Clock Cycle 709:
$t0 -> 1, 
Completed 10/12

Clock Cycle 710:
$t0 -> 1, 
Completed 11/12

Clock Cycle 711:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 3488 $t0 on Line 181

Clock Cycle 712:
addi
addi$t0,$t1,0
$t0 = 0

Clock Cycle 713:
addi
addi$t4,$t4,1644
$t4 = 1644

Clock Cycle 714:
add
add$t3,$t3,$t1
$t3 = 0

Clock Cycle 715:
slt
slt$t3,$t4,$t0
$t3 = 0

Clock Cycle 716:
slt
slt$t3,$t3,$t0
$t3 = 0

Clock Cycle 717:
add
add$t0,$t4,$t1
$t0 = 1644

Clock Cycle 718:
sub
sub$t0,$t2,$t3
$t0 = 0

Clock Cycle 719:
add
add$t4,$t0,$t0
$t4 = 0

Clock Cycle 720:
sub
sub$t3,$t4,$t4
$t3 = 0

Clock Cycle 721:
sub
sub$t1,$t3,$t0
$t1 = 0

Clock Cycle 722:
sub
sub$t1,$t4,$t2
$t1 = 0

Clock Cycle 723:
slt
slt$t3,$t4,$t4
$t3 = 0

Clock Cycle 724:
mul
mul$t2,$t4,$t0
$t2 = 0

Clock Cycle 725:
add
add$t4,$t4,$t3
$t4 = 0

Clock Cycle 726:
slt
slt$t4,$t0,$t0
$t4 = 0

Clock Cycle 727:
sw
DRAM Request(Write) Issued for sw 1988 0 on Line 197

Clock Cycle 728:

Started sw 1988 0 on Line 197
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
slt
slt$t0,$t4,$t2
$t0 = 0

Clock Cycle 729:

Completed 2/12
sub
sub$t3,$t2,$t2
$t3 = 0

Clock Cycle 730:

Completed 3/12
sw
DRAM Request(Write) Issued for sw 788 0 on Line 200

Clock Cycle 731:

Completed 4/12
add
add$t2,$t3,$t1
$t2 = 0

Clock Cycle 732:

Completed 5/12
add
add$t4,$t1,$t1
$t4 = 0

Clock Cycle 733:

Completed 6/12
lw
DRAM Request(Read) Issued for lw 236 $t0 on Line 203

Clock Cycle 734:
$t0 -> 1, 
Completed 7/12
lw
DRAM Request(Read) Issued for lw 868 $t3 on Line 204

Clock Cycle 735:
$t0 -> 1, $t3 -> 1, 
Completed 8/12

Clock Cycle 736:
$t0 -> 1, $t3 -> 1, 
Completed 9/12

Clock Cycle 737:
$t0 -> 1, $t3 -> 1, 
Completed 10/12

Clock Cycle 738:
$t0 -> 1, $t3 -> 1, 
Completed 11/12

Clock Cycle 739:
$t0 -> 1, $t3 -> 1, 
Completed 12/12
Finished Instruction sw 1988 0 on Line 197

Clock Cycle 740:
$t0 -> 1, $t3 -> 1, 
Started sw 788 0 on Line 200
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 741:
$t0 -> 1, $t3 -> 1, 
Completed 2/22

Clock Cycle 742:
$t0 -> 1, $t3 -> 1, 
Completed 3/22

Clock Cycle 743:
$t0 -> 1, $t3 -> 1, 
Completed 4/22

Clock Cycle 744:
$t0 -> 1, $t3 -> 1, 
Completed 5/22

Clock Cycle 745:
$t0 -> 1, $t3 -> 1, 
Completed 6/22

Clock Cycle 746:
$t0 -> 1, $t3 -> 1, 
Completed 7/22

Clock Cycle 747:
$t0 -> 1, $t3 -> 1, 
Completed 8/22

Clock Cycle 748:
$t0 -> 1, $t3 -> 1, 
Completed 9/22

Clock Cycle 749:
$t0 -> 1, $t3 -> 1, 
Completed 10/22

Clock Cycle 750:
$t0 -> 1, $t3 -> 1, 
Completed 11/22

Clock Cycle 751:
$t0 -> 1, $t3 -> 1, 
Completed 12/22

Clock Cycle 752:
$t0 -> 1, $t3 -> 1, 
Completed 13/22

Clock Cycle 753:
$t0 -> 1, $t3 -> 1, 
Completed 14/22

Clock Cycle 754:
$t0 -> 1, $t3 -> 1, 
Completed 15/22

Clock Cycle 755:
$t0 -> 1, $t3 -> 1, 
Completed 16/22

Clock Cycle 756:
$t0 -> 1, $t3 -> 1, 
Completed 17/22

Clock Cycle 757:
$t0 -> 1, $t3 -> 1, 
Completed 18/22

Clock Cycle 758:
$t0 -> 1, $t3 -> 1, 
Completed 19/22

Clock Cycle 759:
$t0 -> 1, $t3 -> 1, 
Completed 20/22

Clock Cycle 760:
$t0 -> 1, $t3 -> 1, 
Completed 21/22

Clock Cycle 761:
$t0 -> 1, $t3 -> 1, 
Completed 22/22
Finished Instruction sw 788 0 on Line 200

Clock Cycle 762:
$t0 -> 1, $t3 -> 1, 
Started lw 236 $t0 on Line 203
Completed 1/2

Clock Cycle 763:
$t0 -> 1, $t3 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 236 $t0 on Line 203

Clock Cycle 764:
$t3 -> 1, 
Started lw 868 $t3 on Line 204
Completed 1/2

Clock Cycle 765:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 868 $t3 on Line 204

Clock Cycle 766:
sw
DRAM Request(Write) Issued for sw 2952 0 on Line 205

Clock Cycle 767:

Started sw 2952 0 on Line 205
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sub
sub$t2,$t4,$t1
$t2 = 0

Clock Cycle 768:

Completed 2/22
addi
addi$t2,$t0,1500
$t2 = 1500

Clock Cycle 769:

Completed 3/22
add
add$t0,$t3,$t0
$t0 = 0

Clock Cycle 770:

Completed 4/22
mul
mul$t2,$t1,$t4
$t2 = 0

Clock Cycle 771:

Completed 5/22
addi
addi$t1,$t3,1704
$t1 = 1704

Clock Cycle 772:

Completed 6/22
sub
sub$t3,$t0,$t1
$t3 = -1704

Clock Cycle 773:

Completed 7/22
addi
addi$t4,$t1,1852
$t4 = 3556

Clock Cycle 774:

Completed 8/22
slt
slt$t1,$t0,$t2
$t1 = 0

Clock Cycle 775:

Completed 9/22
sub
sub$t1,$t3,$t3
$t1 = 0

Clock Cycle 776:

Completed 10/22
sw
DRAM Request(Write) Issued for sw 916 0 on Line 215

Clock Cycle 777:

Completed 11/22
sw
DRAM Request(Write) Issued for sw 2888 3556 on Line 216

Clock Cycle 778:

Completed 12/22
sub
sub$t0,$t1,$t1
$t0 = 0

Clock Cycle 779:

Completed 13/22
add
add$t3,$t1,$t3
$t3 = -1704

Clock Cycle 780:

Completed 14/22
sub
sub$t1,$t2,$t4
$t1 = -3556

Clock Cycle 781:

Completed 15/22
sw
DRAM Request(Write) Issued for sw 2108 -1704 on Line 220

Clock Cycle 782:

Completed 16/22
sub
sub$t1,$t4,$t4
$t1 = 0

Clock Cycle 783:

Completed 17/22
addi
addi$t0,$t3,3216
$t0 = 1512

Clock Cycle 784:

Completed 18/22
lw
DRAM Request(Read) Issued for lw 2340 $t4 on Line 223

Clock Cycle 785:
$t4 -> 1, 
Completed 19/22
sub
sub$t3,$t1,$t0
$t3 = -1512

Clock Cycle 786:
$t4 -> 1, 
Completed 20/22
lw
DRAM Request(Read) Issued for lw 2312 $t3 on Line 225

Clock Cycle 787:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 788:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 2952 0 on Line 205

Clock Cycle 789:
$t3 -> 1, $t4 -> 1, 
Started sw 2888 3556 on Line 216
Completed 1/2

Clock Cycle 790:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2888 3556 on Line 216

Clock Cycle 791:
$t3 -> 1, $t4 -> 1, 
Started sw 2108 -1704 on Line 220
Completed 1/2

Clock Cycle 792:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 2108 -1704 on Line 220

Clock Cycle 793:
$t3 -> 1, $t4 -> 1, 
Started lw 2340 $t4 on Line 223
Completed 1/2

Clock Cycle 794:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2340 $t4 on Line 223

Clock Cycle 795:
$t3 -> 1, 
Started lw 2312 $t3 on Line 225
Completed 1/2

Clock Cycle 796:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2312 $t3 on Line 225

Clock Cycle 797:

Started sw 916 0 on Line 215
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
add
add$t3,$t2,$t3
$t3 = 0

Clock Cycle 798:

Completed 2/22
slt
slt$t2,$t4,$t4
$t2 = 0

Clock Cycle 799:

Completed 3/22
mul
mul$t1,$t1,$t2
$t1 = 0

Clock Cycle 800:

Completed 4/22
slt
slt$t0,$t3,$t3
$t0 = 0

Clock Cycle 801:

Completed 5/22
sub
sub$t2,$t4,$t2
$t2 = 0

Clock Cycle 802:

Completed 6/22
add
add$t4,$t1,$t0
$t4 = 0

Clock Cycle 803:

Completed 7/22
sw
DRAM Request(Write) Issued for sw 3016 0 on Line 232

Clock Cycle 804:

Completed 8/22
addi
addi$t3,$t2,2340
$t3 = 2340

Clock Cycle 805:

Completed 9/22
slt
slt$t1,$t4,$t4
$t1 = 0

Clock Cycle 806:

Completed 10/22
Memory at 2108 = -1704
Memory at 2888 = 3556
lw
DRAM Request(Read) Issued for lw 2868 $t4 on Line 235

Clock Cycle 807:
$t4 -> 1, 
Completed 11/22

Clock Cycle 808:
$t4 -> 1, 
Completed 12/22

Clock Cycle 809:
$t4 -> 1, 
Completed 13/22

Clock Cycle 810:
$t4 -> 1, 
Completed 14/22

Clock Cycle 811:
$t4 -> 1, 
Completed 15/22

Clock Cycle 812:
$t4 -> 1, 
Completed 16/22

Clock Cycle 813:
$t4 -> 1, 
Completed 17/22

Clock Cycle 814:
$t4 -> 1, 
Completed 18/22

Clock Cycle 815:
$t4 -> 1, 
Completed 19/22

Clock Cycle 816:
$t4 -> 1, 
Completed 20/22

Clock Cycle 817:
$t4 -> 1, 
Completed 21/22

Clock Cycle 818:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 916 0 on Line 215

Clock Cycle 819:
$t4 -> 1, 
Started sw 3016 0 on Line 232
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 820:
$t4 -> 1, 
Completed 2/22

Clock Cycle 821:
$t4 -> 1, 
Completed 3/22

Clock Cycle 822:
$t4 -> 1, 
Completed 4/22

Clock Cycle 823:
$t4 -> 1, 
Completed 5/22

Clock Cycle 824:
$t4 -> 1, 
Completed 6/22

Clock Cycle 825:
$t4 -> 1, 
Completed 7/22

Clock Cycle 826:
$t4 -> 1, 
Completed 8/22

Clock Cycle 827:
$t4 -> 1, 
Completed 9/22

Clock Cycle 828:
$t4 -> 1, 
Completed 10/22

Clock Cycle 829:
$t4 -> 1, 
Completed 11/22

Clock Cycle 830:
$t4 -> 1, 
Completed 12/22

Clock Cycle 831:
$t4 -> 1, 
Completed 13/22

Clock Cycle 832:
$t4 -> 1, 
Completed 14/22

Clock Cycle 833:
$t4 -> 1, 
Completed 15/22

Clock Cycle 834:
$t4 -> 1, 
Completed 16/22

Clock Cycle 835:
$t4 -> 1, 
Completed 17/22

Clock Cycle 836:
$t4 -> 1, 
Completed 18/22

Clock Cycle 837:
$t4 -> 1, 
Completed 19/22

Clock Cycle 838:
$t4 -> 1, 
Completed 20/22

Clock Cycle 839:
$t4 -> 1, 
Completed 21/22

Clock Cycle 840:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 3016 0 on Line 232

Clock Cycle 841:
$t4 -> 1, 
Started lw 2868 $t4 on Line 235
Completed 1/2

Clock Cycle 842:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 2868 $t4 on Line 235

Clock Cycle 843:
add
add$t4,$t4,$t2
$t4 = 0

Clock Cycle 844:
sub
sub$t0,$t2,$t1
$t0 = 0

Clock Cycle 845:
add
add$t4,$t1,$t2
$t4 = 0

Clock Cycle 846:
sw
DRAM Request(Write) Issued for sw 2308 0 on Line 239

Clock Cycle 847:

Started sw 2308 0 on Line 239
Completed 1/2
addi
addi$t0,$t1,2596
$t0 = 2596

Clock Cycle 848:

Completed 2/2
Finished Instruction sw 2308 0 on Line 239
slt
slt$t3,$t0,$t3
$t3 = 0

Clock Cycle 849:
sw
DRAM Request(Write) Issued for sw 1764 0 on Line 242

Clock Cycle 850:

Started sw 1764 0 on Line 242
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1380 2596 on Line 243

Clock Cycle 851:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 3720 $t4 on Line 244

Clock Cycle 852:
$t4 -> 1, 
Completed 3/22

Clock Cycle 853:
$t4 -> 1, 
Completed 4/22

Clock Cycle 854:
$t4 -> 1, 
Completed 5/22

Clock Cycle 855:
$t4 -> 1, 
Completed 6/22

Clock Cycle 856:
$t4 -> 1, 
Completed 7/22

Clock Cycle 857:
$t4 -> 1, 
Completed 8/22

Clock Cycle 858:
$t4 -> 1, 
Completed 9/22

Clock Cycle 859:
$t4 -> 1, 
Completed 10/22

Clock Cycle 860:
$t4 -> 1, 
Completed 11/22

Clock Cycle 861:
$t4 -> 1, 
Completed 12/22

Clock Cycle 862:
$t4 -> 1, 
Completed 13/22

Clock Cycle 863:
$t4 -> 1, 
Completed 14/22

Clock Cycle 864:
$t4 -> 1, 
Completed 15/22

Clock Cycle 865:
$t4 -> 1, 
Completed 16/22

Clock Cycle 866:
$t4 -> 1, 
Completed 17/22

Clock Cycle 867:
$t4 -> 1, 
Completed 18/22

Clock Cycle 868:
$t4 -> 1, 
Completed 19/22

Clock Cycle 869:
$t4 -> 1, 
Completed 20/22

Clock Cycle 870:
$t4 -> 1, 
Completed 21/22

Clock Cycle 871:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 1764 0 on Line 242

Clock Cycle 872:
$t4 -> 1, 
Started sw 1380 2596 on Line 243
Completed 1/2

Clock Cycle 873:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 1380 2596 on Line 243

Clock Cycle 874:
$t4 -> 1, 
Started lw 3720 $t4 on Line 244
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 875:
$t4 -> 1, 
Completed 2/22

Clock Cycle 876:
$t4 -> 1, 
Completed 3/22

Clock Cycle 877:
$t4 -> 1, 
Completed 4/22

Clock Cycle 878:
$t4 -> 1, 
Completed 5/22

Clock Cycle 879:
$t4 -> 1, 
Completed 6/22

Clock Cycle 880:
$t4 -> 1, 
Completed 7/22

Clock Cycle 881:
$t4 -> 1, 
Completed 8/22

Clock Cycle 882:
$t4 -> 1, 
Completed 9/22

Clock Cycle 883:
$t4 -> 1, 
Completed 10/22
Memory at 1380 = 2596

Clock Cycle 884:
$t4 -> 1, 
Completed 11/22

Clock Cycle 885:
$t4 -> 1, 
Completed 12/22

Clock Cycle 886:
$t4 -> 1, 
Completed 13/22

Clock Cycle 887:
$t4 -> 1, 
Completed 14/22

Clock Cycle 888:
$t4 -> 1, 
Completed 15/22

Clock Cycle 889:
$t4 -> 1, 
Completed 16/22

Clock Cycle 890:
$t4 -> 1, 
Completed 17/22

Clock Cycle 891:
$t4 -> 1, 
Completed 18/22

Clock Cycle 892:
$t4 -> 1, 
Completed 19/22

Clock Cycle 893:
$t4 -> 1, 
Completed 20/22

Clock Cycle 894:
$t4 -> 1, 
Completed 21/22

Clock Cycle 895:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 3720 $t4 on Line 244

Clock Cycle 896:
lw
DRAM Request(Read) Issued for lw 2868 $t4 on Line 245

Clock Cycle 897:
$t4 -> 1, 
Started lw 2868 $t4 on Line 245
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 898:
$t4 -> 1, 
Completed 2/12

Clock Cycle 899:
$t4 -> 1, 
Completed 3/12

Clock Cycle 900:
$t4 -> 1, 
Completed 4/12

Clock Cycle 901:
$t4 -> 1, 
Completed 5/12

Clock Cycle 902:
$t4 -> 1, 
Completed 6/12

Clock Cycle 903:
$t4 -> 1, 
Completed 7/12

Clock Cycle 904:
$t4 -> 1, 
Completed 8/12

Clock Cycle 905:
$t4 -> 1, 
Completed 9/12

Clock Cycle 906:
$t4 -> 1, 
Completed 10/12

Clock Cycle 907:
$t4 -> 1, 
Completed 11/12

Clock Cycle 908:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 2868 $t4 on Line 245

Clock Cycle 909:
lw
DRAM Request(Read) Issued for lw 804 $t4 on Line 246

Clock Cycle 910:
$t4 -> 1, 
Started lw 804 $t4 on Line 246
Row 2 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
slt
slt$t2,$t2,$t1
$t2 = 0

Clock Cycle 911:
$t4 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 3956 $t0 on Line 248

Clock Cycle 912:
$t0 -> 1, $t4 -> 1, 
Completed 3/12
add
add$t2,$t1,$t3
$t2 = 0

Clock Cycle 913:
$t0 -> 1, $t4 -> 1, 
Completed 4/12
lw
DRAM Request(Read) Issued for lw 3264 $t1 on Line 250

Clock Cycle 914:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 915:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 916:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 917:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 918:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 919:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 920:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 921:
$t0 -> 1, $t1 -> 1, $t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 804 $t4 on Line 246

Clock Cycle 922:
$t0 -> 1, $t1 -> 1, 
Started lw 3956 $t0 on Line 248
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12

Clock Cycle 923:
$t0 -> 1, $t1 -> 1, 
Completed 2/12

Clock Cycle 924:
$t0 -> 1, $t1 -> 1, 
Completed 3/12

Clock Cycle 925:
$t0 -> 1, $t1 -> 1, 
Completed 4/12

Clock Cycle 926:
$t0 -> 1, $t1 -> 1, 
Completed 5/12

Clock Cycle 927:
$t0 -> 1, $t1 -> 1, 
Completed 6/12

Clock Cycle 928:
$t0 -> 1, $t1 -> 1, 
Completed 7/12

Clock Cycle 929:
$t0 -> 1, $t1 -> 1, 
Completed 8/12

Clock Cycle 930:
$t0 -> 1, $t1 -> 1, 
Completed 9/12

Clock Cycle 931:
$t0 -> 1, $t1 -> 1, 
Completed 10/12

Clock Cycle 932:
$t0 -> 1, $t1 -> 1, 
Completed 11/12

Clock Cycle 933:
$t0 -> 1, $t1 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 3956 $t0 on Line 248

Clock Cycle 934:
$t1 -> 1, 
Started lw 3264 $t1 on Line 250
Completed 1/2

Clock Cycle 935:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3264 $t1 on Line 250

Clock Cycle 936:
sub
sub$t1,$t1,$t4
$t1 = 0

Clock Cycle 937:
sw
DRAM Request(Write) Issued for sw 2296 0 on Line 252

Clock Cycle 938:

Started sw 2296 0 on Line 252
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
addi
addi$t3,$t1,2120
$t3 = 2120

Clock Cycle 939:

Completed 2/12
mul
mul$t0,$t4,$t0
$t0 = 0

Clock Cycle 940:

Completed 3/12
add
add$t3,$t0,$t1
$t3 = 0

Clock Cycle 941:

Completed 4/12
lw
DRAM Request(Read) Issued for lw 3040 $t0 on Line 256

Clock Cycle 942:
$t0 -> 1, 
Completed 5/12
addi
addi$t2,$t3,2444
$t2 = 2444

Clock Cycle 943:
$t0 -> 1, 
Completed 6/12
mul
mul$t4,$t4,$t4
$t4 = 0

Clock Cycle 944:
$t0 -> 1, 
Completed 7/12
add
add$t1,$t4,$t2
$t1 = 2444

Clock Cycle 945:
$t0 -> 1, 
Completed 8/12
slt
slt$t2,$t2,$t3
$t2 = 0

Clock Cycle 946:
$t0 -> 1, 
Completed 9/12

Clock Cycle 947:
$t0 -> 1, 
Completed 10/12

Clock Cycle 948:
$t0 -> 1, 
Completed 11/12

Clock Cycle 949:
$t0 -> 1, 
Completed 12/12
Finished Instruction sw 2296 0 on Line 252

Clock Cycle 950:
$t0 -> 1, 
Started lw 3040 $t0 on Line 256
Completed 1/2

Clock Cycle 951:
$t0 -> 1, 
Completed 2/2
$t0 = 0
Finished Instruction lw 3040 $t0 on Line 256

Clock Cycle 952:
slt
slt$t1,$t1,$t0
$t1 = 0

Clock Cycle 953:
sub
sub$t4,$t3,$t3
$t4 = 0

Clock Cycle 954:
mul
mul$t3,$t1,$t4
$t3 = 0

Clock Cycle 955:
mul
mul$t1,$t4,$t3
$t1 = 0

Clock Cycle 956:
mul
mul$t1,$t4,$t1
$t1 = 0

Clock Cycle 957:
slt
slt$t1,$t2,$t1
$t1 = 0

Clock Cycle 958:
addi
addi$t0,$t0,464
$t0 = 464

Clock Cycle 959:
addi
addi$t0,$t2,2632
$t0 = 2632

Clock Cycle 960:
lw
DRAM Request(Read) Issued for lw 3128 $t0 on Line 269

Clock Cycle 961:
$t0 -> 1, 
Started lw 3128 $t0 on Line 269
Row 2 will be copied back to DRAM and Row 3 will be activated
Completed 1/22
addi
addi$t3,$t1,876
$t3 = 876

Clock Cycle 962:
$t0 -> 1, 
Completed 2/22
add
add$t4,$t3,$t3
$t4 = 1752

Clock Cycle 963:
$t0 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 3360 $t4 on Line 272

Clock Cycle 964:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 965:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 966:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 967:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 968:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 969:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 970:
$t0 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 971:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 972:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 973:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 974:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 975:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 976:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 977:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 978:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 979:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 980:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 981:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 982:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 3128 $t0 on Line 269

Clock Cycle 983:
$t4 -> 1, 
Started lw 3360 $t4 on Line 272
Completed 1/2

Clock Cycle 984:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 3360 $t4 on Line 272

Clock Cycle 985:
add
add$t1,$t0,$t4
$t1 = 0

Clock Cycle 986:
mul
mul$t4,$t3,$t1
$t4 = 0

Clock Cycle 987:
sw
DRAM Request(Write) Issued for sw 1472 0 on Line 275

Clock Cycle 988:

Started sw 1472 0 on Line 275
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
mul
mul$t1,$t1,$t1
$t1 = 0

Clock Cycle 989:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 760 $t1 on Line 277

Clock Cycle 990:
$t1 -> 1, 
Completed 3/12
sub
sub$t3,$t4,$t3
$t3 = -876

Clock Cycle 991:
$t1 -> 1, 
Completed 4/12

Clock Cycle 992:
$t1 -> 1, 
Completed 5/12

Clock Cycle 993:
$t1 -> 1, 
Completed 6/12

Clock Cycle 994:
$t1 -> 1, 
Completed 7/12

Clock Cycle 995:
$t1 -> 1, 
Completed 8/12

Clock Cycle 996:
$t1 -> 1, 
Completed 9/12

Clock Cycle 997:
$t1 -> 1, 
Completed 10/12

Clock Cycle 998:
$t1 -> 1, 
Completed 11/12

Clock Cycle 999:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 1472 0 on Line 275

Clock Cycle 1000:
$t1 -> 1, 
Started lw 760 $t1 on Line 277
Row 1 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1001:
$t1 -> 1, 
Completed 2/22

Clock Cycle 1002:
$t1 -> 1, 
Completed 3/22

Clock Cycle 1003:
$t1 -> 1, 
Completed 4/22

Clock Cycle 1004:
$t1 -> 1, 
Completed 5/22

Clock Cycle 1005:
$t1 -> 1, 
Completed 6/22

Clock Cycle 1006:
$t1 -> 1, 
Completed 7/22

Clock Cycle 1007:
$t1 -> 1, 
Completed 8/22

Clock Cycle 1008:
$t1 -> 1, 
Completed 9/22

Clock Cycle 1009:
$t1 -> 1, 
Completed 10/22

Clock Cycle 1010:
$t1 -> 1, 
Completed 11/22

Clock Cycle 1011:
$t1 -> 1, 
Completed 12/22

Clock Cycle 1012:
$t1 -> 1, 
Completed 13/22

Clock Cycle 1013:
$t1 -> 1, 
Completed 14/22

Clock Cycle 1014:
$t1 -> 1, 
Completed 15/22

Clock Cycle 1015:
$t1 -> 1, 
Completed 16/22

Clock Cycle 1016:
$t1 -> 1, 
Completed 17/22

Clock Cycle 1017:
$t1 -> 1, 
Completed 18/22

Clock Cycle 1018:
$t1 -> 1, 
Completed 19/22

Clock Cycle 1019:
$t1 -> 1, 
Completed 20/22

Clock Cycle 1020:
$t1 -> 1, 
Completed 21/22

Clock Cycle 1021:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 760 $t1 on Line 277

Clock Cycle 1022:
mul
mul$t3,$t4,$t1
$t3 = 0

Clock Cycle 1023:
sub
sub$t0,$t4,$t0
$t0 = 0

Clock Cycle 1024:
lw
DRAM Request(Read) Issued for lw 3360 $t1 on Line 281

Clock Cycle 1025:
$t1 -> 1, 
Started lw 3360 $t1 on Line 281
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 3800 0 on Line 282

Clock Cycle 1026:
$t1 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 2196 0 on Line 283

Clock Cycle 1027:
$t1 -> 1, 
Completed 3/12

Clock Cycle 1028:
$t1 -> 1, 
Completed 4/12

Clock Cycle 1029:
$t1 -> 1, 
Completed 5/12

Clock Cycle 1030:
$t1 -> 1, 
Completed 6/12

Clock Cycle 1031:
$t1 -> 1, 
Completed 7/12

Clock Cycle 1032:
$t1 -> 1, 
Completed 8/12

Clock Cycle 1033:
$t1 -> 1, 
Completed 9/12

Clock Cycle 1034:
$t1 -> 1, 
Completed 10/12

Clock Cycle 1035:
$t1 -> 1, 
Completed 11/12

Clock Cycle 1036:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 3360 $t1 on Line 281

Clock Cycle 1037:

Started sw 3800 0 on Line 282
Completed 1/2
sub
sub$t1,$t1,$t3
$t1 = 0

Clock Cycle 1038:

Completed 2/2
Finished Instruction sw 3800 0 on Line 282
sub
sub$t3,$t1,$t0
$t3 = 0

Clock Cycle 1039:

Started sw 2196 0 on Line 283
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t2,$t0,692
$t2 = 692

Clock Cycle 1040:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 852 $t3 on Line 287

Clock Cycle 1041:
$t3 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 3152 0 on Line 288

Clock Cycle 1042:
$t3 -> 1, 
Completed 4/22

Clock Cycle 1043:
$t3 -> 1, 
Completed 5/22

Clock Cycle 1044:
$t3 -> 1, 
Completed 6/22

Clock Cycle 1045:
$t3 -> 1, 
Completed 7/22

Clock Cycle 1046:
$t3 -> 1, 
Completed 8/22

Clock Cycle 1047:
$t3 -> 1, 
Completed 9/22

Clock Cycle 1048:
$t3 -> 1, 
Completed 10/22

Clock Cycle 1049:
$t3 -> 1, 
Completed 11/22

Clock Cycle 1050:
$t3 -> 1, 
Completed 12/22

Clock Cycle 1051:
$t3 -> 1, 
Completed 13/22

Clock Cycle 1052:
$t3 -> 1, 
Completed 14/22

Clock Cycle 1053:
$t3 -> 1, 
Completed 15/22

Clock Cycle 1054:
$t3 -> 1, 
Completed 16/22

Clock Cycle 1055:
$t3 -> 1, 
Completed 17/22

Clock Cycle 1056:
$t3 -> 1, 
Completed 18/22

Clock Cycle 1057:
$t3 -> 1, 
Completed 19/22

Clock Cycle 1058:
$t3 -> 1, 
Completed 20/22

Clock Cycle 1059:
$t3 -> 1, 
Completed 21/22

Clock Cycle 1060:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 2196 0 on Line 283

Clock Cycle 1061:
$t3 -> 1, 
Started lw 852 $t3 on Line 287
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1062:
$t3 -> 1, 
Completed 2/22

Clock Cycle 1063:
$t3 -> 1, 
Completed 3/22

Clock Cycle 1064:
$t3 -> 1, 
Completed 4/22

Clock Cycle 1065:
$t3 -> 1, 
Completed 5/22

Clock Cycle 1066:
$t3 -> 1, 
Completed 6/22

Clock Cycle 1067:
$t3 -> 1, 
Completed 7/22

Clock Cycle 1068:
$t3 -> 1, 
Completed 8/22

Clock Cycle 1069:
$t3 -> 1, 
Completed 9/22

Clock Cycle 1070:
$t3 -> 1, 
Completed 10/22

Clock Cycle 1071:
$t3 -> 1, 
Completed 11/22

Clock Cycle 1072:
$t3 -> 1, 
Completed 12/22

Clock Cycle 1073:
$t3 -> 1, 
Completed 13/22

Clock Cycle 1074:
$t3 -> 1, 
Completed 14/22

Clock Cycle 1075:
$t3 -> 1, 
Completed 15/22

Clock Cycle 1076:
$t3 -> 1, 
Completed 16/22

Clock Cycle 1077:
$t3 -> 1, 
Completed 17/22

Clock Cycle 1078:
$t3 -> 1, 
Completed 18/22

Clock Cycle 1079:
$t3 -> 1, 
Completed 19/22

Clock Cycle 1080:
$t3 -> 1, 
Completed 20/22

Clock Cycle 1081:
$t3 -> 1, 
Completed 21/22

Clock Cycle 1082:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 852 $t3 on Line 287

Clock Cycle 1083:

Started sw 3152 0 on Line 288
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
slt
slt$t0,$t3,$t4
$t0 = 0

Clock Cycle 1084:

Completed 2/12
add
add$t4,$t1,$t1
$t4 = 0

Clock Cycle 1085:

Completed 3/12
sub
sub$t4,$t2,$t2
$t4 = 0

Clock Cycle 1086:

Completed 4/12
addi
addi$t2,$t4,3320
$t2 = 3320

Clock Cycle 1087:

Completed 5/12
lw
DRAM Request(Read) Issued for lw 928 $t1 on Line 293

Clock Cycle 1088:
$t1 -> 1, 
Completed 6/12

Clock Cycle 1089:
$t1 -> 1, 
Completed 7/12

Clock Cycle 1090:
$t1 -> 1, 
Completed 8/12

Clock Cycle 1091:
$t1 -> 1, 
Completed 9/12

Clock Cycle 1092:
$t1 -> 1, 
Completed 10/12

Clock Cycle 1093:
$t1 -> 1, 
Completed 11/12

Clock Cycle 1094:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 3152 0 on Line 288

Clock Cycle 1095:
$t1 -> 1, 
Started lw 928 $t1 on Line 293
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1096:
$t1 -> 1, 
Completed 2/22

Clock Cycle 1097:
$t1 -> 1, 
Completed 3/22

Clock Cycle 1098:
$t1 -> 1, 
Completed 4/22

Clock Cycle 1099:
$t1 -> 1, 
Completed 5/22

Clock Cycle 1100:
$t1 -> 1, 
Completed 6/22

Clock Cycle 1101:
$t1 -> 1, 
Completed 7/22

Clock Cycle 1102:
$t1 -> 1, 
Completed 8/22

Clock Cycle 1103:
$t1 -> 1, 
Completed 9/22

Clock Cycle 1104:
$t1 -> 1, 
Completed 10/22

Clock Cycle 1105:
$t1 -> 1, 
Completed 11/22

Clock Cycle 1106:
$t1 -> 1, 
Completed 12/22

Clock Cycle 1107:
$t1 -> 1, 
Completed 13/22

Clock Cycle 1108:
$t1 -> 1, 
Completed 14/22

Clock Cycle 1109:
$t1 -> 1, 
Completed 15/22

Clock Cycle 1110:
$t1 -> 1, 
Completed 16/22

Clock Cycle 1111:
$t1 -> 1, 
Completed 17/22

Clock Cycle 1112:
$t1 -> 1, 
Completed 18/22

Clock Cycle 1113:
$t1 -> 1, 
Completed 19/22

Clock Cycle 1114:
$t1 -> 1, 
Completed 20/22

Clock Cycle 1115:
$t1 -> 1, 
Completed 21/22

Clock Cycle 1116:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 928 $t1 on Line 293

Clock Cycle 1117:
slt
slt$t1,$t2,$t0
$t1 = 0

Clock Cycle 1118:
add
add$t2,$t4,$t4
$t2 = 0

Clock Cycle 1119:
slt
slt$t2,$t0,$t4
$t2 = 0

Clock Cycle 1120:
mul
mul$t3,$t0,$t3
$t3 = 0

Clock Cycle 1121:
mul
mul$t1,$t4,$t0
$t1 = 0

Clock Cycle 1122:
add
add$t3,$t1,$t1
$t3 = 0

Clock Cycle 1123:
sw
DRAM Request(Write) Issued for sw 3376 0 on Line 300

Clock Cycle 1124:

Started sw 3376 0 on Line 300
Row 0 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 992 0 on Line 301

Clock Cycle 1125:

Completed 2/12
sub
sub$t3,$t3,$t2
$t3 = 0

Clock Cycle 1126:

Completed 3/12
mul
mul$t1,$t4,$t3
$t1 = 0

Clock Cycle 1127:

Completed 4/12
slt
slt$t1,$t1,$t1
$t1 = 0

Clock Cycle 1128:

Completed 5/12
sw
DRAM Request(Write) Issued for sw 1252 0 on Line 305

Clock Cycle 1129:

Completed 6/12
mul
mul$t0,$t2,$t4
$t0 = 0

Clock Cycle 1130:

Completed 7/12
sub
sub$t1,$t0,$t0
$t1 = 0

Clock Cycle 1131:

Completed 8/12
mul
mul$t3,$t1,$t1
$t3 = 0

Clock Cycle 1132:

Completed 9/12
add
add$t4,$t4,$t0
$t4 = 0

Clock Cycle 1133:

Completed 10/12
sw
DRAM Request(Write) Issued for sw 2028 0 on Line 310

Clock Cycle 1134:

Completed 11/12
sw
DRAM Request(Write) Issued for sw 3268 0 on Line 311

Clock Cycle 1135:

Completed 12/12
Finished Instruction sw 3376 0 on Line 300
mul
mul$t0,$t2,$t0
$t0 = 0

Clock Cycle 1136:

Started sw 3268 0 on Line 311
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1240 $t3 on Line 313

Clock Cycle 1137:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 3268 0 on Line 311

Clock Cycle 1138:
$t3 -> 1, 
Started sw 992 0 on Line 301
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1139:
$t3 -> 1, 
Completed 2/22

Clock Cycle 1140:
$t3 -> 1, 
Completed 3/22

Clock Cycle 1141:
$t3 -> 1, 
Completed 4/22

Clock Cycle 1142:
$t3 -> 1, 
Completed 5/22

Clock Cycle 1143:
$t3 -> 1, 
Completed 6/22

Clock Cycle 1144:
$t3 -> 1, 
Completed 7/22

Clock Cycle 1145:
$t3 -> 1, 
Completed 8/22

Clock Cycle 1146:
$t3 -> 1, 
Completed 9/22

Clock Cycle 1147:
$t3 -> 1, 
Completed 10/22

Clock Cycle 1148:
$t3 -> 1, 
Completed 11/22

Clock Cycle 1149:
$t3 -> 1, 
Completed 12/22

Clock Cycle 1150:
$t3 -> 1, 
Completed 13/22

Clock Cycle 1151:
$t3 -> 1, 
Completed 14/22

Clock Cycle 1152:
$t3 -> 1, 
Completed 15/22

Clock Cycle 1153:
$t3 -> 1, 
Completed 16/22

Clock Cycle 1154:
$t3 -> 1, 
Completed 17/22

Clock Cycle 1155:
$t3 -> 1, 
Completed 18/22

Clock Cycle 1156:
$t3 -> 1, 
Completed 19/22

Clock Cycle 1157:
$t3 -> 1, 
Completed 20/22

Clock Cycle 1158:
$t3 -> 1, 
Completed 21/22

Clock Cycle 1159:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 992 0 on Line 301

Clock Cycle 1160:
$t3 -> 1, 
Started sw 1252 0 on Line 305
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1161:
$t3 -> 1, 
Completed 2/22

Clock Cycle 1162:
$t3 -> 1, 
Completed 3/22

Clock Cycle 1163:
$t3 -> 1, 
Completed 4/22

Clock Cycle 1164:
$t3 -> 1, 
Completed 5/22

Clock Cycle 1165:
$t3 -> 1, 
Completed 6/22

Clock Cycle 1166:
$t3 -> 1, 
Completed 7/22

Clock Cycle 1167:
$t3 -> 1, 
Completed 8/22

Clock Cycle 1168:
$t3 -> 1, 
Completed 9/22

Clock Cycle 1169:
$t3 -> 1, 
Completed 10/22

Clock Cycle 1170:
$t3 -> 1, 
Completed 11/22

Clock Cycle 1171:
$t3 -> 1, 
Completed 12/22

Clock Cycle 1172:
$t3 -> 1, 
Completed 13/22

Clock Cycle 1173:
$t3 -> 1, 
Completed 14/22

Clock Cycle 1174:
$t3 -> 1, 
Completed 15/22

Clock Cycle 1175:
$t3 -> 1, 
Completed 16/22

Clock Cycle 1176:
$t3 -> 1, 
Completed 17/22

Clock Cycle 1177:
$t3 -> 1, 
Completed 18/22

Clock Cycle 1178:
$t3 -> 1, 
Completed 19/22

Clock Cycle 1179:
$t3 -> 1, 
Completed 20/22

Clock Cycle 1180:
$t3 -> 1, 
Completed 21/22

Clock Cycle 1181:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 1252 0 on Line 305

Clock Cycle 1182:
$t3 -> 1, 
Started sw 2028 0 on Line 310
Completed 1/2

Clock Cycle 1183:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 2028 0 on Line 310

Clock Cycle 1184:
$t3 -> 1, 
Started lw 1240 $t3 on Line 313
Completed 1/2

Clock Cycle 1185:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 1240 $t3 on Line 313

Clock Cycle 1186:
sub
sub$t0,$t3,$t0
$t0 = 0

Clock Cycle 1187:
lw
DRAM Request(Read) Issued for lw 3064 $t4 on Line 315

Clock Cycle 1188:
$t4 -> 1, 
Started lw 3064 $t4 on Line 315
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
add
add$t2,$t1,$t1
$t2 = 0

Clock Cycle 1189:
$t4 -> 1, 
Completed 2/22
mul
mul$t0,$t0,$t0
$t0 = 0

Clock Cycle 1190:
$t4 -> 1, 
Completed 3/22
slt
slt$t0,$t1,$t3
$t0 = 0

Clock Cycle 1191:
$t4 -> 1, 
Completed 4/22
addi
addi$t1,$t2,3016
$t1 = 3016

Clock Cycle 1192:
$t4 -> 1, 
Completed 5/22
slt
slt$t0,$t3,$t0
$t0 = 0

Clock Cycle 1193:
$t4 -> 1, 
Completed 6/22

Clock Cycle 1194:
$t4 -> 1, 
Completed 7/22

Clock Cycle 1195:
$t4 -> 1, 
Completed 8/22

Clock Cycle 1196:
$t4 -> 1, 
Completed 9/22

Clock Cycle 1197:
$t4 -> 1, 
Completed 10/22

Clock Cycle 1198:
$t4 -> 1, 
Completed 11/22

Clock Cycle 1199:
$t4 -> 1, 
Completed 12/22

Clock Cycle 1200:
$t4 -> 1, 
Completed 13/22

Clock Cycle 1201:
$t4 -> 1, 
Completed 14/22

Clock Cycle 1202:
$t4 -> 1, 
Completed 15/22

Clock Cycle 1203:
$t4 -> 1, 
Completed 16/22

Clock Cycle 1204:
$t4 -> 1, 
Completed 17/22

Clock Cycle 1205:
$t4 -> 1, 
Completed 18/22

Clock Cycle 1206:
$t4 -> 1, 
Completed 19/22

Clock Cycle 1207:
$t4 -> 1, 
Completed 20/22

Clock Cycle 1208:
$t4 -> 1, 
Completed 21/22

Clock Cycle 1209:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 3064 $t4 on Line 315

Clock Cycle 1210:
add
add$t4,$t4,$t2
$t4 = 0

Clock Cycle 1211:
sw
DRAM Request(Write) Issued for sw 2916 0 on Line 322

Clock Cycle 1212:

Started sw 2916 0 on Line 322
Completed 1/2
addi
addi$t4,$t4,1780
$t4 = 1780

Clock Cycle 1213:

Completed 2/2
Finished Instruction sw 2916 0 on Line 322
sub
sub$t1,$t1,$t0
$t1 = 3016

Clock Cycle 1214:
sw
DRAM Request(Write) Issued for sw 1792 0 on Line 325

Clock Cycle 1215:

Started sw 1792 0 on Line 325
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
slt
slt$t3,$t4,$t2
$t3 = 0

Clock Cycle 1216:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 3632 $t3 on Line 327

Clock Cycle 1217:
$t3 -> 1, 
Completed 3/22

Clock Cycle 1218:
$t3 -> 1, 
Completed 4/22

Clock Cycle 1219:
$t3 -> 1, 
Completed 5/22

Clock Cycle 1220:
$t3 -> 1, 
Completed 6/22

Clock Cycle 1221:
$t3 -> 1, 
Completed 7/22

Clock Cycle 1222:
$t3 -> 1, 
Completed 8/22

Clock Cycle 1223:
$t3 -> 1, 
Completed 9/22

Clock Cycle 1224:
$t3 -> 1, 
Completed 10/22

Clock Cycle 1225:
$t3 -> 1, 
Completed 11/22

Clock Cycle 1226:
$t3 -> 1, 
Completed 12/22

Clock Cycle 1227:
$t3 -> 1, 
Completed 13/22

Clock Cycle 1228:
$t3 -> 1, 
Completed 14/22

Clock Cycle 1229:
$t3 -> 1, 
Completed 15/22

Clock Cycle 1230:
$t3 -> 1, 
Completed 16/22

Clock Cycle 1231:
$t3 -> 1, 
Completed 17/22

Clock Cycle 1232:
$t3 -> 1, 
Completed 18/22

Clock Cycle 1233:
$t3 -> 1, 
Completed 19/22

Clock Cycle 1234:
$t3 -> 1, 
Completed 20/22

Clock Cycle 1235:
$t3 -> 1, 
Completed 21/22

Clock Cycle 1236:
$t3 -> 1, 
Completed 22/22
Finished Instruction sw 1792 0 on Line 325

Clock Cycle 1237:
$t3 -> 1, 
Started lw 3632 $t3 on Line 327
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1238:
$t3 -> 1, 
Completed 2/22

Clock Cycle 1239:
$t3 -> 1, 
Completed 3/22

Clock Cycle 1240:
$t3 -> 1, 
Completed 4/22

Clock Cycle 1241:
$t3 -> 1, 
Completed 5/22

Clock Cycle 1242:
$t3 -> 1, 
Completed 6/22

Clock Cycle 1243:
$t3 -> 1, 
Completed 7/22

Clock Cycle 1244:
$t3 -> 1, 
Completed 8/22

Clock Cycle 1245:
$t3 -> 1, 
Completed 9/22

Clock Cycle 1246:
$t3 -> 1, 
Completed 10/22

Clock Cycle 1247:
$t3 -> 1, 
Completed 11/22

Clock Cycle 1248:
$t3 -> 1, 
Completed 12/22

Clock Cycle 1249:
$t3 -> 1, 
Completed 13/22

Clock Cycle 1250:
$t3 -> 1, 
Completed 14/22

Clock Cycle 1251:
$t3 -> 1, 
Completed 15/22

Clock Cycle 1252:
$t3 -> 1, 
Completed 16/22

Clock Cycle 1253:
$t3 -> 1, 
Completed 17/22

Clock Cycle 1254:
$t3 -> 1, 
Completed 18/22

Clock Cycle 1255:
$t3 -> 1, 
Completed 19/22

Clock Cycle 1256:
$t3 -> 1, 
Completed 20/22

Clock Cycle 1257:
$t3 -> 1, 
Completed 21/22

Clock Cycle 1258:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 3632 $t3 on Line 327

Clock Cycle 1259:
add
add$t0,$t0,$t3
$t0 = 0

Clock Cycle 1260:
sw
DRAM Request(Write) Issued for sw 3308 3016 on Line 329

Clock Cycle 1261:

Started sw 3308 3016 on Line 329
Completed 1/2
lw
DRAM Request(Read) Issued for lw 1828 $t2 on Line 330

Clock Cycle 1262:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 3308 3016 on Line 329
addi
addi$t1,$t3,192
$t1 = 192

Clock Cycle 1263:
$t2 -> 1, 
Started lw 1828 $t2 on Line 330
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
add
add$t3,$t0,$t4
$t3 = 1780

Clock Cycle 1264:
$t2 -> 1, 
Completed 2/22
sw
DRAM Request(Write) Issued for sw 1644 192 on Line 333

Clock Cycle 1265:
$t2 -> 1, 
Completed 3/22
lw
DRAM Request(Read) Issued for lw 2892 $t4 on Line 334

Clock Cycle 1266:
$t2 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 1267:
$t2 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 1268:
$t2 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 1269:
$t2 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 1270:
$t2 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 1271:
$t2 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 1272:
$t2 -> 1, $t4 -> 1, 
Completed 10/22
Memory at 3308 = 3016

Clock Cycle 1273:
$t2 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 1274:
$t2 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 1275:
$t2 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 1276:
$t2 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 1277:
$t2 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 1278:
$t2 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 1279:
$t2 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 1280:
$t2 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 1281:
$t2 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1282:
$t2 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1283:
$t2 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1284:
$t2 -> 1, $t4 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 1828 $t2 on Line 330

Clock Cycle 1285:
$t4 -> 1, 
Started sw 1644 192 on Line 333
Completed 1/2
slt
slt$t2,$t2,$t3
$t2 = 1

Clock Cycle 1286:
$t4 -> 1, 
Completed 2/2
Finished Instruction sw 1644 192 on Line 333
sw
DRAM Request(Write) Issued for sw 3492 192 on Line 336

Clock Cycle 1287:
$t4 -> 1, 
Started lw 2892 $t4 on Line 334
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
addi
addi$t0,$t0,1704
$t0 = 1704

Clock Cycle 1288:
$t4 -> 1, 
Completed 2/22
slt
slt$t0,$t3,$t1
$t0 = 0

Clock Cycle 1289:
$t4 -> 1, 
Completed 3/22
addi
addi$t3,$t0,288
$t3 = 288

Clock Cycle 1290:
$t4 -> 1, 
Completed 4/22
sw
DRAM Request(Write) Issued for sw 3492 192 on Line 340

Clock Cycle 1291:
$t4 -> 1, 
Completed 5/22

Clock Cycle 1292:
$t4 -> 1, 
Completed 6/22

Clock Cycle 1293:
$t4 -> 1, 
Completed 7/22

Clock Cycle 1294:
$t4 -> 1, 
Completed 8/22

Clock Cycle 1295:
$t4 -> 1, 
Completed 9/22

Clock Cycle 1296:
$t4 -> 1, 
Completed 10/22
Memory at 1644 = 192

Clock Cycle 1297:
$t4 -> 1, 
Completed 11/22

Clock Cycle 1298:
$t4 -> 1, 
Completed 12/22

Clock Cycle 1299:
$t4 -> 1, 
Completed 13/22

Clock Cycle 1300:
$t4 -> 1, 
Completed 14/22

Clock Cycle 1301:
$t4 -> 1, 
Completed 15/22

Clock Cycle 1302:
$t4 -> 1, 
Completed 16/22

Clock Cycle 1303:
$t4 -> 1, 
Completed 17/22

Clock Cycle 1304:
$t4 -> 1, 
Completed 18/22

Clock Cycle 1305:
$t4 -> 1, 
Completed 19/22

Clock Cycle 1306:
$t4 -> 1, 
Completed 20/22

Clock Cycle 1307:
$t4 -> 1, 
Completed 21/22

Clock Cycle 1308:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 2892 $t4 on Line 334

Clock Cycle 1309:

Started sw 3492 192 on Line 336
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
sub
sub$t4,$t3,$t2
$t4 = 287

Clock Cycle 1310:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 3888 $t2 on Line 342

Clock Cycle 1311:
$t2 -> 1, 
Completed 3/12

Clock Cycle 1312:
$t2 -> 1, 
Completed 4/12

Clock Cycle 1313:
$t2 -> 1, 
Completed 5/12

Clock Cycle 1314:
$t2 -> 1, 
Completed 6/12

Clock Cycle 1315:
$t2 -> 1, 
Completed 7/12

Clock Cycle 1316:
$t2 -> 1, 
Completed 8/12

Clock Cycle 1317:
$t2 -> 1, 
Completed 9/12

Clock Cycle 1318:
$t2 -> 1, 
Completed 10/12

Clock Cycle 1319:
$t2 -> 1, 
Completed 11/12

Clock Cycle 1320:
$t2 -> 1, 
Completed 12/12
Finished Instruction sw 3492 192 on Line 336

Clock Cycle 1321:
$t2 -> 1, 
Started sw 3492 192 on Line 340
Completed 1/2

Clock Cycle 1322:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 3492 192 on Line 340

Clock Cycle 1323:
$t2 -> 1, 
Started lw 3888 $t2 on Line 342
Completed 1/2

Clock Cycle 1324:
$t2 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 3888 $t2 on Line 342

Clock Cycle 1325:
add
add$t1,$t2,$t3
$t1 = 288

Clock Cycle 1326:
slt
slt$t4,$t2,$t1
$t4 = 1

Clock Cycle 1327:
add
add$t4,$t2,$t2
$t4 = 0

Clock Cycle 1328:
addi
addi$t2,$t0,3996
$t2 = 3996

Clock Cycle 1329:
lw
DRAM Request(Read) Issued for lw 836 $t3 on Line 347

Clock Cycle 1330:
$t3 -> 1, 
Started lw 836 $t3 on Line 347
Row 3 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 2352 0 on Line 348

Clock Cycle 1331:
$t3 -> 1, 
Completed 2/22
add
add$t1,$t4,$t4
$t1 = 0

Clock Cycle 1332:
$t3 -> 1, 
Completed 3/22

Clock Cycle 1333:
$t3 -> 1, 
Completed 4/22

Clock Cycle 1334:
$t3 -> 1, 
Completed 5/22

Clock Cycle 1335:
$t3 -> 1, 
Completed 6/22

Clock Cycle 1336:
$t3 -> 1, 
Completed 7/22

Clock Cycle 1337:
$t3 -> 1, 
Completed 8/22

Clock Cycle 1338:
$t3 -> 1, 
Completed 9/22

Clock Cycle 1339:
$t3 -> 1, 
Completed 10/22
Memory at 3492 = 192

Clock Cycle 1340:
$t3 -> 1, 
Completed 11/22

Clock Cycle 1341:
$t3 -> 1, 
Completed 12/22

Clock Cycle 1342:
$t3 -> 1, 
Completed 13/22

Clock Cycle 1343:
$t3 -> 1, 
Completed 14/22

Clock Cycle 1344:
$t3 -> 1, 
Completed 15/22

Clock Cycle 1345:
$t3 -> 1, 
Completed 16/22

Clock Cycle 1346:
$t3 -> 1, 
Completed 17/22

Clock Cycle 1347:
$t3 -> 1, 
Completed 18/22

Clock Cycle 1348:
$t3 -> 1, 
Completed 19/22

Clock Cycle 1349:
$t3 -> 1, 
Completed 20/22

Clock Cycle 1350:
$t3 -> 1, 
Completed 21/22

Clock Cycle 1351:
$t3 -> 1, 
Completed 22/22
$t3 = 0
Finished Instruction lw 836 $t3 on Line 347

Clock Cycle 1352:

Started sw 2352 0 on Line 348
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
slt
slt$t1,$t2,$t3
$t1 = 0

Clock Cycle 1353:

Completed 2/12
mul
mul$t3,$t1,$t0
$t3 = 0

Clock Cycle 1354:

Completed 3/12
addi
addi$t0,$t4,28
$t0 = 28

Clock Cycle 1355:

Completed 4/12
add
add$t0,$t2,$t0
$t0 = 4024

Clock Cycle 1356:

Completed 5/12
slt
slt$t4,$t1,$t2
$t4 = 1

Clock Cycle 1357:

Completed 6/12
addi
addi$t3,$t4,1860
$t3 = 1861

Clock Cycle 1358:

Completed 7/12
sw
DRAM Request(Write) Issued for sw 2740 4024 on Line 356

Clock Cycle 1359:

Completed 8/12
slt
slt$t4,$t4,$t4
$t4 = 0

Clock Cycle 1360:

Completed 9/12
lw
DRAM Request(Read) Issued for lw 2780 $t3 on Line 358

Clock Cycle 1361:
$t3 -> 1, 
Completed 10/12
addi
addi$t0,$t4,3440
$t0 = 3440

Clock Cycle 1362:
$t3 -> 1, 
Completed 11/12
addi
addi$t1,$t4,3144
$t1 = 3144

Clock Cycle 1363:
$t3 -> 1, 
Completed 12/12
Finished Instruction sw 2352 0 on Line 348

Clock Cycle 1364:
$t3 -> 1, 
Started sw 2740 4024 on Line 356
Completed 1/2

Clock Cycle 1365:
$t3 -> 1, 
Completed 2/2
Finished Instruction sw 2740 4024 on Line 356

Clock Cycle 1366:
$t3 -> 1, 
Started lw 2780 $t3 on Line 358
Completed 1/2

Clock Cycle 1367:
$t3 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 2780 $t3 on Line 358

Clock Cycle 1368:
mul
mul$t3,$t2,$t3
$t3 = 0

Clock Cycle 1369:
sub
sub$t0,$t1,$t2
$t0 = -852

Clock Cycle 1370:
slt
slt$t0,$t4,$t2
$t0 = 1

Clock Cycle 1371:
sub
sub$t1,$t4,$t2
$t1 = -3996

Clock Cycle 1372:
sw
DRAM Request(Write) Issued for sw 788 -3996 on Line 365

Clock Cycle 1373:

Started sw 788 -3996 on Line 365
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
slt
slt$t2,$t3,$t3
$t2 = 0

Clock Cycle 1374:

Completed 2/22
addi
addi$t2,$t4,3048
$t2 = 3048

Clock Cycle 1375:

Completed 3/22
add
add$t3,$t3,$t3
$t3 = 0

Clock Cycle 1376:

Completed 4/22
add
add$t0,$t4,$t1
$t0 = -3996

Clock Cycle 1377:

Completed 5/22
sub
sub$t4,$t4,$t2
$t4 = -3048

Clock Cycle 1378:

Completed 6/22
mul
mul$t4,$t3,$t3
$t4 = 0

Clock Cycle 1379:

Completed 7/22
lw
DRAM Request(Read) Issued for lw 3188 $t2 on Line 372

Clock Cycle 1380:
$t2 -> 1, 
Completed 8/22
slt
slt$t3,$t0,$t0
$t3 = 0

Clock Cycle 1381:
$t2 -> 1, 
Completed 9/22

Clock Cycle 1382:
$t2 -> 1, 
Completed 10/22
Memory at 2740 = 4024

Clock Cycle 1383:
$t2 -> 1, 
Completed 11/22

Clock Cycle 1384:
$t2 -> 1, 
Completed 12/22

Clock Cycle 1385:
$t2 -> 1, 
Completed 13/22

Clock Cycle 1386:
$t2 -> 1, 
Completed 14/22

Clock Cycle 1387:
$t2 -> 1, 
Completed 15/22

Clock Cycle 1388:
$t2 -> 1, 
Completed 16/22

Clock Cycle 1389:
$t2 -> 1, 
Completed 17/22

Clock Cycle 1390:
$t2 -> 1, 
Completed 18/22

Clock Cycle 1391:
$t2 -> 1, 
Completed 19/22

Clock Cycle 1392:
$t2 -> 1, 
Completed 20/22

Clock Cycle 1393:
$t2 -> 1, 
Completed 21/22

Clock Cycle 1394:
$t2 -> 1, 
Completed 22/22
Finished Instruction sw 788 -3996 on Line 365

Clock Cycle 1395:
$t2 -> 1, 
Started lw 3188 $t2 on Line 372
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1396:
$t2 -> 1, 
Completed 2/22

Clock Cycle 1397:
$t2 -> 1, 
Completed 3/22

Clock Cycle 1398:
$t2 -> 1, 
Completed 4/22

Clock Cycle 1399:
$t2 -> 1, 
Completed 5/22

Clock Cycle 1400:
$t2 -> 1, 
Completed 6/22

Clock Cycle 1401:
$t2 -> 1, 
Completed 7/22

Clock Cycle 1402:
$t2 -> 1, 
Completed 8/22

Clock Cycle 1403:
$t2 -> 1, 
Completed 9/22

Clock Cycle 1404:
$t2 -> 1, 
Completed 10/22
Memory at 788 = -3996

Clock Cycle 1405:
$t2 -> 1, 
Completed 11/22

Clock Cycle 1406:
$t2 -> 1, 
Completed 12/22

Clock Cycle 1407:
$t2 -> 1, 
Completed 13/22

Clock Cycle 1408:
$t2 -> 1, 
Completed 14/22

Clock Cycle 1409:
$t2 -> 1, 
Completed 15/22

Clock Cycle 1410:
$t2 -> 1, 
Completed 16/22

Clock Cycle 1411:
$t2 -> 1, 
Completed 17/22

Clock Cycle 1412:
$t2 -> 1, 
Completed 18/22

Clock Cycle 1413:
$t2 -> 1, 
Completed 19/22

Clock Cycle 1414:
$t2 -> 1, 
Completed 20/22

Clock Cycle 1415:
$t2 -> 1, 
Completed 21/22

Clock Cycle 1416:
$t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 3188 $t2 on Line 372

Clock Cycle 1417:
sw
DRAM Request(Write) Issued for sw 3128 0 on Line 374

Clock Cycle 1418:

Started sw 3128 0 on Line 374
Completed 1/2
lw
DRAM Request(Read) Issued for lw 3512 $t1 on Line 375

Clock Cycle 1419:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 3128 0 on Line 374

Clock Cycle 1420:
$t1 -> 1, 
Started lw 3512 $t1 on Line 375
Completed 1/2

Clock Cycle 1421:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 3512 $t1 on Line 375

Clock Cycle 1422:
mul
mul$t1,$t2,$t0
$t1 = 0

Clock Cycle 1423:
mul
mul$t4,$t2,$t1
$t4 = 0

Clock Cycle 1424:
slt
slt$t1,$t3,$t1
$t1 = 0

Clock Cycle 1425:
lw
DRAM Request(Read) Issued for lw 1248 $t2 on Line 379

Clock Cycle 1426:
$t2 -> 1, 
Started lw 1248 $t2 on Line 379
Row 3 will be copied back to DRAM and Row 1 will be activated
Completed 1/22
mul
mul$t4,$t3,$t0
$t4 = 0

Clock Cycle 1427:
$t2 -> 1, 
Completed 2/22
lw
DRAM Request(Read) Issued for lw 2628 $t0 on Line 381

Clock Cycle 1428:
$t0 -> 1, $t2 -> 1, 
Completed 3/22
sw
DRAM Request(Write) Issued for sw 3696 0 on Line 382

Clock Cycle 1429:
$t0 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 1430:
$t0 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 1431:
$t0 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 1432:
$t0 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 1433:
$t0 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 1434:
$t0 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 1435:
$t0 -> 1, $t2 -> 1, 
Completed 10/22

Clock Cycle 1436:
$t0 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 1437:
$t0 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 1438:
$t0 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 1439:
$t0 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 1440:
$t0 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 1441:
$t0 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 1442:
$t0 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 1443:
$t0 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 1444:
$t0 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 1445:
$t0 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 1446:
$t0 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 1447:
$t0 -> 1, $t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 1248 $t2 on Line 379

Clock Cycle 1448:
$t0 -> 1, 
Started lw 2628 $t0 on Line 381
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 1449:
$t0 -> 1, 
Completed 2/12

Clock Cycle 1450:
$t0 -> 1, 
Completed 3/12

Clock Cycle 1451:
$t0 -> 1, 
Completed 4/12

Clock Cycle 1452:
$t0 -> 1, 
Completed 5/12

Clock Cycle 1453:
$t0 -> 1, 
Completed 6/12

Clock Cycle 1454:
$t0 -> 1, 
Completed 7/12

Clock Cycle 1455:
$t0 -> 1, 
Completed 8/12

Clock Cycle 1456:
$t0 -> 1, 
Completed 9/12

Clock Cycle 1457:
$t0 -> 1, 
Completed 10/12

Clock Cycle 1458:
$t0 -> 1, 
Completed 11/12

Clock Cycle 1459:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 2628 $t0 on Line 381

Clock Cycle 1460:

Started sw 3696 0 on Line 382
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
addi
addi$t1,$t0,2992
$t1 = 2992

Clock Cycle 1461:

Completed 2/12
slt
slt$t1,$t3,$t1
$t1 = 1

Clock Cycle 1462:

Completed 3/12
mul
mul$t0,$t2,$t3
$t0 = 0

Clock Cycle 1463:

Completed 4/12
mul
mul$t0,$t2,$t4
$t0 = 0

Clock Cycle 1464:

Completed 5/12
addi
addi$t2,$t3,1072
$t2 = 1072

Clock Cycle 1465:

Completed 6/12
slt
slt$t1,$t0,$t2
$t1 = 1

Clock Cycle 1466:

Completed 7/12
mul
mul$t3,$t0,$t4
$t3 = 0

Clock Cycle 1467:

Completed 8/12
sub
sub$t1,$t4,$t4
$t1 = 0

Clock Cycle 1468:

Completed 9/12
slt
slt$t2,$t1,$t2
$t2 = 1

Clock Cycle 1469:

Completed 10/12
mul
mul$t3,$t3,$t0
$t3 = 0

Clock Cycle 1470:

Completed 11/12
add
add$t3,$t2,$t0
$t3 = 1

Clock Cycle 1471:

Completed 12/12
Finished Instruction sw 3696 0 on Line 382
lw
DRAM Request(Read) Issued for lw 2492 $t0 on Line 394

Clock Cycle 1472:
$t0 -> 1, 
Started lw 2492 $t0 on Line 394
Row 3 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1473:
$t0 -> 1, 
Completed 2/22

Clock Cycle 1474:
$t0 -> 1, 
Completed 3/22

Clock Cycle 1475:
$t0 -> 1, 
Completed 4/22

Clock Cycle 1476:
$t0 -> 1, 
Completed 5/22

Clock Cycle 1477:
$t0 -> 1, 
Completed 6/22

Clock Cycle 1478:
$t0 -> 1, 
Completed 7/22

Clock Cycle 1479:
$t0 -> 1, 
Completed 8/22

Clock Cycle 1480:
$t0 -> 1, 
Completed 9/22

Clock Cycle 1481:
$t0 -> 1, 
Completed 10/22

Clock Cycle 1482:
$t0 -> 1, 
Completed 11/22

Clock Cycle 1483:
$t0 -> 1, 
Completed 12/22

Clock Cycle 1484:
$t0 -> 1, 
Completed 13/22

Clock Cycle 1485:
$t0 -> 1, 
Completed 14/22

Clock Cycle 1486:
$t0 -> 1, 
Completed 15/22

Clock Cycle 1487:
$t0 -> 1, 
Completed 16/22

Clock Cycle 1488:
$t0 -> 1, 
Completed 17/22

Clock Cycle 1489:
$t0 -> 1, 
Completed 18/22

Clock Cycle 1490:
$t0 -> 1, 
Completed 19/22

Clock Cycle 1491:
$t0 -> 1, 
Completed 20/22

Clock Cycle 1492:
$t0 -> 1, 
Completed 21/22

Clock Cycle 1493:
$t0 -> 1, 
Completed 22/22
$t0 = 0
Finished Instruction lw 2492 $t0 on Line 394

Clock Cycle 1494:
add
add$t1,$t4,$t0
$t1 = 0

Clock Cycle 1495:
add
add$t3,$t0,$t2
$t3 = 1

Clock Cycle 1496:
sw
DRAM Request(Write) Issued for sw 2880 0 on Line 397

Clock Cycle 1497:

Started sw 2880 0 on Line 397
Completed 1/2
mul
mul$t1,$t0,$t3
$t1 = 0

Clock Cycle 1498:

Completed 2/2
Finished Instruction sw 2880 0 on Line 397
addi
addi$t1,$t1,3784
$t1 = 3784

Clock Cycle 1499:
sw
DRAM Request(Write) Issued for sw 884 3784 on Line 400

Clock Cycle 1500:

Started sw 884 3784 on Line 400
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
sw
DRAM Request(Write) Issued for sw 1348 1 on Line 401

Clock Cycle 1501:

Completed 2/22
addi
addi$t1,$t3,492
$t1 = 493

Clock Cycle 1502:

Completed 3/22
sw
DRAM Request(Write) Issued for sw 392 0 on Line 403

Clock Cycle 1503:

Completed 4/22
add
add$t0,$t4,$t0
$t0 = 0

Clock Cycle 1504:

Completed 5/22
sub
sub$t4,$t0,$t1
$t4 = -493

Clock Cycle 1505:

Completed 6/22
sub
sub$t2,$t0,$t4
$t2 = 493

Clock Cycle 1506:

Completed 7/22
add
add$t2,$t0,$t4
$t2 = -493

Clock Cycle 1507:

Completed 8/22
sw
DRAM Request(Write) Issued for sw 964 1 on Line 408

Clock Cycle 1508:

Completed 9/22
mul
mul$t2,$t1,$t0
$t2 = 0

Clock Cycle 1509:

Completed 10/22
slt
slt$t2,$t1,$t4
$t2 = 0

Clock Cycle 1510:

Completed 11/22
mul
mul$t4,$t3,$t2
$t4 = 0

Clock Cycle 1511:

Completed 12/22
sub
sub$t0,$t2,$t0
$t0 = 0

Clock Cycle 1512:

Completed 13/22
sw
DRAM Request(Write) Issued for sw 2340 0 on Line 413

Clock Cycle 1513:

Completed 14/22
add
add$t0,$t0,$t3
$t0 = 1

Clock Cycle 1514:

Completed 15/22
sub
sub$t0,$t1,$t1
$t0 = 0

Clock Cycle 1515:

Completed 16/22
mul
mul$t1,$t3,$t3
$t1 = 1

Clock Cycle 1516:

Completed 17/22
lw
DRAM Request(Read) Issued for lw 1116 $t4 on Line 417

Clock Cycle 1517:
$t4 -> 1, 
Completed 18/22
lw
DRAM Request(Read) Issued for lw 444 $t3 on Line 418

Clock Cycle 1518:
$t3 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1519:
$t3 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1520:
$t3 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1521:
$t3 -> 1, $t4 -> 1, 
Completed 22/22
Finished Instruction sw 884 3784 on Line 400

Clock Cycle 1522:
$t3 -> 1, $t4 -> 1, 
Started sw 392 0 on Line 403
Completed 1/2

Clock Cycle 1523:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 392 0 on Line 403

Clock Cycle 1524:
$t3 -> 1, $t4 -> 1, 
Started sw 964 1 on Line 408
Completed 1/2

Clock Cycle 1525:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
Finished Instruction sw 964 1 on Line 408

Clock Cycle 1526:
$t3 -> 1, $t4 -> 1, 
Started lw 444 $t3 on Line 418
Completed 1/2

Clock Cycle 1527:
$t3 -> 1, $t4 -> 1, 
Completed 2/2
$t3 = 0
Finished Instruction lw 444 $t3 on Line 418

Clock Cycle 1528:
$t4 -> 1, 
Started sw 1348 1 on Line 401
Row 0 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1529:
$t4 -> 1, 
Completed 2/22

Clock Cycle 1530:
$t4 -> 1, 
Completed 3/22

Clock Cycle 1531:
$t4 -> 1, 
Completed 4/22

Clock Cycle 1532:
$t4 -> 1, 
Completed 5/22

Clock Cycle 1533:
$t4 -> 1, 
Completed 6/22

Clock Cycle 1534:
$t4 -> 1, 
Completed 7/22

Clock Cycle 1535:
$t4 -> 1, 
Completed 8/22

Clock Cycle 1536:
$t4 -> 1, 
Completed 9/22

Clock Cycle 1537:
$t4 -> 1, 
Completed 10/22
Memory at 884 = 3784
Memory at 964 = 1

Clock Cycle 1538:
$t4 -> 1, 
Completed 11/22

Clock Cycle 1539:
$t4 -> 1, 
Completed 12/22

Clock Cycle 1540:
$t4 -> 1, 
Completed 13/22

Clock Cycle 1541:
$t4 -> 1, 
Completed 14/22

Clock Cycle 1542:
$t4 -> 1, 
Completed 15/22

Clock Cycle 1543:
$t4 -> 1, 
Completed 16/22

Clock Cycle 1544:
$t4 -> 1, 
Completed 17/22

Clock Cycle 1545:
$t4 -> 1, 
Completed 18/22

Clock Cycle 1546:
$t4 -> 1, 
Completed 19/22

Clock Cycle 1547:
$t4 -> 1, 
Completed 20/22

Clock Cycle 1548:
$t4 -> 1, 
Completed 21/22

Clock Cycle 1549:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 1348 1 on Line 401

Clock Cycle 1550:
$t4 -> 1, 
Started lw 1116 $t4 on Line 417
Completed 1/2

Clock Cycle 1551:
$t4 -> 1, 
Completed 2/2
$t4 = 0
Finished Instruction lw 1116 $t4 on Line 417

Clock Cycle 1552:

Started sw 2340 0 on Line 413
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
sub
sub$t4,$t1,$t2
$t4 = 1

Clock Cycle 1553:

Completed 2/22
lw
DRAM Request(Read) Issued for lw 204 $t4 on Line 420

Clock Cycle 1554:
$t4 -> 1, 
Completed 3/22

Clock Cycle 1555:
$t4 -> 1, 
Completed 4/22

Clock Cycle 1556:
$t4 -> 1, 
Completed 5/22

Clock Cycle 1557:
$t4 -> 1, 
Completed 6/22

Clock Cycle 1558:
$t4 -> 1, 
Completed 7/22

Clock Cycle 1559:
$t4 -> 1, 
Completed 8/22

Clock Cycle 1560:
$t4 -> 1, 
Completed 9/22

Clock Cycle 1561:
$t4 -> 1, 
Completed 10/22
Memory at 1348 = 1

Clock Cycle 1562:
$t4 -> 1, 
Completed 11/22

Clock Cycle 1563:
$t4 -> 1, 
Completed 12/22

Clock Cycle 1564:
$t4 -> 1, 
Completed 13/22

Clock Cycle 1565:
$t4 -> 1, 
Completed 14/22

Clock Cycle 1566:
$t4 -> 1, 
Completed 15/22

Clock Cycle 1567:
$t4 -> 1, 
Completed 16/22

Clock Cycle 1568:
$t4 -> 1, 
Completed 17/22

Clock Cycle 1569:
$t4 -> 1, 
Completed 18/22

Clock Cycle 1570:
$t4 -> 1, 
Completed 19/22

Clock Cycle 1571:
$t4 -> 1, 
Completed 20/22

Clock Cycle 1572:
$t4 -> 1, 
Completed 21/22

Clock Cycle 1573:
$t4 -> 1, 
Completed 22/22
Finished Instruction sw 2340 0 on Line 413

Clock Cycle 1574:
$t4 -> 1, 
Started lw 204 $t4 on Line 420
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22

Clock Cycle 1575:
$t4 -> 1, 
Completed 2/22

Clock Cycle 1576:
$t4 -> 1, 
Completed 3/22

Clock Cycle 1577:
$t4 -> 1, 
Completed 4/22

Clock Cycle 1578:
$t4 -> 1, 
Completed 5/22

Clock Cycle 1579:
$t4 -> 1, 
Completed 6/22

Clock Cycle 1580:
$t4 -> 1, 
Completed 7/22

Clock Cycle 1581:
$t4 -> 1, 
Completed 8/22

Clock Cycle 1582:
$t4 -> 1, 
Completed 9/22

Clock Cycle 1583:
$t4 -> 1, 
Completed 10/22

Clock Cycle 1584:
$t4 -> 1, 
Completed 11/22

Clock Cycle 1585:
$t4 -> 1, 
Completed 12/22

Clock Cycle 1586:
$t4 -> 1, 
Completed 13/22

Clock Cycle 1587:
$t4 -> 1, 
Completed 14/22

Clock Cycle 1588:
$t4 -> 1, 
Completed 15/22

Clock Cycle 1589:
$t4 -> 1, 
Completed 16/22

Clock Cycle 1590:
$t4 -> 1, 
Completed 17/22

Clock Cycle 1591:
$t4 -> 1, 
Completed 18/22

Clock Cycle 1592:
$t4 -> 1, 
Completed 19/22

Clock Cycle 1593:
$t4 -> 1, 
Completed 20/22

Clock Cycle 1594:
$t4 -> 1, 
Completed 21/22

Clock Cycle 1595:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 204 $t4 on Line 420

Clock Cycle 1596:
slt
slt$t3,$t3,$t4
$t3 = 0

Clock Cycle 1597:
sub
sub$t4,$t4,$t1
$t4 = -1

Clock Cycle 1598:
slt
slt$t4,$t0,$t0
$t4 = 0

Clock Cycle 1599:
sub
sub$t4,$t3,$t4
$t4 = 0

Clock Cycle 1600:
sub
sub$t4,$t1,$t2
$t4 = 1

Clock Cycle 1601:
add
add$t0,$t0,$t3
$t0 = 0

Clock Cycle 1602:
add
add$t2,$t4,$t4
$t2 = 2

Clock Cycle 1603:
mul
mul$t4,$t3,$t3
$t4 = 0

Clock Cycle 1604:
sw
DRAM Request(Write) Issued for sw 340 1 on Line 429

Clock Cycle 1605:

Started sw 340 1 on Line 429
Completed 1/2
lw
DRAM Request(Read) Issued for lw 2428 $t2 on Line 430

Clock Cycle 1606:
$t2 -> 1, 
Completed 2/2
Finished Instruction sw 340 1 on Line 429
add
add$t4,$t0,$t4
$t4 = 0

Clock Cycle 1607:
$t2 -> 1, 
Started lw 2428 $t2 on Line 430
Row 0 will be copied back to DRAM and Row 2 will be activated
Completed 1/22
lw
DRAM Request(Read) Issued for lw 2724 $t1 on Line 432

Clock Cycle 1608:
$t1 -> 1, $t2 -> 1, 
Completed 2/22

Clock Cycle 1609:
$t1 -> 1, $t2 -> 1, 
Completed 3/22

Clock Cycle 1610:
$t1 -> 1, $t2 -> 1, 
Completed 4/22

Clock Cycle 1611:
$t1 -> 1, $t2 -> 1, 
Completed 5/22

Clock Cycle 1612:
$t1 -> 1, $t2 -> 1, 
Completed 6/22

Clock Cycle 1613:
$t1 -> 1, $t2 -> 1, 
Completed 7/22

Clock Cycle 1614:
$t1 -> 1, $t2 -> 1, 
Completed 8/22

Clock Cycle 1615:
$t1 -> 1, $t2 -> 1, 
Completed 9/22

Clock Cycle 1616:
$t1 -> 1, $t2 -> 1, 
Completed 10/22
Memory at 340 = 1

Clock Cycle 1617:
$t1 -> 1, $t2 -> 1, 
Completed 11/22

Clock Cycle 1618:
$t1 -> 1, $t2 -> 1, 
Completed 12/22

Clock Cycle 1619:
$t1 -> 1, $t2 -> 1, 
Completed 13/22

Clock Cycle 1620:
$t1 -> 1, $t2 -> 1, 
Completed 14/22

Clock Cycle 1621:
$t1 -> 1, $t2 -> 1, 
Completed 15/22

Clock Cycle 1622:
$t1 -> 1, $t2 -> 1, 
Completed 16/22

Clock Cycle 1623:
$t1 -> 1, $t2 -> 1, 
Completed 17/22

Clock Cycle 1624:
$t1 -> 1, $t2 -> 1, 
Completed 18/22

Clock Cycle 1625:
$t1 -> 1, $t2 -> 1, 
Completed 19/22

Clock Cycle 1626:
$t1 -> 1, $t2 -> 1, 
Completed 20/22

Clock Cycle 1627:
$t1 -> 1, $t2 -> 1, 
Completed 21/22

Clock Cycle 1628:
$t1 -> 1, $t2 -> 1, 
Completed 22/22
$t2 = 0
Finished Instruction lw 2428 $t2 on Line 430

Clock Cycle 1629:
$t1 -> 1, 
Started lw 2724 $t1 on Line 432
Completed 1/2

Clock Cycle 1630:
$t1 -> 1, 
Completed 2/2
$t1 = 0
Finished Instruction lw 2724 $t1 on Line 432

Clock Cycle 1631:
mul
mul$t0,$t3,$t1
$t0 = 0

Clock Cycle 1632:
add
add$t4,$t2,$t3
$t4 = 0

Clock Cycle 1633:
sub
sub$t0,$t4,$t3
$t0 = 0

Clock Cycle 1634:
mul
mul$t0,$t3,$t4
$t0 = 0

Clock Cycle 1635:
sub
sub$t4,$t4,$t1
$t4 = 0

Clock Cycle 1636:
addi
addi$t0,$t4,3800
$t0 = 3800

Clock Cycle 1637:
lw
DRAM Request(Read) Issued for lw 3736 $t4 on Line 439

Clock Cycle 1638:
$t4 -> 1, 
Started lw 3736 $t4 on Line 439
Row 2 need NOT be copied back to DRAM and Row 3 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 1480 $t1 on Line 440

Clock Cycle 1639:
$t1 -> 1, $t4 -> 1, 
Completed 2/12

Clock Cycle 1640:
$t1 -> 1, $t4 -> 1, 
Completed 3/12

Clock Cycle 1641:
$t1 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 1642:
$t1 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 1643:
$t1 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 1644:
$t1 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 1645:
$t1 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 1646:
$t1 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 1647:
$t1 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 1648:
$t1 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 1649:
$t1 -> 1, $t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 3736 $t4 on Line 439

Clock Cycle 1650:
$t1 -> 1, 
Started lw 1480 $t1 on Line 440
Row 3 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12

Clock Cycle 1651:
$t1 -> 1, 
Completed 2/12

Clock Cycle 1652:
$t1 -> 1, 
Completed 3/12

Clock Cycle 1653:
$t1 -> 1, 
Completed 4/12

Clock Cycle 1654:
$t1 -> 1, 
Completed 5/12

Clock Cycle 1655:
$t1 -> 1, 
Completed 6/12

Clock Cycle 1656:
$t1 -> 1, 
Completed 7/12

Clock Cycle 1657:
$t1 -> 1, 
Completed 8/12

Clock Cycle 1658:
$t1 -> 1, 
Completed 9/12

Clock Cycle 1659:
$t1 -> 1, 
Completed 10/12

Clock Cycle 1660:
$t1 -> 1, 
Completed 11/12

Clock Cycle 1661:
$t1 -> 1, 
Completed 12/12
$t1 = 0
Finished Instruction lw 1480 $t1 on Line 440

Clock Cycle 1662:
sub
sub$t1,$t4,$t2
$t1 = 0

Clock Cycle 1663:
addi
addi$t3,$t1,3544
$t3 = 3544

Clock Cycle 1664:
sw
DRAM Request(Write) Issued for sw 292 0 on Line 443

Clock Cycle 1665:

Started sw 292 0 on Line 443
Row 1 need NOT be copied back to DRAM and Row 0 will be activated
Completed 1/12
sub
sub$t0,$t0,$t0
$t0 = 0

Clock Cycle 1666:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 3376 $t1 on Line 445

Clock Cycle 1667:
$t1 -> 1, 
Completed 3/12

Clock Cycle 1668:
$t1 -> 1, 
Completed 4/12

Clock Cycle 1669:
$t1 -> 1, 
Completed 5/12

Clock Cycle 1670:
$t1 -> 1, 
Completed 6/12

Clock Cycle 1671:
$t1 -> 1, 
Completed 7/12

Clock Cycle 1672:
$t1 -> 1, 
Completed 8/12

Clock Cycle 1673:
$t1 -> 1, 
Completed 9/12

Clock Cycle 1674:
$t1 -> 1, 
Completed 10/12

Clock Cycle 1675:
$t1 -> 1, 
Completed 11/12

Clock Cycle 1676:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 292 0 on Line 443

Clock Cycle 1677:
$t1 -> 1, 
Started lw 3376 $t1 on Line 445
Row 0 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1678:
$t1 -> 1, 
Completed 2/22

Clock Cycle 1679:
$t1 -> 1, 
Completed 3/22

Clock Cycle 1680:
$t1 -> 1, 
Completed 4/22

Clock Cycle 1681:
$t1 -> 1, 
Completed 5/22

Clock Cycle 1682:
$t1 -> 1, 
Completed 6/22

Clock Cycle 1683:
$t1 -> 1, 
Completed 7/22

Clock Cycle 1684:
$t1 -> 1, 
Completed 8/22

Clock Cycle 1685:
$t1 -> 1, 
Completed 9/22

Clock Cycle 1686:
$t1 -> 1, 
Completed 10/22

Clock Cycle 1687:
$t1 -> 1, 
Completed 11/22

Clock Cycle 1688:
$t1 -> 1, 
Completed 12/22

Clock Cycle 1689:
$t1 -> 1, 
Completed 13/22

Clock Cycle 1690:
$t1 -> 1, 
Completed 14/22

Clock Cycle 1691:
$t1 -> 1, 
Completed 15/22

Clock Cycle 1692:
$t1 -> 1, 
Completed 16/22

Clock Cycle 1693:
$t1 -> 1, 
Completed 17/22

Clock Cycle 1694:
$t1 -> 1, 
Completed 18/22

Clock Cycle 1695:
$t1 -> 1, 
Completed 19/22

Clock Cycle 1696:
$t1 -> 1, 
Completed 20/22

Clock Cycle 1697:
$t1 -> 1, 
Completed 21/22

Clock Cycle 1698:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 3376 $t1 on Line 445

Clock Cycle 1699:
slt
slt$t3,$t2,$t1
$t3 = 0

Clock Cycle 1700:
slt
slt$t4,$t4,$t0
$t4 = 0

Clock Cycle 1701:
sub
sub$t0,$t4,$t0
$t0 = 0

Clock Cycle 1702:
add
add$t2,$t4,$t4
$t2 = 0

Clock Cycle 1703:
sub
sub$t1,$t4,$t2
$t1 = 0

Clock Cycle 1704:
addi
addi$t2,$t1,1148
$t2 = 1148

Clock Cycle 1705:
slt
slt$t4,$t4,$t2
$t4 = 1

Clock Cycle 1706:
addi
addi$t1,$t3,1512
$t1 = 1512

Clock Cycle 1707:
add
add$t2,$t3,$t2
$t2 = 1148

Clock Cycle 1708:
sw
DRAM Request(Write) Issued for sw 2756 0 on Line 455

Clock Cycle 1709:

Started sw 2756 0 on Line 455
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
mul
mul$t2,$t3,$t4
$t2 = 0

Clock Cycle 1710:

Completed 2/12
addi
addi$t1,$t1,1100
$t1 = 2612

Clock Cycle 1711:

Completed 3/12
mul
mul$t4,$t4,$t2
$t4 = 0

Clock Cycle 1712:

Completed 4/12
slt
slt$t1,$t4,$t1
$t1 = 1

Clock Cycle 1713:

Completed 5/12
add
add$t4,$t3,$t3
$t4 = 0

Clock Cycle 1714:

Completed 6/12
lw
DRAM Request(Read) Issued for lw 2536 $t2 on Line 461

Clock Cycle 1715:
$t2 -> 1, 
Completed 7/12
lw
DRAM Request(Read) Issued for lw 344 $t4 on Line 462

Clock Cycle 1716:
$t2 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 1717:
$t2 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 1718:
$t2 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 1719:
$t2 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 1720:
$t2 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 2756 0 on Line 455

Clock Cycle 1721:
$t2 -> 1, $t4 -> 1, 
Started lw 2536 $t2 on Line 461
Completed 1/2

Clock Cycle 1722:
$t2 -> 1, $t4 -> 1, 
Completed 2/2
$t2 = 0
Finished Instruction lw 2536 $t2 on Line 461

Clock Cycle 1723:
$t4 -> 1, 
Started lw 344 $t4 on Line 462
Row 2 will be copied back to DRAM and Row 0 will be activated
Completed 1/22
mul
mul$t1,$t2,$t2
$t1 = 0

Clock Cycle 1724:
$t4 -> 1, 
Completed 2/22
add
add$t0,$t1,$t0
$t0 = 0

Clock Cycle 1725:
$t4 -> 1, 
Completed 3/22
addi
addi$t2,$t1,772
$t2 = 772

Clock Cycle 1726:
$t4 -> 1, 
Completed 4/22

Clock Cycle 1727:
$t4 -> 1, 
Completed 5/22

Clock Cycle 1728:
$t4 -> 1, 
Completed 6/22

Clock Cycle 1729:
$t4 -> 1, 
Completed 7/22

Clock Cycle 1730:
$t4 -> 1, 
Completed 8/22

Clock Cycle 1731:
$t4 -> 1, 
Completed 9/22

Clock Cycle 1732:
$t4 -> 1, 
Completed 10/22

Clock Cycle 1733:
$t4 -> 1, 
Completed 11/22

Clock Cycle 1734:
$t4 -> 1, 
Completed 12/22

Clock Cycle 1735:
$t4 -> 1, 
Completed 13/22

Clock Cycle 1736:
$t4 -> 1, 
Completed 14/22

Clock Cycle 1737:
$t4 -> 1, 
Completed 15/22

Clock Cycle 1738:
$t4 -> 1, 
Completed 16/22

Clock Cycle 1739:
$t4 -> 1, 
Completed 17/22

Clock Cycle 1740:
$t4 -> 1, 
Completed 18/22

Clock Cycle 1741:
$t4 -> 1, 
Completed 19/22

Clock Cycle 1742:
$t4 -> 1, 
Completed 20/22

Clock Cycle 1743:
$t4 -> 1, 
Completed 21/22

Clock Cycle 1744:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 344 $t4 on Line 462

Clock Cycle 1745:
lw
DRAM Request(Read) Issued for lw 2648 $t4 on Line 466

Clock Cycle 1746:
$t4 -> 1, 
Started lw 2648 $t4 on Line 466
Row 0 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sub
sub$t3,$t2,$t2
$t3 = 0

Clock Cycle 1747:
$t4 -> 1, 
Completed 2/12

Clock Cycle 1748:
$t4 -> 1, 
Completed 3/12

Clock Cycle 1749:
$t4 -> 1, 
Completed 4/12

Clock Cycle 1750:
$t4 -> 1, 
Completed 5/12

Clock Cycle 1751:
$t4 -> 1, 
Completed 6/12

Clock Cycle 1752:
$t4 -> 1, 
Completed 7/12

Clock Cycle 1753:
$t4 -> 1, 
Completed 8/12

Clock Cycle 1754:
$t4 -> 1, 
Completed 9/12

Clock Cycle 1755:
$t4 -> 1, 
Completed 10/12

Clock Cycle 1756:
$t4 -> 1, 
Completed 11/12

Clock Cycle 1757:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 2648 $t4 on Line 466

Clock Cycle 1758:
slt
slt$t4,$t0,$t1
$t4 = 0

Clock Cycle 1759:
addi
addi$t0,$t0,3864
$t0 = 3864

Clock Cycle 1760:
add
add$t3,$t4,$t3
$t3 = 0

Clock Cycle 1761:
sw
DRAM Request(Write) Issued for sw 1996 0 on Line 471

Clock Cycle 1762:

Started sw 1996 0 on Line 471
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
lw
DRAM Request(Read) Issued for lw 3536 $t4 on Line 472

Clock Cycle 1763:
$t4 -> 1, 
Completed 2/12
lw
DRAM Request(Read) Issued for lw 2116 $t0 on Line 473

Clock Cycle 1764:
$t0 -> 1, $t4 -> 1, 
Completed 3/12
sub
sub$t1,$t2,$t3
$t1 = 772

Clock Cycle 1765:
$t0 -> 1, $t4 -> 1, 
Completed 4/12

Clock Cycle 1766:
$t0 -> 1, $t4 -> 1, 
Completed 5/12

Clock Cycle 1767:
$t0 -> 1, $t4 -> 1, 
Completed 6/12

Clock Cycle 1768:
$t0 -> 1, $t4 -> 1, 
Completed 7/12

Clock Cycle 1769:
$t0 -> 1, $t4 -> 1, 
Completed 8/12

Clock Cycle 1770:
$t0 -> 1, $t4 -> 1, 
Completed 9/12

Clock Cycle 1771:
$t0 -> 1, $t4 -> 1, 
Completed 10/12

Clock Cycle 1772:
$t0 -> 1, $t4 -> 1, 
Completed 11/12

Clock Cycle 1773:
$t0 -> 1, $t4 -> 1, 
Completed 12/12
Finished Instruction sw 1996 0 on Line 471

Clock Cycle 1774:
$t0 -> 1, $t4 -> 1, 
Started lw 3536 $t4 on Line 472
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1775:
$t0 -> 1, $t4 -> 1, 
Completed 2/22

Clock Cycle 1776:
$t0 -> 1, $t4 -> 1, 
Completed 3/22

Clock Cycle 1777:
$t0 -> 1, $t4 -> 1, 
Completed 4/22

Clock Cycle 1778:
$t0 -> 1, $t4 -> 1, 
Completed 5/22

Clock Cycle 1779:
$t0 -> 1, $t4 -> 1, 
Completed 6/22

Clock Cycle 1780:
$t0 -> 1, $t4 -> 1, 
Completed 7/22

Clock Cycle 1781:
$t0 -> 1, $t4 -> 1, 
Completed 8/22

Clock Cycle 1782:
$t0 -> 1, $t4 -> 1, 
Completed 9/22

Clock Cycle 1783:
$t0 -> 1, $t4 -> 1, 
Completed 10/22

Clock Cycle 1784:
$t0 -> 1, $t4 -> 1, 
Completed 11/22

Clock Cycle 1785:
$t0 -> 1, $t4 -> 1, 
Completed 12/22

Clock Cycle 1786:
$t0 -> 1, $t4 -> 1, 
Completed 13/22

Clock Cycle 1787:
$t0 -> 1, $t4 -> 1, 
Completed 14/22

Clock Cycle 1788:
$t0 -> 1, $t4 -> 1, 
Completed 15/22

Clock Cycle 1789:
$t0 -> 1, $t4 -> 1, 
Completed 16/22

Clock Cycle 1790:
$t0 -> 1, $t4 -> 1, 
Completed 17/22

Clock Cycle 1791:
$t0 -> 1, $t4 -> 1, 
Completed 18/22

Clock Cycle 1792:
$t0 -> 1, $t4 -> 1, 
Completed 19/22

Clock Cycle 1793:
$t0 -> 1, $t4 -> 1, 
Completed 20/22

Clock Cycle 1794:
$t0 -> 1, $t4 -> 1, 
Completed 21/22

Clock Cycle 1795:
$t0 -> 1, $t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 3536 $t4 on Line 472

Clock Cycle 1796:
$t0 -> 1, 
Started lw 2116 $t0 on Line 473
Row 3 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12

Clock Cycle 1797:
$t0 -> 1, 
Completed 2/12

Clock Cycle 1798:
$t0 -> 1, 
Completed 3/12

Clock Cycle 1799:
$t0 -> 1, 
Completed 4/12

Clock Cycle 1800:
$t0 -> 1, 
Completed 5/12

Clock Cycle 1801:
$t0 -> 1, 
Completed 6/12

Clock Cycle 1802:
$t0 -> 1, 
Completed 7/12

Clock Cycle 1803:
$t0 -> 1, 
Completed 8/12

Clock Cycle 1804:
$t0 -> 1, 
Completed 9/12

Clock Cycle 1805:
$t0 -> 1, 
Completed 10/12

Clock Cycle 1806:
$t0 -> 1, 
Completed 11/12

Clock Cycle 1807:
$t0 -> 1, 
Completed 12/12
$t0 = 0
Finished Instruction lw 2116 $t0 on Line 473

Clock Cycle 1808:
slt
slt$t3,$t0,$t2
$t3 = 1

Clock Cycle 1809:
add
add$t0,$t1,$t2
$t0 = 1544

Clock Cycle 1810:
addi
addi$t4,$t1,2760
$t4 = 3532

Clock Cycle 1811:
slt
slt$t1,$t2,$t3
$t1 = 0

Clock Cycle 1812:
addi
addi$t3,$t0,3808
$t3 = 5352

Clock Cycle 1813:
add
add$t0,$t4,$t4
$t0 = 7064

Clock Cycle 1814:
sub
sub$t2,$t1,$t4
$t2 = -3532

Clock Cycle 1815:
slt
slt$t2,$t3,$t0
$t2 = 1

Clock Cycle 1816:
sw
DRAM Request(Write) Issued for sw 1132 1 on Line 483

Clock Cycle 1817:

Started sw 1132 1 on Line 483
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
add
add$t2,$t0,$t4
$t2 = 10596

Clock Cycle 1818:

Completed 2/12
lw
DRAM Request(Read) Issued for lw 2548 $t4 on Line 485

Clock Cycle 1819:
$t4 -> 1, 
Completed 3/12

Clock Cycle 1820:
$t4 -> 1, 
Completed 4/12

Clock Cycle 1821:
$t4 -> 1, 
Completed 5/12

Clock Cycle 1822:
$t4 -> 1, 
Completed 6/12

Clock Cycle 1823:
$t4 -> 1, 
Completed 7/12

Clock Cycle 1824:
$t4 -> 1, 
Completed 8/12

Clock Cycle 1825:
$t4 -> 1, 
Completed 9/12

Clock Cycle 1826:
$t4 -> 1, 
Completed 10/12

Clock Cycle 1827:
$t4 -> 1, 
Completed 11/12

Clock Cycle 1828:
$t4 -> 1, 
Completed 12/12
Finished Instruction sw 1132 1 on Line 483

Clock Cycle 1829:
$t4 -> 1, 
Started lw 2548 $t4 on Line 485
Row 1 will be copied back to DRAM and Row 2 will be activated
Completed 1/22

Clock Cycle 1830:
$t4 -> 1, 
Completed 2/22

Clock Cycle 1831:
$t4 -> 1, 
Completed 3/22

Clock Cycle 1832:
$t4 -> 1, 
Completed 4/22

Clock Cycle 1833:
$t4 -> 1, 
Completed 5/22

Clock Cycle 1834:
$t4 -> 1, 
Completed 6/22

Clock Cycle 1835:
$t4 -> 1, 
Completed 7/22

Clock Cycle 1836:
$t4 -> 1, 
Completed 8/22

Clock Cycle 1837:
$t4 -> 1, 
Completed 9/22

Clock Cycle 1838:
$t4 -> 1, 
Completed 10/22
Memory at 1132 = 1

Clock Cycle 1839:
$t4 -> 1, 
Completed 11/22

Clock Cycle 1840:
$t4 -> 1, 
Completed 12/22

Clock Cycle 1841:
$t4 -> 1, 
Completed 13/22

Clock Cycle 1842:
$t4 -> 1, 
Completed 14/22

Clock Cycle 1843:
$t4 -> 1, 
Completed 15/22

Clock Cycle 1844:
$t4 -> 1, 
Completed 16/22

Clock Cycle 1845:
$t4 -> 1, 
Completed 17/22

Clock Cycle 1846:
$t4 -> 1, 
Completed 18/22

Clock Cycle 1847:
$t4 -> 1, 
Completed 19/22

Clock Cycle 1848:
$t4 -> 1, 
Completed 20/22

Clock Cycle 1849:
$t4 -> 1, 
Completed 21/22

Clock Cycle 1850:
$t4 -> 1, 
Completed 22/22
$t4 = 0
Finished Instruction lw 2548 $t4 on Line 485

Clock Cycle 1851:
mul
mul$t4,$t0,$t3
$t4 = 37806528

Clock Cycle 1852:
lw
DRAM Request(Read) Issued for lw 1488 $t4 on Line 487

Clock Cycle 1853:
$t4 -> 1, 
Started lw 1488 $t4 on Line 487
Row 2 need NOT be copied back to DRAM and Row 1 will be activated
Completed 1/12
add
add$t1,$t2,$t2
$t1 = 21192

Clock Cycle 1854:
$t4 -> 1, 
Completed 2/12
sw
DRAM Request(Write) Issued for sw 2308 10596 on Line 489

Clock Cycle 1855:
$t4 -> 1, 
Completed 3/12
slt
slt$t2,$t2,$t2
$t2 = 0

Clock Cycle 1856:
$t4 -> 1, 
Completed 4/12
add
add$t3,$t0,$t0
$t3 = 14128

Clock Cycle 1857:
$t4 -> 1, 
Completed 5/12

Clock Cycle 1858:
$t4 -> 1, 
Completed 6/12

Clock Cycle 1859:
$t4 -> 1, 
Completed 7/12

Clock Cycle 1860:
$t4 -> 1, 
Completed 8/12

Clock Cycle 1861:
$t4 -> 1, 
Completed 9/12

Clock Cycle 1862:
$t4 -> 1, 
Completed 10/12

Clock Cycle 1863:
$t4 -> 1, 
Completed 11/12

Clock Cycle 1864:
$t4 -> 1, 
Completed 12/12
$t4 = 0
Finished Instruction lw 1488 $t4 on Line 487

Clock Cycle 1865:

Started sw 2308 10596 on Line 489
Row 1 need NOT be copied back to DRAM and Row 2 will be activated
Completed 1/12
sw
DRAM Request(Write) Issued for sw 2364 0 on Line 492

Clock Cycle 1866:

Completed 2/12
slt
slt$t4,$t4,$t1
$t4 = 1

Clock Cycle 1867:

Completed 3/12
addi
addi$t1,$t4,2560
$t1 = 2561

Clock Cycle 1868:

Completed 4/12
slt
slt$t2,$t2,$t3
$t2 = 1

Clock Cycle 1869:

Completed 5/12
sw
DRAM Request(Write) Issued for sw 1972 7064 on Line 496

Clock Cycle 1870:

Completed 6/12
lw
DRAM Request(Read) Issued for lw 3812 $t1 on Line 497

Clock Cycle 1871:
$t1 -> 1, 
Completed 7/12
sw
DRAM Request(Write) Issued for sw 2832 7064 on Line 498

Clock Cycle 1872:
$t1 -> 1, 
Completed 8/12
addi
addi$t4,$t4,1876
$t4 = 1877

Clock Cycle 1873:
$t1 -> 1, 
Completed 9/12
addi
addi$t4,$t4,3456
$t4 = 5333

Clock Cycle 1874:
$t1 -> 1, 
Completed 10/12

Clock Cycle 1875:
$t1 -> 1, 
Completed 11/12

Clock Cycle 1876:
$t1 -> 1, 
Completed 12/12
Finished Instruction sw 2308 10596 on Line 489

Clock Cycle 1877:
$t1 -> 1, 
Started sw 2364 0 on Line 492
Completed 1/2

Clock Cycle 1878:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 2364 0 on Line 492

Clock Cycle 1879:
$t1 -> 1, 
Started sw 2832 7064 on Line 498
Completed 1/2

Clock Cycle 1880:
$t1 -> 1, 
Completed 2/2
Finished Instruction sw 2832 7064 on Line 498

Clock Cycle 1881:
$t1 -> 1, 
Started sw 1972 7064 on Line 496
Row 2 will be copied back to DRAM and Row 1 will be activated
Completed 1/22

Clock Cycle 1882:
$t1 -> 1, 
Completed 2/22

Clock Cycle 1883:
$t1 -> 1, 
Completed 3/22

Clock Cycle 1884:
$t1 -> 1, 
Completed 4/22

Clock Cycle 1885:
$t1 -> 1, 
Completed 5/22

Clock Cycle 1886:
$t1 -> 1, 
Completed 6/22

Clock Cycle 1887:
$t1 -> 1, 
Completed 7/22

Clock Cycle 1888:
$t1 -> 1, 
Completed 8/22

Clock Cycle 1889:
$t1 -> 1, 
Completed 9/22

Clock Cycle 1890:
$t1 -> 1, 
Completed 10/22
Memory at 2308 = 10596
Memory at 2832 = 7064

Clock Cycle 1891:
$t1 -> 1, 
Completed 11/22

Clock Cycle 1892:
$t1 -> 1, 
Completed 12/22

Clock Cycle 1893:
$t1 -> 1, 
Completed 13/22

Clock Cycle 1894:
$t1 -> 1, 
Completed 14/22

Clock Cycle 1895:
$t1 -> 1, 
Completed 15/22

Clock Cycle 1896:
$t1 -> 1, 
Completed 16/22

Clock Cycle 1897:
$t1 -> 1, 
Completed 17/22

Clock Cycle 1898:
$t1 -> 1, 
Completed 18/22

Clock Cycle 1899:
$t1 -> 1, 
Completed 19/22

Clock Cycle 1900:
$t1 -> 1, 
Completed 20/22

Clock Cycle 1901:
$t1 -> 1, 
Completed 21/22

Clock Cycle 1902:
$t1 -> 1, 
Completed 22/22
Finished Instruction sw 1972 7064 on Line 496

Clock Cycle 1903:
$t1 -> 1, 
Started lw 3812 $t1 on Line 497
Row 1 will be copied back to DRAM and Row 3 will be activated
Completed 1/22

Clock Cycle 1904:
$t1 -> 1, 
Completed 2/22

Clock Cycle 1905:
$t1 -> 1, 
Completed 3/22

Clock Cycle 1906:
$t1 -> 1, 
Completed 4/22

Clock Cycle 1907:
$t1 -> 1, 
Completed 5/22

Clock Cycle 1908:
$t1 -> 1, 
Completed 6/22

Clock Cycle 1909:
$t1 -> 1, 
Completed 7/22

Clock Cycle 1910:
$t1 -> 1, 
Completed 8/22

Clock Cycle 1911:
$t1 -> 1, 
Completed 9/22

Clock Cycle 1912:
$t1 -> 1, 
Completed 10/22
Memory at 1972 = 7064

Clock Cycle 1913:
$t1 -> 1, 
Completed 11/22

Clock Cycle 1914:
$t1 -> 1, 
Completed 12/22

Clock Cycle 1915:
$t1 -> 1, 
Completed 13/22

Clock Cycle 1916:
$t1 -> 1, 
Completed 14/22

Clock Cycle 1917:
$t1 -> 1, 
Completed 15/22

Clock Cycle 1918:
$t1 -> 1, 
Completed 16/22

Clock Cycle 1919:
$t1 -> 1, 
Completed 17/22

Clock Cycle 1920:
$t1 -> 1, 
Completed 18/22

Clock Cycle 1921:
$t1 -> 1, 
Completed 19/22

Clock Cycle 1922:
$t1 -> 1, 
Completed 20/22

Clock Cycle 1923:
$t1 -> 1, 
Completed 21/22

Clock Cycle 1924:
$t1 -> 1, 
Completed 22/22
$t1 = 0
Finished Instruction lw 3812 $t1 on Line 497
Total Number of cycles taken = 1924
Total Number of Row Buffer Updates = 157

DRAM memory structure :
Memory at row 0 column 37 address 148 = -2668
Memory at row 0 column 85 address 340 = 1
Memory at row 0 column 197 address 788 = -3996
Memory at row 0 column 207 address 828 = 585
Memory at row 0 column 221 address 884 = 3784
Memory at row 0 column 241 address 964 = 1
Memory at row 0 column 246 address 984 = -6923532
Memory at row 1 column 20 address 1104 = 1
Memory at row 1 column 27 address 1132 = 1
Memory at row 1 column 81 address 1348 = 1
Memory at row 1 column 89 address 1380 = 2596
Memory at row 1 column 94 address 1400 = 2392
Memory at row 1 column 155 address 1644 = 192
Memory at row 1 column 237 address 1972 = 7064
Memory at row 2 column 14 address 2104 = 5192
Memory at row 2 column 15 address 2108 = -1704
Memory at row 2 column 64 address 2304 = -1
Memory at row 2 column 65 address 2308 = 10596
Memory at row 2 column 173 address 2740 = 4024
Memory at row 2 column 196 address 2832 = 7064
Memory at row 2 column 210 address 2888 = 3556
Memory at row 3 column 59 address 3308 = 3016
Memory at row 3 column 105 address 3492 = 192

Integer Register Values :
zero = 0
s0 = 0
s1 = 0
s2 = 0
s3 = 0
s4 = 0
s5 = 0
s6 = 0
s7 = 0
t0 = 7064
t1 = 0
t2 = 1
t3 = 14128
t4 = 5333
t5 = 0
t6 = 0
t7 = 0
t8 = 0
t9 = 0
v0 = 0
v1 = 0
a0 = 0
a1 = 0
a2 = 0
a3 = 0
k0 = 0
gp = 0
sp = 0
fp = 0
ra = 0
at = 0
