# 4-2-encoder-using-verilog-Xillinx
A 4:2 priority encoder designed in Verilog and tested using Xilinx ISE. Converts 4 input lines into a 2-bit binary output representing the highest-priority active input. Includes testbench and simulation support.
