<stg><name>mmult_hw</name>


<trans_list>

<trans id="1141" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1658" from="2" to="259">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1659" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1408" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1417" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1446" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1450" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1451" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1452" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1460" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1461" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1462" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1463" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1464" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1465" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1466" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1474" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1475" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1480" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1485" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1487" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1488" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1489" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1490" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1491" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1493" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1494" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1495" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1496" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1497" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1498" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1499" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1500" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1501" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1502" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1503" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1504" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1505" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1506" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1507" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1508" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1509" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1510" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1511" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1512" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1513" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1514" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1518" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1519" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1520" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1521" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1522" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1523" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1524" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1525" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1526" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1527" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1528" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1529" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1530" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1531" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1532" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1533" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1534" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1535" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1536" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1537" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1538" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1539" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1540" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1541" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1542" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1543" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1544" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1545" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1546" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1547" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1548" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1549" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1550" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1551" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1552" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1553" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1554" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1555" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1556" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1557" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1558" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1559" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1560" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1561" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1562" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1563" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1564" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1565" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1566" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1567" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1568" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1569" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1570" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1571" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1572" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1573" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1574" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1575" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1576" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1577" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1578" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1579" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1580" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1581" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1582" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1583" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1584" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1585" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1586" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1587" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1588" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1589" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1590" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1591" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1593" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1594" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1595" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1596" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1597" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1598" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1599" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1600" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1601" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1602" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1603" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1604" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1605" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1606" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1607" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1608" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1609" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1610" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1611" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1612" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1613" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1614" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1615" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1616" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1617" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1618" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1619" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1620" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1621" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1622" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1623" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1624" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1625" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1626" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1627" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1628" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1629" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1630" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1631" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1632" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1633" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1634" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1635" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1636" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1637" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1638" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1639" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1640" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1641" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1642" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1643" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1644" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1645" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1646" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1647" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1648" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1649" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1650" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1651" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1652" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1653" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1654" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1655" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1656" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1657" from="258" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_49), !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_48), !map !14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_47), !map !20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_46), !map !26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_45), !map !32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_44), !map !38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_43), !map !44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_42), !map !50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_41), !map !56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_40), !map !62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_39), !map !68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_38), !map !74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_37), !map !80

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_36), !map !86

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_35), !map !92

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_34), !map !98

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_33), !map !104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_32), !map !110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_31), !map !116

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_30), !map !122

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_29), !map !128

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_28), !map !134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_27), !map !140

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_26), !map !146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_25), !map !152

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_24), !map !158

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_23), !map !164

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_22), !map !170

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_21), !map !176

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_20), !map !182

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_19), !map !188

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_18), !map !194

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_17), !map !200

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_16), !map !206

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_15), !map !212

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_14), !map !218

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_13), !map !224

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_12), !map !230

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_11), !map !236

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_10), !map !242

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_9), !map !248

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_8), !map !254

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_7), !map !260

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_6), !map !266

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_5), !map !272

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_4), !map !278

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_3), !map !284

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_2), !map !290

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_1), !map !296

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %b_0), !map !302

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:50  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_49), !map !308

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:51  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_48), !map !313

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:52  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_47), !map !318

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:53  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_46), !map !323

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:54  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_45), !map !328

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:55  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_44), !map !333

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:56  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_43), !map !338

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:57  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_42), !map !343

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:58  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_41), !map !348

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:59  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_40), !map !353

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:60  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_39), !map !358

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:61  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_38), !map !363

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:62  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_37), !map !368

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:63  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_36), !map !373

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:64  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_35), !map !378

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:65  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_34), !map !383

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:66  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_33), !map !388

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:67  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_32), !map !393

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:68  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_31), !map !398

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:69  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_30), !map !403

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:70  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_29), !map !408

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:71  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_28), !map !413

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:72  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_27), !map !418

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:73  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_26), !map !423

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:74  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_25), !map !428

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:75  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_24), !map !433

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:76  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_23), !map !438

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:77  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_22), !map !443

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:78  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_21), !map !448

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:79  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_20), !map !453

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:80  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_19), !map !458

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:81  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_18), !map !463

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:82  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_17), !map !468

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:83  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_16), !map !473

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:84  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_15), !map !478

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:85  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_14), !map !483

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:86  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_13), !map !488

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:87  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_12), !map !493

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:88  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_11), !map !498

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:89  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_10), !map !503

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:90  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_9), !map !508

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:91  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_8), !map !513

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:92  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_7), !map !518

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:93  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_6), !map !523

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:94  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_5), !map !528

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:95  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_4), !map !533

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:96  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_3), !map !538

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:97  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_2), !map !543

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:98  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_1), !map !548

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:99  call void (...)* @_ssdm_op_SpecBitsMap([50 x half]* %a_0), !map !553

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:100  call void (...)* @_ssdm_op_SpecBitsMap([2500 x half]* %out_r), !map !558

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:101  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @mmult_hw_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
:102  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="363" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i12 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:1  %ia = phi i6 [ 0, %0 ], [ %tmp_mid2_v, %.reset ]

]]></Node>
<StgValue><ssdm name="ia"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:2  %ib = phi i6 [ 0, %0 ], [ %ib_1, %.reset ]

]]></Node>
<StgValue><ssdm name="ib"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %exitcond_flatten = icmp eq i12 %indvar_flatten, -1596

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2500, i64 2500, i64 2500)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %indvar_flatten_next = add i12 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond_flatten, label %2, label %.reset

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:0  %ia_1 = add i6 %ia, 1

]]></Node>
<StgValue><ssdm name="ia_1"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:2  %exitcond = icmp eq i6 %ib, -14

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:3  %ib_mid2 = select i1 %exitcond, i6 0, i6 %ib

]]></Node>
<StgValue><ssdm name="ib_mid2"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset:4  %tmp_mid2_v = select i1 %exitcond, i6 %ia_1, i6 %ia

]]></Node>
<StgValue><ssdm name="tmp_mid2_v"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="6">
<![CDATA[
.reset:5  %tmp_mid2 = zext i6 %tmp_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="6">
<![CDATA[
.reset:11  %tmp_2 = zext i6 %ib_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:16  %a_0_addr = getelementptr [50 x half]* %a_0, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_0_addr"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="6">
<![CDATA[
.reset:17  %a_0_load = load half* %a_0_addr, align 2

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:18  %b_0_addr = getelementptr [50 x half]* %b_0, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_0_addr"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="6">
<![CDATA[
.reset:19  %b_0_load = load half* %b_0_addr, align 2

]]></Node>
<StgValue><ssdm name="b_0_load"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:318  %ib_1 = add i6 %ib_mid2, 1

]]></Node>
<StgValue><ssdm name="ib_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="381" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="6">
<![CDATA[
.reset:17  %a_0_load = load half* %a_0_addr, align 2

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="6">
<![CDATA[
.reset:19  %b_0_load = load half* %b_0_addr, align 2

]]></Node>
<StgValue><ssdm name="b_0_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="383" st_id="4" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:20  %tmp_5 = fmul half %a_0_load, %b_0_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="384" st_id="5" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:20  %tmp_5 = fmul half %a_0_load, %b_0_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="385" st_id="6" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:20  %tmp_5 = fmul half %a_0_load, %b_0_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="386" st_id="7" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:20  %tmp_5 = fmul half %a_0_load, %b_0_load

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:22  %a_1_addr = getelementptr [50 x half]* %a_1, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_1_addr"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="6">
<![CDATA[
.reset:23  %a_1_load = load half* %a_1_addr, align 2

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:24  %b_1_addr = getelementptr [50 x half]* %b_1, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_1_addr"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="6">
<![CDATA[
.reset:25  %b_1_load = load half* %b_1_addr, align 2

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="391" st_id="8" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:21  %sum_1 = fadd half %tmp_5, 0x0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="6">
<![CDATA[
.reset:23  %a_1_load = load half* %a_1_addr, align 2

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="6">
<![CDATA[
.reset:25  %b_1_load = load half* %b_1_addr, align 2

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="394" st_id="9" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:21  %sum_1 = fadd half %tmp_5, 0x0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:26  %tmp_5_1 = fmul half %a_1_load, %b_1_load

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="396" st_id="10" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:21  %sum_1 = fadd half %tmp_5, 0x0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="397" st_id="10" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:26  %tmp_5_1 = fmul half %a_1_load, %b_1_load

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="398" st_id="11" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:21  %sum_1 = fadd half %tmp_5, 0x0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:26  %tmp_5_1 = fmul half %a_1_load, %b_1_load

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="400" st_id="12" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:21  %sum_1 = fadd half %tmp_5, 0x0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:26  %tmp_5_1 = fmul half %a_1_load, %b_1_load

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="402" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:28  %a_2_addr = getelementptr [50 x half]* %a_2, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_2_addr"/></StgValue>
</operation>

<operation id="403" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="6">
<![CDATA[
.reset:29  %a_2_load = load half* %a_2_addr, align 2

]]></Node>
<StgValue><ssdm name="a_2_load"/></StgValue>
</operation>

<operation id="404" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:30  %b_2_addr = getelementptr [50 x half]* %b_2, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_2_addr"/></StgValue>
</operation>

<operation id="405" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="6">
<![CDATA[
.reset:31  %b_2_load = load half* %b_2_addr, align 2

]]></Node>
<StgValue><ssdm name="b_2_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="406" st_id="13" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:27  %sum_1_1 = fadd half %sum_1, %tmp_5_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="6">
<![CDATA[
.reset:29  %a_2_load = load half* %a_2_addr, align 2

]]></Node>
<StgValue><ssdm name="a_2_load"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="6">
<![CDATA[
.reset:31  %b_2_load = load half* %b_2_addr, align 2

]]></Node>
<StgValue><ssdm name="b_2_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="409" st_id="14" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:27  %sum_1_1 = fadd half %sum_1, %tmp_5_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="410" st_id="14" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:32  %tmp_5_2 = fmul half %a_2_load, %b_2_load

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="411" st_id="15" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:27  %sum_1_1 = fadd half %sum_1, %tmp_5_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="412" st_id="15" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:32  %tmp_5_2 = fmul half %a_2_load, %b_2_load

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="413" st_id="16" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:27  %sum_1_1 = fadd half %sum_1, %tmp_5_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="414" st_id="16" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:32  %tmp_5_2 = fmul half %a_2_load, %b_2_load

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="415" st_id="17" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:27  %sum_1_1 = fadd half %sum_1, %tmp_5_1

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:32  %tmp_5_2 = fmul half %a_2_load, %b_2_load

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:34  %a_3_addr = getelementptr [50 x half]* %a_3, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_3_addr"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="6">
<![CDATA[
.reset:35  %a_3_load = load half* %a_3_addr, align 2

]]></Node>
<StgValue><ssdm name="a_3_load"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:36  %b_3_addr = getelementptr [50 x half]* %b_3, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_3_addr"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="6">
<![CDATA[
.reset:37  %b_3_load = load half* %b_3_addr, align 2

]]></Node>
<StgValue><ssdm name="b_3_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="421" st_id="18" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:33  %sum_1_2 = fadd half %sum_1_1, %tmp_5_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="6">
<![CDATA[
.reset:35  %a_3_load = load half* %a_3_addr, align 2

]]></Node>
<StgValue><ssdm name="a_3_load"/></StgValue>
</operation>

<operation id="423" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="6">
<![CDATA[
.reset:37  %b_3_load = load half* %b_3_addr, align 2

]]></Node>
<StgValue><ssdm name="b_3_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="424" st_id="19" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:33  %sum_1_2 = fadd half %sum_1_1, %tmp_5_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="425" st_id="19" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:38  %tmp_5_3 = fmul half %a_3_load, %b_3_load

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="426" st_id="20" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:33  %sum_1_2 = fadd half %sum_1_1, %tmp_5_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="427" st_id="20" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:38  %tmp_5_3 = fmul half %a_3_load, %b_3_load

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="428" st_id="21" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:33  %sum_1_2 = fadd half %sum_1_1, %tmp_5_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="429" st_id="21" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:38  %tmp_5_3 = fmul half %a_3_load, %b_3_load

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="430" st_id="22" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:33  %sum_1_2 = fadd half %sum_1_1, %tmp_5_2

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="431" st_id="22" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:38  %tmp_5_3 = fmul half %a_3_load, %b_3_load

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="432" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:40  %a_4_addr = getelementptr [50 x half]* %a_4, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_4_addr"/></StgValue>
</operation>

<operation id="433" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="6">
<![CDATA[
.reset:41  %a_4_load = load half* %a_4_addr, align 2

]]></Node>
<StgValue><ssdm name="a_4_load"/></StgValue>
</operation>

<operation id="434" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:42  %b_4_addr = getelementptr [50 x half]* %b_4, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_4_addr"/></StgValue>
</operation>

<operation id="435" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="6">
<![CDATA[
.reset:43  %b_4_load = load half* %b_4_addr, align 2

]]></Node>
<StgValue><ssdm name="b_4_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="436" st_id="23" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:39  %sum_1_3 = fadd half %sum_1_2, %tmp_5_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="6">
<![CDATA[
.reset:41  %a_4_load = load half* %a_4_addr, align 2

]]></Node>
<StgValue><ssdm name="a_4_load"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="6">
<![CDATA[
.reset:43  %b_4_load = load half* %b_4_addr, align 2

]]></Node>
<StgValue><ssdm name="b_4_load"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="439" st_id="24" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:39  %sum_1_3 = fadd half %sum_1_2, %tmp_5_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="440" st_id="24" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:44  %tmp_5_4 = fmul half %a_4_load, %b_4_load

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="441" st_id="25" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:39  %sum_1_3 = fadd half %sum_1_2, %tmp_5_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="442" st_id="25" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:44  %tmp_5_4 = fmul half %a_4_load, %b_4_load

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="443" st_id="26" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:39  %sum_1_3 = fadd half %sum_1_2, %tmp_5_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="444" st_id="26" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:44  %tmp_5_4 = fmul half %a_4_load, %b_4_load

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="445" st_id="27" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:39  %sum_1_3 = fadd half %sum_1_2, %tmp_5_3

]]></Node>
<StgValue><ssdm name="sum_1_3"/></StgValue>
</operation>

<operation id="446" st_id="27" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:44  %tmp_5_4 = fmul half %a_4_load, %b_4_load

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="447" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:46  %a_5_addr = getelementptr [50 x half]* %a_5, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_5_addr"/></StgValue>
</operation>

<operation id="448" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="6">
<![CDATA[
.reset:47  %a_5_load = load half* %a_5_addr, align 2

]]></Node>
<StgValue><ssdm name="a_5_load"/></StgValue>
</operation>

<operation id="449" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:48  %b_5_addr = getelementptr [50 x half]* %b_5, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_5_addr"/></StgValue>
</operation>

<operation id="450" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="6">
<![CDATA[
.reset:49  %b_5_load = load half* %b_5_addr, align 2

]]></Node>
<StgValue><ssdm name="b_5_load"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="451" st_id="28" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:45  %sum_1_4 = fadd half %sum_1_3, %tmp_5_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="452" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="6">
<![CDATA[
.reset:47  %a_5_load = load half* %a_5_addr, align 2

]]></Node>
<StgValue><ssdm name="a_5_load"/></StgValue>
</operation>

<operation id="453" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="6">
<![CDATA[
.reset:49  %b_5_load = load half* %b_5_addr, align 2

]]></Node>
<StgValue><ssdm name="b_5_load"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="454" st_id="29" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:45  %sum_1_4 = fadd half %sum_1_3, %tmp_5_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="455" st_id="29" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:50  %tmp_5_5 = fmul half %a_5_load, %b_5_load

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="456" st_id="30" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:45  %sum_1_4 = fadd half %sum_1_3, %tmp_5_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="457" st_id="30" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:50  %tmp_5_5 = fmul half %a_5_load, %b_5_load

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="458" st_id="31" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:45  %sum_1_4 = fadd half %sum_1_3, %tmp_5_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="459" st_id="31" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:50  %tmp_5_5 = fmul half %a_5_load, %b_5_load

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="460" st_id="32" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:45  %sum_1_4 = fadd half %sum_1_3, %tmp_5_4

]]></Node>
<StgValue><ssdm name="sum_1_4"/></StgValue>
</operation>

<operation id="461" st_id="32" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:50  %tmp_5_5 = fmul half %a_5_load, %b_5_load

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="462" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:52  %a_6_addr = getelementptr [50 x half]* %a_6, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_6_addr"/></StgValue>
</operation>

<operation id="463" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="6">
<![CDATA[
.reset:53  %a_6_load = load half* %a_6_addr, align 2

]]></Node>
<StgValue><ssdm name="a_6_load"/></StgValue>
</operation>

<operation id="464" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:54  %b_6_addr = getelementptr [50 x half]* %b_6, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_6_addr"/></StgValue>
</operation>

<operation id="465" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="6">
<![CDATA[
.reset:55  %b_6_load = load half* %b_6_addr, align 2

]]></Node>
<StgValue><ssdm name="b_6_load"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="466" st_id="33" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:51  %sum_1_5 = fadd half %sum_1_4, %tmp_5_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="467" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="6">
<![CDATA[
.reset:53  %a_6_load = load half* %a_6_addr, align 2

]]></Node>
<StgValue><ssdm name="a_6_load"/></StgValue>
</operation>

<operation id="468" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="6">
<![CDATA[
.reset:55  %b_6_load = load half* %b_6_addr, align 2

]]></Node>
<StgValue><ssdm name="b_6_load"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="469" st_id="34" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:51  %sum_1_5 = fadd half %sum_1_4, %tmp_5_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="470" st_id="34" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:56  %tmp_5_6 = fmul half %a_6_load, %b_6_load

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="471" st_id="35" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:51  %sum_1_5 = fadd half %sum_1_4, %tmp_5_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="472" st_id="35" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:56  %tmp_5_6 = fmul half %a_6_load, %b_6_load

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="473" st_id="36" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:51  %sum_1_5 = fadd half %sum_1_4, %tmp_5_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="474" st_id="36" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:56  %tmp_5_6 = fmul half %a_6_load, %b_6_load

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="475" st_id="37" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:51  %sum_1_5 = fadd half %sum_1_4, %tmp_5_5

]]></Node>
<StgValue><ssdm name="sum_1_5"/></StgValue>
</operation>

<operation id="476" st_id="37" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:56  %tmp_5_6 = fmul half %a_6_load, %b_6_load

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="477" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:58  %a_7_addr = getelementptr [50 x half]* %a_7, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_7_addr"/></StgValue>
</operation>

<operation id="478" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="6">
<![CDATA[
.reset:59  %a_7_load = load half* %a_7_addr, align 2

]]></Node>
<StgValue><ssdm name="a_7_load"/></StgValue>
</operation>

<operation id="479" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:60  %b_7_addr = getelementptr [50 x half]* %b_7, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_7_addr"/></StgValue>
</operation>

<operation id="480" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="6">
<![CDATA[
.reset:61  %b_7_load = load half* %b_7_addr, align 2

]]></Node>
<StgValue><ssdm name="b_7_load"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="481" st_id="38" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:57  %sum_1_6 = fadd half %sum_1_5, %tmp_5_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="482" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="6">
<![CDATA[
.reset:59  %a_7_load = load half* %a_7_addr, align 2

]]></Node>
<StgValue><ssdm name="a_7_load"/></StgValue>
</operation>

<operation id="483" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="6">
<![CDATA[
.reset:61  %b_7_load = load half* %b_7_addr, align 2

]]></Node>
<StgValue><ssdm name="b_7_load"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="484" st_id="39" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:57  %sum_1_6 = fadd half %sum_1_5, %tmp_5_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="485" st_id="39" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:62  %tmp_5_7 = fmul half %a_7_load, %b_7_load

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="486" st_id="40" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:57  %sum_1_6 = fadd half %sum_1_5, %tmp_5_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="487" st_id="40" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:62  %tmp_5_7 = fmul half %a_7_load, %b_7_load

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="488" st_id="41" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:57  %sum_1_6 = fadd half %sum_1_5, %tmp_5_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="489" st_id="41" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:62  %tmp_5_7 = fmul half %a_7_load, %b_7_load

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="490" st_id="42" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:57  %sum_1_6 = fadd half %sum_1_5, %tmp_5_6

]]></Node>
<StgValue><ssdm name="sum_1_6"/></StgValue>
</operation>

<operation id="491" st_id="42" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:62  %tmp_5_7 = fmul half %a_7_load, %b_7_load

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="492" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:64  %a_8_addr = getelementptr [50 x half]* %a_8, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_8_addr"/></StgValue>
</operation>

<operation id="493" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="6">
<![CDATA[
.reset:65  %a_8_load = load half* %a_8_addr, align 2

]]></Node>
<StgValue><ssdm name="a_8_load"/></StgValue>
</operation>

<operation id="494" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:66  %b_8_addr = getelementptr [50 x half]* %b_8, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_8_addr"/></StgValue>
</operation>

<operation id="495" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="6">
<![CDATA[
.reset:67  %b_8_load = load half* %b_8_addr, align 2

]]></Node>
<StgValue><ssdm name="b_8_load"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="496" st_id="43" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:63  %sum_1_7 = fadd half %sum_1_6, %tmp_5_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>

<operation id="497" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="6">
<![CDATA[
.reset:65  %a_8_load = load half* %a_8_addr, align 2

]]></Node>
<StgValue><ssdm name="a_8_load"/></StgValue>
</operation>

<operation id="498" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="6">
<![CDATA[
.reset:67  %b_8_load = load half* %b_8_addr, align 2

]]></Node>
<StgValue><ssdm name="b_8_load"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="499" st_id="44" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:63  %sum_1_7 = fadd half %sum_1_6, %tmp_5_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>

<operation id="500" st_id="44" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:68  %tmp_5_8 = fmul half %a_8_load, %b_8_load

]]></Node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="501" st_id="45" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:63  %sum_1_7 = fadd half %sum_1_6, %tmp_5_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>

<operation id="502" st_id="45" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:68  %tmp_5_8 = fmul half %a_8_load, %b_8_load

]]></Node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="503" st_id="46" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:63  %sum_1_7 = fadd half %sum_1_6, %tmp_5_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>

<operation id="504" st_id="46" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:68  %tmp_5_8 = fmul half %a_8_load, %b_8_load

]]></Node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="505" st_id="47" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:63  %sum_1_7 = fadd half %sum_1_6, %tmp_5_7

]]></Node>
<StgValue><ssdm name="sum_1_7"/></StgValue>
</operation>

<operation id="506" st_id="47" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:68  %tmp_5_8 = fmul half %a_8_load, %b_8_load

]]></Node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>

<operation id="507" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:70  %a_9_addr = getelementptr [50 x half]* %a_9, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_9_addr"/></StgValue>
</operation>

<operation id="508" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="6">
<![CDATA[
.reset:71  %a_9_load = load half* %a_9_addr, align 2

]]></Node>
<StgValue><ssdm name="a_9_load"/></StgValue>
</operation>

<operation id="509" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:72  %b_9_addr = getelementptr [50 x half]* %b_9, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_9_addr"/></StgValue>
</operation>

<operation id="510" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="6">
<![CDATA[
.reset:73  %b_9_load = load half* %b_9_addr, align 2

]]></Node>
<StgValue><ssdm name="b_9_load"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="511" st_id="48" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:69  %sum_1_8 = fadd half %sum_1_7, %tmp_5_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>

<operation id="512" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="6">
<![CDATA[
.reset:71  %a_9_load = load half* %a_9_addr, align 2

]]></Node>
<StgValue><ssdm name="a_9_load"/></StgValue>
</operation>

<operation id="513" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="6">
<![CDATA[
.reset:73  %b_9_load = load half* %b_9_addr, align 2

]]></Node>
<StgValue><ssdm name="b_9_load"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="514" st_id="49" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:69  %sum_1_8 = fadd half %sum_1_7, %tmp_5_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>

<operation id="515" st_id="49" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:74  %tmp_5_9 = fmul half %a_9_load, %b_9_load

]]></Node>
<StgValue><ssdm name="tmp_5_9"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="516" st_id="50" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:69  %sum_1_8 = fadd half %sum_1_7, %tmp_5_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>

<operation id="517" st_id="50" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:74  %tmp_5_9 = fmul half %a_9_load, %b_9_load

]]></Node>
<StgValue><ssdm name="tmp_5_9"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="518" st_id="51" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:69  %sum_1_8 = fadd half %sum_1_7, %tmp_5_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>

<operation id="519" st_id="51" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:74  %tmp_5_9 = fmul half %a_9_load, %b_9_load

]]></Node>
<StgValue><ssdm name="tmp_5_9"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="520" st_id="52" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:69  %sum_1_8 = fadd half %sum_1_7, %tmp_5_8

]]></Node>
<StgValue><ssdm name="sum_1_8"/></StgValue>
</operation>

<operation id="521" st_id="52" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:74  %tmp_5_9 = fmul half %a_9_load, %b_9_load

]]></Node>
<StgValue><ssdm name="tmp_5_9"/></StgValue>
</operation>

<operation id="522" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:76  %a_10_addr = getelementptr [50 x half]* %a_10, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_10_addr"/></StgValue>
</operation>

<operation id="523" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="6">
<![CDATA[
.reset:77  %a_10_load = load half* %a_10_addr, align 2

]]></Node>
<StgValue><ssdm name="a_10_load"/></StgValue>
</operation>

<operation id="524" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:78  %b_10_addr = getelementptr [50 x half]* %b_10, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_10_addr"/></StgValue>
</operation>

<operation id="525" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="6">
<![CDATA[
.reset:79  %b_10_load = load half* %b_10_addr, align 2

]]></Node>
<StgValue><ssdm name="b_10_load"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="526" st_id="53" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:75  %sum_1_9 = fadd half %sum_1_8, %tmp_5_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>

<operation id="527" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="6">
<![CDATA[
.reset:77  %a_10_load = load half* %a_10_addr, align 2

]]></Node>
<StgValue><ssdm name="a_10_load"/></StgValue>
</operation>

<operation id="528" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="6">
<![CDATA[
.reset:79  %b_10_load = load half* %b_10_addr, align 2

]]></Node>
<StgValue><ssdm name="b_10_load"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="529" st_id="54" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:75  %sum_1_9 = fadd half %sum_1_8, %tmp_5_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>

<operation id="530" st_id="54" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:80  %tmp_5_s = fmul half %a_10_load, %b_10_load

]]></Node>
<StgValue><ssdm name="tmp_5_s"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="531" st_id="55" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:75  %sum_1_9 = fadd half %sum_1_8, %tmp_5_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>

<operation id="532" st_id="55" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:80  %tmp_5_s = fmul half %a_10_load, %b_10_load

]]></Node>
<StgValue><ssdm name="tmp_5_s"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="533" st_id="56" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:75  %sum_1_9 = fadd half %sum_1_8, %tmp_5_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>

<operation id="534" st_id="56" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:80  %tmp_5_s = fmul half %a_10_load, %b_10_load

]]></Node>
<StgValue><ssdm name="tmp_5_s"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="535" st_id="57" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:75  %sum_1_9 = fadd half %sum_1_8, %tmp_5_9

]]></Node>
<StgValue><ssdm name="sum_1_9"/></StgValue>
</operation>

<operation id="536" st_id="57" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:80  %tmp_5_s = fmul half %a_10_load, %b_10_load

]]></Node>
<StgValue><ssdm name="tmp_5_s"/></StgValue>
</operation>

<operation id="537" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:82  %a_11_addr = getelementptr [50 x half]* %a_11, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_11_addr"/></StgValue>
</operation>

<operation id="538" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="6">
<![CDATA[
.reset:83  %a_11_load = load half* %a_11_addr, align 2

]]></Node>
<StgValue><ssdm name="a_11_load"/></StgValue>
</operation>

<operation id="539" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:84  %b_11_addr = getelementptr [50 x half]* %b_11, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_11_addr"/></StgValue>
</operation>

<operation id="540" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="6">
<![CDATA[
.reset:85  %b_11_load = load half* %b_11_addr, align 2

]]></Node>
<StgValue><ssdm name="b_11_load"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="541" st_id="58" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:81  %sum_1_s = fadd half %sum_1_9, %tmp_5_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>

<operation id="542" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="6">
<![CDATA[
.reset:83  %a_11_load = load half* %a_11_addr, align 2

]]></Node>
<StgValue><ssdm name="a_11_load"/></StgValue>
</operation>

<operation id="543" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="6">
<![CDATA[
.reset:85  %b_11_load = load half* %b_11_addr, align 2

]]></Node>
<StgValue><ssdm name="b_11_load"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="544" st_id="59" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:81  %sum_1_s = fadd half %sum_1_9, %tmp_5_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>

<operation id="545" st_id="59" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:86  %tmp_5_10 = fmul half %a_11_load, %b_11_load

]]></Node>
<StgValue><ssdm name="tmp_5_10"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="546" st_id="60" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:81  %sum_1_s = fadd half %sum_1_9, %tmp_5_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>

<operation id="547" st_id="60" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:86  %tmp_5_10 = fmul half %a_11_load, %b_11_load

]]></Node>
<StgValue><ssdm name="tmp_5_10"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="548" st_id="61" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:81  %sum_1_s = fadd half %sum_1_9, %tmp_5_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>

<operation id="549" st_id="61" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:86  %tmp_5_10 = fmul half %a_11_load, %b_11_load

]]></Node>
<StgValue><ssdm name="tmp_5_10"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="550" st_id="62" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:81  %sum_1_s = fadd half %sum_1_9, %tmp_5_s

]]></Node>
<StgValue><ssdm name="sum_1_s"/></StgValue>
</operation>

<operation id="551" st_id="62" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:86  %tmp_5_10 = fmul half %a_11_load, %b_11_load

]]></Node>
<StgValue><ssdm name="tmp_5_10"/></StgValue>
</operation>

<operation id="552" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:88  %a_12_addr = getelementptr [50 x half]* %a_12, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_12_addr"/></StgValue>
</operation>

<operation id="553" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="6">
<![CDATA[
.reset:89  %a_12_load = load half* %a_12_addr, align 2

]]></Node>
<StgValue><ssdm name="a_12_load"/></StgValue>
</operation>

<operation id="554" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:90  %b_12_addr = getelementptr [50 x half]* %b_12, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_12_addr"/></StgValue>
</operation>

<operation id="555" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="6">
<![CDATA[
.reset:91  %b_12_load = load half* %b_12_addr, align 2

]]></Node>
<StgValue><ssdm name="b_12_load"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="556" st_id="63" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:87  %sum_1_10 = fadd half %sum_1_s, %tmp_5_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>

<operation id="557" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="6">
<![CDATA[
.reset:89  %a_12_load = load half* %a_12_addr, align 2

]]></Node>
<StgValue><ssdm name="a_12_load"/></StgValue>
</operation>

<operation id="558" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="6">
<![CDATA[
.reset:91  %b_12_load = load half* %b_12_addr, align 2

]]></Node>
<StgValue><ssdm name="b_12_load"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="559" st_id="64" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:87  %sum_1_10 = fadd half %sum_1_s, %tmp_5_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>

<operation id="560" st_id="64" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:92  %tmp_5_11 = fmul half %a_12_load, %b_12_load

]]></Node>
<StgValue><ssdm name="tmp_5_11"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="561" st_id="65" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:87  %sum_1_10 = fadd half %sum_1_s, %tmp_5_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>

<operation id="562" st_id="65" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:92  %tmp_5_11 = fmul half %a_12_load, %b_12_load

]]></Node>
<StgValue><ssdm name="tmp_5_11"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="563" st_id="66" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:87  %sum_1_10 = fadd half %sum_1_s, %tmp_5_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>

<operation id="564" st_id="66" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:92  %tmp_5_11 = fmul half %a_12_load, %b_12_load

]]></Node>
<StgValue><ssdm name="tmp_5_11"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="565" st_id="67" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:87  %sum_1_10 = fadd half %sum_1_s, %tmp_5_10

]]></Node>
<StgValue><ssdm name="sum_1_10"/></StgValue>
</operation>

<operation id="566" st_id="67" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:92  %tmp_5_11 = fmul half %a_12_load, %b_12_load

]]></Node>
<StgValue><ssdm name="tmp_5_11"/></StgValue>
</operation>

<operation id="567" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:94  %a_13_addr = getelementptr [50 x half]* %a_13, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_13_addr"/></StgValue>
</operation>

<operation id="568" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="6">
<![CDATA[
.reset:95  %a_13_load = load half* %a_13_addr, align 2

]]></Node>
<StgValue><ssdm name="a_13_load"/></StgValue>
</operation>

<operation id="569" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:96  %b_13_addr = getelementptr [50 x half]* %b_13, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_13_addr"/></StgValue>
</operation>

<operation id="570" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="6">
<![CDATA[
.reset:97  %b_13_load = load half* %b_13_addr, align 2

]]></Node>
<StgValue><ssdm name="b_13_load"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="571" st_id="68" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:93  %sum_1_11 = fadd half %sum_1_10, %tmp_5_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>

<operation id="572" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="6">
<![CDATA[
.reset:95  %a_13_load = load half* %a_13_addr, align 2

]]></Node>
<StgValue><ssdm name="a_13_load"/></StgValue>
</operation>

<operation id="573" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="6">
<![CDATA[
.reset:97  %b_13_load = load half* %b_13_addr, align 2

]]></Node>
<StgValue><ssdm name="b_13_load"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="574" st_id="69" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:93  %sum_1_11 = fadd half %sum_1_10, %tmp_5_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>

<operation id="575" st_id="69" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:98  %tmp_5_12 = fmul half %a_13_load, %b_13_load

]]></Node>
<StgValue><ssdm name="tmp_5_12"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="576" st_id="70" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:93  %sum_1_11 = fadd half %sum_1_10, %tmp_5_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>

<operation id="577" st_id="70" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:98  %tmp_5_12 = fmul half %a_13_load, %b_13_load

]]></Node>
<StgValue><ssdm name="tmp_5_12"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="578" st_id="71" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:93  %sum_1_11 = fadd half %sum_1_10, %tmp_5_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>

<operation id="579" st_id="71" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:98  %tmp_5_12 = fmul half %a_13_load, %b_13_load

]]></Node>
<StgValue><ssdm name="tmp_5_12"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="580" st_id="72" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:93  %sum_1_11 = fadd half %sum_1_10, %tmp_5_11

]]></Node>
<StgValue><ssdm name="sum_1_11"/></StgValue>
</operation>

<operation id="581" st_id="72" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:98  %tmp_5_12 = fmul half %a_13_load, %b_13_load

]]></Node>
<StgValue><ssdm name="tmp_5_12"/></StgValue>
</operation>

<operation id="582" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:100  %a_14_addr = getelementptr [50 x half]* %a_14, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_14_addr"/></StgValue>
</operation>

<operation id="583" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="6">
<![CDATA[
.reset:101  %a_14_load = load half* %a_14_addr, align 2

]]></Node>
<StgValue><ssdm name="a_14_load"/></StgValue>
</operation>

<operation id="584" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:102  %b_14_addr = getelementptr [50 x half]* %b_14, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_14_addr"/></StgValue>
</operation>

<operation id="585" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="6">
<![CDATA[
.reset:103  %b_14_load = load half* %b_14_addr, align 2

]]></Node>
<StgValue><ssdm name="b_14_load"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="586" st_id="73" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:99  %sum_1_12 = fadd half %sum_1_11, %tmp_5_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>

<operation id="587" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="6">
<![CDATA[
.reset:101  %a_14_load = load half* %a_14_addr, align 2

]]></Node>
<StgValue><ssdm name="a_14_load"/></StgValue>
</operation>

<operation id="588" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="6">
<![CDATA[
.reset:103  %b_14_load = load half* %b_14_addr, align 2

]]></Node>
<StgValue><ssdm name="b_14_load"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="589" st_id="74" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:99  %sum_1_12 = fadd half %sum_1_11, %tmp_5_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>

<operation id="590" st_id="74" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:104  %tmp_5_13 = fmul half %a_14_load, %b_14_load

]]></Node>
<StgValue><ssdm name="tmp_5_13"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="591" st_id="75" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:99  %sum_1_12 = fadd half %sum_1_11, %tmp_5_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>

<operation id="592" st_id="75" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:104  %tmp_5_13 = fmul half %a_14_load, %b_14_load

]]></Node>
<StgValue><ssdm name="tmp_5_13"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="593" st_id="76" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:99  %sum_1_12 = fadd half %sum_1_11, %tmp_5_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>

<operation id="594" st_id="76" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:104  %tmp_5_13 = fmul half %a_14_load, %b_14_load

]]></Node>
<StgValue><ssdm name="tmp_5_13"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="595" st_id="77" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:99  %sum_1_12 = fadd half %sum_1_11, %tmp_5_12

]]></Node>
<StgValue><ssdm name="sum_1_12"/></StgValue>
</operation>

<operation id="596" st_id="77" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:104  %tmp_5_13 = fmul half %a_14_load, %b_14_load

]]></Node>
<StgValue><ssdm name="tmp_5_13"/></StgValue>
</operation>

<operation id="597" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:106  %a_15_addr = getelementptr [50 x half]* %a_15, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_15_addr"/></StgValue>
</operation>

<operation id="598" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="6">
<![CDATA[
.reset:107  %a_15_load = load half* %a_15_addr, align 2

]]></Node>
<StgValue><ssdm name="a_15_load"/></StgValue>
</operation>

<operation id="599" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:108  %b_15_addr = getelementptr [50 x half]* %b_15, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_15_addr"/></StgValue>
</operation>

<operation id="600" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="6">
<![CDATA[
.reset:109  %b_15_load = load half* %b_15_addr, align 2

]]></Node>
<StgValue><ssdm name="b_15_load"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="601" st_id="78" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:105  %sum_1_13 = fadd half %sum_1_12, %tmp_5_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>

<operation id="602" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="6">
<![CDATA[
.reset:107  %a_15_load = load half* %a_15_addr, align 2

]]></Node>
<StgValue><ssdm name="a_15_load"/></StgValue>
</operation>

<operation id="603" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="6">
<![CDATA[
.reset:109  %b_15_load = load half* %b_15_addr, align 2

]]></Node>
<StgValue><ssdm name="b_15_load"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="604" st_id="79" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:105  %sum_1_13 = fadd half %sum_1_12, %tmp_5_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>

<operation id="605" st_id="79" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:110  %tmp_5_14 = fmul half %a_15_load, %b_15_load

]]></Node>
<StgValue><ssdm name="tmp_5_14"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="606" st_id="80" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:105  %sum_1_13 = fadd half %sum_1_12, %tmp_5_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>

<operation id="607" st_id="80" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:110  %tmp_5_14 = fmul half %a_15_load, %b_15_load

]]></Node>
<StgValue><ssdm name="tmp_5_14"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="608" st_id="81" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:105  %sum_1_13 = fadd half %sum_1_12, %tmp_5_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>

<operation id="609" st_id="81" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:110  %tmp_5_14 = fmul half %a_15_load, %b_15_load

]]></Node>
<StgValue><ssdm name="tmp_5_14"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="610" st_id="82" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:105  %sum_1_13 = fadd half %sum_1_12, %tmp_5_13

]]></Node>
<StgValue><ssdm name="sum_1_13"/></StgValue>
</operation>

<operation id="611" st_id="82" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:110  %tmp_5_14 = fmul half %a_15_load, %b_15_load

]]></Node>
<StgValue><ssdm name="tmp_5_14"/></StgValue>
</operation>

<operation id="612" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:112  %a_16_addr = getelementptr [50 x half]* %a_16, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_16_addr"/></StgValue>
</operation>

<operation id="613" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="6">
<![CDATA[
.reset:113  %a_16_load = load half* %a_16_addr, align 2

]]></Node>
<StgValue><ssdm name="a_16_load"/></StgValue>
</operation>

<operation id="614" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:114  %b_16_addr = getelementptr [50 x half]* %b_16, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_16_addr"/></StgValue>
</operation>

<operation id="615" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="6">
<![CDATA[
.reset:115  %b_16_load = load half* %b_16_addr, align 2

]]></Node>
<StgValue><ssdm name="b_16_load"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="616" st_id="83" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:111  %sum_1_14 = fadd half %sum_1_13, %tmp_5_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>

<operation id="617" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="6">
<![CDATA[
.reset:113  %a_16_load = load half* %a_16_addr, align 2

]]></Node>
<StgValue><ssdm name="a_16_load"/></StgValue>
</operation>

<operation id="618" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="6">
<![CDATA[
.reset:115  %b_16_load = load half* %b_16_addr, align 2

]]></Node>
<StgValue><ssdm name="b_16_load"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="619" st_id="84" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:111  %sum_1_14 = fadd half %sum_1_13, %tmp_5_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>

<operation id="620" st_id="84" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:116  %tmp_5_15 = fmul half %a_16_load, %b_16_load

]]></Node>
<StgValue><ssdm name="tmp_5_15"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="621" st_id="85" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:111  %sum_1_14 = fadd half %sum_1_13, %tmp_5_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>

<operation id="622" st_id="85" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:116  %tmp_5_15 = fmul half %a_16_load, %b_16_load

]]></Node>
<StgValue><ssdm name="tmp_5_15"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="623" st_id="86" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:111  %sum_1_14 = fadd half %sum_1_13, %tmp_5_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>

<operation id="624" st_id="86" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:116  %tmp_5_15 = fmul half %a_16_load, %b_16_load

]]></Node>
<StgValue><ssdm name="tmp_5_15"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="625" st_id="87" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:111  %sum_1_14 = fadd half %sum_1_13, %tmp_5_14

]]></Node>
<StgValue><ssdm name="sum_1_14"/></StgValue>
</operation>

<operation id="626" st_id="87" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:116  %tmp_5_15 = fmul half %a_16_load, %b_16_load

]]></Node>
<StgValue><ssdm name="tmp_5_15"/></StgValue>
</operation>

<operation id="627" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:118  %a_17_addr = getelementptr [50 x half]* %a_17, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_17_addr"/></StgValue>
</operation>

<operation id="628" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="6">
<![CDATA[
.reset:119  %a_17_load = load half* %a_17_addr, align 2

]]></Node>
<StgValue><ssdm name="a_17_load"/></StgValue>
</operation>

<operation id="629" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:120  %b_17_addr = getelementptr [50 x half]* %b_17, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_17_addr"/></StgValue>
</operation>

<operation id="630" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="6">
<![CDATA[
.reset:121  %b_17_load = load half* %b_17_addr, align 2

]]></Node>
<StgValue><ssdm name="b_17_load"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="631" st_id="88" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:117  %sum_1_15 = fadd half %sum_1_14, %tmp_5_15

]]></Node>
<StgValue><ssdm name="sum_1_15"/></StgValue>
</operation>

<operation id="632" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="6">
<![CDATA[
.reset:119  %a_17_load = load half* %a_17_addr, align 2

]]></Node>
<StgValue><ssdm name="a_17_load"/></StgValue>
</operation>

<operation id="633" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="6">
<![CDATA[
.reset:121  %b_17_load = load half* %b_17_addr, align 2

]]></Node>
<StgValue><ssdm name="b_17_load"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="634" st_id="89" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:117  %sum_1_15 = fadd half %sum_1_14, %tmp_5_15

]]></Node>
<StgValue><ssdm name="sum_1_15"/></StgValue>
</operation>

<operation id="635" st_id="89" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:122  %tmp_5_16 = fmul half %a_17_load, %b_17_load

]]></Node>
<StgValue><ssdm name="tmp_5_16"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="636" st_id="90" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:117  %sum_1_15 = fadd half %sum_1_14, %tmp_5_15

]]></Node>
<StgValue><ssdm name="sum_1_15"/></StgValue>
</operation>

<operation id="637" st_id="90" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:122  %tmp_5_16 = fmul half %a_17_load, %b_17_load

]]></Node>
<StgValue><ssdm name="tmp_5_16"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="638" st_id="91" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:117  %sum_1_15 = fadd half %sum_1_14, %tmp_5_15

]]></Node>
<StgValue><ssdm name="sum_1_15"/></StgValue>
</operation>

<operation id="639" st_id="91" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:122  %tmp_5_16 = fmul half %a_17_load, %b_17_load

]]></Node>
<StgValue><ssdm name="tmp_5_16"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="640" st_id="92" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:117  %sum_1_15 = fadd half %sum_1_14, %tmp_5_15

]]></Node>
<StgValue><ssdm name="sum_1_15"/></StgValue>
</operation>

<operation id="641" st_id="92" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:122  %tmp_5_16 = fmul half %a_17_load, %b_17_load

]]></Node>
<StgValue><ssdm name="tmp_5_16"/></StgValue>
</operation>

<operation id="642" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:124  %a_18_addr = getelementptr [50 x half]* %a_18, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_18_addr"/></StgValue>
</operation>

<operation id="643" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="6">
<![CDATA[
.reset:125  %a_18_load = load half* %a_18_addr, align 2

]]></Node>
<StgValue><ssdm name="a_18_load"/></StgValue>
</operation>

<operation id="644" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:126  %b_18_addr = getelementptr [50 x half]* %b_18, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_18_addr"/></StgValue>
</operation>

<operation id="645" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="6">
<![CDATA[
.reset:127  %b_18_load = load half* %b_18_addr, align 2

]]></Node>
<StgValue><ssdm name="b_18_load"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="646" st_id="93" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:123  %sum_1_16 = fadd half %sum_1_15, %tmp_5_16

]]></Node>
<StgValue><ssdm name="sum_1_16"/></StgValue>
</operation>

<operation id="647" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="6">
<![CDATA[
.reset:125  %a_18_load = load half* %a_18_addr, align 2

]]></Node>
<StgValue><ssdm name="a_18_load"/></StgValue>
</operation>

<operation id="648" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="6">
<![CDATA[
.reset:127  %b_18_load = load half* %b_18_addr, align 2

]]></Node>
<StgValue><ssdm name="b_18_load"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="649" st_id="94" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:123  %sum_1_16 = fadd half %sum_1_15, %tmp_5_16

]]></Node>
<StgValue><ssdm name="sum_1_16"/></StgValue>
</operation>

<operation id="650" st_id="94" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:128  %tmp_5_17 = fmul half %a_18_load, %b_18_load

]]></Node>
<StgValue><ssdm name="tmp_5_17"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="651" st_id="95" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:123  %sum_1_16 = fadd half %sum_1_15, %tmp_5_16

]]></Node>
<StgValue><ssdm name="sum_1_16"/></StgValue>
</operation>

<operation id="652" st_id="95" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:128  %tmp_5_17 = fmul half %a_18_load, %b_18_load

]]></Node>
<StgValue><ssdm name="tmp_5_17"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="653" st_id="96" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:123  %sum_1_16 = fadd half %sum_1_15, %tmp_5_16

]]></Node>
<StgValue><ssdm name="sum_1_16"/></StgValue>
</operation>

<operation id="654" st_id="96" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:128  %tmp_5_17 = fmul half %a_18_load, %b_18_load

]]></Node>
<StgValue><ssdm name="tmp_5_17"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="655" st_id="97" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:123  %sum_1_16 = fadd half %sum_1_15, %tmp_5_16

]]></Node>
<StgValue><ssdm name="sum_1_16"/></StgValue>
</operation>

<operation id="656" st_id="97" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:128  %tmp_5_17 = fmul half %a_18_load, %b_18_load

]]></Node>
<StgValue><ssdm name="tmp_5_17"/></StgValue>
</operation>

<operation id="657" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:130  %a_19_addr = getelementptr [50 x half]* %a_19, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_19_addr"/></StgValue>
</operation>

<operation id="658" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="6">
<![CDATA[
.reset:131  %a_19_load = load half* %a_19_addr, align 2

]]></Node>
<StgValue><ssdm name="a_19_load"/></StgValue>
</operation>

<operation id="659" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:132  %b_19_addr = getelementptr [50 x half]* %b_19, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_19_addr"/></StgValue>
</operation>

<operation id="660" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="6">
<![CDATA[
.reset:133  %b_19_load = load half* %b_19_addr, align 2

]]></Node>
<StgValue><ssdm name="b_19_load"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="661" st_id="98" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:129  %sum_1_17 = fadd half %sum_1_16, %tmp_5_17

]]></Node>
<StgValue><ssdm name="sum_1_17"/></StgValue>
</operation>

<operation id="662" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="6">
<![CDATA[
.reset:131  %a_19_load = load half* %a_19_addr, align 2

]]></Node>
<StgValue><ssdm name="a_19_load"/></StgValue>
</operation>

<operation id="663" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="6">
<![CDATA[
.reset:133  %b_19_load = load half* %b_19_addr, align 2

]]></Node>
<StgValue><ssdm name="b_19_load"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="664" st_id="99" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:129  %sum_1_17 = fadd half %sum_1_16, %tmp_5_17

]]></Node>
<StgValue><ssdm name="sum_1_17"/></StgValue>
</operation>

<operation id="665" st_id="99" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:134  %tmp_5_18 = fmul half %a_19_load, %b_19_load

]]></Node>
<StgValue><ssdm name="tmp_5_18"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="666" st_id="100" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:129  %sum_1_17 = fadd half %sum_1_16, %tmp_5_17

]]></Node>
<StgValue><ssdm name="sum_1_17"/></StgValue>
</operation>

<operation id="667" st_id="100" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:134  %tmp_5_18 = fmul half %a_19_load, %b_19_load

]]></Node>
<StgValue><ssdm name="tmp_5_18"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="668" st_id="101" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:129  %sum_1_17 = fadd half %sum_1_16, %tmp_5_17

]]></Node>
<StgValue><ssdm name="sum_1_17"/></StgValue>
</operation>

<operation id="669" st_id="101" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:134  %tmp_5_18 = fmul half %a_19_load, %b_19_load

]]></Node>
<StgValue><ssdm name="tmp_5_18"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="670" st_id="102" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:129  %sum_1_17 = fadd half %sum_1_16, %tmp_5_17

]]></Node>
<StgValue><ssdm name="sum_1_17"/></StgValue>
</operation>

<operation id="671" st_id="102" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:134  %tmp_5_18 = fmul half %a_19_load, %b_19_load

]]></Node>
<StgValue><ssdm name="tmp_5_18"/></StgValue>
</operation>

<operation id="672" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:136  %a_20_addr = getelementptr [50 x half]* %a_20, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_20_addr"/></StgValue>
</operation>

<operation id="673" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="6">
<![CDATA[
.reset:137  %a_20_load = load half* %a_20_addr, align 2

]]></Node>
<StgValue><ssdm name="a_20_load"/></StgValue>
</operation>

<operation id="674" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:138  %b_20_addr = getelementptr [50 x half]* %b_20, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_20_addr"/></StgValue>
</operation>

<operation id="675" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="6">
<![CDATA[
.reset:139  %b_20_load = load half* %b_20_addr, align 2

]]></Node>
<StgValue><ssdm name="b_20_load"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="676" st_id="103" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:135  %sum_1_18 = fadd half %sum_1_17, %tmp_5_18

]]></Node>
<StgValue><ssdm name="sum_1_18"/></StgValue>
</operation>

<operation id="677" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="6">
<![CDATA[
.reset:137  %a_20_load = load half* %a_20_addr, align 2

]]></Node>
<StgValue><ssdm name="a_20_load"/></StgValue>
</operation>

<operation id="678" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="6">
<![CDATA[
.reset:139  %b_20_load = load half* %b_20_addr, align 2

]]></Node>
<StgValue><ssdm name="b_20_load"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="679" st_id="104" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:135  %sum_1_18 = fadd half %sum_1_17, %tmp_5_18

]]></Node>
<StgValue><ssdm name="sum_1_18"/></StgValue>
</operation>

<operation id="680" st_id="104" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:140  %tmp_5_19 = fmul half %a_20_load, %b_20_load

]]></Node>
<StgValue><ssdm name="tmp_5_19"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="681" st_id="105" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:135  %sum_1_18 = fadd half %sum_1_17, %tmp_5_18

]]></Node>
<StgValue><ssdm name="sum_1_18"/></StgValue>
</operation>

<operation id="682" st_id="105" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:140  %tmp_5_19 = fmul half %a_20_load, %b_20_load

]]></Node>
<StgValue><ssdm name="tmp_5_19"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="683" st_id="106" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:135  %sum_1_18 = fadd half %sum_1_17, %tmp_5_18

]]></Node>
<StgValue><ssdm name="sum_1_18"/></StgValue>
</operation>

<operation id="684" st_id="106" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:140  %tmp_5_19 = fmul half %a_20_load, %b_20_load

]]></Node>
<StgValue><ssdm name="tmp_5_19"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="685" st_id="107" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:135  %sum_1_18 = fadd half %sum_1_17, %tmp_5_18

]]></Node>
<StgValue><ssdm name="sum_1_18"/></StgValue>
</operation>

<operation id="686" st_id="107" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:140  %tmp_5_19 = fmul half %a_20_load, %b_20_load

]]></Node>
<StgValue><ssdm name="tmp_5_19"/></StgValue>
</operation>

<operation id="687" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:142  %a_21_addr = getelementptr [50 x half]* %a_21, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_21_addr"/></StgValue>
</operation>

<operation id="688" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="6">
<![CDATA[
.reset:143  %a_21_load = load half* %a_21_addr, align 2

]]></Node>
<StgValue><ssdm name="a_21_load"/></StgValue>
</operation>

<operation id="689" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:144  %b_21_addr = getelementptr [50 x half]* %b_21, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_21_addr"/></StgValue>
</operation>

<operation id="690" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="6">
<![CDATA[
.reset:145  %b_21_load = load half* %b_21_addr, align 2

]]></Node>
<StgValue><ssdm name="b_21_load"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="691" st_id="108" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:141  %sum_1_19 = fadd half %sum_1_18, %tmp_5_19

]]></Node>
<StgValue><ssdm name="sum_1_19"/></StgValue>
</operation>

<operation id="692" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="6">
<![CDATA[
.reset:143  %a_21_load = load half* %a_21_addr, align 2

]]></Node>
<StgValue><ssdm name="a_21_load"/></StgValue>
</operation>

<operation id="693" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="6">
<![CDATA[
.reset:145  %b_21_load = load half* %b_21_addr, align 2

]]></Node>
<StgValue><ssdm name="b_21_load"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="694" st_id="109" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:141  %sum_1_19 = fadd half %sum_1_18, %tmp_5_19

]]></Node>
<StgValue><ssdm name="sum_1_19"/></StgValue>
</operation>

<operation id="695" st_id="109" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:146  %tmp_5_20 = fmul half %a_21_load, %b_21_load

]]></Node>
<StgValue><ssdm name="tmp_5_20"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="696" st_id="110" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:141  %sum_1_19 = fadd half %sum_1_18, %tmp_5_19

]]></Node>
<StgValue><ssdm name="sum_1_19"/></StgValue>
</operation>

<operation id="697" st_id="110" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:146  %tmp_5_20 = fmul half %a_21_load, %b_21_load

]]></Node>
<StgValue><ssdm name="tmp_5_20"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="698" st_id="111" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:141  %sum_1_19 = fadd half %sum_1_18, %tmp_5_19

]]></Node>
<StgValue><ssdm name="sum_1_19"/></StgValue>
</operation>

<operation id="699" st_id="111" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:146  %tmp_5_20 = fmul half %a_21_load, %b_21_load

]]></Node>
<StgValue><ssdm name="tmp_5_20"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="700" st_id="112" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:141  %sum_1_19 = fadd half %sum_1_18, %tmp_5_19

]]></Node>
<StgValue><ssdm name="sum_1_19"/></StgValue>
</operation>

<operation id="701" st_id="112" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:146  %tmp_5_20 = fmul half %a_21_load, %b_21_load

]]></Node>
<StgValue><ssdm name="tmp_5_20"/></StgValue>
</operation>

<operation id="702" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:148  %a_22_addr = getelementptr [50 x half]* %a_22, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_22_addr"/></StgValue>
</operation>

<operation id="703" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="6">
<![CDATA[
.reset:149  %a_22_load = load half* %a_22_addr, align 2

]]></Node>
<StgValue><ssdm name="a_22_load"/></StgValue>
</operation>

<operation id="704" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:150  %b_22_addr = getelementptr [50 x half]* %b_22, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_22_addr"/></StgValue>
</operation>

<operation id="705" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="6">
<![CDATA[
.reset:151  %b_22_load = load half* %b_22_addr, align 2

]]></Node>
<StgValue><ssdm name="b_22_load"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="706" st_id="113" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:147  %sum_1_20 = fadd half %sum_1_19, %tmp_5_20

]]></Node>
<StgValue><ssdm name="sum_1_20"/></StgValue>
</operation>

<operation id="707" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="6">
<![CDATA[
.reset:149  %a_22_load = load half* %a_22_addr, align 2

]]></Node>
<StgValue><ssdm name="a_22_load"/></StgValue>
</operation>

<operation id="708" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="6">
<![CDATA[
.reset:151  %b_22_load = load half* %b_22_addr, align 2

]]></Node>
<StgValue><ssdm name="b_22_load"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="709" st_id="114" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:147  %sum_1_20 = fadd half %sum_1_19, %tmp_5_20

]]></Node>
<StgValue><ssdm name="sum_1_20"/></StgValue>
</operation>

<operation id="710" st_id="114" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:152  %tmp_5_21 = fmul half %a_22_load, %b_22_load

]]></Node>
<StgValue><ssdm name="tmp_5_21"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="711" st_id="115" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:147  %sum_1_20 = fadd half %sum_1_19, %tmp_5_20

]]></Node>
<StgValue><ssdm name="sum_1_20"/></StgValue>
</operation>

<operation id="712" st_id="115" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:152  %tmp_5_21 = fmul half %a_22_load, %b_22_load

]]></Node>
<StgValue><ssdm name="tmp_5_21"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="713" st_id="116" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:147  %sum_1_20 = fadd half %sum_1_19, %tmp_5_20

]]></Node>
<StgValue><ssdm name="sum_1_20"/></StgValue>
</operation>

<operation id="714" st_id="116" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:152  %tmp_5_21 = fmul half %a_22_load, %b_22_load

]]></Node>
<StgValue><ssdm name="tmp_5_21"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="715" st_id="117" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:147  %sum_1_20 = fadd half %sum_1_19, %tmp_5_20

]]></Node>
<StgValue><ssdm name="sum_1_20"/></StgValue>
</operation>

<operation id="716" st_id="117" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:152  %tmp_5_21 = fmul half %a_22_load, %b_22_load

]]></Node>
<StgValue><ssdm name="tmp_5_21"/></StgValue>
</operation>

<operation id="717" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:154  %a_23_addr = getelementptr [50 x half]* %a_23, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_23_addr"/></StgValue>
</operation>

<operation id="718" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="6">
<![CDATA[
.reset:155  %a_23_load = load half* %a_23_addr, align 2

]]></Node>
<StgValue><ssdm name="a_23_load"/></StgValue>
</operation>

<operation id="719" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:156  %b_23_addr = getelementptr [50 x half]* %b_23, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_23_addr"/></StgValue>
</operation>

<operation id="720" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="6">
<![CDATA[
.reset:157  %b_23_load = load half* %b_23_addr, align 2

]]></Node>
<StgValue><ssdm name="b_23_load"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="721" st_id="118" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:153  %sum_1_21 = fadd half %sum_1_20, %tmp_5_21

]]></Node>
<StgValue><ssdm name="sum_1_21"/></StgValue>
</operation>

<operation id="722" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="6">
<![CDATA[
.reset:155  %a_23_load = load half* %a_23_addr, align 2

]]></Node>
<StgValue><ssdm name="a_23_load"/></StgValue>
</operation>

<operation id="723" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="6">
<![CDATA[
.reset:157  %b_23_load = load half* %b_23_addr, align 2

]]></Node>
<StgValue><ssdm name="b_23_load"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="724" st_id="119" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:153  %sum_1_21 = fadd half %sum_1_20, %tmp_5_21

]]></Node>
<StgValue><ssdm name="sum_1_21"/></StgValue>
</operation>

<operation id="725" st_id="119" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:158  %tmp_5_22 = fmul half %a_23_load, %b_23_load

]]></Node>
<StgValue><ssdm name="tmp_5_22"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="726" st_id="120" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:153  %sum_1_21 = fadd half %sum_1_20, %tmp_5_21

]]></Node>
<StgValue><ssdm name="sum_1_21"/></StgValue>
</operation>

<operation id="727" st_id="120" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:158  %tmp_5_22 = fmul half %a_23_load, %b_23_load

]]></Node>
<StgValue><ssdm name="tmp_5_22"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="728" st_id="121" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:153  %sum_1_21 = fadd half %sum_1_20, %tmp_5_21

]]></Node>
<StgValue><ssdm name="sum_1_21"/></StgValue>
</operation>

<operation id="729" st_id="121" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:158  %tmp_5_22 = fmul half %a_23_load, %b_23_load

]]></Node>
<StgValue><ssdm name="tmp_5_22"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="730" st_id="122" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:153  %sum_1_21 = fadd half %sum_1_20, %tmp_5_21

]]></Node>
<StgValue><ssdm name="sum_1_21"/></StgValue>
</operation>

<operation id="731" st_id="122" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:158  %tmp_5_22 = fmul half %a_23_load, %b_23_load

]]></Node>
<StgValue><ssdm name="tmp_5_22"/></StgValue>
</operation>

<operation id="732" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:160  %a_24_addr = getelementptr [50 x half]* %a_24, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_24_addr"/></StgValue>
</operation>

<operation id="733" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="6">
<![CDATA[
.reset:161  %a_24_load = load half* %a_24_addr, align 2

]]></Node>
<StgValue><ssdm name="a_24_load"/></StgValue>
</operation>

<operation id="734" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:162  %b_24_addr = getelementptr [50 x half]* %b_24, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_24_addr"/></StgValue>
</operation>

<operation id="735" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="6">
<![CDATA[
.reset:163  %b_24_load = load half* %b_24_addr, align 2

]]></Node>
<StgValue><ssdm name="b_24_load"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="736" st_id="123" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:159  %sum_1_22 = fadd half %sum_1_21, %tmp_5_22

]]></Node>
<StgValue><ssdm name="sum_1_22"/></StgValue>
</operation>

<operation id="737" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="6">
<![CDATA[
.reset:161  %a_24_load = load half* %a_24_addr, align 2

]]></Node>
<StgValue><ssdm name="a_24_load"/></StgValue>
</operation>

<operation id="738" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="6">
<![CDATA[
.reset:163  %b_24_load = load half* %b_24_addr, align 2

]]></Node>
<StgValue><ssdm name="b_24_load"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="739" st_id="124" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:159  %sum_1_22 = fadd half %sum_1_21, %tmp_5_22

]]></Node>
<StgValue><ssdm name="sum_1_22"/></StgValue>
</operation>

<operation id="740" st_id="124" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:164  %tmp_5_23 = fmul half %a_24_load, %b_24_load

]]></Node>
<StgValue><ssdm name="tmp_5_23"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="741" st_id="125" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:159  %sum_1_22 = fadd half %sum_1_21, %tmp_5_22

]]></Node>
<StgValue><ssdm name="sum_1_22"/></StgValue>
</operation>

<operation id="742" st_id="125" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:164  %tmp_5_23 = fmul half %a_24_load, %b_24_load

]]></Node>
<StgValue><ssdm name="tmp_5_23"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="743" st_id="126" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:159  %sum_1_22 = fadd half %sum_1_21, %tmp_5_22

]]></Node>
<StgValue><ssdm name="sum_1_22"/></StgValue>
</operation>

<operation id="744" st_id="126" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:164  %tmp_5_23 = fmul half %a_24_load, %b_24_load

]]></Node>
<StgValue><ssdm name="tmp_5_23"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="745" st_id="127" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:159  %sum_1_22 = fadd half %sum_1_21, %tmp_5_22

]]></Node>
<StgValue><ssdm name="sum_1_22"/></StgValue>
</operation>

<operation id="746" st_id="127" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:164  %tmp_5_23 = fmul half %a_24_load, %b_24_load

]]></Node>
<StgValue><ssdm name="tmp_5_23"/></StgValue>
</operation>

<operation id="747" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:166  %a_25_addr = getelementptr [50 x half]* %a_25, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_25_addr"/></StgValue>
</operation>

<operation id="748" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="6">
<![CDATA[
.reset:167  %a_25_load = load half* %a_25_addr, align 2

]]></Node>
<StgValue><ssdm name="a_25_load"/></StgValue>
</operation>

<operation id="749" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:168  %b_25_addr = getelementptr [50 x half]* %b_25, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_25_addr"/></StgValue>
</operation>

<operation id="750" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="6">
<![CDATA[
.reset:169  %b_25_load = load half* %b_25_addr, align 2

]]></Node>
<StgValue><ssdm name="b_25_load"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="751" st_id="128" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:165  %sum_1_23 = fadd half %sum_1_22, %tmp_5_23

]]></Node>
<StgValue><ssdm name="sum_1_23"/></StgValue>
</operation>

<operation id="752" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="6">
<![CDATA[
.reset:167  %a_25_load = load half* %a_25_addr, align 2

]]></Node>
<StgValue><ssdm name="a_25_load"/></StgValue>
</operation>

<operation id="753" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="6">
<![CDATA[
.reset:169  %b_25_load = load half* %b_25_addr, align 2

]]></Node>
<StgValue><ssdm name="b_25_load"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="754" st_id="129" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:165  %sum_1_23 = fadd half %sum_1_22, %tmp_5_23

]]></Node>
<StgValue><ssdm name="sum_1_23"/></StgValue>
</operation>

<operation id="755" st_id="129" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:170  %tmp_5_24 = fmul half %a_25_load, %b_25_load

]]></Node>
<StgValue><ssdm name="tmp_5_24"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="756" st_id="130" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:165  %sum_1_23 = fadd half %sum_1_22, %tmp_5_23

]]></Node>
<StgValue><ssdm name="sum_1_23"/></StgValue>
</operation>

<operation id="757" st_id="130" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:170  %tmp_5_24 = fmul half %a_25_load, %b_25_load

]]></Node>
<StgValue><ssdm name="tmp_5_24"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="758" st_id="131" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:165  %sum_1_23 = fadd half %sum_1_22, %tmp_5_23

]]></Node>
<StgValue><ssdm name="sum_1_23"/></StgValue>
</operation>

<operation id="759" st_id="131" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:170  %tmp_5_24 = fmul half %a_25_load, %b_25_load

]]></Node>
<StgValue><ssdm name="tmp_5_24"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="760" st_id="132" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:165  %sum_1_23 = fadd half %sum_1_22, %tmp_5_23

]]></Node>
<StgValue><ssdm name="sum_1_23"/></StgValue>
</operation>

<operation id="761" st_id="132" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:170  %tmp_5_24 = fmul half %a_25_load, %b_25_load

]]></Node>
<StgValue><ssdm name="tmp_5_24"/></StgValue>
</operation>

<operation id="762" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:172  %a_26_addr = getelementptr [50 x half]* %a_26, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_26_addr"/></StgValue>
</operation>

<operation id="763" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="6">
<![CDATA[
.reset:173  %a_26_load = load half* %a_26_addr, align 2

]]></Node>
<StgValue><ssdm name="a_26_load"/></StgValue>
</operation>

<operation id="764" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:174  %b_26_addr = getelementptr [50 x half]* %b_26, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_26_addr"/></StgValue>
</operation>

<operation id="765" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="6">
<![CDATA[
.reset:175  %b_26_load = load half* %b_26_addr, align 2

]]></Node>
<StgValue><ssdm name="b_26_load"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="766" st_id="133" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:171  %sum_1_24 = fadd half %sum_1_23, %tmp_5_24

]]></Node>
<StgValue><ssdm name="sum_1_24"/></StgValue>
</operation>

<operation id="767" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="6">
<![CDATA[
.reset:173  %a_26_load = load half* %a_26_addr, align 2

]]></Node>
<StgValue><ssdm name="a_26_load"/></StgValue>
</operation>

<operation id="768" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="6">
<![CDATA[
.reset:175  %b_26_load = load half* %b_26_addr, align 2

]]></Node>
<StgValue><ssdm name="b_26_load"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="769" st_id="134" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:171  %sum_1_24 = fadd half %sum_1_23, %tmp_5_24

]]></Node>
<StgValue><ssdm name="sum_1_24"/></StgValue>
</operation>

<operation id="770" st_id="134" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:176  %tmp_5_25 = fmul half %a_26_load, %b_26_load

]]></Node>
<StgValue><ssdm name="tmp_5_25"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="771" st_id="135" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:171  %sum_1_24 = fadd half %sum_1_23, %tmp_5_24

]]></Node>
<StgValue><ssdm name="sum_1_24"/></StgValue>
</operation>

<operation id="772" st_id="135" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:176  %tmp_5_25 = fmul half %a_26_load, %b_26_load

]]></Node>
<StgValue><ssdm name="tmp_5_25"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="773" st_id="136" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:171  %sum_1_24 = fadd half %sum_1_23, %tmp_5_24

]]></Node>
<StgValue><ssdm name="sum_1_24"/></StgValue>
</operation>

<operation id="774" st_id="136" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:176  %tmp_5_25 = fmul half %a_26_load, %b_26_load

]]></Node>
<StgValue><ssdm name="tmp_5_25"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="775" st_id="137" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:171  %sum_1_24 = fadd half %sum_1_23, %tmp_5_24

]]></Node>
<StgValue><ssdm name="sum_1_24"/></StgValue>
</operation>

<operation id="776" st_id="137" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:176  %tmp_5_25 = fmul half %a_26_load, %b_26_load

]]></Node>
<StgValue><ssdm name="tmp_5_25"/></StgValue>
</operation>

<operation id="777" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:178  %a_27_addr = getelementptr [50 x half]* %a_27, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_27_addr"/></StgValue>
</operation>

<operation id="778" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="6">
<![CDATA[
.reset:179  %a_27_load = load half* %a_27_addr, align 2

]]></Node>
<StgValue><ssdm name="a_27_load"/></StgValue>
</operation>

<operation id="779" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:180  %b_27_addr = getelementptr [50 x half]* %b_27, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_27_addr"/></StgValue>
</operation>

<operation id="780" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="6">
<![CDATA[
.reset:181  %b_27_load = load half* %b_27_addr, align 2

]]></Node>
<StgValue><ssdm name="b_27_load"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="781" st_id="138" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:177  %sum_1_25 = fadd half %sum_1_24, %tmp_5_25

]]></Node>
<StgValue><ssdm name="sum_1_25"/></StgValue>
</operation>

<operation id="782" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="6">
<![CDATA[
.reset:179  %a_27_load = load half* %a_27_addr, align 2

]]></Node>
<StgValue><ssdm name="a_27_load"/></StgValue>
</operation>

<operation id="783" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="6">
<![CDATA[
.reset:181  %b_27_load = load half* %b_27_addr, align 2

]]></Node>
<StgValue><ssdm name="b_27_load"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="784" st_id="139" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:177  %sum_1_25 = fadd half %sum_1_24, %tmp_5_25

]]></Node>
<StgValue><ssdm name="sum_1_25"/></StgValue>
</operation>

<operation id="785" st_id="139" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:182  %tmp_5_26 = fmul half %a_27_load, %b_27_load

]]></Node>
<StgValue><ssdm name="tmp_5_26"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="786" st_id="140" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:177  %sum_1_25 = fadd half %sum_1_24, %tmp_5_25

]]></Node>
<StgValue><ssdm name="sum_1_25"/></StgValue>
</operation>

<operation id="787" st_id="140" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:182  %tmp_5_26 = fmul half %a_27_load, %b_27_load

]]></Node>
<StgValue><ssdm name="tmp_5_26"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="788" st_id="141" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:177  %sum_1_25 = fadd half %sum_1_24, %tmp_5_25

]]></Node>
<StgValue><ssdm name="sum_1_25"/></StgValue>
</operation>

<operation id="789" st_id="141" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:182  %tmp_5_26 = fmul half %a_27_load, %b_27_load

]]></Node>
<StgValue><ssdm name="tmp_5_26"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="790" st_id="142" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:177  %sum_1_25 = fadd half %sum_1_24, %tmp_5_25

]]></Node>
<StgValue><ssdm name="sum_1_25"/></StgValue>
</operation>

<operation id="791" st_id="142" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:182  %tmp_5_26 = fmul half %a_27_load, %b_27_load

]]></Node>
<StgValue><ssdm name="tmp_5_26"/></StgValue>
</operation>

<operation id="792" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:184  %a_28_addr = getelementptr [50 x half]* %a_28, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_28_addr"/></StgValue>
</operation>

<operation id="793" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="6">
<![CDATA[
.reset:185  %a_28_load = load half* %a_28_addr, align 2

]]></Node>
<StgValue><ssdm name="a_28_load"/></StgValue>
</operation>

<operation id="794" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:186  %b_28_addr = getelementptr [50 x half]* %b_28, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_28_addr"/></StgValue>
</operation>

<operation id="795" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="6">
<![CDATA[
.reset:187  %b_28_load = load half* %b_28_addr, align 2

]]></Node>
<StgValue><ssdm name="b_28_load"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="796" st_id="143" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:183  %sum_1_26 = fadd half %sum_1_25, %tmp_5_26

]]></Node>
<StgValue><ssdm name="sum_1_26"/></StgValue>
</operation>

<operation id="797" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="6">
<![CDATA[
.reset:185  %a_28_load = load half* %a_28_addr, align 2

]]></Node>
<StgValue><ssdm name="a_28_load"/></StgValue>
</operation>

<operation id="798" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="6">
<![CDATA[
.reset:187  %b_28_load = load half* %b_28_addr, align 2

]]></Node>
<StgValue><ssdm name="b_28_load"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="799" st_id="144" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:183  %sum_1_26 = fadd half %sum_1_25, %tmp_5_26

]]></Node>
<StgValue><ssdm name="sum_1_26"/></StgValue>
</operation>

<operation id="800" st_id="144" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:188  %tmp_5_27 = fmul half %a_28_load, %b_28_load

]]></Node>
<StgValue><ssdm name="tmp_5_27"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="801" st_id="145" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:183  %sum_1_26 = fadd half %sum_1_25, %tmp_5_26

]]></Node>
<StgValue><ssdm name="sum_1_26"/></StgValue>
</operation>

<operation id="802" st_id="145" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:188  %tmp_5_27 = fmul half %a_28_load, %b_28_load

]]></Node>
<StgValue><ssdm name="tmp_5_27"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="803" st_id="146" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:183  %sum_1_26 = fadd half %sum_1_25, %tmp_5_26

]]></Node>
<StgValue><ssdm name="sum_1_26"/></StgValue>
</operation>

<operation id="804" st_id="146" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:188  %tmp_5_27 = fmul half %a_28_load, %b_28_load

]]></Node>
<StgValue><ssdm name="tmp_5_27"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="805" st_id="147" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:183  %sum_1_26 = fadd half %sum_1_25, %tmp_5_26

]]></Node>
<StgValue><ssdm name="sum_1_26"/></StgValue>
</operation>

<operation id="806" st_id="147" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:188  %tmp_5_27 = fmul half %a_28_load, %b_28_load

]]></Node>
<StgValue><ssdm name="tmp_5_27"/></StgValue>
</operation>

<operation id="807" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:190  %a_29_addr = getelementptr [50 x half]* %a_29, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_29_addr"/></StgValue>
</operation>

<operation id="808" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="6">
<![CDATA[
.reset:191  %a_29_load = load half* %a_29_addr, align 2

]]></Node>
<StgValue><ssdm name="a_29_load"/></StgValue>
</operation>

<operation id="809" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:192  %b_29_addr = getelementptr [50 x half]* %b_29, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_29_addr"/></StgValue>
</operation>

<operation id="810" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="6">
<![CDATA[
.reset:193  %b_29_load = load half* %b_29_addr, align 2

]]></Node>
<StgValue><ssdm name="b_29_load"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="811" st_id="148" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:189  %sum_1_27 = fadd half %sum_1_26, %tmp_5_27

]]></Node>
<StgValue><ssdm name="sum_1_27"/></StgValue>
</operation>

<operation id="812" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="6">
<![CDATA[
.reset:191  %a_29_load = load half* %a_29_addr, align 2

]]></Node>
<StgValue><ssdm name="a_29_load"/></StgValue>
</operation>

<operation id="813" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="6">
<![CDATA[
.reset:193  %b_29_load = load half* %b_29_addr, align 2

]]></Node>
<StgValue><ssdm name="b_29_load"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="814" st_id="149" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:189  %sum_1_27 = fadd half %sum_1_26, %tmp_5_27

]]></Node>
<StgValue><ssdm name="sum_1_27"/></StgValue>
</operation>

<operation id="815" st_id="149" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:194  %tmp_5_28 = fmul half %a_29_load, %b_29_load

]]></Node>
<StgValue><ssdm name="tmp_5_28"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="816" st_id="150" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:189  %sum_1_27 = fadd half %sum_1_26, %tmp_5_27

]]></Node>
<StgValue><ssdm name="sum_1_27"/></StgValue>
</operation>

<operation id="817" st_id="150" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:194  %tmp_5_28 = fmul half %a_29_load, %b_29_load

]]></Node>
<StgValue><ssdm name="tmp_5_28"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="818" st_id="151" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:189  %sum_1_27 = fadd half %sum_1_26, %tmp_5_27

]]></Node>
<StgValue><ssdm name="sum_1_27"/></StgValue>
</operation>

<operation id="819" st_id="151" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:194  %tmp_5_28 = fmul half %a_29_load, %b_29_load

]]></Node>
<StgValue><ssdm name="tmp_5_28"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="820" st_id="152" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:189  %sum_1_27 = fadd half %sum_1_26, %tmp_5_27

]]></Node>
<StgValue><ssdm name="sum_1_27"/></StgValue>
</operation>

<operation id="821" st_id="152" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:194  %tmp_5_28 = fmul half %a_29_load, %b_29_load

]]></Node>
<StgValue><ssdm name="tmp_5_28"/></StgValue>
</operation>

<operation id="822" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:196  %a_30_addr = getelementptr [50 x half]* %a_30, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_30_addr"/></StgValue>
</operation>

<operation id="823" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="6">
<![CDATA[
.reset:197  %a_30_load = load half* %a_30_addr, align 2

]]></Node>
<StgValue><ssdm name="a_30_load"/></StgValue>
</operation>

<operation id="824" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:198  %b_30_addr = getelementptr [50 x half]* %b_30, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_30_addr"/></StgValue>
</operation>

<operation id="825" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="6">
<![CDATA[
.reset:199  %b_30_load = load half* %b_30_addr, align 2

]]></Node>
<StgValue><ssdm name="b_30_load"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="826" st_id="153" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:195  %sum_1_28 = fadd half %sum_1_27, %tmp_5_28

]]></Node>
<StgValue><ssdm name="sum_1_28"/></StgValue>
</operation>

<operation id="827" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="6">
<![CDATA[
.reset:197  %a_30_load = load half* %a_30_addr, align 2

]]></Node>
<StgValue><ssdm name="a_30_load"/></StgValue>
</operation>

<operation id="828" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="6">
<![CDATA[
.reset:199  %b_30_load = load half* %b_30_addr, align 2

]]></Node>
<StgValue><ssdm name="b_30_load"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="829" st_id="154" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:195  %sum_1_28 = fadd half %sum_1_27, %tmp_5_28

]]></Node>
<StgValue><ssdm name="sum_1_28"/></StgValue>
</operation>

<operation id="830" st_id="154" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:200  %tmp_5_29 = fmul half %a_30_load, %b_30_load

]]></Node>
<StgValue><ssdm name="tmp_5_29"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="831" st_id="155" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:195  %sum_1_28 = fadd half %sum_1_27, %tmp_5_28

]]></Node>
<StgValue><ssdm name="sum_1_28"/></StgValue>
</operation>

<operation id="832" st_id="155" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:200  %tmp_5_29 = fmul half %a_30_load, %b_30_load

]]></Node>
<StgValue><ssdm name="tmp_5_29"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="833" st_id="156" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:195  %sum_1_28 = fadd half %sum_1_27, %tmp_5_28

]]></Node>
<StgValue><ssdm name="sum_1_28"/></StgValue>
</operation>

<operation id="834" st_id="156" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:200  %tmp_5_29 = fmul half %a_30_load, %b_30_load

]]></Node>
<StgValue><ssdm name="tmp_5_29"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="835" st_id="157" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:195  %sum_1_28 = fadd half %sum_1_27, %tmp_5_28

]]></Node>
<StgValue><ssdm name="sum_1_28"/></StgValue>
</operation>

<operation id="836" st_id="157" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:200  %tmp_5_29 = fmul half %a_30_load, %b_30_load

]]></Node>
<StgValue><ssdm name="tmp_5_29"/></StgValue>
</operation>

<operation id="837" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:202  %a_31_addr = getelementptr [50 x half]* %a_31, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_31_addr"/></StgValue>
</operation>

<operation id="838" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="6">
<![CDATA[
.reset:203  %a_31_load = load half* %a_31_addr, align 2

]]></Node>
<StgValue><ssdm name="a_31_load"/></StgValue>
</operation>

<operation id="839" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:204  %b_31_addr = getelementptr [50 x half]* %b_31, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_31_addr"/></StgValue>
</operation>

<operation id="840" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="6">
<![CDATA[
.reset:205  %b_31_load = load half* %b_31_addr, align 2

]]></Node>
<StgValue><ssdm name="b_31_load"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="841" st_id="158" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:201  %sum_1_29 = fadd half %sum_1_28, %tmp_5_29

]]></Node>
<StgValue><ssdm name="sum_1_29"/></StgValue>
</operation>

<operation id="842" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="6">
<![CDATA[
.reset:203  %a_31_load = load half* %a_31_addr, align 2

]]></Node>
<StgValue><ssdm name="a_31_load"/></StgValue>
</operation>

<operation id="843" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="6">
<![CDATA[
.reset:205  %b_31_load = load half* %b_31_addr, align 2

]]></Node>
<StgValue><ssdm name="b_31_load"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="844" st_id="159" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:201  %sum_1_29 = fadd half %sum_1_28, %tmp_5_29

]]></Node>
<StgValue><ssdm name="sum_1_29"/></StgValue>
</operation>

<operation id="845" st_id="159" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:206  %tmp_5_30 = fmul half %a_31_load, %b_31_load

]]></Node>
<StgValue><ssdm name="tmp_5_30"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="846" st_id="160" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:201  %sum_1_29 = fadd half %sum_1_28, %tmp_5_29

]]></Node>
<StgValue><ssdm name="sum_1_29"/></StgValue>
</operation>

<operation id="847" st_id="160" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:206  %tmp_5_30 = fmul half %a_31_load, %b_31_load

]]></Node>
<StgValue><ssdm name="tmp_5_30"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="848" st_id="161" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:201  %sum_1_29 = fadd half %sum_1_28, %tmp_5_29

]]></Node>
<StgValue><ssdm name="sum_1_29"/></StgValue>
</operation>

<operation id="849" st_id="161" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:206  %tmp_5_30 = fmul half %a_31_load, %b_31_load

]]></Node>
<StgValue><ssdm name="tmp_5_30"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="850" st_id="162" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:201  %sum_1_29 = fadd half %sum_1_28, %tmp_5_29

]]></Node>
<StgValue><ssdm name="sum_1_29"/></StgValue>
</operation>

<operation id="851" st_id="162" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:206  %tmp_5_30 = fmul half %a_31_load, %b_31_load

]]></Node>
<StgValue><ssdm name="tmp_5_30"/></StgValue>
</operation>

<operation id="852" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:208  %a_32_addr = getelementptr [50 x half]* %a_32, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_32_addr"/></StgValue>
</operation>

<operation id="853" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="6">
<![CDATA[
.reset:209  %a_32_load = load half* %a_32_addr, align 2

]]></Node>
<StgValue><ssdm name="a_32_load"/></StgValue>
</operation>

<operation id="854" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:210  %b_32_addr = getelementptr [50 x half]* %b_32, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_32_addr"/></StgValue>
</operation>

<operation id="855" st_id="162" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="6">
<![CDATA[
.reset:211  %b_32_load = load half* %b_32_addr, align 2

]]></Node>
<StgValue><ssdm name="b_32_load"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="856" st_id="163" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:207  %sum_1_30 = fadd half %sum_1_29, %tmp_5_30

]]></Node>
<StgValue><ssdm name="sum_1_30"/></StgValue>
</operation>

<operation id="857" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="6">
<![CDATA[
.reset:209  %a_32_load = load half* %a_32_addr, align 2

]]></Node>
<StgValue><ssdm name="a_32_load"/></StgValue>
</operation>

<operation id="858" st_id="163" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="6">
<![CDATA[
.reset:211  %b_32_load = load half* %b_32_addr, align 2

]]></Node>
<StgValue><ssdm name="b_32_load"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="859" st_id="164" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:207  %sum_1_30 = fadd half %sum_1_29, %tmp_5_30

]]></Node>
<StgValue><ssdm name="sum_1_30"/></StgValue>
</operation>

<operation id="860" st_id="164" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:212  %tmp_5_31 = fmul half %a_32_load, %b_32_load

]]></Node>
<StgValue><ssdm name="tmp_5_31"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="861" st_id="165" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:207  %sum_1_30 = fadd half %sum_1_29, %tmp_5_30

]]></Node>
<StgValue><ssdm name="sum_1_30"/></StgValue>
</operation>

<operation id="862" st_id="165" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:212  %tmp_5_31 = fmul half %a_32_load, %b_32_load

]]></Node>
<StgValue><ssdm name="tmp_5_31"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="863" st_id="166" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:207  %sum_1_30 = fadd half %sum_1_29, %tmp_5_30

]]></Node>
<StgValue><ssdm name="sum_1_30"/></StgValue>
</operation>

<operation id="864" st_id="166" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:212  %tmp_5_31 = fmul half %a_32_load, %b_32_load

]]></Node>
<StgValue><ssdm name="tmp_5_31"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="865" st_id="167" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:207  %sum_1_30 = fadd half %sum_1_29, %tmp_5_30

]]></Node>
<StgValue><ssdm name="sum_1_30"/></StgValue>
</operation>

<operation id="866" st_id="167" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:212  %tmp_5_31 = fmul half %a_32_load, %b_32_load

]]></Node>
<StgValue><ssdm name="tmp_5_31"/></StgValue>
</operation>

<operation id="867" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:214  %a_33_addr = getelementptr [50 x half]* %a_33, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_33_addr"/></StgValue>
</operation>

<operation id="868" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="6">
<![CDATA[
.reset:215  %a_33_load = load half* %a_33_addr, align 2

]]></Node>
<StgValue><ssdm name="a_33_load"/></StgValue>
</operation>

<operation id="869" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:216  %b_33_addr = getelementptr [50 x half]* %b_33, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_33_addr"/></StgValue>
</operation>

<operation id="870" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="6">
<![CDATA[
.reset:217  %b_33_load = load half* %b_33_addr, align 2

]]></Node>
<StgValue><ssdm name="b_33_load"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="871" st_id="168" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:213  %sum_1_31 = fadd half %sum_1_30, %tmp_5_31

]]></Node>
<StgValue><ssdm name="sum_1_31"/></StgValue>
</operation>

<operation id="872" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="6">
<![CDATA[
.reset:215  %a_33_load = load half* %a_33_addr, align 2

]]></Node>
<StgValue><ssdm name="a_33_load"/></StgValue>
</operation>

<operation id="873" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="6">
<![CDATA[
.reset:217  %b_33_load = load half* %b_33_addr, align 2

]]></Node>
<StgValue><ssdm name="b_33_load"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="874" st_id="169" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:213  %sum_1_31 = fadd half %sum_1_30, %tmp_5_31

]]></Node>
<StgValue><ssdm name="sum_1_31"/></StgValue>
</operation>

<operation id="875" st_id="169" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:218  %tmp_5_32 = fmul half %a_33_load, %b_33_load

]]></Node>
<StgValue><ssdm name="tmp_5_32"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="876" st_id="170" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:213  %sum_1_31 = fadd half %sum_1_30, %tmp_5_31

]]></Node>
<StgValue><ssdm name="sum_1_31"/></StgValue>
</operation>

<operation id="877" st_id="170" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:218  %tmp_5_32 = fmul half %a_33_load, %b_33_load

]]></Node>
<StgValue><ssdm name="tmp_5_32"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="878" st_id="171" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:213  %sum_1_31 = fadd half %sum_1_30, %tmp_5_31

]]></Node>
<StgValue><ssdm name="sum_1_31"/></StgValue>
</operation>

<operation id="879" st_id="171" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:218  %tmp_5_32 = fmul half %a_33_load, %b_33_load

]]></Node>
<StgValue><ssdm name="tmp_5_32"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="880" st_id="172" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:213  %sum_1_31 = fadd half %sum_1_30, %tmp_5_31

]]></Node>
<StgValue><ssdm name="sum_1_31"/></StgValue>
</operation>

<operation id="881" st_id="172" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:218  %tmp_5_32 = fmul half %a_33_load, %b_33_load

]]></Node>
<StgValue><ssdm name="tmp_5_32"/></StgValue>
</operation>

<operation id="882" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:220  %a_34_addr = getelementptr [50 x half]* %a_34, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_34_addr"/></StgValue>
</operation>

<operation id="883" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="6">
<![CDATA[
.reset:221  %a_34_load = load half* %a_34_addr, align 2

]]></Node>
<StgValue><ssdm name="a_34_load"/></StgValue>
</operation>

<operation id="884" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:222  %b_34_addr = getelementptr [50 x half]* %b_34, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_34_addr"/></StgValue>
</operation>

<operation id="885" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="6">
<![CDATA[
.reset:223  %b_34_load = load half* %b_34_addr, align 2

]]></Node>
<StgValue><ssdm name="b_34_load"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="886" st_id="173" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:219  %sum_1_32 = fadd half %sum_1_31, %tmp_5_32

]]></Node>
<StgValue><ssdm name="sum_1_32"/></StgValue>
</operation>

<operation id="887" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="6">
<![CDATA[
.reset:221  %a_34_load = load half* %a_34_addr, align 2

]]></Node>
<StgValue><ssdm name="a_34_load"/></StgValue>
</operation>

<operation id="888" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="6">
<![CDATA[
.reset:223  %b_34_load = load half* %b_34_addr, align 2

]]></Node>
<StgValue><ssdm name="b_34_load"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="889" st_id="174" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:219  %sum_1_32 = fadd half %sum_1_31, %tmp_5_32

]]></Node>
<StgValue><ssdm name="sum_1_32"/></StgValue>
</operation>

<operation id="890" st_id="174" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:224  %tmp_5_33 = fmul half %a_34_load, %b_34_load

]]></Node>
<StgValue><ssdm name="tmp_5_33"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="891" st_id="175" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:219  %sum_1_32 = fadd half %sum_1_31, %tmp_5_32

]]></Node>
<StgValue><ssdm name="sum_1_32"/></StgValue>
</operation>

<operation id="892" st_id="175" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:224  %tmp_5_33 = fmul half %a_34_load, %b_34_load

]]></Node>
<StgValue><ssdm name="tmp_5_33"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="893" st_id="176" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:219  %sum_1_32 = fadd half %sum_1_31, %tmp_5_32

]]></Node>
<StgValue><ssdm name="sum_1_32"/></StgValue>
</operation>

<operation id="894" st_id="176" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:224  %tmp_5_33 = fmul half %a_34_load, %b_34_load

]]></Node>
<StgValue><ssdm name="tmp_5_33"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="895" st_id="177" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:219  %sum_1_32 = fadd half %sum_1_31, %tmp_5_32

]]></Node>
<StgValue><ssdm name="sum_1_32"/></StgValue>
</operation>

<operation id="896" st_id="177" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:224  %tmp_5_33 = fmul half %a_34_load, %b_34_load

]]></Node>
<StgValue><ssdm name="tmp_5_33"/></StgValue>
</operation>

<operation id="897" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:226  %a_35_addr = getelementptr [50 x half]* %a_35, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_35_addr"/></StgValue>
</operation>

<operation id="898" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="6">
<![CDATA[
.reset:227  %a_35_load = load half* %a_35_addr, align 2

]]></Node>
<StgValue><ssdm name="a_35_load"/></StgValue>
</operation>

<operation id="899" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:228  %b_35_addr = getelementptr [50 x half]* %b_35, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_35_addr"/></StgValue>
</operation>

<operation id="900" st_id="177" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="6">
<![CDATA[
.reset:229  %b_35_load = load half* %b_35_addr, align 2

]]></Node>
<StgValue><ssdm name="b_35_load"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="901" st_id="178" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:225  %sum_1_33 = fadd half %sum_1_32, %tmp_5_33

]]></Node>
<StgValue><ssdm name="sum_1_33"/></StgValue>
</operation>

<operation id="902" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="6">
<![CDATA[
.reset:227  %a_35_load = load half* %a_35_addr, align 2

]]></Node>
<StgValue><ssdm name="a_35_load"/></StgValue>
</operation>

<operation id="903" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="6">
<![CDATA[
.reset:229  %b_35_load = load half* %b_35_addr, align 2

]]></Node>
<StgValue><ssdm name="b_35_load"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="904" st_id="179" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:225  %sum_1_33 = fadd half %sum_1_32, %tmp_5_33

]]></Node>
<StgValue><ssdm name="sum_1_33"/></StgValue>
</operation>

<operation id="905" st_id="179" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:230  %tmp_5_34 = fmul half %a_35_load, %b_35_load

]]></Node>
<StgValue><ssdm name="tmp_5_34"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="906" st_id="180" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:225  %sum_1_33 = fadd half %sum_1_32, %tmp_5_33

]]></Node>
<StgValue><ssdm name="sum_1_33"/></StgValue>
</operation>

<operation id="907" st_id="180" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:230  %tmp_5_34 = fmul half %a_35_load, %b_35_load

]]></Node>
<StgValue><ssdm name="tmp_5_34"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="908" st_id="181" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:225  %sum_1_33 = fadd half %sum_1_32, %tmp_5_33

]]></Node>
<StgValue><ssdm name="sum_1_33"/></StgValue>
</operation>

<operation id="909" st_id="181" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:230  %tmp_5_34 = fmul half %a_35_load, %b_35_load

]]></Node>
<StgValue><ssdm name="tmp_5_34"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="910" st_id="182" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:225  %sum_1_33 = fadd half %sum_1_32, %tmp_5_33

]]></Node>
<StgValue><ssdm name="sum_1_33"/></StgValue>
</operation>

<operation id="911" st_id="182" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:230  %tmp_5_34 = fmul half %a_35_load, %b_35_load

]]></Node>
<StgValue><ssdm name="tmp_5_34"/></StgValue>
</operation>

<operation id="912" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:232  %a_36_addr = getelementptr [50 x half]* %a_36, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_36_addr"/></StgValue>
</operation>

<operation id="913" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="6">
<![CDATA[
.reset:233  %a_36_load = load half* %a_36_addr, align 2

]]></Node>
<StgValue><ssdm name="a_36_load"/></StgValue>
</operation>

<operation id="914" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:234  %b_36_addr = getelementptr [50 x half]* %b_36, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_36_addr"/></StgValue>
</operation>

<operation id="915" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="6">
<![CDATA[
.reset:235  %b_36_load = load half* %b_36_addr, align 2

]]></Node>
<StgValue><ssdm name="b_36_load"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="916" st_id="183" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:231  %sum_1_34 = fadd half %sum_1_33, %tmp_5_34

]]></Node>
<StgValue><ssdm name="sum_1_34"/></StgValue>
</operation>

<operation id="917" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="6">
<![CDATA[
.reset:233  %a_36_load = load half* %a_36_addr, align 2

]]></Node>
<StgValue><ssdm name="a_36_load"/></StgValue>
</operation>

<operation id="918" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="6">
<![CDATA[
.reset:235  %b_36_load = load half* %b_36_addr, align 2

]]></Node>
<StgValue><ssdm name="b_36_load"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="919" st_id="184" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:231  %sum_1_34 = fadd half %sum_1_33, %tmp_5_34

]]></Node>
<StgValue><ssdm name="sum_1_34"/></StgValue>
</operation>

<operation id="920" st_id="184" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:236  %tmp_5_35 = fmul half %a_36_load, %b_36_load

]]></Node>
<StgValue><ssdm name="tmp_5_35"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="921" st_id="185" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:231  %sum_1_34 = fadd half %sum_1_33, %tmp_5_34

]]></Node>
<StgValue><ssdm name="sum_1_34"/></StgValue>
</operation>

<operation id="922" st_id="185" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:236  %tmp_5_35 = fmul half %a_36_load, %b_36_load

]]></Node>
<StgValue><ssdm name="tmp_5_35"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="923" st_id="186" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:231  %sum_1_34 = fadd half %sum_1_33, %tmp_5_34

]]></Node>
<StgValue><ssdm name="sum_1_34"/></StgValue>
</operation>

<operation id="924" st_id="186" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:236  %tmp_5_35 = fmul half %a_36_load, %b_36_load

]]></Node>
<StgValue><ssdm name="tmp_5_35"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="925" st_id="187" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:231  %sum_1_34 = fadd half %sum_1_33, %tmp_5_34

]]></Node>
<StgValue><ssdm name="sum_1_34"/></StgValue>
</operation>

<operation id="926" st_id="187" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:236  %tmp_5_35 = fmul half %a_36_load, %b_36_load

]]></Node>
<StgValue><ssdm name="tmp_5_35"/></StgValue>
</operation>

<operation id="927" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:238  %a_37_addr = getelementptr [50 x half]* %a_37, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_37_addr"/></StgValue>
</operation>

<operation id="928" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="6">
<![CDATA[
.reset:239  %a_37_load = load half* %a_37_addr, align 2

]]></Node>
<StgValue><ssdm name="a_37_load"/></StgValue>
</operation>

<operation id="929" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:240  %b_37_addr = getelementptr [50 x half]* %b_37, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_37_addr"/></StgValue>
</operation>

<operation id="930" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="6">
<![CDATA[
.reset:241  %b_37_load = load half* %b_37_addr, align 2

]]></Node>
<StgValue><ssdm name="b_37_load"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="931" st_id="188" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:237  %sum_1_35 = fadd half %sum_1_34, %tmp_5_35

]]></Node>
<StgValue><ssdm name="sum_1_35"/></StgValue>
</operation>

<operation id="932" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="6">
<![CDATA[
.reset:239  %a_37_load = load half* %a_37_addr, align 2

]]></Node>
<StgValue><ssdm name="a_37_load"/></StgValue>
</operation>

<operation id="933" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="6">
<![CDATA[
.reset:241  %b_37_load = load half* %b_37_addr, align 2

]]></Node>
<StgValue><ssdm name="b_37_load"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="934" st_id="189" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:237  %sum_1_35 = fadd half %sum_1_34, %tmp_5_35

]]></Node>
<StgValue><ssdm name="sum_1_35"/></StgValue>
</operation>

<operation id="935" st_id="189" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:242  %tmp_5_36 = fmul half %a_37_load, %b_37_load

]]></Node>
<StgValue><ssdm name="tmp_5_36"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="936" st_id="190" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:237  %sum_1_35 = fadd half %sum_1_34, %tmp_5_35

]]></Node>
<StgValue><ssdm name="sum_1_35"/></StgValue>
</operation>

<operation id="937" st_id="190" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:242  %tmp_5_36 = fmul half %a_37_load, %b_37_load

]]></Node>
<StgValue><ssdm name="tmp_5_36"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="938" st_id="191" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:237  %sum_1_35 = fadd half %sum_1_34, %tmp_5_35

]]></Node>
<StgValue><ssdm name="sum_1_35"/></StgValue>
</operation>

<operation id="939" st_id="191" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:242  %tmp_5_36 = fmul half %a_37_load, %b_37_load

]]></Node>
<StgValue><ssdm name="tmp_5_36"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="940" st_id="192" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:237  %sum_1_35 = fadd half %sum_1_34, %tmp_5_35

]]></Node>
<StgValue><ssdm name="sum_1_35"/></StgValue>
</operation>

<operation id="941" st_id="192" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:242  %tmp_5_36 = fmul half %a_37_load, %b_37_load

]]></Node>
<StgValue><ssdm name="tmp_5_36"/></StgValue>
</operation>

<operation id="942" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:244  %a_38_addr = getelementptr [50 x half]* %a_38, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_38_addr"/></StgValue>
</operation>

<operation id="943" st_id="192" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="6">
<![CDATA[
.reset:245  %a_38_load = load half* %a_38_addr, align 2

]]></Node>
<StgValue><ssdm name="a_38_load"/></StgValue>
</operation>

<operation id="944" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:246  %b_38_addr = getelementptr [50 x half]* %b_38, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_38_addr"/></StgValue>
</operation>

<operation id="945" st_id="192" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="6">
<![CDATA[
.reset:247  %b_38_load = load half* %b_38_addr, align 2

]]></Node>
<StgValue><ssdm name="b_38_load"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="946" st_id="193" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:243  %sum_1_36 = fadd half %sum_1_35, %tmp_5_36

]]></Node>
<StgValue><ssdm name="sum_1_36"/></StgValue>
</operation>

<operation id="947" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="6">
<![CDATA[
.reset:245  %a_38_load = load half* %a_38_addr, align 2

]]></Node>
<StgValue><ssdm name="a_38_load"/></StgValue>
</operation>

<operation id="948" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="6">
<![CDATA[
.reset:247  %b_38_load = load half* %b_38_addr, align 2

]]></Node>
<StgValue><ssdm name="b_38_load"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="949" st_id="194" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:243  %sum_1_36 = fadd half %sum_1_35, %tmp_5_36

]]></Node>
<StgValue><ssdm name="sum_1_36"/></StgValue>
</operation>

<operation id="950" st_id="194" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:248  %tmp_5_37 = fmul half %a_38_load, %b_38_load

]]></Node>
<StgValue><ssdm name="tmp_5_37"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="951" st_id="195" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:243  %sum_1_36 = fadd half %sum_1_35, %tmp_5_36

]]></Node>
<StgValue><ssdm name="sum_1_36"/></StgValue>
</operation>

<operation id="952" st_id="195" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:248  %tmp_5_37 = fmul half %a_38_load, %b_38_load

]]></Node>
<StgValue><ssdm name="tmp_5_37"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="953" st_id="196" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:243  %sum_1_36 = fadd half %sum_1_35, %tmp_5_36

]]></Node>
<StgValue><ssdm name="sum_1_36"/></StgValue>
</operation>

<operation id="954" st_id="196" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:248  %tmp_5_37 = fmul half %a_38_load, %b_38_load

]]></Node>
<StgValue><ssdm name="tmp_5_37"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="955" st_id="197" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:243  %sum_1_36 = fadd half %sum_1_35, %tmp_5_36

]]></Node>
<StgValue><ssdm name="sum_1_36"/></StgValue>
</operation>

<operation id="956" st_id="197" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:248  %tmp_5_37 = fmul half %a_38_load, %b_38_load

]]></Node>
<StgValue><ssdm name="tmp_5_37"/></StgValue>
</operation>

<operation id="957" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:250  %a_39_addr = getelementptr [50 x half]* %a_39, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_39_addr"/></StgValue>
</operation>

<operation id="958" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="6">
<![CDATA[
.reset:251  %a_39_load = load half* %a_39_addr, align 2

]]></Node>
<StgValue><ssdm name="a_39_load"/></StgValue>
</operation>

<operation id="959" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:252  %b_39_addr = getelementptr [50 x half]* %b_39, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_39_addr"/></StgValue>
</operation>

<operation id="960" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="6">
<![CDATA[
.reset:253  %b_39_load = load half* %b_39_addr, align 2

]]></Node>
<StgValue><ssdm name="b_39_load"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="961" st_id="198" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:249  %sum_1_37 = fadd half %sum_1_36, %tmp_5_37

]]></Node>
<StgValue><ssdm name="sum_1_37"/></StgValue>
</operation>

<operation id="962" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="6">
<![CDATA[
.reset:251  %a_39_load = load half* %a_39_addr, align 2

]]></Node>
<StgValue><ssdm name="a_39_load"/></StgValue>
</operation>

<operation id="963" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="6">
<![CDATA[
.reset:253  %b_39_load = load half* %b_39_addr, align 2

]]></Node>
<StgValue><ssdm name="b_39_load"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="964" st_id="199" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:249  %sum_1_37 = fadd half %sum_1_36, %tmp_5_37

]]></Node>
<StgValue><ssdm name="sum_1_37"/></StgValue>
</operation>

<operation id="965" st_id="199" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:254  %tmp_5_38 = fmul half %a_39_load, %b_39_load

]]></Node>
<StgValue><ssdm name="tmp_5_38"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="966" st_id="200" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:249  %sum_1_37 = fadd half %sum_1_36, %tmp_5_37

]]></Node>
<StgValue><ssdm name="sum_1_37"/></StgValue>
</operation>

<operation id="967" st_id="200" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:254  %tmp_5_38 = fmul half %a_39_load, %b_39_load

]]></Node>
<StgValue><ssdm name="tmp_5_38"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="968" st_id="201" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:249  %sum_1_37 = fadd half %sum_1_36, %tmp_5_37

]]></Node>
<StgValue><ssdm name="sum_1_37"/></StgValue>
</operation>

<operation id="969" st_id="201" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:254  %tmp_5_38 = fmul half %a_39_load, %b_39_load

]]></Node>
<StgValue><ssdm name="tmp_5_38"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="970" st_id="202" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:249  %sum_1_37 = fadd half %sum_1_36, %tmp_5_37

]]></Node>
<StgValue><ssdm name="sum_1_37"/></StgValue>
</operation>

<operation id="971" st_id="202" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:254  %tmp_5_38 = fmul half %a_39_load, %b_39_load

]]></Node>
<StgValue><ssdm name="tmp_5_38"/></StgValue>
</operation>

<operation id="972" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:256  %a_40_addr = getelementptr [50 x half]* %a_40, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_40_addr"/></StgValue>
</operation>

<operation id="973" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="6">
<![CDATA[
.reset:257  %a_40_load = load half* %a_40_addr, align 2

]]></Node>
<StgValue><ssdm name="a_40_load"/></StgValue>
</operation>

<operation id="974" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:258  %b_40_addr = getelementptr [50 x half]* %b_40, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_40_addr"/></StgValue>
</operation>

<operation id="975" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="6">
<![CDATA[
.reset:259  %b_40_load = load half* %b_40_addr, align 2

]]></Node>
<StgValue><ssdm name="b_40_load"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="976" st_id="203" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:255  %sum_1_38 = fadd half %sum_1_37, %tmp_5_38

]]></Node>
<StgValue><ssdm name="sum_1_38"/></StgValue>
</operation>

<operation id="977" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="6">
<![CDATA[
.reset:257  %a_40_load = load half* %a_40_addr, align 2

]]></Node>
<StgValue><ssdm name="a_40_load"/></StgValue>
</operation>

<operation id="978" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="6">
<![CDATA[
.reset:259  %b_40_load = load half* %b_40_addr, align 2

]]></Node>
<StgValue><ssdm name="b_40_load"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="979" st_id="204" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:255  %sum_1_38 = fadd half %sum_1_37, %tmp_5_38

]]></Node>
<StgValue><ssdm name="sum_1_38"/></StgValue>
</operation>

<operation id="980" st_id="204" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:260  %tmp_5_39 = fmul half %a_40_load, %b_40_load

]]></Node>
<StgValue><ssdm name="tmp_5_39"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="981" st_id="205" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:255  %sum_1_38 = fadd half %sum_1_37, %tmp_5_38

]]></Node>
<StgValue><ssdm name="sum_1_38"/></StgValue>
</operation>

<operation id="982" st_id="205" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:260  %tmp_5_39 = fmul half %a_40_load, %b_40_load

]]></Node>
<StgValue><ssdm name="tmp_5_39"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="983" st_id="206" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:255  %sum_1_38 = fadd half %sum_1_37, %tmp_5_38

]]></Node>
<StgValue><ssdm name="sum_1_38"/></StgValue>
</operation>

<operation id="984" st_id="206" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:260  %tmp_5_39 = fmul half %a_40_load, %b_40_load

]]></Node>
<StgValue><ssdm name="tmp_5_39"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="985" st_id="207" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:255  %sum_1_38 = fadd half %sum_1_37, %tmp_5_38

]]></Node>
<StgValue><ssdm name="sum_1_38"/></StgValue>
</operation>

<operation id="986" st_id="207" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:260  %tmp_5_39 = fmul half %a_40_load, %b_40_load

]]></Node>
<StgValue><ssdm name="tmp_5_39"/></StgValue>
</operation>

<operation id="987" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:262  %a_41_addr = getelementptr [50 x half]* %a_41, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_41_addr"/></StgValue>
</operation>

<operation id="988" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="6">
<![CDATA[
.reset:263  %a_41_load = load half* %a_41_addr, align 2

]]></Node>
<StgValue><ssdm name="a_41_load"/></StgValue>
</operation>

<operation id="989" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:264  %b_41_addr = getelementptr [50 x half]* %b_41, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_41_addr"/></StgValue>
</operation>

<operation id="990" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="6">
<![CDATA[
.reset:265  %b_41_load = load half* %b_41_addr, align 2

]]></Node>
<StgValue><ssdm name="b_41_load"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="991" st_id="208" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:261  %sum_1_39 = fadd half %sum_1_38, %tmp_5_39

]]></Node>
<StgValue><ssdm name="sum_1_39"/></StgValue>
</operation>

<operation id="992" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="6">
<![CDATA[
.reset:263  %a_41_load = load half* %a_41_addr, align 2

]]></Node>
<StgValue><ssdm name="a_41_load"/></StgValue>
</operation>

<operation id="993" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="6">
<![CDATA[
.reset:265  %b_41_load = load half* %b_41_addr, align 2

]]></Node>
<StgValue><ssdm name="b_41_load"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="994" st_id="209" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:261  %sum_1_39 = fadd half %sum_1_38, %tmp_5_39

]]></Node>
<StgValue><ssdm name="sum_1_39"/></StgValue>
</operation>

<operation id="995" st_id="209" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:266  %tmp_5_40 = fmul half %a_41_load, %b_41_load

]]></Node>
<StgValue><ssdm name="tmp_5_40"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="996" st_id="210" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:261  %sum_1_39 = fadd half %sum_1_38, %tmp_5_39

]]></Node>
<StgValue><ssdm name="sum_1_39"/></StgValue>
</operation>

<operation id="997" st_id="210" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:266  %tmp_5_40 = fmul half %a_41_load, %b_41_load

]]></Node>
<StgValue><ssdm name="tmp_5_40"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="998" st_id="211" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:261  %sum_1_39 = fadd half %sum_1_38, %tmp_5_39

]]></Node>
<StgValue><ssdm name="sum_1_39"/></StgValue>
</operation>

<operation id="999" st_id="211" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:266  %tmp_5_40 = fmul half %a_41_load, %b_41_load

]]></Node>
<StgValue><ssdm name="tmp_5_40"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1000" st_id="212" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:261  %sum_1_39 = fadd half %sum_1_38, %tmp_5_39

]]></Node>
<StgValue><ssdm name="sum_1_39"/></StgValue>
</operation>

<operation id="1001" st_id="212" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:266  %tmp_5_40 = fmul half %a_41_load, %b_41_load

]]></Node>
<StgValue><ssdm name="tmp_5_40"/></StgValue>
</operation>

<operation id="1002" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:268  %a_42_addr = getelementptr [50 x half]* %a_42, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_42_addr"/></StgValue>
</operation>

<operation id="1003" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="6">
<![CDATA[
.reset:269  %a_42_load = load half* %a_42_addr, align 2

]]></Node>
<StgValue><ssdm name="a_42_load"/></StgValue>
</operation>

<operation id="1004" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:270  %b_42_addr = getelementptr [50 x half]* %b_42, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_42_addr"/></StgValue>
</operation>

<operation id="1005" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="6">
<![CDATA[
.reset:271  %b_42_load = load half* %b_42_addr, align 2

]]></Node>
<StgValue><ssdm name="b_42_load"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1006" st_id="213" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:267  %sum_1_40 = fadd half %sum_1_39, %tmp_5_40

]]></Node>
<StgValue><ssdm name="sum_1_40"/></StgValue>
</operation>

<operation id="1007" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="6">
<![CDATA[
.reset:269  %a_42_load = load half* %a_42_addr, align 2

]]></Node>
<StgValue><ssdm name="a_42_load"/></StgValue>
</operation>

<operation id="1008" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="6">
<![CDATA[
.reset:271  %b_42_load = load half* %b_42_addr, align 2

]]></Node>
<StgValue><ssdm name="b_42_load"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1009" st_id="214" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:267  %sum_1_40 = fadd half %sum_1_39, %tmp_5_40

]]></Node>
<StgValue><ssdm name="sum_1_40"/></StgValue>
</operation>

<operation id="1010" st_id="214" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:272  %tmp_5_41 = fmul half %a_42_load, %b_42_load

]]></Node>
<StgValue><ssdm name="tmp_5_41"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1011" st_id="215" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:267  %sum_1_40 = fadd half %sum_1_39, %tmp_5_40

]]></Node>
<StgValue><ssdm name="sum_1_40"/></StgValue>
</operation>

<operation id="1012" st_id="215" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:272  %tmp_5_41 = fmul half %a_42_load, %b_42_load

]]></Node>
<StgValue><ssdm name="tmp_5_41"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1013" st_id="216" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:267  %sum_1_40 = fadd half %sum_1_39, %tmp_5_40

]]></Node>
<StgValue><ssdm name="sum_1_40"/></StgValue>
</operation>

<operation id="1014" st_id="216" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:272  %tmp_5_41 = fmul half %a_42_load, %b_42_load

]]></Node>
<StgValue><ssdm name="tmp_5_41"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1015" st_id="217" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:267  %sum_1_40 = fadd half %sum_1_39, %tmp_5_40

]]></Node>
<StgValue><ssdm name="sum_1_40"/></StgValue>
</operation>

<operation id="1016" st_id="217" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:272  %tmp_5_41 = fmul half %a_42_load, %b_42_load

]]></Node>
<StgValue><ssdm name="tmp_5_41"/></StgValue>
</operation>

<operation id="1017" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:274  %a_43_addr = getelementptr [50 x half]* %a_43, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_43_addr"/></StgValue>
</operation>

<operation id="1018" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="6">
<![CDATA[
.reset:275  %a_43_load = load half* %a_43_addr, align 2

]]></Node>
<StgValue><ssdm name="a_43_load"/></StgValue>
</operation>

<operation id="1019" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:276  %b_43_addr = getelementptr [50 x half]* %b_43, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_43_addr"/></StgValue>
</operation>

<operation id="1020" st_id="217" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="6">
<![CDATA[
.reset:277  %b_43_load = load half* %b_43_addr, align 2

]]></Node>
<StgValue><ssdm name="b_43_load"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1021" st_id="218" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:273  %sum_1_41 = fadd half %sum_1_40, %tmp_5_41

]]></Node>
<StgValue><ssdm name="sum_1_41"/></StgValue>
</operation>

<operation id="1022" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="6">
<![CDATA[
.reset:275  %a_43_load = load half* %a_43_addr, align 2

]]></Node>
<StgValue><ssdm name="a_43_load"/></StgValue>
</operation>

<operation id="1023" st_id="218" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="6">
<![CDATA[
.reset:277  %b_43_load = load half* %b_43_addr, align 2

]]></Node>
<StgValue><ssdm name="b_43_load"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1024" st_id="219" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:273  %sum_1_41 = fadd half %sum_1_40, %tmp_5_41

]]></Node>
<StgValue><ssdm name="sum_1_41"/></StgValue>
</operation>

<operation id="1025" st_id="219" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:278  %tmp_5_42 = fmul half %a_43_load, %b_43_load

]]></Node>
<StgValue><ssdm name="tmp_5_42"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1026" st_id="220" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:273  %sum_1_41 = fadd half %sum_1_40, %tmp_5_41

]]></Node>
<StgValue><ssdm name="sum_1_41"/></StgValue>
</operation>

<operation id="1027" st_id="220" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:278  %tmp_5_42 = fmul half %a_43_load, %b_43_load

]]></Node>
<StgValue><ssdm name="tmp_5_42"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1028" st_id="221" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:273  %sum_1_41 = fadd half %sum_1_40, %tmp_5_41

]]></Node>
<StgValue><ssdm name="sum_1_41"/></StgValue>
</operation>

<operation id="1029" st_id="221" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:278  %tmp_5_42 = fmul half %a_43_load, %b_43_load

]]></Node>
<StgValue><ssdm name="tmp_5_42"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1030" st_id="222" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:273  %sum_1_41 = fadd half %sum_1_40, %tmp_5_41

]]></Node>
<StgValue><ssdm name="sum_1_41"/></StgValue>
</operation>

<operation id="1031" st_id="222" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:278  %tmp_5_42 = fmul half %a_43_load, %b_43_load

]]></Node>
<StgValue><ssdm name="tmp_5_42"/></StgValue>
</operation>

<operation id="1032" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:280  %a_44_addr = getelementptr [50 x half]* %a_44, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_44_addr"/></StgValue>
</operation>

<operation id="1033" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="6">
<![CDATA[
.reset:281  %a_44_load = load half* %a_44_addr, align 2

]]></Node>
<StgValue><ssdm name="a_44_load"/></StgValue>
</operation>

<operation id="1034" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:282  %b_44_addr = getelementptr [50 x half]* %b_44, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_44_addr"/></StgValue>
</operation>

<operation id="1035" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="6">
<![CDATA[
.reset:283  %b_44_load = load half* %b_44_addr, align 2

]]></Node>
<StgValue><ssdm name="b_44_load"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1036" st_id="223" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:279  %sum_1_42 = fadd half %sum_1_41, %tmp_5_42

]]></Node>
<StgValue><ssdm name="sum_1_42"/></StgValue>
</operation>

<operation id="1037" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="6">
<![CDATA[
.reset:281  %a_44_load = load half* %a_44_addr, align 2

]]></Node>
<StgValue><ssdm name="a_44_load"/></StgValue>
</operation>

<operation id="1038" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="6">
<![CDATA[
.reset:283  %b_44_load = load half* %b_44_addr, align 2

]]></Node>
<StgValue><ssdm name="b_44_load"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1039" st_id="224" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:279  %sum_1_42 = fadd half %sum_1_41, %tmp_5_42

]]></Node>
<StgValue><ssdm name="sum_1_42"/></StgValue>
</operation>

<operation id="1040" st_id="224" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:284  %tmp_5_43 = fmul half %a_44_load, %b_44_load

]]></Node>
<StgValue><ssdm name="tmp_5_43"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1041" st_id="225" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:279  %sum_1_42 = fadd half %sum_1_41, %tmp_5_42

]]></Node>
<StgValue><ssdm name="sum_1_42"/></StgValue>
</operation>

<operation id="1042" st_id="225" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:284  %tmp_5_43 = fmul half %a_44_load, %b_44_load

]]></Node>
<StgValue><ssdm name="tmp_5_43"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1043" st_id="226" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:279  %sum_1_42 = fadd half %sum_1_41, %tmp_5_42

]]></Node>
<StgValue><ssdm name="sum_1_42"/></StgValue>
</operation>

<operation id="1044" st_id="226" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:284  %tmp_5_43 = fmul half %a_44_load, %b_44_load

]]></Node>
<StgValue><ssdm name="tmp_5_43"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1045" st_id="227" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:279  %sum_1_42 = fadd half %sum_1_41, %tmp_5_42

]]></Node>
<StgValue><ssdm name="sum_1_42"/></StgValue>
</operation>

<operation id="1046" st_id="227" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:284  %tmp_5_43 = fmul half %a_44_load, %b_44_load

]]></Node>
<StgValue><ssdm name="tmp_5_43"/></StgValue>
</operation>

<operation id="1047" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:286  %a_45_addr = getelementptr [50 x half]* %a_45, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_45_addr"/></StgValue>
</operation>

<operation id="1048" st_id="227" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="6">
<![CDATA[
.reset:287  %a_45_load = load half* %a_45_addr, align 2

]]></Node>
<StgValue><ssdm name="a_45_load"/></StgValue>
</operation>

<operation id="1049" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:288  %b_45_addr = getelementptr [50 x half]* %b_45, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_45_addr"/></StgValue>
</operation>

<operation id="1050" st_id="227" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="6">
<![CDATA[
.reset:289  %b_45_load = load half* %b_45_addr, align 2

]]></Node>
<StgValue><ssdm name="b_45_load"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1051" st_id="228" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:285  %sum_1_43 = fadd half %sum_1_42, %tmp_5_43

]]></Node>
<StgValue><ssdm name="sum_1_43"/></StgValue>
</operation>

<operation id="1052" st_id="228" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="6">
<![CDATA[
.reset:287  %a_45_load = load half* %a_45_addr, align 2

]]></Node>
<StgValue><ssdm name="a_45_load"/></StgValue>
</operation>

<operation id="1053" st_id="228" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="6">
<![CDATA[
.reset:289  %b_45_load = load half* %b_45_addr, align 2

]]></Node>
<StgValue><ssdm name="b_45_load"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1054" st_id="229" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:285  %sum_1_43 = fadd half %sum_1_42, %tmp_5_43

]]></Node>
<StgValue><ssdm name="sum_1_43"/></StgValue>
</operation>

<operation id="1055" st_id="229" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:290  %tmp_5_44 = fmul half %a_45_load, %b_45_load

]]></Node>
<StgValue><ssdm name="tmp_5_44"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1056" st_id="230" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:285  %sum_1_43 = fadd half %sum_1_42, %tmp_5_43

]]></Node>
<StgValue><ssdm name="sum_1_43"/></StgValue>
</operation>

<operation id="1057" st_id="230" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:290  %tmp_5_44 = fmul half %a_45_load, %b_45_load

]]></Node>
<StgValue><ssdm name="tmp_5_44"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1058" st_id="231" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:285  %sum_1_43 = fadd half %sum_1_42, %tmp_5_43

]]></Node>
<StgValue><ssdm name="sum_1_43"/></StgValue>
</operation>

<operation id="1059" st_id="231" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:290  %tmp_5_44 = fmul half %a_45_load, %b_45_load

]]></Node>
<StgValue><ssdm name="tmp_5_44"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1060" st_id="232" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:285  %sum_1_43 = fadd half %sum_1_42, %tmp_5_43

]]></Node>
<StgValue><ssdm name="sum_1_43"/></StgValue>
</operation>

<operation id="1061" st_id="232" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:290  %tmp_5_44 = fmul half %a_45_load, %b_45_load

]]></Node>
<StgValue><ssdm name="tmp_5_44"/></StgValue>
</operation>

<operation id="1062" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:292  %a_46_addr = getelementptr [50 x half]* %a_46, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_46_addr"/></StgValue>
</operation>

<operation id="1063" st_id="232" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="6">
<![CDATA[
.reset:293  %a_46_load = load half* %a_46_addr, align 2

]]></Node>
<StgValue><ssdm name="a_46_load"/></StgValue>
</operation>

<operation id="1064" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:294  %b_46_addr = getelementptr [50 x half]* %b_46, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_46_addr"/></StgValue>
</operation>

<operation id="1065" st_id="232" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="6">
<![CDATA[
.reset:295  %b_46_load = load half* %b_46_addr, align 2

]]></Node>
<StgValue><ssdm name="b_46_load"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1066" st_id="233" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:291  %sum_1_44 = fadd half %sum_1_43, %tmp_5_44

]]></Node>
<StgValue><ssdm name="sum_1_44"/></StgValue>
</operation>

<operation id="1067" st_id="233" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="6">
<![CDATA[
.reset:293  %a_46_load = load half* %a_46_addr, align 2

]]></Node>
<StgValue><ssdm name="a_46_load"/></StgValue>
</operation>

<operation id="1068" st_id="233" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="6">
<![CDATA[
.reset:295  %b_46_load = load half* %b_46_addr, align 2

]]></Node>
<StgValue><ssdm name="b_46_load"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1069" st_id="234" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:291  %sum_1_44 = fadd half %sum_1_43, %tmp_5_44

]]></Node>
<StgValue><ssdm name="sum_1_44"/></StgValue>
</operation>

<operation id="1070" st_id="234" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:296  %tmp_5_45 = fmul half %a_46_load, %b_46_load

]]></Node>
<StgValue><ssdm name="tmp_5_45"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="1071" st_id="235" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:291  %sum_1_44 = fadd half %sum_1_43, %tmp_5_44

]]></Node>
<StgValue><ssdm name="sum_1_44"/></StgValue>
</operation>

<operation id="1072" st_id="235" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:296  %tmp_5_45 = fmul half %a_46_load, %b_46_load

]]></Node>
<StgValue><ssdm name="tmp_5_45"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="1073" st_id="236" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:291  %sum_1_44 = fadd half %sum_1_43, %tmp_5_44

]]></Node>
<StgValue><ssdm name="sum_1_44"/></StgValue>
</operation>

<operation id="1074" st_id="236" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:296  %tmp_5_45 = fmul half %a_46_load, %b_46_load

]]></Node>
<StgValue><ssdm name="tmp_5_45"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="1075" st_id="237" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:291  %sum_1_44 = fadd half %sum_1_43, %tmp_5_44

]]></Node>
<StgValue><ssdm name="sum_1_44"/></StgValue>
</operation>

<operation id="1076" st_id="237" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:296  %tmp_5_45 = fmul half %a_46_load, %b_46_load

]]></Node>
<StgValue><ssdm name="tmp_5_45"/></StgValue>
</operation>

<operation id="1077" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:298  %a_47_addr = getelementptr [50 x half]* %a_47, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_47_addr"/></StgValue>
</operation>

<operation id="1078" st_id="237" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="6">
<![CDATA[
.reset:299  %a_47_load = load half* %a_47_addr, align 2

]]></Node>
<StgValue><ssdm name="a_47_load"/></StgValue>
</operation>

<operation id="1079" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:300  %b_47_addr = getelementptr [50 x half]* %b_47, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_47_addr"/></StgValue>
</operation>

<operation id="1080" st_id="237" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="6">
<![CDATA[
.reset:301  %b_47_load = load half* %b_47_addr, align 2

]]></Node>
<StgValue><ssdm name="b_47_load"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="1081" st_id="238" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:297  %sum_1_45 = fadd half %sum_1_44, %tmp_5_45

]]></Node>
<StgValue><ssdm name="sum_1_45"/></StgValue>
</operation>

<operation id="1082" st_id="238" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="6">
<![CDATA[
.reset:299  %a_47_load = load half* %a_47_addr, align 2

]]></Node>
<StgValue><ssdm name="a_47_load"/></StgValue>
</operation>

<operation id="1083" st_id="238" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="6">
<![CDATA[
.reset:301  %b_47_load = load half* %b_47_addr, align 2

]]></Node>
<StgValue><ssdm name="b_47_load"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="1084" st_id="239" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:297  %sum_1_45 = fadd half %sum_1_44, %tmp_5_45

]]></Node>
<StgValue><ssdm name="sum_1_45"/></StgValue>
</operation>

<operation id="1085" st_id="239" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:302  %tmp_5_46 = fmul half %a_47_load, %b_47_load

]]></Node>
<StgValue><ssdm name="tmp_5_46"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="1086" st_id="240" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:297  %sum_1_45 = fadd half %sum_1_44, %tmp_5_45

]]></Node>
<StgValue><ssdm name="sum_1_45"/></StgValue>
</operation>

<operation id="1087" st_id="240" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:302  %tmp_5_46 = fmul half %a_47_load, %b_47_load

]]></Node>
<StgValue><ssdm name="tmp_5_46"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1088" st_id="241" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:297  %sum_1_45 = fadd half %sum_1_44, %tmp_5_45

]]></Node>
<StgValue><ssdm name="sum_1_45"/></StgValue>
</operation>

<operation id="1089" st_id="241" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:302  %tmp_5_46 = fmul half %a_47_load, %b_47_load

]]></Node>
<StgValue><ssdm name="tmp_5_46"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="1090" st_id="242" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:297  %sum_1_45 = fadd half %sum_1_44, %tmp_5_45

]]></Node>
<StgValue><ssdm name="sum_1_45"/></StgValue>
</operation>

<operation id="1091" st_id="242" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:302  %tmp_5_46 = fmul half %a_47_load, %b_47_load

]]></Node>
<StgValue><ssdm name="tmp_5_46"/></StgValue>
</operation>

<operation id="1092" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:304  %a_48_addr = getelementptr [50 x half]* %a_48, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_48_addr"/></StgValue>
</operation>

<operation id="1093" st_id="242" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="6">
<![CDATA[
.reset:305  %a_48_load = load half* %a_48_addr, align 2

]]></Node>
<StgValue><ssdm name="a_48_load"/></StgValue>
</operation>

<operation id="1094" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:306  %b_48_addr = getelementptr [50 x half]* %b_48, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_48_addr"/></StgValue>
</operation>

<operation id="1095" st_id="242" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="6">
<![CDATA[
.reset:307  %b_48_load = load half* %b_48_addr, align 2

]]></Node>
<StgValue><ssdm name="b_48_load"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="1096" st_id="243" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:303  %sum_1_46 = fadd half %sum_1_45, %tmp_5_46

]]></Node>
<StgValue><ssdm name="sum_1_46"/></StgValue>
</operation>

<operation id="1097" st_id="243" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="6">
<![CDATA[
.reset:305  %a_48_load = load half* %a_48_addr, align 2

]]></Node>
<StgValue><ssdm name="a_48_load"/></StgValue>
</operation>

<operation id="1098" st_id="243" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="6">
<![CDATA[
.reset:307  %b_48_load = load half* %b_48_addr, align 2

]]></Node>
<StgValue><ssdm name="b_48_load"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="1099" st_id="244" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:303  %sum_1_46 = fadd half %sum_1_45, %tmp_5_46

]]></Node>
<StgValue><ssdm name="sum_1_46"/></StgValue>
</operation>

<operation id="1100" st_id="244" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:308  %tmp_5_47 = fmul half %a_48_load, %b_48_load

]]></Node>
<StgValue><ssdm name="tmp_5_47"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1101" st_id="245" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:303  %sum_1_46 = fadd half %sum_1_45, %tmp_5_46

]]></Node>
<StgValue><ssdm name="sum_1_46"/></StgValue>
</operation>

<operation id="1102" st_id="245" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:308  %tmp_5_47 = fmul half %a_48_load, %b_48_load

]]></Node>
<StgValue><ssdm name="tmp_5_47"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1103" st_id="246" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:303  %sum_1_46 = fadd half %sum_1_45, %tmp_5_46

]]></Node>
<StgValue><ssdm name="sum_1_46"/></StgValue>
</operation>

<operation id="1104" st_id="246" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:308  %tmp_5_47 = fmul half %a_48_load, %b_48_load

]]></Node>
<StgValue><ssdm name="tmp_5_47"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1105" st_id="247" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:303  %sum_1_46 = fadd half %sum_1_45, %tmp_5_46

]]></Node>
<StgValue><ssdm name="sum_1_46"/></StgValue>
</operation>

<operation id="1106" st_id="247" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:308  %tmp_5_47 = fmul half %a_48_load, %b_48_load

]]></Node>
<StgValue><ssdm name="tmp_5_47"/></StgValue>
</operation>

<operation id="1107" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:310  %a_49_addr = getelementptr [50 x half]* %a_49, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="a_49_addr"/></StgValue>
</operation>

<operation id="1108" st_id="247" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="6">
<![CDATA[
.reset:311  %a_49_load = load half* %a_49_addr, align 2

]]></Node>
<StgValue><ssdm name="a_49_load"/></StgValue>
</operation>

<operation id="1109" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:312  %b_49_addr = getelementptr [50 x half]* %b_49, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="b_49_addr"/></StgValue>
</operation>

<operation id="1110" st_id="247" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="6">
<![CDATA[
.reset:313  %b_49_load = load half* %b_49_addr, align 2

]]></Node>
<StgValue><ssdm name="b_49_load"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="1111" st_id="248" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:309  %sum_1_47 = fadd half %sum_1_46, %tmp_5_47

]]></Node>
<StgValue><ssdm name="sum_1_47"/></StgValue>
</operation>

<operation id="1112" st_id="248" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="6">
<![CDATA[
.reset:311  %a_49_load = load half* %a_49_addr, align 2

]]></Node>
<StgValue><ssdm name="a_49_load"/></StgValue>
</operation>

<operation id="1113" st_id="248" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="6">
<![CDATA[
.reset:313  %b_49_load = load half* %b_49_addr, align 2

]]></Node>
<StgValue><ssdm name="b_49_load"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="1114" st_id="249" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:309  %sum_1_47 = fadd half %sum_1_46, %tmp_5_47

]]></Node>
<StgValue><ssdm name="sum_1_47"/></StgValue>
</operation>

<operation id="1115" st_id="249" stage="4" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:314  %tmp_5_48 = fmul half %a_49_load, %b_49_load

]]></Node>
<StgValue><ssdm name="tmp_5_48"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="1116" st_id="250" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:309  %sum_1_47 = fadd half %sum_1_46, %tmp_5_47

]]></Node>
<StgValue><ssdm name="sum_1_47"/></StgValue>
</operation>

<operation id="1117" st_id="250" stage="3" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:314  %tmp_5_48 = fmul half %a_49_load, %b_49_load

]]></Node>
<StgValue><ssdm name="tmp_5_48"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="1118" st_id="251" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:309  %sum_1_47 = fadd half %sum_1_46, %tmp_5_47

]]></Node>
<StgValue><ssdm name="sum_1_47"/></StgValue>
</operation>

<operation id="1119" st_id="251" stage="2" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:314  %tmp_5_48 = fmul half %a_49_load, %b_49_load

]]></Node>
<StgValue><ssdm name="tmp_5_48"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="1120" st_id="252" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:309  %sum_1_47 = fadd half %sum_1_46, %tmp_5_47

]]></Node>
<StgValue><ssdm name="sum_1_47"/></StgValue>
</operation>

<operation id="1121" st_id="252" stage="1" lat="4">
<core>HMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:314  %tmp_5_48 = fmul half %a_49_load, %b_49_load

]]></Node>
<StgValue><ssdm name="tmp_5_48"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="1122" st_id="253" stage="5" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:315  %sum_1_48 = fadd half %sum_1_47, %tmp_5_48

]]></Node>
<StgValue><ssdm name="sum_1_48"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="1123" st_id="254" stage="4" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:315  %sum_1_48 = fadd half %sum_1_47, %tmp_5_48

]]></Node>
<StgValue><ssdm name="sum_1_48"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="1124" st_id="255" stage="3" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:315  %sum_1_48 = fadd half %sum_1_47, %tmp_5_48

]]></Node>
<StgValue><ssdm name="sum_1_48"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="1125" st_id="256" stage="2" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:315  %sum_1_48 = fadd half %sum_1_47, %tmp_5_48

]]></Node>
<StgValue><ssdm name="sum_1_48"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="1126" st_id="257" stage="1" lat="5">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:315  %sum_1_48 = fadd half %sum_1_47, %tmp_5_48

]]></Node>
<StgValue><ssdm name="sum_1_48"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="1127" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L1_L2_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1128" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="6">
<![CDATA[
.reset:6  %tmp_mid2_cast = zext i6 %tmp_mid2_v to i12

]]></Node>
<StgValue><ssdm name="tmp_mid2_cast"/></StgValue>
</operation>

<operation id="1129" st_id="258" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:7  %tmp = mul i12 %tmp_mid2_cast, 50

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1130" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:8  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1131" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset:9  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1132" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:10  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1133" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="6">
<![CDATA[
.reset:12  %tmp_2_cast = zext i6 %ib_mid2 to i12

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="1134" st_id="258" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset:13  %tmp_1 = add i12 %tmp, %tmp_2_cast

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1135" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="12">
<![CDATA[
.reset:14  %tmp_1_cast = zext i12 %tmp_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="1136" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:15  %out_addr = getelementptr [2500 x half]* %out_r, i64 0, i64 %tmp_1_cast

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="1137" st_id="258" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
.reset:316  store half %sum_1_48, half* %out_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1138" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset:317  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str3, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="1139" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
.reset:319  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="1140" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
