# compile vhdl design source files
vhdl xil_defaultlib  "../../../fb_adder.srcs/sources_1/new/fb_adder.vhd"
vhdl xil_defaultlib  "../../../fb_adder.srcs/sim_1/new/adder_testbench.vhd"

# Do not sort compile order
nosort
