

================================================================
== Vivado HLS Report for 'atsc_rsdecoder_impl'
================================================================
* Date:           Wed Jul  5 00:10:51 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        atsc_decoder
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k410tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.67|      4.49|        0.58|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+----------------------------+-----+-----+-----+-----+---------+
        |                                       |                            |  Latency  |  Interval | Pipeline|
        |                Instance               |           Module           | min | max | min | max |   Type  |
        +---------------------------------------+----------------------------+-----+-----+-----+-----+---------+
        |grp_atsc_rsdecoder_impl_decode_fu_376  |atsc_rsdecoder_impl_decode  |    ?|    ?|    ?|    ?|   none  |
        +---------------------------------------+----------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   51|   51|         2|          1|          1|    51|    yes   |
        |- Loop 2  |   11|   11|         1|          1|          1|    11|    yes   |
        |- Loop 3  |   47|   47|         3|          1|          1|    46|    yes   |
        |- Loop 4  |   16|   16|         3|          1|          1|    15|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     255|
|FIFO             |        -|      -|       -|       -|
|Instance         |        6|      2|    1361|    1915|
|Memory           |        2|      -|      32|      24|
|Multiplexer      |        -|      -|       -|     196|
|Register         |        -|      -|     405|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        8|      2|    1798|    2390|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1540|  508400|  254200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------------------+---------+-------+------+------+
    |                Instance               |           Module           | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------------+----------------------------+---------+-------+------+------+
    |grp_atsc_rsdecoder_impl_decode_fu_376  |atsc_rsdecoder_impl_decode  |        6|      2|  1361|  1915|
    +---------------------------------------+----------------------------+---------+-------+------+------+
    |Total                                  |                            |        6|      2|  1361|  1915|
    +---------------------------------------+----------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +------------------------+------------------------------------------+---------+----+----+------+-----+------+-------------+
    |         Memory         |                  Module                  | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+------------------------------------------+---------+----+----+------+-----+------+-------------+
    |rs_in_data_0_U          |atsc_rsdecoder_impl_rs_in_data_0          |        1|   0|   0|   104|    8|     1|          832|
    |rs_in_data_1_U          |atsc_rsdecoder_impl_rs_in_data_1          |        1|   0|   0|   103|    8|     1|          824|
    |rs_out_data_0_assign_U  |atsc_rsdecoder_impl_rs_out_data_0_assign  |        0|  16|  12|    94|    8|     1|          752|
    |rs_out_data_1_assign_U  |atsc_rsdecoder_impl_rs_out_data_1_assign  |        0|  16|  12|    93|    8|     1|          744|
    +------------------------+------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                   |                                          |        2|  32|  24|   394|   32|     4|         3152|
    +------------------------+------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_19_fu_446_p2                     |     +    |      0|  0|   6|           1|           6|
    |i_20_fu_559_p2                     |     +    |      0|  0|   7|           7|           1|
    |i_21_fu_757_p2                     |     +    |      0|  0|   6|           6|           1|
    |i_22_fu_797_p2                     |     +    |      0|  0|   5|           5|           1|
    |storemerge_i_fu_632_p2             |     +    |      0|  0|  32|          32|          32|
    |tmp_117_i_fu_612_p2                |     +    |      0|  0|  32|          32|           1|
    |tmp_120_i_fu_647_p2                |     +    |      0|  0|  32|          32|           1|
    |tmp_87_fu_457_p2                   |     +    |      0|  0|   8|           4|           8|
    |tmp_89_fu_477_p2                   |     +    |      0|  0|   8|           3|           8|
    |tmp_91_fu_497_p2                   |     +    |      0|  0|   8|           3|           8|
    |tmp_93_fu_528_p2                   |     +    |      0|  0|   8|           2|           8|
    |tmp_95_fu_673_p2                   |     +    |      0|  0|   8|           8|           4|
    |tmp_96_fu_694_p2                   |     +    |      0|  0|   8|           8|           3|
    |tmp_97_fu_715_p2                   |     +    |      0|  0|   8|           8|           3|
    |tmp_98_fu_736_p2                   |     +    |      0|  0|   8|           8|           2|
    |rs_out_pli_flags_fu_596_p3         |  Select  |      0|  0|  16|           1|          16|
    |ap_sig_bdd_176                     |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_225                     |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_255                     |    and   |      0|  0|   1|           1|           1|
    |in_data_0_vld_out                  |    and   |      0|  0|   1|           1|           1|
    |out_data_1_ack_in                  |    and   |      0|  0|   1|           1|           1|
    |out_last_V_1_sRdy                  |    and   |      0|  0|   1|           1|           1|
    |error_assign_fu_577_p2             |   icmp   |      0|  0|  11|          32|           2|
    |exitcond1_fu_553_p2                |   icmp   |      0|  0|   3|           7|           8|
    |exitcond2_fu_659_p2                |   icmp   |      0|  0|   3|           6|           6|
    |exitcond9_fu_432_p2                |   icmp   |      0|  0|   3|           6|           5|
    |exitcond_fu_791_p2                 |   icmp   |      0|  0|   2|           5|           2|
    |ap_sig_bdd_619                     |    or    |      0|  0|   1|           1|           1|
    |in_data_0_in_rdy                   |    or    |      0|  0|   1|           1|           1|
    |in_last_V_0_in_rdy                 |    or    |      0|  0|   1|           1|           1|
    |plinfo_flags_assign_i_i_fu_591_p2  |    or    |      0|  0|  24|          16|           6|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 255|         241|         141|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  15|         17|    1|         17|
    |ap_reg_ppiten_pp2_it2            |   1|          2|    1|          2|
    |ap_reg_ppiten_pp3_it2            |   1|          2|    1|          2|
    |i1_reg_332                       |   7|          2|    7|         14|
    |i2_reg_354                       |   6|          2|    6|         12|
    |i3_reg_365                       |   5|          2|    5|         10|
    |i_reg_321                        |   6|          2|    6|         12|
    |in_data_0_data_out               |  32|          2|   32|         64|
    |in_data_0_has_vld_data_reg_i     |   1|          3|    1|          3|
    |in_last_V_0_has_vld_data_reg_i   |   1|          3|    1|          3|
    |nerrors_corrrected_i_pn_reg_343  |  32|          2|   32|         64|
    |out_data_1_data_in               |  32|          5|   32|        160|
    |out_last_V_1_data_in             |   1|          3|    1|          3|
    |rs_in_data_0_address0            |   7|          4|    7|         28|
    |rs_in_data_0_address1            |   7|          3|    7|         21|
    |rs_in_data_0_ce0                 |   1|          3|    1|          3|
    |rs_in_data_0_d0                  |   8|          3|    8|         24|
    |rs_in_data_1_address0            |   7|          4|    7|         28|
    |rs_in_data_1_ce0                 |   1|          3|    1|          3|
    |rs_out_data_0_assign_address0    |   7|          4|    7|         28|
    |rs_out_data_0_assign_address1    |   7|          3|    7|         21|
    |rs_out_data_0_assign_ce0         |   1|          3|    1|          3|
    |rs_out_data_0_assign_we0         |   1|          2|    1|          2|
    |rs_out_data_1_assign_address0    |   7|          4|    7|         28|
    |rs_out_data_1_assign_ce0         |   1|          3|    1|          3|
    |rs_out_data_1_assign_we0         |   1|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 196|         88|  182|        560|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                    |  16|   0|   16|          0|
    |ap_reg_ppiten_pp0_it0                                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it0                                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it1                                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it2                                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it0                                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it1                                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it2                                        |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond2_reg_872_pp2_it1                       |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_reg_926_pp3_it1                        |   1|   0|    1|          0|
    |exitcond2_reg_872                                            |   1|   0|    1|          0|
    |exitcond9_reg_819                                            |   1|   0|    1|          0|
    |exitcond_reg_926                                             |   1|   0|    1|          0|
    |grp_atsc_rsdecoder_impl_decode_fu_376_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |i1_reg_332                                                   |   7|   0|    7|          0|
    |i2_reg_354                                                   |   6|   0|    6|          0|
    |i3_reg_365                                                   |   5|   0|    5|          0|
    |i_reg_321                                                    |   6|   0|    6|          0|
    |in_data_0_areset_d                                           |   1|   0|    1|          0|
    |in_data_0_data_reg                                           |  32|   0|   32|          0|
    |in_data_0_has_vld_data_reg                                   |   1|   0|    1|          0|
    |in_data_0_in_rdy                                             |   1|   0|    1|          0|
    |in_last_V_0_has_vld_data_reg                                 |   1|   0|    1|          0|
    |in_last_V_0_in_rdy                                           |   1|   0|    1|          0|
    |nerrors_corrrected_i_pn_reg_343                              |  32|   0|   32|          0|
    |out_data_1_areset_d                                          |   1|   0|    1|          0|
    |out_data_1_data_reg                                          |  32|   0|   32|          0|
    |out_data_1_mVld                                              |   1|   0|    1|          0|
    |out_last_V_1_areset_d                                        |   1|   0|    1|          0|
    |out_last_V_1_data_reg                                        |   1|   0|    1|          0|
    |out_last_V_1_mVld                                            |   1|   0|    1|          0|
    |reg_388_0                                                    |  32|   0|   32|          0|
    |rs_d_bad_packet_count                                        |  32|   0|   32|          0|
    |rs_d_nerrors_corrrected_count                                |  32|   0|   32|          0|
    |rs_d_nerrors_corrrected_count_s_reg_862                      |  32|   0|   32|          0|
    |rs_d_total_packets                                           |  32|   0|   32|          0|
    |rs_in_pli_flags_reg_809                                      |  16|   0|   16|          0|
    |rs_in_pli_segno_reg_814                                      |  16|   0|   16|          0|
    |temp_reg_803                                                 |  32|   0|   32|          0|
    |tmp_103_reg_849                                              |   5|   0|    5|          0|
    |tmp_50_reg_844                                               |  10|   0|   10|          0|
    |tmp_86_reg_823                                               |   6|   0|    8|          2|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        | 405|   0|  407|          2|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+--------------+---------------------+--------------+
|  RTL Ports | Dir | Bits|   Protocol   |    Source Object    |    C Type    |
+------------+-----+-----+--------------+---------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_none | atsc_rsdecoder_impl | return value |
|ap_rst_n    |  in |    1| ap_ctrl_none | atsc_rsdecoder_impl | return value |
|in_TDATA    |  in |   32|     axis     |       in_data       |    pointer   |
|in_TVALID   |  in |    1|     axis     |      in_last_V      |    pointer   |
|in_TREADY   | out |    1|     axis     |      in_last_V      |    pointer   |
|in_TLAST    |  in |    1|     axis     |      in_last_V      |    pointer   |
|out_TDATA   | out |   32|     axis     |       out_data      |    pointer   |
|out_TVALID  | out |    1|     axis     |      out_last_V     |    pointer   |
|out_TREADY  |  in |    1|     axis     |      out_last_V     |    pointer   |
|out_TLAST   | out |    1|     axis     |      out_last_V     |    pointer   |
+------------+-----+-----+--------------+---------------------+--------------+

