
controls = 1 + 1 + 1 + 1 + 1 + 1 + 10 = 16 bits
ALUOp = 10 bits
| Instruction | Opcode | RegWrite | RegDst | ALUSrc | Branch | MemWrite | MemtoReg | ALUOp |
| R-Type      | 000000 | 1        | 1      | 0      | 0      | 0        | 0        | 00000 |
| LW          | 100011 | 1        | 0      | 1      | 0      | 0        | 1        | 00001 |
| SW          | 101011 | 0        | X      | 1      | 0      | 1        | X        | 00010 |
| BEQ         | 000100 | 0        | X      | 0      | 1      | 0        | X        | 00011 |
| bltz        | 000001 | 0        | X      | 0      | 1      | 0        | x        | 00100 |
| j           | 000010 | 0        | X      | 0      | 1      | 0        | X        | 00101 |
| jal         | 000011 | 0        | X      | 0      | 1      | 0        | x        | 00110 |
| bne         | 000101 | 0        | x      | 0      | 1      | 0        | x        | 00111 |
| blez        | 000110 | 0        | x      | 0      | 1      | 0        | x        | 01000 |
| bgtz        | 000111 | 0        | x      | 0      | 1      | 0        | x        | 01001 |
| addi        | 001000 | 1        | 0      | 1      | 0      | 0        | 0        | 01010 |
| addiu       | 001001 | 1        | 0      | 1      | 0      | 0        | 0        | 01011 |
| slti        | 001010 | 1        | 0      | 1      | 0      | 0        | 0        | 01100 |
| sltiu       | 001011 | 1        | 0      | 1      | 0      | 0        | 0        | 01101 |
| andi        | 001100 | 1        | 0      | 1      | 0      | 0        | 0        | 01110 |
| ori         | 001101 | 1        | 0      | 1      | 0      | 0        | 0        | 01111 |
| xori        | 001110 | 1        | 1      | 1      | 0      | 0        | 0        | 10000 |
| lui         | 001111 | 1        | 0      | 1      | 0      | 0        | 0        | 10001 |
| mul         | 011100 | 1        | 0      | 0      | 0      | 0        | 0        | 10010 |
| lb          | 100000 | 1        | 0      | 1      | 0      | 0        | 1        | 10011 |
| lh          | 100001 | 1        | 0      | 1      | 0      | 0        | 1        | 10100 |
| lbu         | 100100 | 1        | 0      | 1      | 0      | 0        | 1        | 10101 |
| lhu         | 100101 | 1        | 0      | 1      | 0      | 0        | 0        | 10110 |
| sb          | 101000 | 0        | X      | 1      | 0      | 1        | X        | 10111 |
| sh          | 101001 | 0        | x      | 1      | 0      | 1        | X        | 11000 |
|             |        |          |        |        |        |          |          |       |

| Instruction | Func   | RegWrite | RegDst | ALUSrc | Branch | MemWrite | MemToReg | ALUOp |
| SLL         | 000000 | 1        | 1      | 0      | 0      | 0        | 0        |       |
| SRL         | 000010 | 1        | 1      | 0      | 0      | 0        | 0        |       |
| SRA         | 000011 | 1        | 1      | 0      | 0      | 0        | 0        |       |
| SLLV        | 000100 | 1        | 1      | 0      | 0      | 0        | 0        |       |
| SRLV        | 000110 | 1        | 1      | 0      | 0      | 0        | 0        |       |
| SRAV        | 000111 | 1        | 1      | 0      | 0      | 0        | 0        |       |
| JR          | 001000 | 0        | X      | X      | 1      | 0        | 0        |       |
| JALR        | 001001 | 0        | X      | X      | 1      | 0        | 0        |       |
| syscall     | 001100 |          |        |        |        |          |          |       |
| break       | 001101 |          |        |        |        |          |          |       |
| mfhi        | 010000 | 1        | 1      | ?      |        |          |          |       |
| mthi        | 010001 |          |        | ?      |        |          |          |       |
| mflo        | 010010 |          |        | ?      |        |          |          |       |
| mtlo        | 010011 |          |        | ?      |        |          |          |       |
| mult        | 011000 | ?        |        |        |        |          |          |       |
| multu       | 011001 | ?        |        |        |        |          |          |       |
| div         | 011010 | ?        |        |        |        |          |          |       |
| divu        | 011011 | ?        |        |        |        |          |          |       |
| add         | 100000 | 1        | 1      | 0      | 0      | 0        | 0        |       |
| addu        | 100001 | 1        | 1      | 0      | 0      | 0        | 0        |       |
| sub         | 100010 | 1        | 1      | 0      | 0      | 0        | 0        |       |
| subu        | 100011 | 1        | 1      | 0      | 0      | 0        | 0        |       |
| and         | 100100 | 1        | 1      | 0      | 0      | 0        | 0        |       |
| or          | 100101 | 1        | 1      | 0      | 0      | 0        | 0        |       |
| xor         | 100110 | 1        | 1      | 0      | 0      | 0        | 0        |       |
| nor         | 100111 | 1        | 1      | 0      | 0      | 0        | 0        |       |
| slt         | 101010 | 1        | 1      | 0      | 0      | 0        | 0        |       |
| sltu        | 101011 | 1        | 1      | 0      | 0      | 0        | 0        |       |
|             |        |          |        |        |        |          |          |       |
