

================================================================
== Vitis HLS Report for 'streamtoparallelwithburst'
================================================================
* Date:           Wed May 29 12:58:13 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.57>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%out_memory_assign = alloca i32 1"   --->   Operation 5 'alloca' 'out_memory_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%final_s2m_len_V = alloca i32 1"   --->   Operation 6 'alloca' 'final_s2m_len_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_memory, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%out_memory_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %out_memory"   --->   Operation 8 'read' 'out_memory_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %kernel_mode, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%kernel_mode_read = read i2 @_ssdm_op_Read.ap_fifo.i2P0A, i2 %kernel_mode"   --->   Operation 10 'read' 'kernel_mode_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %incount25, void @empty_16, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %inbuf, void @empty_16, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 1024, void @empty_2, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 256, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.95ns)   --->   "%icmp_ln1065 = icmp_eq  i2 %kernel_mode_read, i2 0"   --->   Operation 14 'icmp' 'icmp_ln1065' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.95ns)   --->   "%icmp_ln1065_1 = icmp_eq  i2 %kernel_mode_read, i2 1"   --->   Operation 15 'icmp' 'icmp_ln1065_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.97ns)   --->   "%even = or i1 %icmp_ln1065, i1 %icmp_ln1065_1" [userdma.cpp:17]   --->   Operation 16 'or' 'even' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_auto.volatile.i1P0A, i1 %s2m_buf_sts, i1 0" [userdma.cpp:19]   --->   Operation 17 'write' 'write_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %kernel_mode_read, i32 1" [userdma.cpp:38]   --->   Operation 18 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln21 = store i32 0, i32 %final_s2m_len_V" [userdma.cpp:21]   --->   Operation 19 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln21 = store i64 %out_memory_read, i64 %out_memory_assign" [userdma.cpp:21]   --->   Operation 20 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln21 = br void %VITIS_LOOP_25_2" [userdma.cpp:21]   --->   Operation 21 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.18>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%out_memory_assign_load = load i64 %out_memory_assign" [userdma.cpp:30]   --->   Operation 22 'load' 'out_memory_assign_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (3.63ns)   --->   "%tmp_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %incount25" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'read' 'tmp_4' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i64 %out_memory_assign_load" [userdma.cpp:30]   --->   Operation 24 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.96ns)   --->   "%xor_ln30 = xor i3 %trunc_ln30, i3 4" [userdma.cpp:30]   --->   Operation 25 'xor' 'xor_ln30' <Predicate = true> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i3 %xor_ln30" [userdma.cpp:30]   --->   Operation 26 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.66ns)   --->   "%shl_ln30 = shl i8 15, i8 %zext_ln30" [userdma.cpp:30]   --->   Operation 27 'shl' 'shl_ln30' <Predicate = true> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i3 %trunc_ln30" [userdma.cpp:32]   --->   Operation 28 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.66ns)   --->   "%shl_ln32 = shl i8 15, i8 %zext_ln32" [userdma.cpp:32]   --->   Operation 29 'shl' 'shl_ln32' <Predicate = true> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (2.55ns)   --->   "%sub_ln39 = sub i32 0, i32 %tmp_4" [userdma.cpp:39]   --->   Operation 30 'sub' 'sub_ln39' <Predicate = (!tmp)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln39_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln39, i32 1, i32 31" [userdma.cpp:39]   --->   Operation 31 'partselect' 'lshr_ln39_1' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.74>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%final_s2m_len_V_2 = load i32 %final_s2m_len_V" [userdma.cpp:14]   --->   Operation 32 'load' 'final_s2m_len_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln30_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %xor_ln30, i3 0" [userdma.cpp:30]   --->   Operation 33 'bitconcatenate' 'shl_ln30_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln32_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln30, i3 0" [userdma.cpp:32]   --->   Operation 34 'bitconcatenate' 'shl_ln32_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 35 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (4.06ns)   --->   "%call_ln145 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2, i32 %tmp_4, i1 %even, i64 %out_memory_assign_load, i6 %shl_ln30_2, i64 %gmem0, i8 %shl_ln30, i33 %inbuf, i6 %shl_ln32_2, i8 %shl_ln32" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'call' 'call_ln145' <Predicate = true> <Delay = 4.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_4, i32 31" [userdma.cpp:39]   --->   Operation 37 'bitselect' 'tmp_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i31 %lshr_ln39_1" [userdma.cpp:39]   --->   Operation 38 'zext' 'zext_ln39' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.52ns)   --->   "%sub_ln39_1 = sub i32 0, i32 %zext_ln39" [userdma.cpp:39]   --->   Operation 39 'sub' 'sub_ln39_1' <Predicate = (!tmp)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%lshr_ln39_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %tmp_4, i32 1, i32 31" [userdma.cpp:39]   --->   Operation 40 'partselect' 'lshr_ln39_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%zext_ln39_1 = zext i31 %lshr_ln39_2" [userdma.cpp:39]   --->   Operation 41 'zext' 'zext_ln39_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%select_ln39 = select i1 %tmp_2, i32 %sub_ln39_1, i32 %zext_ln39_1" [userdma.cpp:39]   --->   Operation 42 'select' 'select_ln39' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln38 = select i1 %tmp, i32 %tmp_4, i32 %select_ln39" [userdma.cpp:38]   --->   Operation 43 'select' 'select_ln38' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %select_ln38, i3 0" [userdma.cpp:42]   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i35 %shl_ln" [userdma.cpp:9]   --->   Operation 45 'sext' 'sext_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (3.52ns)   --->   "%add_ln9 = add i64 %out_memory_assign_load, i64 %sext_ln9" [userdma.cpp:9]   --->   Operation 46 'add' 'add_ln9' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (2.55ns)   --->   "%final_s2m_len_V_3 = add i32 %select_ln38, i32 %final_s2m_len_V_2" [userdma.cpp:14]   --->   Operation 47 'add' 'final_s2m_len_V_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %final_s2m_len_V_3, i32 10, i32 31"   --->   Operation 48 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.58>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [userdma.cpp:14]   --->   Operation 49 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln145 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_25_2, i32 %tmp_4, i1 %even, i64 %out_memory_assign_load, i6 %shl_ln30_2, i64 %gmem0, i8 %shl_ln30, i33 %inbuf, i6 %shl_ln32_2, i8 %shl_ln32" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'call' 'call_ln145' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 51 [1/1] (2.47ns)   --->   "%icmp_ln1065_2 = icmp_eq  i32 %final_s2m_len_V_3, i32 1024"   --->   Operation 51 'icmp' 'icmp_ln1065_2' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (3.52ns)   --->   "%add_ln47 = add i64 %add_ln9, i64 18446744073709543424" [userdma.cpp:47]   --->   Operation 52 'add' 'add_ln47' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.48ns)   --->   "%select_ln46 = select i1 %icmp_ln1065_2, i64 %add_ln47, i64 %add_ln9" [userdma.cpp:46]   --->   Operation 53 'select' 'select_ln46' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (2.44ns)   --->   "%icmp_ln1073 = icmp_eq  i22 %tmp_3, i22 0"   --->   Operation 54 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln1073, void %do.end, void %VITIS_LOOP_25_2.VITIS_LOOP_25_2_crit_edge" [userdma.cpp:49]   --->   Operation 55 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln49 = store i32 %final_s2m_len_V_3, i32 %final_s2m_len_V" [userdma.cpp:49]   --->   Operation 56 'store' 'store_ln49' <Predicate = (icmp_ln1073)> <Delay = 1.58>
ST_4 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln49 = store i64 %select_ln46, i64 %out_memory_assign" [userdma.cpp:49]   --->   Operation 57 'store' 'store_ln49' <Predicate = (icmp_ln1073)> <Delay = 1.58>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln49 = br void %VITIS_LOOP_25_2" [userdma.cpp:49]   --->   Operation 58 'br' 'br_ln49' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.volatile.i1P0A, i1 %s2m_buf_sts, i1 1" [userdma.cpp:51]   --->   Operation 59 'write' 'write_ln51' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln53 = ret" [userdma.cpp:53]   --->   Operation 60 'ret' 'ret_ln53' <Predicate = (!icmp_ln1073)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.57ns
The critical path consists of the following:
	fifo read operation ('kernel_mode_read') on port 'kernel_mode' [12]  (3.63 ns)
	'icmp' operation ('icmp_ln1065_1') [17]  (0.959 ns)
	'or' operation ('even', userdma.cpp:17) [18]  (0.978 ns)

 <State 2>: 6.19ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'incount25' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [28]  (3.63 ns)
	'sub' operation ('sub_ln39', userdma.cpp:39) [40]  (2.55 ns)

 <State 3>: 6.74ns
The critical path consists of the following:
	'sub' operation ('sub_ln39_1', userdma.cpp:39) [43]  (2.52 ns)
	'select' operation ('select_ln39', userdma.cpp:39) [46]  (0 ns)
	'select' operation ('select_ln38', userdma.cpp:38) [47]  (0.698 ns)
	'add' operation ('out_memory', userdma.cpp:9) [50]  (3.52 ns)

 <State 4>: 6.59ns
The critical path consists of the following:
	'add' operation ('add_ln47', userdma.cpp:47) [53]  (3.52 ns)
	'select' operation ('out_memory', userdma.cpp:46) [54]  (1.48 ns)
	'store' operation ('store_ln49', userdma.cpp:49) of variable 'out_memory', userdma.cpp:46 on local variable 'out_memory' [60]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
