# Verilog-Egg-Timer


#### Bugs
- Time greater or equal to 10 may cause output to display 19 and get stuck in a loop at 19 for 4 or 5 minutes.
- Time greater than or equal to 10 may cause the timer to get stuck in a loop at any point.

