A minimum set of 3 buffers has been included. The output drive strength has been maintained as an x2, with different first stage transistor sizes to give a choice of input capacitance loading and delay.