[hls]

clock=300MHz
flow_target=vivado
syn.file=scan_cmp_str_col_test.cpp
syn.file_cflags=scan_cmp_str_col_test.cpp,-I${XF_PROJ_ROOT}/L1/include/hw
syn.top=dut
tb.file=dictionary.dat
tb.file_cflags=dictionary.dat,-I${XF_PROJ_ROOT}/L1/include/hw





vivado.flow=${VIVADO_FLOW}
vivado.rtl=verilog


