Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 25 05:21:31 2022
| Host         : DESKTOP-J3LHNSM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ps_nrs_removal_timing_summary_routed.rpt -pb ps_nrs_removal_timing_summary_routed.pb -rpx ps_nrs_removal_timing_summary_routed.rpx -warn_on_violation
| Design       : ps_nrs_removal
| Device       : 7s100-fgga676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    517.671        0.000                      0                   44        0.168        0.000                      0                   44      259.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 260.000}      520.000         1.923           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               517.671        0.000                      0                   44        0.168        0.000                      0                   44      259.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      517.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      259.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             517.671ns  (required time - arrival time)
  Source:                 r_imag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            r_oq_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.589ns (25.609%)  route 1.711ns (74.391%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.965ns = ( 523.965 - 520.000 ) 
    Source Clock Delay      (SCD):    4.307ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.630    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.711 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.596     4.307    i_clk_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  r_imag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.379     4.686 r  r_imag_reg[0]/Q
                         net (fo=1, routed)           0.995     5.680    r_imag[0]
    SLICE_X0Y41          LUT6 (Prop_lut6_I5_O)        0.105     5.785 r  r_oq_i_4/O
                         net (fo=1, routed)           0.716     6.502    r_oq_i_4_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I4_O)        0.105     6.607 r  r_oq_i_1/O
                         net (fo=1, routed)           0.000     6.607    r_oq_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  r_oq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    U25                                               0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.793   520.793 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   522.408    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.485 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.480   523.965    i_clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  r_oq_reg/C
                         clock pessimism              0.318   524.283    
                         clock uncertainty           -0.035   524.247    
    SLICE_X1Y41          FDRE (Setup_fdre_C_D)        0.030   524.277    r_oq_reg
  -------------------------------------------------------------------
                         required time                        524.277    
                         arrival time                          -6.607    
  -------------------------------------------------------------------
                         slack                                517.671    

Slack (MET) :             517.694ns  (required time - arrival time)
  Source:                 r_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            r_oi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.589ns (25.866%)  route 1.688ns (74.134%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.966ns = ( 523.966 - 520.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.630    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.711 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.597     4.308    i_clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.379     4.687 r  r_counter_reg[0]/Q
                         net (fo=15, routed)          0.984     5.671    r_counter_reg_n_0_[0]
    SLICE_X0Y39          LUT6 (Prop_lut6_I4_O)        0.105     5.776 r  r_oi_i_5/O
                         net (fo=1, routed)           0.704     6.480    r_oi_i_5_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I4_O)        0.105     6.585 r  r_oi_i_2/O
                         net (fo=1, routed)           0.000     6.585    r_oi_i_2_n_0
    SLICE_X1Y42          FDRE                                         r  r_oi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    U25                                               0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.793   520.793 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   522.408    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.485 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.481   523.966    i_clk_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  r_oi_reg/C
                         clock pessimism              0.318   524.284    
                         clock uncertainty           -0.035   524.248    
    SLICE_X1Y42          FDRE (Setup_fdre_C_D)        0.030   524.278    r_oi_reg
  -------------------------------------------------------------------
                         required time                        524.278    
                         arrival time                          -6.585    
  -------------------------------------------------------------------
                         slack                                517.694    

Slack (MET) :             517.760ns  (required time - arrival time)
  Source:                 FSM_sequential_r_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            r_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.590ns (32.316%)  route 1.236ns (67.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.966ns = ( 523.966 - 520.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.630    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.711 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.597     4.308    i_clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  FSM_sequential_r_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.348     4.656 r  FSM_sequential_r_currState_reg[1]/Q
                         net (fo=11, routed)          0.706     5.361    r_currState[1]
    SLICE_X1Y42          LUT2 (Prop_lut2_I0_O)        0.242     5.603 r  r_counter[3]_i_1/O
                         net (fo=28, routed)          0.530     6.133    r_counter0
    SLICE_X0Y42          FDRE                                         r  r_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    U25                                               0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.793   520.793 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   522.408    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.485 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.481   523.966    i_clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  r_counter_reg[0]/C
                         clock pessimism              0.315   524.281    
                         clock uncertainty           -0.035   524.245    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.352   523.893    r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                        523.893    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                517.760    

Slack (MET) :             517.760ns  (required time - arrival time)
  Source:                 FSM_sequential_r_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            r_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.590ns (32.316%)  route 1.236ns (67.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.966ns = ( 523.966 - 520.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.630    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.711 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.597     4.308    i_clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  FSM_sequential_r_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.348     4.656 r  FSM_sequential_r_currState_reg[1]/Q
                         net (fo=11, routed)          0.706     5.361    r_currState[1]
    SLICE_X1Y42          LUT2 (Prop_lut2_I0_O)        0.242     5.603 r  r_counter[3]_i_1/O
                         net (fo=28, routed)          0.530     6.133    r_counter0
    SLICE_X0Y42          FDRE                                         r  r_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    U25                                               0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.793   520.793 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   522.408    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.485 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.481   523.966    i_clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  r_counter_reg[1]/C
                         clock pessimism              0.315   524.281    
                         clock uncertainty           -0.035   524.245    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.352   523.893    r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                        523.893    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                517.760    

Slack (MET) :             517.760ns  (required time - arrival time)
  Source:                 FSM_sequential_r_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            r_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.590ns (32.316%)  route 1.236ns (67.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.966ns = ( 523.966 - 520.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.630    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.711 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.597     4.308    i_clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  FSM_sequential_r_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.348     4.656 r  FSM_sequential_r_currState_reg[1]/Q
                         net (fo=11, routed)          0.706     5.361    r_currState[1]
    SLICE_X1Y42          LUT2 (Prop_lut2_I0_O)        0.242     5.603 r  r_counter[3]_i_1/O
                         net (fo=28, routed)          0.530     6.133    r_counter0
    SLICE_X0Y42          FDRE                                         r  r_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    U25                                               0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.793   520.793 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   522.408    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.485 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.481   523.966    i_clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  r_counter_reg[2]/C
                         clock pessimism              0.315   524.281    
                         clock uncertainty           -0.035   524.245    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.352   523.893    r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                        523.893    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                517.760    

Slack (MET) :             517.760ns  (required time - arrival time)
  Source:                 FSM_sequential_r_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            r_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.590ns (32.316%)  route 1.236ns (67.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.966ns = ( 523.966 - 520.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.630    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.711 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.597     4.308    i_clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  FSM_sequential_r_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.348     4.656 r  FSM_sequential_r_currState_reg[1]/Q
                         net (fo=11, routed)          0.706     5.361    r_currState[1]
    SLICE_X1Y42          LUT2 (Prop_lut2_I0_O)        0.242     5.603 r  r_counter[3]_i_1/O
                         net (fo=28, routed)          0.530     6.133    r_counter0
    SLICE_X0Y42          FDRE                                         r  r_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    U25                                               0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.793   520.793 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   522.408    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.485 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.481   523.966    i_clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  r_counter_reg[3]/C
                         clock pessimism              0.315   524.281    
                         clock uncertainty           -0.035   524.245    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.352   523.893    r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                        523.893    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                517.760    

Slack (MET) :             517.896ns  (required time - arrival time)
  Source:                 FSM_sequential_r_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            r_imag_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.590ns (31.498%)  route 1.283ns (68.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.965ns = ( 523.965 - 520.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.630    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.711 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.597     4.308    i_clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  FSM_sequential_r_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.348     4.656 r  FSM_sequential_r_currState_reg[1]/Q
                         net (fo=11, routed)          0.706     5.361    r_currState[1]
    SLICE_X1Y42          LUT2 (Prop_lut2_I0_O)        0.242     5.603 r  r_counter[3]_i_1/O
                         net (fo=28, routed)          0.577     6.181    r_counter0
    SLICE_X1Y40          FDRE                                         r  r_imag_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    U25                                               0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.793   520.793 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   522.408    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.485 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.480   523.965    i_clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  r_imag_reg[7]/C
                         clock pessimism              0.315   524.280    
                         clock uncertainty           -0.035   524.244    
    SLICE_X1Y40          FDRE (Setup_fdre_C_CE)      -0.168   524.076    r_imag_reg[7]
  -------------------------------------------------------------------
                         required time                        524.076    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                517.896    

Slack (MET) :             517.896ns  (required time - arrival time)
  Source:                 FSM_sequential_r_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            r_real_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.590ns (31.498%)  route 1.283ns (68.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.965ns = ( 523.965 - 520.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.630    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.711 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.597     4.308    i_clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  FSM_sequential_r_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.348     4.656 r  FSM_sequential_r_currState_reg[1]/Q
                         net (fo=11, routed)          0.706     5.361    r_currState[1]
    SLICE_X1Y42          LUT2 (Prop_lut2_I0_O)        0.242     5.603 r  r_counter[3]_i_1/O
                         net (fo=28, routed)          0.577     6.181    r_counter0
    SLICE_X1Y40          FDRE                                         r  r_real_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    U25                                               0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.793   520.793 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   522.408    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.485 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.480   523.965    i_clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  r_real_reg[5]/C
                         clock pessimism              0.315   524.280    
                         clock uncertainty           -0.035   524.244    
    SLICE_X1Y40          FDRE (Setup_fdre_C_CE)      -0.168   524.076    r_real_reg[5]
  -------------------------------------------------------------------
                         required time                        524.076    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                517.896    

Slack (MET) :             517.896ns  (required time - arrival time)
  Source:                 FSM_sequential_r_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            r_real_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.590ns (31.498%)  route 1.283ns (68.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.965ns = ( 523.965 - 520.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.630    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.711 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.597     4.308    i_clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  FSM_sequential_r_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.348     4.656 r  FSM_sequential_r_currState_reg[1]/Q
                         net (fo=11, routed)          0.706     5.361    r_currState[1]
    SLICE_X1Y42          LUT2 (Prop_lut2_I0_O)        0.242     5.603 r  r_counter[3]_i_1/O
                         net (fo=28, routed)          0.577     6.181    r_counter0
    SLICE_X1Y40          FDRE                                         r  r_real_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    U25                                               0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.793   520.793 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   522.408    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.485 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.480   523.965    i_clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  r_real_reg[6]/C
                         clock pessimism              0.315   524.280    
                         clock uncertainty           -0.035   524.244    
    SLICE_X1Y40          FDRE (Setup_fdre_C_CE)      -0.168   524.076    r_real_reg[6]
  -------------------------------------------------------------------
                         required time                        524.076    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                517.896    

Slack (MET) :             517.896ns  (required time - arrival time)
  Source:                 FSM_sequential_r_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            r_real_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.590ns (31.498%)  route 1.283ns (68.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.965ns = ( 523.965 - 520.000 ) 
    Source Clock Delay      (SCD):    4.308ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.924     0.924 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.706     2.630    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.711 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.597     4.308    i_clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  FSM_sequential_r_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.348     4.656 r  FSM_sequential_r_currState_reg[1]/Q
                         net (fo=11, routed)          0.706     5.361    r_currState[1]
    SLICE_X1Y42          LUT2 (Prop_lut2_I0_O)        0.242     5.603 r  r_counter[3]_i_1/O
                         net (fo=28, routed)          0.577     6.181    r_counter0
    SLICE_X1Y40          FDRE                                         r  r_real_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    U25                                               0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.793   520.793 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.615   522.408    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   522.485 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.480   523.965    i_clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  r_real_reg[7]/C
                         clock pessimism              0.315   524.280    
                         clock uncertainty           -0.035   524.244    
    SLICE_X1Y40          FDRE (Setup_fdre_C_CE)      -0.168   524.076    r_real_reg[7]
  -------------------------------------------------------------------
                         required time                        524.076    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                517.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 r_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            r_oi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.466%)  route 0.086ns (31.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.859    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.665     1.551    i_clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141     1.692 r  r_counter_reg[3]/Q
                         net (fo=12, routed)          0.086     1.777    r_counter_reg_n_0_[3]
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.045     1.822 r  r_oi_i_2/O
                         net (fo=1, routed)           0.000     1.822    r_oi_i_2_n_0
    SLICE_X1Y42          FDRE                                         r  r_oi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.103    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.941     2.073    i_clk_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  r_oi_reg/C
                         clock pessimism             -0.509     1.564    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.091     1.655    r_oi_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 FSM_sequential_r_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            r_demodEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.312%)  route 0.117ns (38.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.859    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.666     1.552    i_clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  FSM_sequential_r_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.141     1.693 r  FSM_sequential_r_currState_reg[0]/Q
                         net (fo=11, routed)          0.117     1.810    r_currState[0]
    SLICE_X1Y43          LUT4 (Prop_lut4_I0_O)        0.045     1.855 r  r_demodEn_i_1/O
                         net (fo=1, routed)           0.000     1.855    r_demodEn_i_1_n_0
    SLICE_X1Y43          FDRE                                         r  r_demodEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.103    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.942     2.074    i_clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  r_demodEn_reg/C
                         clock pessimism             -0.509     1.565    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.091     1.656    r_demodEn_reg
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 FSM_sequential_r_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            r_equalize_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.111%)  route 0.118ns (38.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.859    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.666     1.552    i_clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  FSM_sequential_r_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.141     1.693 r  FSM_sequential_r_currState_reg[0]/Q
                         net (fo=11, routed)          0.118     1.811    r_currState[0]
    SLICE_X1Y43          LUT5 (Prop_lut5_I2_O)        0.045     1.856 r  r_equalize_i_1/O
                         net (fo=1, routed)           0.000     1.856    r_equalize_i_1_n_0
    SLICE_X1Y43          FDRE                                         r  r_equalize_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.103    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.942     2.074    i_clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  r_equalize_reg/C
                         clock pessimism             -0.509     1.565    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.092     1.657    r_equalize_reg
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 r_equalize_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            FSM_sequential_r_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.187ns (52.463%)  route 0.169ns (47.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.859    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.666     1.552    i_clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  r_equalize_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.693 r  r_equalize_reg/Q
                         net (fo=4, routed)           0.169     1.862    o_equalize_OBUF
    SLICE_X0Y43          LUT5 (Prop_lut5_I2_O)        0.046     1.908 r  FSM_sequential_r_currState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.908    r_nextState[1]
    SLICE_X0Y43          FDCE                                         r  FSM_sequential_r_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.103    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.942     2.074    i_clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  FSM_sequential_r_currState_reg[1]/C
                         clock pessimism             -0.509     1.565    
    SLICE_X0Y43          FDCE (Hold_fdce_C_D)         0.107     1.672    FSM_sequential_r_currState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 r_equalize_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            FSM_sequential_r_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.329%)  route 0.169ns (47.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.859    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.666     1.552    i_clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  r_equalize_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.693 f  r_equalize_reg/Q
                         net (fo=4, routed)           0.169     1.862    o_equalize_OBUF
    SLICE_X0Y43          LUT4 (Prop_lut4_I1_O)        0.045     1.907 r  FSM_sequential_r_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.907    r_nextState[0]
    SLICE_X0Y43          FDCE                                         r  FSM_sequential_r_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.103    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.942     2.074    i_clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  FSM_sequential_r_currState_reg[0]/C
                         clock pessimism             -0.509     1.565    
    SLICE_X0Y43          FDCE (Hold_fdce_C_D)         0.091     1.656    FSM_sequential_r_currState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 r_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            r_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.371%)  route 0.163ns (46.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.859    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.665     1.551    i_clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141     1.692 r  r_counter_reg[1]/Q
                         net (fo=14, routed)          0.163     1.854    r_counter_reg_n_0_[1]
    SLICE_X0Y42          LUT6 (Prop_lut6_I3_O)        0.045     1.899 r  r_counter[3]_i_3/O
                         net (fo=1, routed)           0.000     1.899    r_counter[3]_i_3_n_0
    SLICE_X0Y42          FDRE                                         r  r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.103    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.941     2.073    i_clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  r_counter_reg[3]/C
                         clock pessimism             -0.522     1.551    
    SLICE_X0Y42          FDRE (Hold_fdre_C_D)         0.092     1.643    r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 r_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            r_oq_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.227ns (61.376%)  route 0.143ns (38.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.859    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.665     1.551    i_clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.128     1.679 r  r_counter_reg[2]/Q
                         net (fo=9, routed)           0.143     1.821    r_counter_reg_n_0_[2]
    SLICE_X1Y41          LUT5 (Prop_lut5_I3_O)        0.099     1.920 r  r_oq_i_1/O
                         net (fo=1, routed)           0.000     1.920    r_oq_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  r_oq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.103    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.941     2.073    i_clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  r_oq_reg/C
                         clock pessimism             -0.506     1.567    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.091     1.658    r_oq_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 FSM_sequential_r_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            r_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.227ns (58.060%)  route 0.164ns (41.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.859    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.666     1.552    i_clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  FSM_sequential_r_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.128     1.680 f  FSM_sequential_r_currState_reg[1]/Q
                         net (fo=11, routed)          0.164     1.844    r_currState[1]
    SLICE_X0Y42          LUT3 (Prop_lut3_I2_O)        0.099     1.943 r  r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.943    r_counter[0]_i_1_n_0
    SLICE_X0Y42          FDRE                                         r  r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.103    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.941     2.073    i_clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  r_counter_reg[0]/C
                         clock pessimism             -0.506     1.567    
    SLICE_X0Y42          FDRE (Hold_fdre_C_D)         0.092     1.659    r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 r_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            r_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.183ns (46.557%)  route 0.210ns (53.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.859    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.665     1.551    i_clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141     1.692 r  r_counter_reg[1]/Q
                         net (fo=14, routed)          0.210     1.902    r_counter_reg_n_0_[1]
    SLICE_X0Y42          LUT5 (Prop_lut5_I1_O)        0.042     1.944 r  r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.944    r_counter[2]_i_1_n_0
    SLICE_X0Y42          FDRE                                         r  r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.103    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.941     2.073    i_clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  r_counter_reg[2]/C
                         clock pessimism             -0.522     1.551    
    SLICE_X0Y42          FDRE (Hold_fdre_C_D)         0.107     1.658    r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 FSM_sequential_r_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            r_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.782%)  route 0.220ns (54.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.859    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.666     1.552    i_clk_IBUF_BUFG
    SLICE_X0Y43          FDCE                                         r  FSM_sequential_r_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.141     1.693 r  FSM_sequential_r_currState_reg[0]/Q
                         net (fo=11, routed)          0.220     1.913    r_currState[0]
    SLICE_X0Y42          LUT4 (Prop_lut4_I0_O)        0.045     1.958 r  r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.958    r_counter[1]_i_1_n_0
    SLICE_X0Y42          FDRE                                         r  r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U25                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U25                  IBUF (Prop_ibuf_I_O)         0.409     0.409 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.694     1.103    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.941     2.073    i_clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  r_counter_reg[1]/C
                         clock pessimism             -0.506     1.567    
    SLICE_X0Y42          FDRE (Hold_fdre_C_D)         0.091     1.658    r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 260.000 }
Period(ns):         520.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         520.000     518.408    BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         520.000     519.000    SLICE_X0Y43    FSM_sequential_r_currState_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         520.000     519.000    SLICE_X0Y43    FSM_sequential_r_currState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         520.000     519.000    SLICE_X0Y42    r_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         520.000     519.000    SLICE_X0Y42    r_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         520.000     519.000    SLICE_X0Y42    r_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         520.000     519.000    SLICE_X0Y42    r_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         520.000     519.000    SLICE_X1Y43    r_demodEn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         520.000     519.000    SLICE_X1Y43    r_equalize_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         520.000     519.000    SLICE_X0Y41    r_imag_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         260.000     259.500    SLICE_X0Y41    r_imag_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         260.000     259.500    SLICE_X2Y41    r_imag_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         260.000     259.500    SLICE_X0Y41    r_imag_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         260.000     259.500    SLICE_X0Y41    r_imag_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         260.000     259.500    SLICE_X0Y40    r_imag_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         260.000     259.500    SLICE_X0Y41    r_imag_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         260.000     259.500    SLICE_X0Y40    r_imag_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         260.000     259.500    SLICE_X0Y40    r_imag_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         260.000     259.500    SLICE_X0Y40    r_imag_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         260.000     259.500    SLICE_X1Y40    r_imag_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         260.000     259.500    SLICE_X0Y43    FSM_sequential_r_currState_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         260.000     259.500    SLICE_X0Y43    FSM_sequential_r_currState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         260.000     259.500    SLICE_X0Y42    r_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         260.000     259.500    SLICE_X0Y42    r_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         260.000     259.500    SLICE_X0Y42    r_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         260.000     259.500    SLICE_X0Y42    r_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         260.000     259.500    SLICE_X0Y42    r_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         260.000     259.500    SLICE_X0Y42    r_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         260.000     259.500    SLICE_X0Y42    r_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         260.000     259.500    SLICE_X0Y42    r_counter_reg[3]/C



