\hypertarget{struct_l_p_c___e_m_c___t}{}\section{Referencia de la Estructura L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}
\label{struct_l_p_c___e_m_c___t}\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}


External Memory Controller (E\+MC) register block structure.  




{\ttfamily \#include $<$emc\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a60054d9772af540ff3d88432d724137f}{C\+O\+N\+T\+R\+OL}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_aece2c880dc5ba01a2fc9326dc080dc26}{S\+T\+A\+T\+US}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_aed40378e2ce292435df51ff247d0cb78}{C\+O\+N\+F\+IG}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_abcea022b884a52d0aa9657e2cdd15ce1}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}5\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a051fd0c2c74de7fe0777963b604796f5}{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+T\+R\+OL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a5debd6e13c44b10021d5230d3d2393d4}{D\+Y\+N\+A\+M\+I\+C\+R\+E\+F\+R\+E\+SH}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a149b0b6e335a0991a3202867ef62f6b5}{D\+Y\+N\+A\+M\+I\+C\+R\+E\+A\+D\+C\+O\+N\+F\+IG}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a39fbdbb7ad559315fa9c23de59936655}{R\+E\+S\+E\+R\+V\+E\+D1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a88ed239d4cca54a191bf12fb97cdb198}{D\+Y\+N\+A\+M\+I\+C\+RP}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a0a688dd94c04d7c6fd3bdd10af958e54}{D\+Y\+N\+A\+M\+I\+C\+R\+AS}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a76efe97843895351343471fb3178ebe4}{D\+Y\+N\+A\+M\+I\+C\+S\+R\+EX}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_af8b22d08afc9f00ad401b323ba5e208b}{D\+Y\+N\+A\+M\+I\+C\+A\+PR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a8256b6fc7c874e73de98b147f187b240}{D\+Y\+N\+A\+M\+I\+C\+D\+AL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a5633b3f06d019a2aa88d752dba1bfef2}{D\+Y\+N\+A\+M\+I\+C\+WR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_ad2eafb5252db632370d27ecb3e0bb485}{D\+Y\+N\+A\+M\+I\+C\+RC}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a32c496d83a0d74150944bd5a7649365f}{D\+Y\+N\+A\+M\+I\+C\+R\+FC}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_ae2f30e1f6a168caf81c913fd0a9cf3a8}{D\+Y\+N\+A\+M\+I\+C\+X\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a76ddb942c52534dd4c94c997e7d9cff6}{D\+Y\+N\+A\+M\+I\+C\+R\+RD}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a5c6efae0a5430be118811efb2f69e5d3}{D\+Y\+N\+A\+M\+I\+C\+M\+RD}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a766ff0c9eff7cbd7d9d00b7c8f055397}{R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}9\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a4b06e90b495816ad321ae65fec69d375}{S\+T\+A\+T\+I\+C\+E\+X\+T\+E\+N\+D\+E\+D\+W\+A\+IT}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a5781779fee44f03ebdf3490592a06d7c}{R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}31\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a9e540e18b5d57f3668f2421689b52160}{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a4fd29f97b0c8655e264629fd79ce241f}{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S0}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a5be6ee872a56ca3d4796d6bb287ec307}{R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}6\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a16f19ad62999ab8a705913370266f507}{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_ab3c5861c837ea74c5519328c717d248d}{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S1}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a0b685e50644e53d4b7c6fa9ed6c93fc8}{R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}6\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a7471aad96d64630f05c93f33ad669f7f}{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a81b7a33f95c7e483ff5e0306a3790bcb}{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S2}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a656b237e614b6d241574604849d86b8b}{R\+E\+S\+E\+R\+V\+E\+D6} \mbox{[}6\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a9a25f77c73d0434e88fe8f1ec94c144f}{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_ad19a883764dd0989953c9701367c2d5f}{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S3}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_aea93988f6285190a7a90a24f678c9bcd}{R\+E\+S\+E\+R\+V\+E\+D7} \mbox{[}38\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a328215677a321e28065a2c5664dff4d9}{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_ae0cea3a2de29fc286002923176979da1}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a0e7a692e1cb24fa958a2dd8738b46f4b}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a275acf7dfde1255af108f5e92655b342}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a1241bd2030e9a78e2ca7303815cdcc68}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a0ccf488826dae4a0d482463a8c4f6b1c}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R0}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a4bdf208b0c3f6df2ed20a0d765a23d24}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N0}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a8f95ffb34e6309c5b738e2d843a034b1}{R\+E\+S\+E\+R\+V\+E\+D8}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a3057f5d4903f872f54bd86fac20724c0}{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a5a84a20707b71d275c860811a88b0e4c}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_aba8b5b46e5e1afb4638d2e27d5d79860}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_aed01e7c2c446f27f019a8034cd49dfce}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_af9e570addc8c728166bf254ab4191293}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a309c113a287a66173c9e6c35c28b2461}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a1e23e7d74f7417bb5f2b8b71672bdc1f}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N1}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a035d74ba63de1d3be3fe9507b863f6a5}{R\+E\+S\+E\+R\+V\+E\+D9}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_ae4fdc91db6c877303a5fe30af23b60cf}{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_ad8a0af9aeae144115f018116850ecd82}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a137cecf9b0c0ca487d2b4a894e002d8b}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a5a1288b3f79119050b00c29914a7d242}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a35a85e6c6539d8f727424d4e38e6cbb8}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a5853889fbbea58f3f1f9688f6fcbcfe1}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a5279a9288ce31112759990052bf353cc}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N2}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a8f13124b4971fb50e86f5d00ffc698ec}{R\+E\+S\+E\+R\+V\+E\+D10}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_af438dbb97c449c7c78934b260a568dcc}{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a0ca3223c70d97a5d53e388ff025c9e72}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a06f7053d31f24ecab94cf855b4647beb}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_ad715b4b5ff9702455975705533281606}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_af066c6eaa502e952bbdb8ae4ba81c42a}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a1b10905feb5017bb1f9c40950d79dc58}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___e_m_c___t_a872cc2a94ab59580d107b36f7f558e41}{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N3}
\end{DoxyCompactItemize}


\subsection{Descripción detallada}
External Memory Controller (E\+MC) register block structure. 

Definición en la línea 49 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Documentación de los campos}
\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!C\+O\+N\+F\+IG@{C\+O\+N\+F\+IG}}
\index{C\+O\+N\+F\+IG@{C\+O\+N\+F\+IG}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+O\+N\+F\+IG}{CONFIG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+O\+N\+F\+IG}\hypertarget{struct_l_p_c___e_m_c___t_aed40378e2ce292435df51ff247d0cb78}{}\label{struct_l_p_c___e_m_c___t_aed40378e2ce292435df51ff247d0cb78}
Configures operation of the memory controller. 

Definición en la línea 52 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!C\+O\+N\+T\+R\+OL@{C\+O\+N\+T\+R\+OL}}
\index{C\+O\+N\+T\+R\+OL@{C\+O\+N\+T\+R\+OL}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+O\+N\+T\+R\+OL}{CONTROL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+O\+N\+T\+R\+OL}\hypertarget{struct_l_p_c___e_m_c___t_a60054d9772af540ff3d88432d724137f}{}\label{struct_l_p_c___e_m_c___t_a60054d9772af540ff3d88432d724137f}
$<$ E\+MC Structure Controls operation of the memory controller. 

Definición en la línea 50 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+A\+PR@{D\+Y\+N\+A\+M\+I\+C\+A\+PR}}
\index{D\+Y\+N\+A\+M\+I\+C\+A\+PR@{D\+Y\+N\+A\+M\+I\+C\+A\+PR}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+A\+PR}{DYNAMICAPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+Y\+N\+A\+M\+I\+C\+A\+PR}\hypertarget{struct_l_p_c___e_m_c___t_af8b22d08afc9f00ad401b323ba5e208b}{}\label{struct_l_p_c___e_m_c___t_af8b22d08afc9f00ad401b323ba5e208b}
Selects the last-\/data-\/out to active command time. 

Definición en la línea 61 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G0@{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G0}}
\index{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G0@{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G0}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G0}{DYNAMICCONFIG0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G0}\hypertarget{struct_l_p_c___e_m_c___t_a9e540e18b5d57f3668f2421689b52160}{}\label{struct_l_p_c___e_m_c___t_a9e540e18b5d57f3668f2421689b52160}
Selects the configuration information for dynamic memory chip select n. 

Definición en la línea 72 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G1@{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G1}}
\index{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G1@{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G1}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G1}{DYNAMICCONFIG1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G1}\hypertarget{struct_l_p_c___e_m_c___t_a16f19ad62999ab8a705913370266f507}{}\label{struct_l_p_c___e_m_c___t_a16f19ad62999ab8a705913370266f507}
Selects the configuration information for dynamic memory chip select n. 

Definición en la línea 75 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G2@{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G2}}
\index{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G2@{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G2}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G2}{DYNAMICCONFIG2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G2}\hypertarget{struct_l_p_c___e_m_c___t_a7471aad96d64630f05c93f33ad669f7f}{}\label{struct_l_p_c___e_m_c___t_a7471aad96d64630f05c93f33ad669f7f}
Selects the configuration information for dynamic memory chip select n. 

Definición en la línea 78 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G3@{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G3}}
\index{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G3@{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G3}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G3}{DYNAMICCONFIG3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+F\+I\+G3}\hypertarget{struct_l_p_c___e_m_c___t_a9a25f77c73d0434e88fe8f1ec94c144f}{}\label{struct_l_p_c___e_m_c___t_a9a25f77c73d0434e88fe8f1ec94c144f}
Selects the configuration information for dynamic memory chip select n. 

Definición en la línea 81 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+T\+R\+OL@{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+T\+R\+OL}}
\index{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+T\+R\+OL@{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+T\+R\+OL}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+T\+R\+OL}{DYNAMICCONTROL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+Y\+N\+A\+M\+I\+C\+C\+O\+N\+T\+R\+OL}\hypertarget{struct_l_p_c___e_m_c___t_a051fd0c2c74de7fe0777963b604796f5}{}\label{struct_l_p_c___e_m_c___t_a051fd0c2c74de7fe0777963b604796f5}
Controls dynamic memory operation. 

Definición en la línea 54 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+D\+AL@{D\+Y\+N\+A\+M\+I\+C\+D\+AL}}
\index{D\+Y\+N\+A\+M\+I\+C\+D\+AL@{D\+Y\+N\+A\+M\+I\+C\+D\+AL}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+D\+AL}{DYNAMICDAL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+Y\+N\+A\+M\+I\+C\+D\+AL}\hypertarget{struct_l_p_c___e_m_c___t_a8256b6fc7c874e73de98b147f187b240}{}\label{struct_l_p_c___e_m_c___t_a8256b6fc7c874e73de98b147f187b240}
Selects the data-\/in to active command time. 

Definición en la línea 62 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+M\+RD@{D\+Y\+N\+A\+M\+I\+C\+M\+RD}}
\index{D\+Y\+N\+A\+M\+I\+C\+M\+RD@{D\+Y\+N\+A\+M\+I\+C\+M\+RD}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+M\+RD}{DYNAMICMRD}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+Y\+N\+A\+M\+I\+C\+M\+RD}\hypertarget{struct_l_p_c___e_m_c___t_a5c6efae0a5430be118811efb2f69e5d3}{}\label{struct_l_p_c___e_m_c___t_a5c6efae0a5430be118811efb2f69e5d3}
Selects the load mode register to active command time. 

Definición en la línea 68 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+R\+AS@{D\+Y\+N\+A\+M\+I\+C\+R\+AS}}
\index{D\+Y\+N\+A\+M\+I\+C\+R\+AS@{D\+Y\+N\+A\+M\+I\+C\+R\+AS}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+R\+AS}{DYNAMICRAS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+Y\+N\+A\+M\+I\+C\+R\+AS}\hypertarget{struct_l_p_c___e_m_c___t_a0a688dd94c04d7c6fd3bdd10af958e54}{}\label{struct_l_p_c___e_m_c___t_a0a688dd94c04d7c6fd3bdd10af958e54}
Selects the active to precharge command period. 

Definición en la línea 59 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S0@{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S0}}
\index{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S0@{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S0}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S0}{DYNAMICRASCAS0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S0}\hypertarget{struct_l_p_c___e_m_c___t_a4fd29f97b0c8655e264629fd79ce241f}{}\label{struct_l_p_c___e_m_c___t_a4fd29f97b0c8655e264629fd79ce241f}
Selects the R\+AS and C\+AS latencies for dynamic memory chip select n. 

Definición en la línea 73 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S1@{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S1}}
\index{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S1@{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S1}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S1}{DYNAMICRASCAS1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S1}\hypertarget{struct_l_p_c___e_m_c___t_ab3c5861c837ea74c5519328c717d248d}{}\label{struct_l_p_c___e_m_c___t_ab3c5861c837ea74c5519328c717d248d}
Selects the R\+AS and C\+AS latencies for dynamic memory chip select n. 

Definición en la línea 76 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S2@{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S2}}
\index{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S2@{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S2}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S2}{DYNAMICRASCAS2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S2}\hypertarget{struct_l_p_c___e_m_c___t_a81b7a33f95c7e483ff5e0306a3790bcb}{}\label{struct_l_p_c___e_m_c___t_a81b7a33f95c7e483ff5e0306a3790bcb}
Selects the R\+AS and C\+AS latencies for dynamic memory chip select n. 

Definición en la línea 79 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S3@{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S3}}
\index{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S3@{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S3}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S3}{DYNAMICRASCAS3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+Y\+N\+A\+M\+I\+C\+R\+A\+S\+C\+A\+S3}\hypertarget{struct_l_p_c___e_m_c___t_ad19a883764dd0989953c9701367c2d5f}{}\label{struct_l_p_c___e_m_c___t_ad19a883764dd0989953c9701367c2d5f}
Selects the R\+AS and C\+AS latencies for dynamic memory chip select n. 

Definición en la línea 82 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+RC@{D\+Y\+N\+A\+M\+I\+C\+RC}}
\index{D\+Y\+N\+A\+M\+I\+C\+RC@{D\+Y\+N\+A\+M\+I\+C\+RC}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+RC}{DYNAMICRC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+Y\+N\+A\+M\+I\+C\+RC}\hypertarget{struct_l_p_c___e_m_c___t_ad2eafb5252db632370d27ecb3e0bb485}{}\label{struct_l_p_c___e_m_c___t_ad2eafb5252db632370d27ecb3e0bb485}
Selects the active to active command period. 

Definición en la línea 64 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+R\+E\+A\+D\+C\+O\+N\+F\+IG@{D\+Y\+N\+A\+M\+I\+C\+R\+E\+A\+D\+C\+O\+N\+F\+IG}}
\index{D\+Y\+N\+A\+M\+I\+C\+R\+E\+A\+D\+C\+O\+N\+F\+IG@{D\+Y\+N\+A\+M\+I\+C\+R\+E\+A\+D\+C\+O\+N\+F\+IG}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+R\+E\+A\+D\+C\+O\+N\+F\+IG}{DYNAMICREADCONFIG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+Y\+N\+A\+M\+I\+C\+R\+E\+A\+D\+C\+O\+N\+F\+IG}\hypertarget{struct_l_p_c___e_m_c___t_a149b0b6e335a0991a3202867ef62f6b5}{}\label{struct_l_p_c___e_m_c___t_a149b0b6e335a0991a3202867ef62f6b5}
Configures the dynamic memory read strategy. 

Definición en la línea 56 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+R\+E\+F\+R\+E\+SH@{D\+Y\+N\+A\+M\+I\+C\+R\+E\+F\+R\+E\+SH}}
\index{D\+Y\+N\+A\+M\+I\+C\+R\+E\+F\+R\+E\+SH@{D\+Y\+N\+A\+M\+I\+C\+R\+E\+F\+R\+E\+SH}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+R\+E\+F\+R\+E\+SH}{DYNAMICREFRESH}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+Y\+N\+A\+M\+I\+C\+R\+E\+F\+R\+E\+SH}\hypertarget{struct_l_p_c___e_m_c___t_a5debd6e13c44b10021d5230d3d2393d4}{}\label{struct_l_p_c___e_m_c___t_a5debd6e13c44b10021d5230d3d2393d4}
Configures dynamic memory refresh operation. 

Definición en la línea 55 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+R\+FC@{D\+Y\+N\+A\+M\+I\+C\+R\+FC}}
\index{D\+Y\+N\+A\+M\+I\+C\+R\+FC@{D\+Y\+N\+A\+M\+I\+C\+R\+FC}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+R\+FC}{DYNAMICRFC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+Y\+N\+A\+M\+I\+C\+R\+FC}\hypertarget{struct_l_p_c___e_m_c___t_a32c496d83a0d74150944bd5a7649365f}{}\label{struct_l_p_c___e_m_c___t_a32c496d83a0d74150944bd5a7649365f}
Selects the auto-\/refresh period. 

Definición en la línea 65 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+RP@{D\+Y\+N\+A\+M\+I\+C\+RP}}
\index{D\+Y\+N\+A\+M\+I\+C\+RP@{D\+Y\+N\+A\+M\+I\+C\+RP}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+RP}{DYNAMICRP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+Y\+N\+A\+M\+I\+C\+RP}\hypertarget{struct_l_p_c___e_m_c___t_a88ed239d4cca54a191bf12fb97cdb198}{}\label{struct_l_p_c___e_m_c___t_a88ed239d4cca54a191bf12fb97cdb198}
Selects the precharge command period. 

Definición en la línea 58 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+R\+RD@{D\+Y\+N\+A\+M\+I\+C\+R\+RD}}
\index{D\+Y\+N\+A\+M\+I\+C\+R\+RD@{D\+Y\+N\+A\+M\+I\+C\+R\+RD}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+R\+RD}{DYNAMICRRD}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+Y\+N\+A\+M\+I\+C\+R\+RD}\hypertarget{struct_l_p_c___e_m_c___t_a76ddb942c52534dd4c94c997e7d9cff6}{}\label{struct_l_p_c___e_m_c___t_a76ddb942c52534dd4c94c997e7d9cff6}
Selects the active bank A to active bank B latency. 

Definición en la línea 67 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+S\+R\+EX@{D\+Y\+N\+A\+M\+I\+C\+S\+R\+EX}}
\index{D\+Y\+N\+A\+M\+I\+C\+S\+R\+EX@{D\+Y\+N\+A\+M\+I\+C\+S\+R\+EX}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+S\+R\+EX}{DYNAMICSREX}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+Y\+N\+A\+M\+I\+C\+S\+R\+EX}\hypertarget{struct_l_p_c___e_m_c___t_a76efe97843895351343471fb3178ebe4}{}\label{struct_l_p_c___e_m_c___t_a76efe97843895351343471fb3178ebe4}
Selects the self-\/refresh exit time. 

Definición en la línea 60 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+WR@{D\+Y\+N\+A\+M\+I\+C\+WR}}
\index{D\+Y\+N\+A\+M\+I\+C\+WR@{D\+Y\+N\+A\+M\+I\+C\+WR}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+WR}{DYNAMICWR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+Y\+N\+A\+M\+I\+C\+WR}\hypertarget{struct_l_p_c___e_m_c___t_a5633b3f06d019a2aa88d752dba1bfef2}{}\label{struct_l_p_c___e_m_c___t_a5633b3f06d019a2aa88d752dba1bfef2}
Selects the write recovery time. 

Definición en la línea 63 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!D\+Y\+N\+A\+M\+I\+C\+X\+SR@{D\+Y\+N\+A\+M\+I\+C\+X\+SR}}
\index{D\+Y\+N\+A\+M\+I\+C\+X\+SR@{D\+Y\+N\+A\+M\+I\+C\+X\+SR}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{D\+Y\+N\+A\+M\+I\+C\+X\+SR}{DYNAMICXSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+Y\+N\+A\+M\+I\+C\+X\+SR}\hypertarget{struct_l_p_c___e_m_c___t_ae2f30e1f6a168caf81c913fd0a9cf3a8}{}\label{struct_l_p_c___e_m_c___t_ae2f30e1f6a168caf81c913fd0a9cf3a8}
Selects the exit self-\/refresh to active command time. 

Definición en la línea 66 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}5\mbox{]}}\hypertarget{struct_l_p_c___e_m_c___t_abcea022b884a52d0aa9657e2cdd15ce1}{}\label{struct_l_p_c___e_m_c___t_abcea022b884a52d0aa9657e2cdd15ce1}


Definición en la línea 53 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct_l_p_c___e_m_c___t_a39fbdbb7ad559315fa9c23de59936655}{}\label{struct_l_p_c___e_m_c___t_a39fbdbb7ad559315fa9c23de59936655}


Definición en la línea 57 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D10@{R\+E\+S\+E\+R\+V\+E\+D10}}
\index{R\+E\+S\+E\+R\+V\+E\+D10@{R\+E\+S\+E\+R\+V\+E\+D10}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D10}{RESERVED10}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D10}\hypertarget{struct_l_p_c___e_m_c___t_a8f13124b4971fb50e86f5d00ffc698ec}{}\label{struct_l_p_c___e_m_c___t_a8f13124b4971fb50e86f5d00ffc698ec}


Definición en la línea 107 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2\mbox{[}9\mbox{]}}\hypertarget{struct_l_p_c___e_m_c___t_a766ff0c9eff7cbd7d9d00b7c8f055397}{}\label{struct_l_p_c___e_m_c___t_a766ff0c9eff7cbd7d9d00b7c8f055397}


Definición en la línea 69 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3\mbox{[}31\mbox{]}}\hypertarget{struct_l_p_c___e_m_c___t_a5781779fee44f03ebdf3490592a06d7c}{}\label{struct_l_p_c___e_m_c___t_a5781779fee44f03ebdf3490592a06d7c}


Definición en la línea 71 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D4\mbox{[}6\mbox{]}}\hypertarget{struct_l_p_c___e_m_c___t_a5be6ee872a56ca3d4796d6bb287ec307}{}\label{struct_l_p_c___e_m_c___t_a5be6ee872a56ca3d4796d6bb287ec307}


Definición en la línea 74 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D5\mbox{[}6\mbox{]}}\hypertarget{struct_l_p_c___e_m_c___t_a0b685e50644e53d4b7c6fa9ed6c93fc8}{}\label{struct_l_p_c___e_m_c___t_a0b685e50644e53d4b7c6fa9ed6c93fc8}


Definición en la línea 77 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}}
\index{R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D6}{RESERVED6}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D6\mbox{[}6\mbox{]}}\hypertarget{struct_l_p_c___e_m_c___t_a656b237e614b6d241574604849d86b8b}{}\label{struct_l_p_c___e_m_c___t_a656b237e614b6d241574604849d86b8b}


Definición en la línea 80 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}}
\index{R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D7}{RESERVED7}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D7\mbox{[}38\mbox{]}}\hypertarget{struct_l_p_c___e_m_c___t_aea93988f6285190a7a90a24f678c9bcd}{}\label{struct_l_p_c___e_m_c___t_aea93988f6285190a7a90a24f678c9bcd}


Definición en la línea 83 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}}
\index{R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D8}{RESERVED8}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D8}\hypertarget{struct_l_p_c___e_m_c___t_a8f95ffb34e6309c5b738e2d843a034b1}{}\label{struct_l_p_c___e_m_c___t_a8f95ffb34e6309c5b738e2d843a034b1}


Definición en la línea 91 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!R\+E\+S\+E\+R\+V\+E\+D9@{R\+E\+S\+E\+R\+V\+E\+D9}}
\index{R\+E\+S\+E\+R\+V\+E\+D9@{R\+E\+S\+E\+R\+V\+E\+D9}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D9}{RESERVED9}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D9}\hypertarget{struct_l_p_c___e_m_c___t_a035d74ba63de1d3be3fe9507b863f6a5}{}\label{struct_l_p_c___e_m_c___t_a035d74ba63de1d3be3fe9507b863f6a5}


Definición en la línea 99 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G0@{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G0}}
\index{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G0@{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G0}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G0}{STATICCONFIG0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G0}\hypertarget{struct_l_p_c___e_m_c___t_a328215677a321e28065a2c5664dff4d9}{}\label{struct_l_p_c___e_m_c___t_a328215677a321e28065a2c5664dff4d9}
Selects the memory configuration for static chip select n. 

Definición en la línea 84 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G1@{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G1}}
\index{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G1@{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G1}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G1}{STATICCONFIG1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G1}\hypertarget{struct_l_p_c___e_m_c___t_a3057f5d4903f872f54bd86fac20724c0}{}\label{struct_l_p_c___e_m_c___t_a3057f5d4903f872f54bd86fac20724c0}
Selects the memory configuration for static chip select n. 

Definición en la línea 92 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G2@{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G2}}
\index{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G2@{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G2}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G2}{STATICCONFIG2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G2}\hypertarget{struct_l_p_c___e_m_c___t_ae4fdc91db6c877303a5fe30af23b60cf}{}\label{struct_l_p_c___e_m_c___t_ae4fdc91db6c877303a5fe30af23b60cf}
Selects the memory configuration for static chip select n. 

Definición en la línea 100 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G3@{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G3}}
\index{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G3@{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G3}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G3}{STATICCONFIG3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+C\+O\+N\+F\+I\+G3}\hypertarget{struct_l_p_c___e_m_c___t_af438dbb97c449c7c78934b260a568dcc}{}\label{struct_l_p_c___e_m_c___t_af438dbb97c449c7c78934b260a568dcc}
Selects the memory configuration for static chip select n. 

Definición en la línea 108 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+E\+X\+T\+E\+N\+D\+E\+D\+W\+A\+IT@{S\+T\+A\+T\+I\+C\+E\+X\+T\+E\+N\+D\+E\+D\+W\+A\+IT}}
\index{S\+T\+A\+T\+I\+C\+E\+X\+T\+E\+N\+D\+E\+D\+W\+A\+IT@{S\+T\+A\+T\+I\+C\+E\+X\+T\+E\+N\+D\+E\+D\+W\+A\+IT}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+E\+X\+T\+E\+N\+D\+E\+D\+W\+A\+IT}{STATICEXTENDEDWAIT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+E\+X\+T\+E\+N\+D\+E\+D\+W\+A\+IT}\hypertarget{struct_l_p_c___e_m_c___t_a4b06e90b495816ad321ae65fec69d375}{}\label{struct_l_p_c___e_m_c___t_a4b06e90b495816ad321ae65fec69d375}
Selects time for long static memory read and write transfers. 

Definición en la línea 70 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N0@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N0}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N0@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N0}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N0}{STATICWAITOEN0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N0}\hypertarget{struct_l_p_c___e_m_c___t_a0e7a692e1cb24fa958a2dd8738b46f4b}{}\label{struct_l_p_c___e_m_c___t_a0e7a692e1cb24fa958a2dd8738b46f4b}
Selects the delay from chip select n or address change, whichever is later, to output enable. 

Definición en la línea 86 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N1@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N1}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N1@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N1}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N1}{STATICWAITOEN1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N1}\hypertarget{struct_l_p_c___e_m_c___t_aba8b5b46e5e1afb4638d2e27d5d79860}{}\label{struct_l_p_c___e_m_c___t_aba8b5b46e5e1afb4638d2e27d5d79860}
Selects the delay from chip select n or address change, whichever is later, to output enable. 

Definición en la línea 94 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N2@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N2}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N2@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N2}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N2}{STATICWAITOEN2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N2}\hypertarget{struct_l_p_c___e_m_c___t_a137cecf9b0c0ca487d2b4a894e002d8b}{}\label{struct_l_p_c___e_m_c___t_a137cecf9b0c0ca487d2b4a894e002d8b}
Selects the delay from chip select n or address change, whichever is later, to output enable. 

Definición en la línea 102 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N3@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N3}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N3@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N3}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N3}{STATICWAITOEN3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+O\+E\+N3}\hypertarget{struct_l_p_c___e_m_c___t_a06f7053d31f24ecab94cf855b4647beb}{}\label{struct_l_p_c___e_m_c___t_a06f7053d31f24ecab94cf855b4647beb}
Selects the delay from chip select n or address change, whichever is later, to output enable. 

Definición en la línea 110 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G0@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G0}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G0@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G0}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G0}{STATICWAITPAG0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G0}\hypertarget{struct_l_p_c___e_m_c___t_a1241bd2030e9a78e2ca7303815cdcc68}{}\label{struct_l_p_c___e_m_c___t_a1241bd2030e9a78e2ca7303815cdcc68}
Selects the delay for asynchronous page mode sequential accesses for chip select n. 

Definición en la línea 88 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G1@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G1}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G1@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G1}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G1}{STATICWAITPAG1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G1}\hypertarget{struct_l_p_c___e_m_c___t_af9e570addc8c728166bf254ab4191293}{}\label{struct_l_p_c___e_m_c___t_af9e570addc8c728166bf254ab4191293}
Selects the delay for asynchronous page mode sequential accesses for chip select n. 

Definición en la línea 96 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G2@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G2}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G2@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G2}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G2}{STATICWAITPAG2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G2}\hypertarget{struct_l_p_c___e_m_c___t_a35a85e6c6539d8f727424d4e38e6cbb8}{}\label{struct_l_p_c___e_m_c___t_a35a85e6c6539d8f727424d4e38e6cbb8}
Selects the delay for asynchronous page mode sequential accesses for chip select n. 

Definición en la línea 104 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G3@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G3}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G3@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G3}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G3}{STATICWAITPAG3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+P\+A\+G3}\hypertarget{struct_l_p_c___e_m_c___t_af066c6eaa502e952bbdb8ae4ba81c42a}{}\label{struct_l_p_c___e_m_c___t_af066c6eaa502e952bbdb8ae4ba81c42a}
Selects the delay for asynchronous page mode sequential accesses for chip select n. 

Definición en la línea 112 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D0@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D0}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D0@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D0}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D0}{STATICWAITRD0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D0}\hypertarget{struct_l_p_c___e_m_c___t_a275acf7dfde1255af108f5e92655b342}{}\label{struct_l_p_c___e_m_c___t_a275acf7dfde1255af108f5e92655b342}
Selects the delay from chip select n to a read access. 

Definición en la línea 87 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D1@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D1}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D1@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D1}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D1}{STATICWAITRD1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D1}\hypertarget{struct_l_p_c___e_m_c___t_aed01e7c2c446f27f019a8034cd49dfce}{}\label{struct_l_p_c___e_m_c___t_aed01e7c2c446f27f019a8034cd49dfce}
Selects the delay from chip select n to a read access. 

Definición en la línea 95 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D2@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D2}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D2@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D2}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D2}{STATICWAITRD2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D2}\hypertarget{struct_l_p_c___e_m_c___t_a5a1288b3f79119050b00c29914a7d242}{}\label{struct_l_p_c___e_m_c___t_a5a1288b3f79119050b00c29914a7d242}
Selects the delay from chip select n to a read access. 

Definición en la línea 103 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D3@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D3}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D3@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D3}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D3}{STATICWAITRD3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+R\+D3}\hypertarget{struct_l_p_c___e_m_c___t_ad715b4b5ff9702455975705533281606}{}\label{struct_l_p_c___e_m_c___t_ad715b4b5ff9702455975705533281606}
Selects the delay from chip select n to a read access. 

Definición en la línea 111 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N0@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N0}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N0@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N0}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N0}{STATICWAITTURN0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N0}\hypertarget{struct_l_p_c___e_m_c___t_a4bdf208b0c3f6df2ed20a0d765a23d24}{}\label{struct_l_p_c___e_m_c___t_a4bdf208b0c3f6df2ed20a0d765a23d24}
Selects bus turnaround cycles 

Definición en la línea 90 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N1@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N1}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N1@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N1}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N1}{STATICWAITTURN1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N1}\hypertarget{struct_l_p_c___e_m_c___t_a1e23e7d74f7417bb5f2b8b71672bdc1f}{}\label{struct_l_p_c___e_m_c___t_a1e23e7d74f7417bb5f2b8b71672bdc1f}
Selects bus turnaround cycles 

Definición en la línea 98 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N2@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N2}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N2@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N2}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N2}{STATICWAITTURN2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N2}\hypertarget{struct_l_p_c___e_m_c___t_a5279a9288ce31112759990052bf353cc}{}\label{struct_l_p_c___e_m_c___t_a5279a9288ce31112759990052bf353cc}
Selects bus turnaround cycles 

Definición en la línea 106 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N3@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N3}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N3@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N3}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N3}{STATICWAITTURN3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+T\+U\+R\+N3}\hypertarget{struct_l_p_c___e_m_c___t_a872cc2a94ab59580d107b36f7f558e41}{}\label{struct_l_p_c___e_m_c___t_a872cc2a94ab59580d107b36f7f558e41}
Selects bus turnaround cycles 

Definición en la línea 114 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N0@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N0}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N0@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N0}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N0}{STATICWAITWEN0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N0}\hypertarget{struct_l_p_c___e_m_c___t_ae0cea3a2de29fc286002923176979da1}{}\label{struct_l_p_c___e_m_c___t_ae0cea3a2de29fc286002923176979da1}
Selects the delay from chip select n to write enable. 

Definición en la línea 85 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N1@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N1}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N1@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N1}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N1}{STATICWAITWEN1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N1}\hypertarget{struct_l_p_c___e_m_c___t_a5a84a20707b71d275c860811a88b0e4c}{}\label{struct_l_p_c___e_m_c___t_a5a84a20707b71d275c860811a88b0e4c}
Selects the delay from chip select n to write enable. 

Definición en la línea 93 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N2@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N2}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N2@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N2}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N2}{STATICWAITWEN2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N2}\hypertarget{struct_l_p_c___e_m_c___t_ad8a0af9aeae144115f018116850ecd82}{}\label{struct_l_p_c___e_m_c___t_ad8a0af9aeae144115f018116850ecd82}
Selects the delay from chip select n to write enable. 

Definición en la línea 101 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N3@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N3}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N3@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N3}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N3}{STATICWAITWEN3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+E\+N3}\hypertarget{struct_l_p_c___e_m_c___t_a0ca3223c70d97a5d53e388ff025c9e72}{}\label{struct_l_p_c___e_m_c___t_a0ca3223c70d97a5d53e388ff025c9e72}
Selects the delay from chip select n to write enable. 

Definición en la línea 109 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R0@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R0}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R0@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R0}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R0}{STATICWAITWR0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R0}\hypertarget{struct_l_p_c___e_m_c___t_a0ccf488826dae4a0d482463a8c4f6b1c}{}\label{struct_l_p_c___e_m_c___t_a0ccf488826dae4a0d482463a8c4f6b1c}
Selects the delay from chip select n to a write access. 

Definición en la línea 89 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R1@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R1}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R1@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R1}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R1}{STATICWAITWR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R1}\hypertarget{struct_l_p_c___e_m_c___t_a309c113a287a66173c9e6c35c28b2461}{}\label{struct_l_p_c___e_m_c___t_a309c113a287a66173c9e6c35c28b2461}
Selects the delay from chip select n to a write access. 

Definición en la línea 97 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R2@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R2}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R2@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R2}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R2}{STATICWAITWR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R2}\hypertarget{struct_l_p_c___e_m_c___t_a5853889fbbea58f3f1f9688f6fcbcfe1}{}\label{struct_l_p_c___e_m_c___t_a5853889fbbea58f3f1f9688f6fcbcfe1}
Selects the delay from chip select n to a write access. 

Definición en la línea 105 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R3@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R3}}
\index{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R3@{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R3}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R3}{STATICWAITWR3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+T\+A\+T\+I\+C\+W\+A\+I\+T\+W\+R3}\hypertarget{struct_l_p_c___e_m_c___t_a1b10905feb5017bb1f9c40950d79dc58}{}\label{struct_l_p_c___e_m_c___t_a1b10905feb5017bb1f9c40950d79dc58}
Selects the delay from chip select n to a write access. 

Definición en la línea 113 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}!S\+T\+A\+T\+US@{S\+T\+A\+T\+US}}
\index{S\+T\+A\+T\+US@{S\+T\+A\+T\+US}!L\+P\+C\+\_\+\+E\+M\+C\+\_\+T@{L\+P\+C\+\_\+\+E\+M\+C\+\_\+T}}
\subsubsection[{\texorpdfstring{S\+T\+A\+T\+US}{STATUS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t S\+T\+A\+T\+US}\hypertarget{struct_l_p_c___e_m_c___t_aece2c880dc5ba01a2fc9326dc080dc26}{}\label{struct_l_p_c___e_m_c___t_aece2c880dc5ba01a2fc9326dc080dc26}
Provides E\+MC status information. 

Definición en la línea 51 del archivo emc\+\_\+18xx\+\_\+43xx.\+h.



La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{emc__18xx__43xx_8h}{emc\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
