#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sun Apr 23 18:59:50 2017
# Process ID: 4532
# Current directory: C:/Users/Maria/Desktop/LAB25.3b/Project2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9108 C:\Users\Maria\Desktop\LAB25.3b\Project2\Project2.xpr
# Log file: C:/Users/Maria/Desktop/LAB25.3b/Project2/vivado.log
# Journal file: C:/Users/Maria/Desktop/LAB25.3b/Project2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Maria/Desktop/LAB25.3b/Project2/Project2.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/Maria/Desktop/LAB25.3b/Project2/Project2.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 719.277 ; gain = 85.484
archive_project C:/Users/Maria/Desktop/Lab2.xpr.zip -temp_dir C:/Users/Maria/Desktop/LAB25.3b/Project2/.Xil/Vivado-4532-PC -force -exclude_run_results
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/Maria/Desktop/LAB25.3b/Project2/.Xil/Vivado-4532-PC' for archiving project
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/Maria/Desktop/LAB25.3b/Project2/Project2.cache/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
