sys = {
    lineSize = 64;
    frequency = 2400;

    cores = {
        core = {
            type = "OOO";
            cores = 4;
            icache = "l1i";
            dcache = "l1d";
        };
    };

    caches = {
        l1d = {
            caches = 4;
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            latency = 1;
        };

        l1i = {
            caches = 4;
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 4;
            };
            latency = 1;
        };



        l2 = {
            caches = 1;
            size = 512;
            latency = 1;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            children = "l1i|l1d";
        };
    };


    mem = {
        latency = 1;
        type = "Traces";
        only_offload = true;
        pim_traces = true;
        instr_traces = true;
        outFile = "pim.out"
    };

};

sim = {
    phaseLength = 10000;
    max_offload_instrs = 1000000000L;
    statsPhaseInterval = 1000;
    printHierarchy = true;
};

