
---------- Begin Simulation Statistics ----------
final_tick                                67021232500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 308831                       # Simulator instruction rate (inst/s)
host_mem_usage                                 680940                       # Number of bytes of host memory used
host_op_rate                                   337957                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   323.80                       # Real time elapsed on the host
host_tick_rate                              206982143                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431277                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.067021                       # Number of seconds simulated
sim_ticks                                 67021232500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431277                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.340425                       # CPI: cycles per instruction
system.cpu.discardedOps                        376435                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        15648539                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.746032                       # IPC: instructions per cycle
system.cpu.numCycles                        134042465                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955010     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645992     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534319     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431277                       # Class of committed instruction
system.cpu.tickCycles                       118393926                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6750                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         46607                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          245                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1110222                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          346                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2221808                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            348                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1049                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6534                       # Transaction distribution
system.membus.trans_dist::CleanEvict              214                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38810                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38810                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1049                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        86466                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  86466                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2969152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2969152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39859                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39859    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39859                       # Request fanout histogram
system.membus.reqLayer0.occupancy            81353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          217940700                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  67021232500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1072771                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        56447                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1057207                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3660                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38819                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38819                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1057555                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15216                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3172317                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       161081                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3333398                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    135344768                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6652672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              141997440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7096                       # Total snoops (count)
system.tol2bus.snoopTraffic                    418176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1118686                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000535                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023211                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1118089     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    595      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1118686                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2218024000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          82988121                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1586332999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  67021232500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst              1057034                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                14691                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1071725                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1057034                       # number of overall hits
system.l2.overall_hits::.cpu.data               14691                       # number of overall hits
system.l2.overall_hits::total                 1071725                       # number of overall hits
system.l2.demand_misses::.cpu.inst                521                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              39344                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39865                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               521                       # number of overall misses
system.l2.overall_misses::.cpu.data             39344                       # number of overall misses
system.l2.overall_misses::total                 39865                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38937000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3200970500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3239907500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38937000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3200970500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3239907500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1057555                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            54035                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1111590                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1057555                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           54035                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1111590                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000493                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.728121                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.035863                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000493                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.728121                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.035863                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74735.124760                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81358.542599                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81271.980434                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74735.124760                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81358.542599                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81271.980434                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6534                       # number of writebacks
system.l2.writebacks::total                      6534                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         39339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39859                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        39339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39859                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33673500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2807246000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2840919500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33673500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2807246000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2840919500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000492                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.728028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.035858                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000492                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.728028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.035858                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64756.730769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71360.380284                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71274.229158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64756.730769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71360.380284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71274.229158                       # average overall mshr miss latency
system.l2.replacements                           7096                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        49913                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            49913                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        49913                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        49913                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1056978                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1056978                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1056978                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1056978                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3154119000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3154119000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38819                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38819                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999768                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999768                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81270.780727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81270.780727                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2766019000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2766019000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999768                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999768                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71270.780727                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71270.780727                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1057034                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1057034                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38937000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38937000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1057555                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1057555                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000493                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000493                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74735.124760                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74735.124760                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33673500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33673500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000492                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000492                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64756.730769                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64756.730769                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14682                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14682                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          534                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             534                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     46851500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     46851500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.035095                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.035095                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87736.891386                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87736.891386                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          529                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          529                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     41227000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     41227000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.034766                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.034766                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77933.837429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77933.837429                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  67021232500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26270.411336                       # Cycle average of tags in use
system.l2.tags.total_refs                     2221557                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39864                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     55.728402                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.039581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       347.211665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25922.160090                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.791082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.801709                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3204                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29186                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17812368                       # Number of tag accesses
system.l2.tags.data_accesses                 17812368                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67021232500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      6534.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.022965867652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          360                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          360                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              103437                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6134                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39859                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6534                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39859                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6534                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.64                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39859                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6534                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     110.700000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.146876                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1711.509606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           359     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32256-32767            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           360                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.013889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.013039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.174491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      0.28%      0.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              352     97.78%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      1.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           360                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2550976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               418176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     38.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   67018474000                       # Total gap between requests
system.mem_ctrls.avgGap                    1444581.60                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        33280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2517376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       415040                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 496559.056863062026                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 37560872.966637849808                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 6192664.391840302385                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          520                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39339                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6534                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12294666                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1187058824                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1424116307600                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     23643.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30175.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 217954745.58                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        33280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2517696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2550976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       418176                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       418176                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          520                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        39339                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39859                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6534                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6534                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       496559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     37565648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         38062207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       496559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       496559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6239456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6239456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6239456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       496559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     37565648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        44301662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39854                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6485                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1341                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1311                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1309                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1187                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1183                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1213                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1186                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1219                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1191                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1226                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         1191                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         1181                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         1176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         1227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         1257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         1222                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         1295                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         1277                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         1289                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         1291                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         1307                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         1293                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         1296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         1298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         1309                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         1286                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          258                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          244                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          149                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          175                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          162                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18          150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19          193                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20          223                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21          198                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22          271                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23          253                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24          265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25          267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27          262                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28          265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30          263                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          264                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               502227322                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             132793528                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1199353490                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12601.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30093.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               28958                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5412                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.66                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.45                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11969                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   247.781435                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   193.988991                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   203.881585                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1226     10.24%     10.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7660     64.00%     74.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          868      7.25%     81.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          504      4.21%     85.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          643      5.37%     91.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          280      2.34%     93.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          550      4.60%     98.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          161      1.35%     99.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           77      0.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11969                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2550656                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             415040                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               38.057432                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                6.192664                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.23                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy    9839662.560001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    17370788.903999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   55392913.967991                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  8775688.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5817764570.956227                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 15386560446.985798                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 11253536528.102667                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  32549240599.796307                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   485.655655                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  34293629532                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3012800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  29714802968                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy    8824508.784001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    15578652.045599                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   53922718.281592                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  6522789.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5817764570.956227                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 14013154805.075472                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 12201674433.177866                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  32117442478.160023                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   479.212949                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  37205089978                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3012800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  26803342522                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  67021232500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  67021232500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     26838933                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26838933                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26838933                       # number of overall hits
system.cpu.icache.overall_hits::total        26838933                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1057555                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1057555                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1057555                       # number of overall misses
system.cpu.icache.overall_misses::total       1057555                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  13782669500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13782669500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  13782669500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13782669500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27896488                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27896488                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27896488                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27896488                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.037910                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.037910                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.037910                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.037910                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13032.579393                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13032.579393                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13032.579393                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13032.579393                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1057207                       # number of writebacks
system.cpu.icache.writebacks::total           1057207                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1057555                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1057555                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1057555                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1057555                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  12725114500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12725114500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  12725114500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12725114500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.037910                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.037910                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.037910                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.037910                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12032.579393                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12032.579393                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12032.579393                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12032.579393                       # average overall mshr miss latency
system.cpu.icache.replacements                1057207                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26838933                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26838933                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1057555                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1057555                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  13782669500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13782669500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27896488                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27896488                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.037910                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.037910                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13032.579393                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13032.579393                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1057555                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1057555                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  12725114500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12725114500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.037910                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.037910                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12032.579393                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12032.579393                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  67021232500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           347.739145                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27896488                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1057555                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             26.378286                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             86500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   347.739145                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.679178                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.679178                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28954043                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28954043                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67021232500                       # Cumulative time (in ticks) in various power states
system.cpu.thread22784.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread22784.numOps               109431277                       # Number of Ops committed
system.cpu.thread22784.numMemRefs                   0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67021232500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67021232500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35612596                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35612596                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35615915                       # number of overall hits
system.cpu.dcache.overall_hits::total        35615915                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        73568                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          73568                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        73610                       # number of overall misses
system.cpu.dcache.overall_misses::total         73610                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4601329000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4601329000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4601329000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4601329000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35686164                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35686164                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35689525                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35689525                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002062                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002062                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002063                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002063                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62545.250652                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62545.250652                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62509.563918                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62509.563918                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        49913                       # number of writebacks
system.cpu.dcache.writebacks::total             49913                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19570                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19570                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        53998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        53998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        54035                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        54035                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3436960500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3436960500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3438237000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3438237000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001513                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001513                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001514                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001514                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63649.774066                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63649.774066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63629.814009                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63629.814009                       # average overall mshr miss latency
system.cpu.dcache.replacements                  53011                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21413673                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21413673                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        18223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18223                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    288339000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    288339000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21431896                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21431896                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000850                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000850                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15822.806344                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15822.806344                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3044                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3044                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15179                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15179                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    222580500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    222580500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000708                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14663.713025                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14663.713025                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14198923                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14198923                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55345                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55345                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4312990000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4312990000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254268                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254268                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003883                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003883                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77929.171560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77929.171560                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16526                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16526                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3214380000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3214380000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82804.296865                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82804.296865                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3319                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3319                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.012496                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.012496                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1276500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1276500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011009                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011009                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        34500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        34500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  67021232500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.613676                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35848110                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             54035                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            663.423892                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.613676                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          467                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          475                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71789405                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71789405                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67021232500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  67021232500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                20270886                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16208217                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53257                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8737195                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8735815                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984205                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050515                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                310                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433987                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300037                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133950                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1043                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            48975626                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17061933                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9719420                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67021232500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  67021232500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
