strict digraph "" {
	node [label="\N"];
	"Leaf_701:AL"	 [def_var="['idle_cnt']",
		label="Leaf_701:AL"];
	"704:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a652290>",
		fillcolor=firebrick,
		label="704:NS
idle_cnt <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a652290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"704:NS" -> "Leaf_701:AL"	 [cond="[]",
		lineno=None];
	"706:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f702a6523d0>",
		fillcolor=turquoise,
		label="706:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"707:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f702a652410>",
		fillcolor=springgreen,
		label="707:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"706:BL" -> "707:IF"	 [cond="[]",
		lineno=None];
	"708:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f702a652450>",
		fillcolor=springgreen,
		label="708:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"708:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a652490>",
		fillcolor=firebrick,
		label="708:NS
idle_cnt <= idle_cnt + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a652490>]",
		style=filled,
		typ=NonblockingSubstitution];
	"708:IF" -> "708:NS"	 [cond="['idle_cnt_m_inc']",
		label=idle_cnt_m_inc,
		lineno=708];
	"707:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a6526d0>",
		fillcolor=firebrick,
		label="707:NS
idle_cnt <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f702a6526d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"707:NS" -> "Leaf_701:AL"	 [cond="[]",
		lineno=None];
	"707:IF" -> "708:IF"	 [cond="['idle_cnt_m_clr']",
		label="!(idle_cnt_m_clr)",
		lineno=707];
	"707:IF" -> "707:NS"	 [cond="['idle_cnt_m_clr']",
		label=idle_cnt_m_clr,
		lineno=707];
	"701:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f702a652910>",
		clk_sens=True,
		fillcolor=gold,
		label="701:AL",
		sens="['ck', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'idle_cnt_m_inc', 'idle_cnt', 'idle_cnt_m_clr']"];
	"703:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f702a652890>",
		fillcolor=springgreen,
		label="703:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"701:AL" -> "703:IF"	 [cond="[]",
		lineno=None];
	"703:IF" -> "704:NS"	 [cond="['reset']",
		label=reset,
		lineno=703];
	"703:IF" -> "706:BL"	 [cond="['reset']",
		label="!(reset)",
		lineno=703];
	"708:NS" -> "Leaf_701:AL"	 [cond="[]",
		lineno=None];
}
