// Seed: 3954599501
module module_0 (
    output tri0 id_0,
    input tri id_1,
    input tri id_2,
    input wor id_3,
    input supply1 id_4,
    input tri id_5,
    input wand id_6,
    input wor id_7,
    input wire id_8,
    input tri0 id_9,
    input supply1 id_10,
    output wand id_11,
    input uwire id_12,
    input supply0 id_13,
    input uwire id_14,
    input wire id_15,
    input tri id_16,
    output uwire id_17,
    input tri id_18,
    output wand id_19,
    input wand id_20,
    output uwire id_21,
    output tri id_22,
    input uwire id_23,
    input supply1 id_24,
    output tri id_25,
    output wire id_26,
    output uwire id_27
);
  assign id_22 = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output logic id_0,
    output supply1 id_1,
    input wor id_2,
    output uwire id_3
);
  initial id_0 <= id_2;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_1
  );
endmodule
