Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to /nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
WARNING:Xst:3164 - Option "-debug" found multiple times in the command line. Only the first occurence is considered.

=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/idea_single is now defined in a different file.  It was defined in "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/submission_template/submit/rcs1/idea_single.vhd", and is now defined in "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/idea_single.vhd".
WARNING:HDLParsers:3607 - Unit work/idea_single/Structural is now defined in a different file.  It was defined in "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/submission_template/submit/rcs1/idea_single.vhd", and is now defined in "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/idea_single.vhd".
WARNING:HDLParsers:3607 - Unit work/clock_controlled_register is now defined in a different file.  It was defined in "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/submission_template/submit/rcs1/clock_controlled_register.vhd", and is now defined in "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/clock_controlled_register.vhd".
WARNING:HDLParsers:3607 - Unit work/clock_controlled_register/Behavioral is now defined in a different file.  It was defined in "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/submission_template/submit/rcs1/clock_controlled_register.vhd", and is now defined in "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/clock_controlled_register.vhd".
WARNING:HDLParsers:3607 - Unit work/control is now defined in a different file.  It was defined in "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/submission_template/submit/rcs1/control.vhd", and is now defined in "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/control.vhd".
WARNING:HDLParsers:3607 - Unit work/control/Behavioral is now defined in a different file.  It was defined in "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/submission_template/submit/rcs1/control.vhd", and is now defined in "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/control.vhd".
WARNING:HDLParsers:3607 - Unit work/key_generator is now defined in a different file.  It was defined in "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/submission_template/submit/rcs1/key_generator.vhd", and is now defined in "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/key_generator.vhd".
WARNING:HDLParsers:3607 - Unit work/key_generator/Behavioral is now defined in a different file.  It was defined in "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/submission_template/submit/rcs1/key_generator.vhd", and is now defined in "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/key_generator.vhd".
WARNING:HDLParsers:3607 - Unit work/mux is now defined in a different file.  It was defined in "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/submission_template/submit/rcs1/mux.vhd", and is now defined in "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/mux.vhd".
WARNING:HDLParsers:3607 - Unit work/mux/Behavioral is now defined in a different file.  It was defined in "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/submission_template/submit/rcs1/mux.vhd", and is now defined in "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/mux.vhd".
WARNING:HDLParsers:3607 - Unit work/round is now defined in a different file.  It was defined in "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/submission_template/submit/rcs1/round.vhd", and is now defined in "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/round.vhd".
WARNING:HDLParsers:3607 - Unit work/round/Behavioral is now defined in a different file.  It was defined in "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/submission_template/submit/rcs1/round.vhd", and is now defined in "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/round.vhd".
WARNING:HDLParsers:3607 - Unit work/trafo is now defined in a different file.  It was defined in "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/submission_template/submit/rcs1/trafo.vhd", and is now defined in "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/trafo.vhd".
WARNING:HDLParsers:3607 - Unit work/trafo/Behavioral is now defined in a different file.  It was defined in "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/submission_template/submit/rcs1/trafo.vhd", and is now defined in "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/trafo.vhd".
WARNING:HDLParsers:3607 - Unit work/addop is now defined in a different file.  It was defined in "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/submission_template/submit/rcs1/addop.vhd", and is now defined in "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/addop.vhd".
WARNING:HDLParsers:3607 - Unit work/addop/Behavioral is now defined in a different file.  It was defined in "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/submission_template/submit/rcs1/addop.vhd", and is now defined in "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/addop.vhd".
WARNING:HDLParsers:3607 - Unit work/mulop is now defined in a different file.  It was defined in "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/submission_template/submit/rcs1/mulop.vhd", and is now defined in "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/mulop.vhd".
WARNING:HDLParsers:3607 - Unit work/mulop/Behavioral is now defined in a different file.  It was defined in "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/submission_template/submit/rcs1/mulop.vhd", and is now defined in "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/mulop.vhd".
WARNING:HDLParsers:3607 - Unit work/xorop is now defined in a different file.  It was defined in "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/submission_template/submit/rcs1/xorop.vhd", and is now defined in "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/xorop.vhd".
WARNING:HDLParsers:3607 - Unit work/xorop/Behavioral is now defined in a different file.  It was defined in "C:/Users/brahm/OneDrive/MSCE Plan/Lab/VHDL/submission_template/submit/rcs1/xorop.vhd", and is now defined in "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/xorop.vhd".
Compiling vhdl file "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/mulop.vhd" in Library work.
Architecture behavioral of Entity mulop is up to date.
Compiling vhdl file "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/addop.vhd" in Library work.
Architecture behavioral of Entity addop is up to date.
Compiling vhdl file "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/xorop.vhd" in Library work.
Architecture behavioral of Entity xorop is up to date.
Compiling vhdl file "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/control.vhd" in Library work.
Entity <control> compiled.
Entity <control> (Architecture <behavioral>) compiled.
Compiling vhdl file "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/key_generator.vhd" in Library work.
Architecture behavioral of Entity key_generator is up to date.
Compiling vhdl file "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/mux.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/round.vhd" in Library work.
Architecture behavioral of Entity round is up to date.
Compiling vhdl file "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/clock_controlled_register.vhd" in Library work.
Entity <clock_controlled_register> compiled.
Entity <clock_controlled_register> (Architecture <behavioral>) compiled.
Compiling vhdl file "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/trafo.vhd" in Library work.
Architecture behavioral of Entity trafo is up to date.
Compiling vhdl file "/nfs/TUEIEDA/LabHDL/2017s/ga87dew/submit/rcs1/idea_single.vhd" in Library work.
Entity <idea_single> compiled.
Entity <idea_single> (Architecture <structural>) compiled.


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> 


Total memory usage is 478264 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    0 (   0 filtered)

