\hypertarget{group___s_p_i__reception__fifo__status__level}{}\doxysection{SPI Reception FIFO Status Level}
\label{group___s_p_i__reception__fifo__status__level}\index{SPI Reception FIFO Status Level@{SPI Reception FIFO Status Level}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_p_i__reception__fifo__status__level_gacff8d3b7b616ec343a64624ee7f0bff7}{SPI\+\_\+\+FRLVL\+\_\+\+EMPTY}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___s_p_i__reception__fifo__status__level_ga66988763eea1cfd54424369e43fb18f4}{SPI\+\_\+\+FRLVL\+\_\+\+QUARTER\+\_\+\+FULL}}~(0x00000200U)
\item 
\#define \mbox{\hyperlink{group___s_p_i__reception__fifo__status__level_ga7aa0da3b1a4379fafa19742219004007}{SPI\+\_\+\+FRLVL\+\_\+\+HALF\+\_\+\+FULL}}~(0x00000400U)
\item 
\#define \mbox{\hyperlink{group___s_p_i__reception__fifo__status__level_gaac1ae95d9b33c6f3493aa5e010bb3239}{SPI\+\_\+\+FRLVL\+\_\+\+FULL}}~(0x00000600U)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_p_i__reception__fifo__status__level_gacff8d3b7b616ec343a64624ee7f0bff7}\label{group___s_p_i__reception__fifo__status__level_gacff8d3b7b616ec343a64624ee7f0bff7}} 
\index{SPI Reception FIFO Status Level@{SPI Reception FIFO Status Level}!SPI\_FRLVL\_EMPTY@{SPI\_FRLVL\_EMPTY}}
\index{SPI\_FRLVL\_EMPTY@{SPI\_FRLVL\_EMPTY}!SPI Reception FIFO Status Level@{SPI Reception FIFO Status Level}}
\doxysubsubsection{\texorpdfstring{SPI\_FRLVL\_EMPTY}{SPI\_FRLVL\_EMPTY}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+FRLVL\+\_\+\+EMPTY~(0x00000000U)}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source_l00406}{406}} of file \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source}{stm32f0xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i__reception__fifo__status__level_gaac1ae95d9b33c6f3493aa5e010bb3239}\label{group___s_p_i__reception__fifo__status__level_gaac1ae95d9b33c6f3493aa5e010bb3239}} 
\index{SPI Reception FIFO Status Level@{SPI Reception FIFO Status Level}!SPI\_FRLVL\_FULL@{SPI\_FRLVL\_FULL}}
\index{SPI\_FRLVL\_FULL@{SPI\_FRLVL\_FULL}!SPI Reception FIFO Status Level@{SPI Reception FIFO Status Level}}
\doxysubsubsection{\texorpdfstring{SPI\_FRLVL\_FULL}{SPI\_FRLVL\_FULL}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+FRLVL\+\_\+\+FULL~(0x00000600U)}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source_l00409}{409}} of file \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source}{stm32f0xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i__reception__fifo__status__level_ga7aa0da3b1a4379fafa19742219004007}\label{group___s_p_i__reception__fifo__status__level_ga7aa0da3b1a4379fafa19742219004007}} 
\index{SPI Reception FIFO Status Level@{SPI Reception FIFO Status Level}!SPI\_FRLVL\_HALF\_FULL@{SPI\_FRLVL\_HALF\_FULL}}
\index{SPI\_FRLVL\_HALF\_FULL@{SPI\_FRLVL\_HALF\_FULL}!SPI Reception FIFO Status Level@{SPI Reception FIFO Status Level}}
\doxysubsubsection{\texorpdfstring{SPI\_FRLVL\_HALF\_FULL}{SPI\_FRLVL\_HALF\_FULL}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+FRLVL\+\_\+\+HALF\+\_\+\+FULL~(0x00000400U)}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source_l00408}{408}} of file \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source}{stm32f0xx\+\_\+hal\+\_\+spi.\+h}}.

\mbox{\Hypertarget{group___s_p_i__reception__fifo__status__level_ga66988763eea1cfd54424369e43fb18f4}\label{group___s_p_i__reception__fifo__status__level_ga66988763eea1cfd54424369e43fb18f4}} 
\index{SPI Reception FIFO Status Level@{SPI Reception FIFO Status Level}!SPI\_FRLVL\_QUARTER\_FULL@{SPI\_FRLVL\_QUARTER\_FULL}}
\index{SPI\_FRLVL\_QUARTER\_FULL@{SPI\_FRLVL\_QUARTER\_FULL}!SPI Reception FIFO Status Level@{SPI Reception FIFO Status Level}}
\doxysubsubsection{\texorpdfstring{SPI\_FRLVL\_QUARTER\_FULL}{SPI\_FRLVL\_QUARTER\_FULL}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+FRLVL\+\_\+\+QUARTER\+\_\+\+FULL~(0x00000200U)}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source_l00407}{407}} of file \mbox{\hyperlink{stm32f0xx__hal__spi_8h_source}{stm32f0xx\+\_\+hal\+\_\+spi.\+h}}.

