{"title":"VFMSUB132PS/VFMSUB213PS/VFMSUB231PS â€” Fused Multiply-Subtract of Packed Single- Precision Floating-Point Values","fields":[{"name":"Instruction Modes","value":"`VFMSUB132PS xmm1, xmm2, xmm3/m128`\n`VFMSUB213PS xmm1, xmm2, xmm3/m128`\n`VFMSUB231PS xmm1, xmm2, xmm3/m128`\n`VFMSUB132PS ymm1, ymm2, ymm3/m256`\n`VFMSUB213PS ymm1, ymm2, ymm3/m256`\n`VFMSUB231PS ymm1, ymm2, ymm3/m256`\n`VFMSUB132PS xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcst`\n`VFMSUB213PS xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcst`\n`VFMSUB231PS xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcst`\n`VFMSUB132PS ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcst`\n`VFMSUB213PS ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcst`\n`VFMSUB231PS ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcst`\n`VFMSUB132PS zmm1 {k1}{z}, zmm2, zmm3/m512/m32bcst{er}`\n`VFMSUB213PS zmm1 {k1}{z}, zmm2, zmm3/m512/m32bcst{er}`\n`VFMSUB231PS zmm1 {k1}{z}, zmm2, zmm3/m512/m32bcst{er}`"},{"name":"Description","value":"Performs a set of SIMD multiply-subtract computation on packed single-precision floating-point values using three source operands and writes the multiply-subtract results in the destination operand. The destination operand is also the first source operand. The second operand must be a SIMD register. The third source operand can be a SIMD register or a memory location."},{"name":"\u200b","value":"VFMSUB132PS: Multiplies the four, eight or sixteen packed single-precision floating-point values from the first source operand to the four, eight or sixteen packed single-precision floating-point values in the third source operand. From the infinite precision intermediate result, subtracts the four, eight or sixteen packed single-precision floating-point values in the second source operand, performs rounding and stores the resulting four, eight or sixteen packed single-precision floating-point values to the destination operand (first source operand)."},{"name":"\u200b","value":"VFMSUB213PS: Multiplies the four, eight or sixteen packed single-precision floating-point values from the second source operand to the four, eight or sixteen packed single-precision floating-point values in the first source operand. From the infinite precision intermediate result, subtracts the four, eight or sixteen packed single-precision floating-point values in the third source operand, performs rounding and stores the resulting four, eight or sixteen packed single-precision floating-point values to the destination operand (first source operand)."},{"name":"\u200b","value":"VFMSUB231PS: Multiplies the four, eight or sixteen packed single-precision floating-point values from the second source to the four, eight or sixteen packed single-precision floating-point values in the third source operand. From the infinite precision intermediate result, subtracts the four, eight or sixteen packed single-precision floating-point values in the first source operand, performs rounding and stores the resulting four, eight or sixteen packed single-precision floating-point values to the destination operand (first source operand)."},{"name":"\u200b","value":"EVEX encoded versions: The destination operand (also first source operand) and the second source operand are ZMM/YMM/XMM register. The third source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32-bit memory location. The destination operand is conditionally updated with write mask k1."},{"name":"\u200b","value":"VEX.256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm_field."},{"name":"\u200b","value":"VEX.128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm_field. The upper 128 bits of the YMM destination register are zeroed."},{"name":"C/C++ Intriniscs","value":"`VFMSUBxxxPS __m512 _mm512_fmsub_ps(__m512 a, __m512 b, __m512 c);\n`"},{"name":"\u200b","value":"`VFMSUBxxxPS __m512 _mm512_fmsub_round_ps(__m512 a, __m512 b, __m512 c, int r);\n`"},{"name":"\u200b","value":"`VFMSUBxxxPS __m512 _mm512_mask_fmsub_ps(__m512 a, __mmask16 k, __m512 b, __m512 c);\n`"},{"name":"\u200b","value":"`VFMSUBxxxPS __m512 _mm512_maskz_fmsub_ps(__mmask16 k, __m512 a, __m512 b, __m512 c);\n`"},{"name":"\u200b","value":"`VFMSUBxxxPS __m512 _mm512_mask3_fmsub_ps(__m512 a, __m512 b, __m512 c, __mmask16 k);\n`"},{"name":"\u200b","value":"`VFMSUBxxxPS __m512 _mm512_mask_fmsub_round_ps(__m512 a, __mmask16 k, __m512 b, __m512 c, int r);\n`"},{"name":"\u200b","value":"`VFMSUBxxxPS __m512 _mm512_maskz_fmsub_round_ps(__mmask16 k, __m512 a, __m512 b, __m512 c, int r);\n`"},{"name":"\u200b","value":"`VFMSUBxxxPS __m512 _mm512_mask3_fmsub_round_ps(__m512 a, __m512 b, __m512 c, __mmask16 k, int r);\n`"},{"name":"\u200b","value":"`VFMSUBxxxPS __m256 _mm256_mask_fmsub_ps(__m256 a, __mmask8 k, __m256 b, __m256 c);\n`"},{"name":"\u200b","value":"`VFMSUBxxxPS __m256 _mm256_maskz_fmsub_ps(__mmask8 k, __m256 a, __m256 b, __m256 c);\n`"},{"name":"\u200b","value":"`VFMSUBxxxPS __m256 _mm256_mask3_fmsub_ps(__m256 a, __m256 b, __m256 c, __mmask8 k);\n`"},{"name":"\u200b","value":"`VFMSUBxxxPS __m128 _mm_mask_fmsub_ps(__m128 a, __mmask8 k, __m128 b, __m128 c);\n`"},{"name":"\u200b","value":"`VFMSUBxxxPS __m128 _mm_maskz_fmsub_ps(__mmask8 k, __m128 a, __m128 b, __m128 c);\n`"},{"name":"\u200b","value":"`VFMSUBxxxPS __m128 _mm_mask3_fmsub_ps(__m128 a, __m128 b, __m128 c, __mmask8 k);\n`"},{"name":"\u200b","value":"`VFMSUBxxxPS __m128 _mm_fmsub_ps (__m128 a, __m128 b, __m128 c);\n`"},{"name":"\u200b","value":"`VFMSUBxxxPS __m256 _mm256_fmsub_ps (__m256 a, __m256 b, __m256 c);\n`"},{"name":"CPUID Flags","value":"FMA"}],"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}