<?xml version="1.0" encoding="UTF-8"?>
<Root MajorVersion="0" MinorVersion="39">
  <CompositeFile CompositeFileTopName="design_3" CanBeSetAsTop="false" CanDisplayChildGraph="true">
    <Description>Composite Fileset</Description>
    <Generation Name="SYNTHESIS" State="RESET" Timestamp="1594328537"/>
    <Generation Name="IMPLEMENTATION" State="RESET" Timestamp="1594328537"/>
    <Generation Name="SIMULATION" State="RESET" Timestamp="1594328537"/>
    <Generation Name="HW_HANDOFF" State="RESET" Timestamp="1594328537"/>
    <FileCollection Name="SOURCES" Type="SOURCES">
      <File Name="ip\design_3_RISCV32I_EXBranch_Da_0_2\design_3_RISCV32I_EXBranch_Da_0_2.xci" Type="IP">
        <Instance HierarchyPath="RISCV32I_EXBranch_Da_0"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="ip\design_3_RV32I_ControlUnit_Ve_0_2\design_3_RV32I_ControlUnit_Ve_0_2.xci" Type="IP">
        <Instance HierarchyPath="RV32I_ControlUnit_Ve_0"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="ip\design_3_RV32I_EXBranch_Branc_0_2\design_3_RV32I_EXBranch_Branc_0_2.xci" Type="IP">
        <Instance HierarchyPath="RV32I_EXBranch_Branc_0"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="ip\design_3_RV32I_HazardUnit_Ver_0_2\design_3_RV32I_HazardUnit_Ver_0_2.xci" Type="IP">
        <Instance HierarchyPath="RV32I_HazardUnit_Ver_0"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="ip\design_3_RV32_CSR_Verilog_RTL_0_2\design_3_RV32_CSR_Verilog_RTL_0_2.xci" Type="IP">
        <Instance HierarchyPath="RV32_CSR_Verilog_RTL_0"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
      <File Name="ip\design_3_RV32_Local_Interrupt_0_2\design_3_RV32_Local_Interrupt_0_2.xci" Type="IP">
        <Instance HierarchyPath="RV32_Local_Interrupt_0"/>
        <Properties IsEditable="false" IsVisible="true" Timestamp="0" IsTrackable="true" IsStatusTracked="true"/>
        <Library Name="xil_defaultlib"/>
        <UsedIn Val="SYNTHESIS"/>
        <UsedIn Val="IMPLEMENTATION"/>
        <UsedIn Val="SIMULATION"/>
      </File>
    </FileCollection>
  </CompositeFile>
</Root>
