// Seed: 1693529244
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
macromodule module_1 (
    input uwire id_0,
    input uwire id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri id_4,
    input supply1 id_5
    , id_15,
    output wand id_6,
    input wire id_7,
    input tri1 id_8,
    input wor id_9
    , id_16,
    input wire id_10,
    output wire id_11,
    input uwire id_12,
    input supply1 id_13
);
  tri1 id_17;
  assign id_15 = id_8;
  wire id_18;
  assign id_17 = id_5;
  module_0(
      id_18, id_18, id_18, id_18, id_18, id_18, id_18, id_18, id_18, id_18, id_18
  );
endmodule
