#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x564fdc54c500 .scope module, "risc_test" "risc_test" 2 1;
 .timescale 0 0;
P_0x564fdc575730 .param/l "ADD" 1 2 29, C4<010>;
P_0x564fdc575770 .param/l "AND" 1 2 29, C4<011>;
P_0x564fdc5757b0 .param/l "HLT" 1 2 29, C4<000>;
P_0x564fdc5757f0 .param/l "JMP" 1 2 29, C4<111>;
P_0x564fdc575830 .param/l "LDA" 1 2 29, C4<101>;
P_0x564fdc575870 .param/l "SKZ" 1 2 29, C4<001>;
P_0x564fdc5758b0 .param/l "STO" 1 2 29, C4<110>;
P_0x564fdc5758f0 .param/l "XOR" 1 2 29, C4<100>;
v0x564fdc5ca350_0 .var "clk", 0 0;
v0x564fdc5ca3f0_0 .net "halt", 0 0, v0x564fdc5c4c60_0;  1 drivers
v0x564fdc5ca500_0 .var "rst", 0 0;
v0x564fdc5ca5a0_0 .var "test", 7 0;
S_0x564fdc560db0 .scope begin, "TESTS" "TESTS" 2 146, 2 146 0, S_0x564fdc54c500;
 .timescale 0 0;
v0x564fdc594680_0 .var/i "clocks", 31 0;
v0x564fdc596910_0 .var "testfile", 1 96;
S_0x564fdc5c2010 .scope task, "clock" "clock" 2 9, 2 9 0, S_0x564fdc54c500;
 .timescale 0 0;
v0x564fdc593f70_0 .var/i "number", 31 0;
TD_risc_test.clock ;
    %load/vec4 v0x564fdc593f70_0;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5ca350_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdc5ca350_0, 0, 1;
    %delay 1, 0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
S_0x564fdc5c2250 .scope task, "expect" "expect" 2 20, 2 20 0, S_0x564fdc54c500;
 .timescale 0 0;
v0x564fdc592400_0 .var "exp_halt", 0 0;
TD_risc_test.expect ;
    %load/vec4 v0x564fdc5ca3f0_0;
    %load/vec4 v0x564fdc592400_0;
    %cmp/ne;
    %jmp/0xz  T_1.2, 6;
    %vpi_call 2 22 "$display", "TEST FAILED" {0 0 0};
    %vpi_call 2 23 "$display", "time=%0d: halt is %b and should be %b", $time, v0x564fdc5ca3f0_0, v0x564fdc592400_0 {0 0 0};
    %vpi_call 2 25 "$finish" {0 0 0};
T_1.2 ;
    %end;
S_0x564fdc5c2450 .scope task, "reset" "reset" 2 13, 2 13 0, S_0x564fdc54c500;
 .timescale 0 0;
TD_risc_test.reset ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdc5ca500_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564fdc593f70_0, 0, 32;
    %fork TD_risc_test.clock, S_0x564fdc5c2010;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5ca500_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564fdc593f70_0, 0, 32;
    %fork TD_risc_test.clock, S_0x564fdc5c2010;
    %join;
    %end;
S_0x564fdc5c2630 .scope module, "risc_inst" "risc" 2 7, 3 1 0, S_0x564fdc54c500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "halt";
P_0x564fdc5a6850 .param/l "AWIDTH" 1 3 8, +C4<00000000000000000000000000000101>;
P_0x564fdc5a6890 .param/l "DWIDTH" 1 3 8, +C4<00000000000000000000000000001000>;
v0x564fdc5c8f30_0 .net "acc_out", 7 0, v0x564fdc5c8450_0;  1 drivers
v0x564fdc5c9060_0 .net "addr", 4 0, v0x564fdc5c2cf0_0;  1 drivers
v0x564fdc5c9170_0 .net "alu_out", 7 0, v0x564fdc5c3970_0;  1 drivers
v0x564fdc5c9210_0 .net "clk", 0 0, v0x564fdc5ca350_0;  1 drivers
RS_0x7c944b57b2e8 .resolv tri, L_0x564fdc5ca870, L_0x564fdc5caaf0;
v0x564fdc5c92b0_0 .net8 "data", 7 0, RS_0x7c944b57b2e8;  2 drivers
v0x564fdc5c9450_0 .net "data_e", 0 0, v0x564fdc5c4ba0_0;  1 drivers
v0x564fdc5c94f0_0 .net "halt", 0 0, v0x564fdc5c4c60_0;  alias, 1 drivers
v0x564fdc5c9590_0 .net "inc_pc", 0 0, v0x564fdc5c4d20_0;  1 drivers
v0x564fdc5c9680_0 .net "ir_addr", 4 0, L_0x564fdc5caa00;  1 drivers
v0x564fdc5c97b0_0 .net "ld_ac", 0 0, v0x564fdc5c4de0_0;  1 drivers
v0x564fdc5c98a0_0 .net "ld_ir", 0 0, v0x564fdc5c4ea0_0;  1 drivers
v0x564fdc5c9990_0 .net "ld_pc", 0 0, v0x564fdc5c4f60_0;  1 drivers
v0x564fdc5c9a80_0 .net "opcode", 2 0, L_0x564fdc5ca960;  1 drivers
v0x564fdc5c9b90_0 .net "pc_addr", 4 0, v0x564fdc5c6610_0;  1 drivers
v0x564fdc5c9ca0_0 .net "phase", 2 0, v0x564fdc5c5b30_0;  1 drivers
v0x564fdc5c9db0_0 .net "rd", 0 0, v0x564fdc5c51a0_0;  1 drivers
v0x564fdc5c9ea0_0 .net "rst", 0 0, v0x564fdc5ca500_0;  1 drivers
v0x564fdc5ca050_0 .net "sel", 0 0, v0x564fdc5c5260_0;  1 drivers
v0x564fdc5ca0f0_0 .net "wr", 0 0, v0x564fdc5c5330_0;  1 drivers
v0x564fdc5ca1e0_0 .net "zero", 0 0, v0x564fdc5c3890_0;  1 drivers
L_0x564fdc5ca640 .reduce/nor v0x564fdc5c4c60_0;
L_0x564fdc5ca960 .part v0x564fdc5c8c50_0, 5, 3;
L_0x564fdc5caa00 .part v0x564fdc5c8c50_0, 0, 5;
S_0x564fdc5c2970 .scope module, "address_mux" "multiplexor" 3 86, 4 2 0, S_0x564fdc5c2630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "in0";
    .port_info 2 /INPUT 5 "in1";
    .port_info 3 /OUTPUT 5 "mux_out";
P_0x564fdc5c2b70 .param/l "WIDTH" 0 4 4, +C4<00000000000000000000000000000101>;
v0x564fdc596ca0_0 .net "in0", 4 0, L_0x564fdc5caa00;  alias, 1 drivers
v0x564fdc5935a0_0 .net "in1", 4 0, v0x564fdc5c6610_0;  alias, 1 drivers
v0x564fdc5c2cf0_0 .var "mux_out", 4 0;
v0x564fdc5c2db0_0 .net "sel", 0 0, v0x564fdc5c5260_0;  alias, 1 drivers
E_0x564fdc549940 .event edge, v0x564fdc5c2db0_0, v0x564fdc5935a0_0, v0x564fdc596ca0_0;
S_0x564fdc5c2f20 .scope module, "alu_inst" "alu" 3 144, 5 1 0, S_0x564fdc5c2630;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /INPUT 8 "in_a";
    .port_info 2 /INPUT 8 "in_b";
    .port_info 3 /OUTPUT 1 "a_is_zero";
    .port_info 4 /OUTPUT 8 "alu_out";
P_0x564fdc5c3120 .param/l "ADD" 1 5 13, +C4<00000000000000000000000000000010>;
P_0x564fdc5c3160 .param/l "AND" 1 5 13, +C4<00000000000000000000000000000011>;
P_0x564fdc5c31a0 .param/l "PASS0" 1 5 13, +C4<00000000000000000000000000000000>;
P_0x564fdc5c31e0 .param/l "PASS1" 1 5 13, +C4<00000000000000000000000000000001>;
P_0x564fdc5c3220 .param/l "PASS6" 1 5 13, +C4<00000000000000000000000000000110>;
P_0x564fdc5c3260 .param/l "PASS7" 1 5 13, +C4<00000000000000000000000000000111>;
P_0x564fdc5c32a0 .param/l "PASSB" 1 5 13, +C4<00000000000000000000000000000101>;
P_0x564fdc5c32e0 .param/l "WIDTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_0x564fdc5c3320 .param/l "XOR" 1 5 13, +C4<00000000000000000000000000000100>;
v0x564fdc5c3890_0 .var "a_is_zero", 0 0;
v0x564fdc5c3970_0 .var "alu_out", 7 0;
v0x564fdc5c3a50_0 .net "in_a", 7 0, v0x564fdc5c8450_0;  alias, 1 drivers
v0x564fdc5c3b40_0 .net8 "in_b", 7 0, RS_0x7c944b57b2e8;  alias, 2 drivers
v0x564fdc5c3c20_0 .net "opcode", 2 0, L_0x564fdc5ca960;  alias, 1 drivers
E_0x564fdc549e90 .event edge, v0x564fdc5c3a50_0, v0x564fdc5c3c20_0, v0x564fdc5c3b40_0;
S_0x564fdc5c3df0 .scope module, "controller_inst" "controller" 3 38, 6 1 0, S_0x564fdc5c2630;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /INPUT 3 "phase";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "sel";
    .port_info 4 /OUTPUT 1 "rd";
    .port_info 5 /OUTPUT 1 "ld_ir";
    .port_info 6 /OUTPUT 1 "inc_pc";
    .port_info 7 /OUTPUT 1 "halt";
    .port_info 8 /OUTPUT 1 "ld_pc";
    .port_info 9 /OUTPUT 1 "data_e";
    .port_info 10 /OUTPUT 1 "ld_ac";
    .port_info 11 /OUTPUT 1 "wr";
P_0x564fdc5c3fd0 .param/l "ADD" 1 6 17, +C4<00000000000000000000000000000010>;
P_0x564fdc5c4010 .param/l "AND" 1 6 17, +C4<00000000000000000000000000000011>;
P_0x564fdc5c4050 .param/l "HLT" 1 6 17, +C4<00000000000000000000000000000000>;
P_0x564fdc5c4090 .param/l "JMP" 1 6 17, +C4<00000000000000000000000000000111>;
P_0x564fdc5c40d0 .param/l "LDA" 1 6 17, +C4<00000000000000000000000000000101>;
P_0x564fdc5c4110 .param/l "SKZ" 1 6 17, +C4<00000000000000000000000000000001>;
P_0x564fdc5c4150 .param/l "STO" 1 6 17, +C4<00000000000000000000000000000110>;
P_0x564fdc5c4190 .param/l "XOR" 1 6 17, +C4<00000000000000000000000000000100>;
v0x564fdc5c4760_0 .var "A", 0 0;
v0x564fdc5c4840_0 .var "H", 0 0;
v0x564fdc5c4900_0 .var "J", 0 0;
v0x564fdc5c49d0_0 .var "S", 0 0;
v0x564fdc5c4a90_0 .var "Z", 0 0;
v0x564fdc5c4ba0_0 .var "data_e", 0 0;
v0x564fdc5c4c60_0 .var "halt", 0 0;
v0x564fdc5c4d20_0 .var "inc_pc", 0 0;
v0x564fdc5c4de0_0 .var "ld_ac", 0 0;
v0x564fdc5c4ea0_0 .var "ld_ir", 0 0;
v0x564fdc5c4f60_0 .var "ld_pc", 0 0;
v0x564fdc5c5020_0 .net "opcode", 2 0, L_0x564fdc5ca960;  alias, 1 drivers
v0x564fdc5c50e0_0 .net "phase", 2 0, v0x564fdc5c5b30_0;  alias, 1 drivers
v0x564fdc5c51a0_0 .var "rd", 0 0;
v0x564fdc5c5260_0 .var "sel", 0 0;
v0x564fdc5c5330_0 .var "wr", 0 0;
v0x564fdc5c53d0_0 .net "zero", 0 0, v0x564fdc5c3890_0;  alias, 1 drivers
E_0x564fdc549120/0 .event edge, v0x564fdc5c3c20_0, v0x564fdc5c3890_0, v0x564fdc5c50e0_0, v0x564fdc5c4840_0;
E_0x564fdc549120/1 .event edge, v0x564fdc5c4760_0, v0x564fdc5c4a90_0, v0x564fdc5c4900_0, v0x564fdc5c49d0_0;
E_0x564fdc549120 .event/or E_0x564fdc549120/0, E_0x564fdc549120/1;
S_0x564fdc5c5600 .scope module, "counter_clk" "counter" 3 21, 7 1 0, S_0x564fdc5c2630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "enab";
    .port_info 4 /INPUT 3 "cnt_in";
    .port_info 5 /OUTPUT 3 "cnt_out";
P_0x564fdc5c5790 .param/l "WIDTH" 0 7 3, +C4<00000000000000000000000000000011>;
v0x564fdc5c5970_0 .net "clk", 0 0, v0x564fdc5ca350_0;  alias, 1 drivers
L_0x7c944b532060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x564fdc5c5a50_0 .net "cnt_in", 2 0, L_0x7c944b532060;  1 drivers
v0x564fdc5c5b30_0 .var "cnt_out", 2 0;
v0x564fdc5c5c30_0 .var "cnt_tmp", 2 0;
v0x564fdc5c5cf0_0 .net "enab", 0 0, L_0x564fdc5ca640;  1 drivers
L_0x7c944b532018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564fdc5c5e00_0 .net "load", 0 0, L_0x7c944b532018;  1 drivers
v0x564fdc5c5ec0_0 .net "rst", 0 0, v0x564fdc5ca500_0;  alias, 1 drivers
E_0x564fdc548b90 .event posedge, v0x564fdc5c5970_0;
E_0x564fdc530a10/0 .event edge, v0x564fdc5c5ec0_0, v0x564fdc5c5e00_0, v0x564fdc5c5a50_0, v0x564fdc5c5cf0_0;
E_0x564fdc530a10/1 .event edge, v0x564fdc5c50e0_0;
E_0x564fdc530a10 .event/or E_0x564fdc530a10/0, E_0x564fdc530a10/1;
S_0x564fdc5c6080 .scope module, "counter_pc" "counter" 3 65, 7 1 0, S_0x564fdc5c2630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "enab";
    .port_info 4 /INPUT 5 "cnt_in";
    .port_info 5 /OUTPUT 5 "cnt_out";
P_0x564fdc5c62b0 .param/l "WIDTH" 0 7 3, +C4<00000000000000000000000000000101>;
v0x564fdc5c6480_0 .net "clk", 0 0, v0x564fdc5ca350_0;  alias, 1 drivers
v0x564fdc5c6540_0 .net "cnt_in", 4 0, L_0x564fdc5caa00;  alias, 1 drivers
v0x564fdc5c6610_0 .var "cnt_out", 4 0;
v0x564fdc5c6710_0 .var "cnt_tmp", 4 0;
v0x564fdc5c67b0_0 .net "enab", 0 0, v0x564fdc5c4d20_0;  alias, 1 drivers
v0x564fdc5c68a0_0 .net "load", 0 0, v0x564fdc5c4f60_0;  alias, 1 drivers
v0x564fdc5c6970_0 .net "rst", 0 0, v0x564fdc5ca500_0;  alias, 1 drivers
E_0x564fdc5c63f0/0 .event edge, v0x564fdc5c5ec0_0, v0x564fdc5c4f60_0, v0x564fdc596ca0_0, v0x564fdc5c4d20_0;
E_0x564fdc5c63f0/1 .event edge, v0x564fdc5935a0_0;
E_0x564fdc5c63f0 .event/or E_0x564fdc5c63f0/0, E_0x564fdc5c63f0/1;
S_0x564fdc5c6ae0 .scope module, "driver_inst" "driver" 3 180, 8 1 0, S_0x564fdc5c2630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data_en";
    .port_info 1 /INPUT 8 "data_in";
    .port_info 2 /OUTPUT 8 "data_out";
P_0x564fdc5c6cc0 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000001000>;
o0x7c944b57bca8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x564fdc5c6e00_0 name=_ivl_0
v0x564fdc5c6f00_0 .net "data_en", 0 0, v0x564fdc5c4ba0_0;  alias, 1 drivers
v0x564fdc5c6ff0_0 .net "data_in", 7 0, v0x564fdc5c3970_0;  alias, 1 drivers
v0x564fdc5c70f0_0 .net8 "data_out", 7 0, RS_0x7c944b57b2e8;  alias, 2 drivers
L_0x564fdc5caaf0 .functor MUXZ 8, o0x7c944b57bca8, v0x564fdc5c3970_0, v0x564fdc5c4ba0_0, C4<>;
S_0x564fdc5c71e0 .scope module, "memory_inst" "memory" 3 106, 9 2 0, S_0x564fdc5c2630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr";
    .port_info 2 /INPUT 1 "rd";
    .port_info 3 /INPUT 5 "addr";
    .port_info 4 /INOUT 8 "data";
P_0x564fdc597730 .param/l "AWIDTH" 0 9 4, +C4<00000000000000000000000000000101>;
P_0x564fdc597770 .param/l "DWIDTH" 0 9 5, +C4<00000000000000000000000000001000>;
v0x564fdc5c7600_0 .net *"_ivl_0", 7 0, L_0x564fdc5ca6e0;  1 drivers
v0x564fdc5c76e0_0 .net *"_ivl_2", 6 0, L_0x564fdc5ca780;  1 drivers
L_0x7c944b5320a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x564fdc5c77c0_0 .net *"_ivl_5", 1 0, L_0x7c944b5320a8;  1 drivers
o0x7c944b57bdf8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x564fdc5c78b0_0 name=_ivl_6
v0x564fdc5c7990_0 .net "addr", 4 0, v0x564fdc5c2cf0_0;  alias, 1 drivers
v0x564fdc5c7aa0 .array "array", 31 0, 7 0;
v0x564fdc5c7b40_0 .net "clk", 0 0, v0x564fdc5ca350_0;  alias, 1 drivers
v0x564fdc5c7c30_0 .net8 "data", 7 0, RS_0x7c944b57b2e8;  alias, 2 drivers
v0x564fdc5c7d40_0 .net "rd", 0 0, v0x564fdc5c51a0_0;  alias, 1 drivers
v0x564fdc5c7de0_0 .net "wr", 0 0, v0x564fdc5c5330_0;  alias, 1 drivers
L_0x564fdc5ca6e0 .array/port v0x564fdc5c7aa0, L_0x564fdc5ca780;
L_0x564fdc5ca780 .concat [ 5 2 0 0], v0x564fdc5c2cf0_0, L_0x7c944b5320a8;
L_0x564fdc5ca870 .functor MUXZ 8, o0x7c944b57bdf8, L_0x564fdc5ca6e0, v0x564fdc5c51a0_0, C4<>;
S_0x564fdc5c7f10 .scope module, "register_ac" "register" 3 162, 10 1 0, S_0x564fdc5c2630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x564fdc5c80a0 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x564fdc5c8280_0 .net "clk", 0 0, v0x564fdc5ca350_0;  alias, 1 drivers
v0x564fdc5c8340_0 .net "data_in", 7 0, v0x564fdc5c3970_0;  alias, 1 drivers
v0x564fdc5c8450_0 .var "data_out", 7 0;
v0x564fdc5c8520_0 .net "load", 0 0, v0x564fdc5c4de0_0;  alias, 1 drivers
v0x564fdc5c85f0_0 .net "rst", 0 0, v0x564fdc5ca500_0;  alias, 1 drivers
S_0x564fdc5c8790 .scope module, "register_ir" "register" 3 124, 10 1 0, S_0x564fdc5c2630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x564fdc5c6260 .param/l "WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x564fdc5c8ad0_0 .net "clk", 0 0, v0x564fdc5ca350_0;  alias, 1 drivers
v0x564fdc5c8b90_0 .net8 "data_in", 7 0, RS_0x7c944b57b2e8;  alias, 2 drivers
v0x564fdc5c8c50_0 .var "data_out", 7 0;
v0x564fdc5c8d40_0 .net "load", 0 0, v0x564fdc5c4ea0_0;  alias, 1 drivers
v0x564fdc5c8e10_0 .net "rst", 0 0, v0x564fdc5ca500_0;  alias, 1 drivers
    .scope S_0x564fdc5c5600;
T_3 ;
    %wait E_0x564fdc530a10;
    %load/vec4 v0x564fdc5c5ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564fdc5c5c30_0, 0, 3;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x564fdc5c5e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x564fdc5c5a50_0;
    %store/vec4 v0x564fdc5c5c30_0, 0, 3;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x564fdc5c5cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x564fdc5c5b30_0;
    %addi 1, 0, 3;
    %store/vec4 v0x564fdc5c5c30_0, 0, 3;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x564fdc5c5b30_0;
    %store/vec4 v0x564fdc5c5c30_0, 0, 3;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x564fdc5c5600;
T_4 ;
    %wait E_0x564fdc548b90;
    %load/vec4 v0x564fdc5c5c30_0;
    %assign/vec4 v0x564fdc5c5b30_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x564fdc5c3df0;
T_5 ;
    %wait E_0x564fdc549120;
    %load/vec4 v0x564fdc5c5020_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x564fdc5c4840_0, 0, 1;
    %load/vec4 v0x564fdc5c5020_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564fdc5c5020_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x564fdc5c5020_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x564fdc5c5020_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x564fdc5c4760_0, 0, 1;
    %load/vec4 v0x564fdc5c5020_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x564fdc5c53d0_0;
    %and;
    %store/vec4 v0x564fdc5c4a90_0, 0, 1;
    %load/vec4 v0x564fdc5c5020_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x564fdc5c4900_0, 0, 1;
    %load/vec4 v0x564fdc5c5020_0;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x564fdc5c49d0_0, 0, 1;
    %load/vec4 v0x564fdc5c50e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdc5c5260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c51a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c5330_0, 0, 1;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdc5c5260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdc5c51a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c5330_0, 0, 1;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdc5c5260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdc5c51a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdc5c4ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c5330_0, 0, 1;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdc5c5260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdc5c51a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdc5c4ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c5330_0, 0, 1;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c5260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c51a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdc5c4d20_0, 0, 1;
    %load/vec4 v0x564fdc5c4840_0;
    %store/vec4 v0x564fdc5c4c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c5330_0, 0, 1;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c5260_0, 0, 1;
    %load/vec4 v0x564fdc5c4760_0;
    %store/vec4 v0x564fdc5c51a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c5330_0, 0, 1;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c5260_0, 0, 1;
    %load/vec4 v0x564fdc5c4760_0;
    %store/vec4 v0x564fdc5c51a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4ea0_0, 0, 1;
    %load/vec4 v0x564fdc5c4a90_0;
    %store/vec4 v0x564fdc5c4d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4c60_0, 0, 1;
    %load/vec4 v0x564fdc5c4900_0;
    %store/vec4 v0x564fdc5c4f60_0, 0, 1;
    %load/vec4 v0x564fdc5c49d0_0;
    %store/vec4 v0x564fdc5c4ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c5330_0, 0, 1;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c5260_0, 0, 1;
    %load/vec4 v0x564fdc5c4760_0;
    %store/vec4 v0x564fdc5c51a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc5c4c60_0, 0, 1;
    %load/vec4 v0x564fdc5c4900_0;
    %store/vec4 v0x564fdc5c4f60_0, 0, 1;
    %load/vec4 v0x564fdc5c49d0_0;
    %store/vec4 v0x564fdc5c4ba0_0, 0, 1;
    %load/vec4 v0x564fdc5c4760_0;
    %store/vec4 v0x564fdc5c4de0_0, 0, 1;
    %load/vec4 v0x564fdc5c49d0_0;
    %store/vec4 v0x564fdc5c5330_0, 0, 1;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x564fdc5c6080;
T_6 ;
    %wait E_0x564fdc5c63f0;
    %load/vec4 v0x564fdc5c6970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x564fdc5c6710_0, 0, 5;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x564fdc5c68a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x564fdc5c6540_0;
    %store/vec4 v0x564fdc5c6710_0, 0, 5;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x564fdc5c67b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x564fdc5c6610_0;
    %addi 1, 0, 5;
    %store/vec4 v0x564fdc5c6710_0, 0, 5;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x564fdc5c6610_0;
    %store/vec4 v0x564fdc5c6710_0, 0, 5;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x564fdc5c6080;
T_7 ;
    %wait E_0x564fdc548b90;
    %load/vec4 v0x564fdc5c6710_0;
    %assign/vec4 v0x564fdc5c6610_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x564fdc5c2970;
T_8 ;
    %wait E_0x564fdc549940;
    %load/vec4 v0x564fdc5c2db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x564fdc5935a0_0;
    %store/vec4 v0x564fdc5c2cf0_0, 0, 5;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x564fdc596ca0_0;
    %store/vec4 v0x564fdc5c2cf0_0, 0, 5;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x564fdc5c71e0;
T_9 ;
    %wait E_0x564fdc548b90;
    %load/vec4 v0x564fdc5c7de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x564fdc5c7c30_0;
    %load/vec4 v0x564fdc5c7990_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x564fdc5c8790;
T_10 ;
    %wait E_0x564fdc548b90;
    %load/vec4 v0x564fdc5c8e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564fdc5c8c50_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x564fdc5c8d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x564fdc5c8b90_0;
    %assign/vec4 v0x564fdc5c8c50_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x564fdc5c8c50_0;
    %assign/vec4 v0x564fdc5c8c50_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x564fdc5c2f20;
T_11 ;
    %wait E_0x564fdc549e90;
    %load/vec4 v0x564fdc5c3a50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x564fdc5c3890_0, 0, 1;
    %load/vec4 v0x564fdc5c3c20_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x564fdc5c3a50_0;
    %load/vec4 v0x564fdc5c3b40_0;
    %add;
    %store/vec4 v0x564fdc5c3970_0, 0, 8;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x564fdc5c3c20_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x564fdc5c3a50_0;
    %load/vec4 v0x564fdc5c3b40_0;
    %and;
    %store/vec4 v0x564fdc5c3970_0, 0, 8;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x564fdc5c3c20_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x564fdc5c3a50_0;
    %load/vec4 v0x564fdc5c3b40_0;
    %xor;
    %store/vec4 v0x564fdc5c3970_0, 0, 8;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x564fdc5c3c20_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v0x564fdc5c3b40_0;
    %store/vec4 v0x564fdc5c3970_0, 0, 8;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x564fdc5c3a50_0;
    %store/vec4 v0x564fdc5c3970_0, 0, 8;
T_11.7 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x564fdc5c7f10;
T_12 ;
    %wait E_0x564fdc548b90;
    %load/vec4 v0x564fdc5c85f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564fdc5c8450_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x564fdc5c8520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x564fdc5c8340_0;
    %assign/vec4 v0x564fdc5c8450_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x564fdc5c8450_0;
    %assign/vec4 v0x564fdc5c8450_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x564fdc54c500;
T_13 ;
    %vpi_call 2 35 "$display", "Testing reset" {0 0 0};
    %pushi/vec4 31, 31, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %fork TD_risc_test.reset, S_0x564fdc5c2450;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc592400_0, 0, 1;
    %fork TD_risc_test.expect, S_0x564fdc5c2250;
    %join;
    %vpi_call 2 40 "$display", "Testing HLT instruction" {0 0 0};
    %pushi/vec4 31, 31, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %fork TD_risc_test.reset, S_0x564fdc5c2450;
    %join;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x564fdc593f70_0, 0, 32;
    %fork TD_risc_test.clock, S_0x564fdc5c2010;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc592400_0, 0, 1;
    %fork TD_risc_test.expect, S_0x564fdc5c2250;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564fdc593f70_0, 0, 32;
    %fork TD_risc_test.clock, S_0x564fdc5c2010;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdc592400_0, 0, 1;
    %fork TD_risc_test.expect, S_0x564fdc5c2250;
    %join;
    %vpi_call 2 49 "$display", "Testing JMP instruction" {0 0 0};
    %pushi/vec4 226, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 226, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 31, 31, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %fork TD_risc_test.reset, S_0x564fdc5c2450;
    %join;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x564fdc593f70_0, 0, 32;
    %fork TD_risc_test.clock, S_0x564fdc5c2010;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc592400_0, 0, 1;
    %fork TD_risc_test.expect, S_0x564fdc5c2250;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564fdc593f70_0, 0, 32;
    %fork TD_risc_test.clock, S_0x564fdc5c2010;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdc592400_0, 0, 1;
    %fork TD_risc_test.expect, S_0x564fdc5c2250;
    %join;
    %vpi_call 2 67 "$display", "Testing SKZ instruction" {0 0 0};
    %pushi/vec4 63, 31, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 226, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 31, 31, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %fork TD_risc_test.reset, S_0x564fdc5c2450;
    %join;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x564fdc593f70_0, 0, 32;
    %fork TD_risc_test.clock, S_0x564fdc5c2010;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc592400_0, 0, 1;
    %fork TD_risc_test.expect, S_0x564fdc5c2250;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564fdc593f70_0, 0, 32;
    %fork TD_risc_test.clock, S_0x564fdc5c2010;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdc592400_0, 0, 1;
    %fork TD_risc_test.expect, S_0x564fdc5c2250;
    %join;
    %vpi_call 2 74 "$display", "Testing LDA instruction" {0 0 0};
    %pushi/vec4 165, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 63, 31, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 31, 31, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 228, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 31, 31, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %fork TD_risc_test.reset, S_0x564fdc5c2450;
    %join;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v0x564fdc593f70_0, 0, 32;
    %fork TD_risc_test.clock, S_0x564fdc5c2010;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc592400_0, 0, 1;
    %fork TD_risc_test.expect, S_0x564fdc5c2250;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564fdc593f70_0, 0, 32;
    %fork TD_risc_test.clock, S_0x564fdc5c2010;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdc592400_0, 0, 1;
    %fork TD_risc_test.expect, S_0x564fdc5c2250;
    %join;
    %vpi_call 2 84 "$display", "Testing STO instruction" {0 0 0};
    %pushi/vec4 167, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 200, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 168, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 63, 31, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 31, 31, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 230, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 31, 31, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %fork TD_risc_test.reset, S_0x564fdc5c2450;
    %join;
    %pushi/vec4 34, 0, 32;
    %store/vec4 v0x564fdc593f70_0, 0, 32;
    %fork TD_risc_test.clock, S_0x564fdc5c2010;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc592400_0, 0, 1;
    %fork TD_risc_test.expect, S_0x564fdc5c2250;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564fdc593f70_0, 0, 32;
    %fork TD_risc_test.clock, S_0x564fdc5c2010;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdc592400_0, 0, 1;
    %fork TD_risc_test.expect, S_0x564fdc5c2250;
    %join;
    %vpi_call 2 97 "$display", "Testing AND instruction" {0 0 0};
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 107, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 63, 31, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 229, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 31, 31, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 108, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 63, 31, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 31, 31, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 233, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 31, 31, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 254, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %fork TD_risc_test.reset, S_0x564fdc5c2450;
    %join;
    %pushi/vec4 58, 0, 32;
    %store/vec4 v0x564fdc593f70_0, 0, 32;
    %fork TD_risc_test.clock, S_0x564fdc5c2010;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc592400_0, 0, 1;
    %fork TD_risc_test.expect, S_0x564fdc5c2250;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564fdc593f70_0, 0, 32;
    %fork TD_risc_test.clock, S_0x564fdc5c2010;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdc592400_0, 0, 1;
    %fork TD_risc_test.expect, S_0x564fdc5c2250;
    %join;
    %vpi_call 2 114 "$display", "Testing XOR instruction" {0 0 0};
    %pushi/vec4 170, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 139, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 63, 31, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 229, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 31, 31, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 140, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 63, 31, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 31, 31, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 233, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 31, 31, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 85, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 84, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %fork TD_risc_test.reset, S_0x564fdc5c2450;
    %join;
    %pushi/vec4 58, 0, 32;
    %store/vec4 v0x564fdc593f70_0, 0, 32;
    %fork TD_risc_test.clock, S_0x564fdc5c2010;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc592400_0, 0, 1;
    %fork TD_risc_test.expect, S_0x564fdc5c2250;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564fdc593f70_0, 0, 32;
    %fork TD_risc_test.clock, S_0x564fdc5c2010;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdc592400_0, 0, 1;
    %fork TD_risc_test.expect, S_0x564fdc5c2250;
    %join;
    %vpi_call 2 131 "$display", "Testing ADD instruction" {0 0 0};
    %pushi/vec4 169, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 75, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 63, 31, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 31, 31, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 75, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 63, 31, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 31, 31, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 233, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 31, 31, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x564fdc5c7aa0, 4, 0;
    %fork TD_risc_test.reset, S_0x564fdc5c2450;
    %join;
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x564fdc593f70_0, 0, 32;
    %fork TD_risc_test.clock, S_0x564fdc5c2010;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc592400_0, 0, 1;
    %fork TD_risc_test.expect, S_0x564fdc5c2250;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564fdc593f70_0, 0, 32;
    %fork TD_risc_test.clock, S_0x564fdc5c2010;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdc592400_0, 0, 1;
    %fork TD_risc_test.expect, S_0x564fdc5c2250;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x564fdc5ca5a0_0, 0, 8;
T_13.0 ;
    %load/vec4 v0x564fdc5ca5a0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_13.1, 5;
    %fork t_1, S_0x564fdc560db0;
    %jmp t_0;
    .scope S_0x564fdc560db0;
t_1 ;
    %pushi/vec4 1129338228, 0, 32; draw_string_vec4
    %pushi/vec4 6648692, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 48, 0, 8;
    %load/vec4 v0x564fdc5ca5a0_0;
    %add;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 779384948, 0, 32; draw_string_vec4
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x564fdc596910_0, 0, 96;
    %vpi_call 2 150 "$readmemb", v0x564fdc596910_0, v0x564fdc5c7aa0 {0 0 0};
    %vpi_call 2 151 "$display", "Doing test %s", v0x564fdc596910_0 {0 0 0};
    %load/vec4 v0x564fdc5ca5a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %jmp T_13.5;
T_13.2 ;
    %pushi/vec4 138, 0, 32;
    %store/vec4 v0x564fdc594680_0, 0, 32;
    %jmp T_13.5;
T_13.3 ;
    %pushi/vec4 106, 0, 32;
    %store/vec4 v0x564fdc594680_0, 0, 32;
    %jmp T_13.5;
T_13.4 ;
    %pushi/vec4 938, 0, 32;
    %store/vec4 v0x564fdc594680_0, 0, 32;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %fork TD_risc_test.reset, S_0x564fdc5c2450;
    %join;
    %load/vec4 v0x564fdc594680_0;
    %store/vec4 v0x564fdc593f70_0, 0, 32;
    %fork TD_risc_test.clock, S_0x564fdc5c2010;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564fdc592400_0, 0, 1;
    %fork TD_risc_test.expect, S_0x564fdc5c2250;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x564fdc593f70_0, 0, 32;
    %fork TD_risc_test.clock, S_0x564fdc5c2010;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564fdc592400_0, 0, 1;
    %fork TD_risc_test.expect, S_0x564fdc5c2250;
    %join;
    %end;
    .scope S_0x564fdc54c500;
t_0 %join;
    %load/vec4 v0x564fdc5ca5a0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x564fdc5ca5a0_0, 0, 8;
    %jmp T_13.0;
T_13.1 ;
    %vpi_call 2 161 "$display", "TEST PASSED" {0 0 0};
    %vpi_call 2 162 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "./risc_test.v";
    "./risc.v";
    "../solutions/lab3-mux/multiplexor.v";
    "../solutions/lab5-alu/alu.v";
    "../solutions/lab6-ctrl/controller.v";
    "../solutions/lab9-cntr/counter.v";
    "../solutions/lab4-drvr/driver.v";
    "../solutions/lab8-mem/memory.v";
    "../solutions/lab7-reg/register.v";
