// Seed: 411932421
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wand id_5, id_6;
  assign id_3 = id_4 - 1;
  initial id_5 = 1;
  assign id_2 = id_5;
  assign module_1.id_0 = 0;
  tri1 id_7, id_8 = id_5, id_9;
  wire id_10;
  integer id_11;
  wire id_12;
  always id_11 <= "";
  assign id_9 = 1;
  wire id_13;
endmodule
module module_1 (
    input  wire  id_0,
    output tri0  id_1,
    inout  logic id_2,
    output logic id_3,
    id_9,
    inout  logic id_4,
    input  wand  id_5,
    output wor   id_6,
    output logic id_7
);
  tri0 id_10, id_11 = -1 << id_2.id_2;
  always begin : LABEL_0
    begin : LABEL_0
      begin : LABEL_0
        id_3 <= id_9[""-:""];
        #1 id_7 <= 1;
        id_4 = -1;
      end
      id_2 <= id_4;
      id_7 <= -1;
    end
    id_4 = $display((1));
  end
  tri0 id_12 = 1;
  assign id_10 = 1'b0 != +1;
  wire id_13;
  assign id_6 = id_5;
  always id_2 = -1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_13,
      id_12
  );
endmodule
