################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2023/03/30 17:03:34)
# requested at line 3 in /student/wswider/UEC2/.dvt/default.build


################ Verilog Auto-config Directives ################
+dvt_init

lab0_test/uec2_example_20230301_beta_v2/fpga/rtl/top_example_basys3.sv
lab0_test/uec2_example_20230301_beta_v2/rtl/and2.sv
lab0_test/uec2_example_20230301_beta_v2/rtl/top_example.sv
lab0_test/uec2_example_20230301_beta_v2/rtl/xor2.sv
lab0_test/uec2_example_20230301_beta_v2/sim/and2/and2_tb.sv
lab0_test/uec2_example_20230301_beta_v2/sim/top_example/top_example_tb.sv
lab1_vga/fpga/rtl/top_vga_basys3.sv
lab1_vga/rtl/top_vga.sv
lab1_vga/sim/common/tiff_writer.sv
lab1_vga/sim/top_fpga/top_fpga_tb.sv
lab1_vga/sim/top_vga/top_vga_tb.sv
lab2_rect/fpga/rtl/top_vga_basys3.sv
lab2_rect/rtl/top_vga.sv
lab2_rect/rtl/vga_if.sv
lab2_rect/sim/common/tiff_writer.sv
lab2_rect/sim/top_fpga/top_fpga_tb.sv
lab2_rect/sim/top_vga/top_vga_tb.sv
lab3_mouse/fpga/rtl/top_vga_basys3.sv
lab3_mouse/rtl/clk_wiz_0.v
lab3_mouse/rtl/clk_wiz_0_clk_wiz.v
lab3_mouse/rtl/top_vga.sv
lab3_mouse/rtl/vga_if.sv
lab3_mouse/sim/common/tiff_writer.sv
lab3_mouse/sim/top_fpga/top_fpga_tb.sv
lab3_mouse/sim/top_vga/top_vga_tb.sv
lab1_vga/rtl/vga_pkg.sv
lab2_rect/rtl/vga_pkg.sv
lab3_mouse/rtl/vga_pkg.sv
lab3_mouse/sim/vga_timing/vga_timing_tb.sv
lab3_mouse/rtl/vga_timing.sv
lab3_mouse/rtl/draw_rect.sv
lab3_mouse/rtl/draw_bg.sv
lab2_rect/sim/vga_timing/vga_timing_tb.sv
lab2_rect/rtl/vga_timing.sv
lab2_rect/rtl/draw_rect.sv
lab2_rect/rtl/draw_bg.sv
lab1_vga/sim/vga_timing/vga_timing_tb.sv
lab1_vga/rtl/vga_timing.sv
lab1_vga/rtl/draw_rect.sv
lab1_vga/rtl/draw_bg.sv
lab1_vga/sim/common/glbl.v
lab2_rect/sim/common/glbl.v
lab3_mouse/sim/common/glbl.v

################ No files found. ################
