--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml optohybrid_top.twx optohybrid_top.ncd -o optohybrid_top.twr
optohybrid_top.pcf

Design file:              optohybrid_top.ncd
Physical constraint file: optohybrid_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN2
  Clock network: fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN2
  Clock network: fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------
Slack: 18.148ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: fpga_clk_pll_inst/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN2
  Clock network: fpga_clk_pll_inst/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk40MHz = PERIOD TIMEGRP "clk40MHz" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk40MHz = PERIOD TIMEGRP "clk40MHz" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y52.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y54.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y57.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_s6_gtpwizard_v1_11_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk40MHz_0 = PERIOD TIMEGRP "clk40MHz_0" TS_fpga_clk / 
0.8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32993 paths analyzed, 15635 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.287ns.
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_2_inst/data_79 (SLICE_X103Y139.A5), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_2_inst/data_79 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.053ns (Levels of Logic = 2)
  Clock Path Skew:      -0.105ns (0.605 - 0.710)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_1 to link_tracking_1_inst/tracking_core_inst/track_2_inst/data_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y119.BQ    Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_1
    SLICE_X117Y108.C2    net (fanout=11)       1.997   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<1>
    SLICE_X117Y108.C     Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<178>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<110>21
    SLICE_X103Y139.A5    net (fanout=23)       6.084   link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<110>2
    SLICE_X103Y139.CLK   Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<82>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<79>1
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_79
    -------------------------------------------------  ---------------------------
    Total                                      9.053ns (0.972ns logic, 8.081ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_2_inst/data_79 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.949ns (Levels of Logic = 2)
  Clock Path Skew:      -0.105ns (0.605 - 0.710)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_2 to link_tracking_1_inst/tracking_core_inst/track_2_inst/data_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y119.CQ    Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_2
    SLICE_X117Y108.C3    net (fanout=11)       1.893   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<2>
    SLICE_X117Y108.C     Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<178>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<110>21
    SLICE_X103Y139.A5    net (fanout=23)       6.084   link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<110>2
    SLICE_X103Y139.CLK   Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<82>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<79>1
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_79
    -------------------------------------------------  ---------------------------
    Total                                      8.949ns (0.972ns logic, 7.977ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_3 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_2_inst/data_79 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.585ns (Levels of Logic = 2)
  Clock Path Skew:      -0.105ns (0.605 - 0.710)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_3 to link_tracking_1_inst/tracking_core_inst/track_2_inst/data_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y119.DQ    Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt_3
    SLICE_X117Y108.C1    net (fanout=11)       1.529   link_tracking_1_inst/tracking_core_inst/track_2_inst/data_cnt<3>
    SLICE_X117Y108.C     Tilo                  0.259   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<178>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<110>21
    SLICE_X103Y139.A5    net (fanout=23)       6.084   link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<110>2
    SLICE_X103Y139.CLK   Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_2_inst/data<82>
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/_n0259<79>1
                                                       link_tracking_1_inst/tracking_core_inst/track_2_inst/data_79
    -------------------------------------------------  ---------------------------
    Total                                      8.585ns (0.972ns logic, 7.613ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_5_inst/data_82 (SLICE_X96Y130.D1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt_1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_5_inst/data_82 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.689ns (Levels of Logic = 2)
  Clock Path Skew:      -0.162ns (0.698 - 0.860)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt_1 to link_tracking_1_inst/tracking_core_inst/track_5_inst/data_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y91.BQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt_1
    SLICE_X108Y101.C2    net (fanout=11)       1.920   link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt<1>
    SLICE_X108Y101.CMUX  Tilo                  0.261   link_tracking_1_inst/tracking_core_inst/track_5_inst/data<180>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/_n0259<114>21
    SLICE_X96Y130.D1     net (fanout=24)       5.776   link_tracking_1_inst/tracking_core_inst/track_5_inst/_n0259<114>2
    SLICE_X96Y130.CLK    Tas                   0.341   link_tracking_1_inst/tracking_core_inst/track_5_inst/data<82>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/_n0259<82>1
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_82
    -------------------------------------------------  ---------------------------
    Total                                      8.689ns (0.993ns logic, 7.696ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt_2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_5_inst/data_82 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.259ns (Levels of Logic = 2)
  Clock Path Skew:      -0.162ns (0.698 - 0.860)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt_2 to link_tracking_1_inst/tracking_core_inst/track_5_inst/data_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y91.CQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt_2
    SLICE_X108Y101.C1    net (fanout=11)       1.490   link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt<2>
    SLICE_X108Y101.CMUX  Tilo                  0.261   link_tracking_1_inst/tracking_core_inst/track_5_inst/data<180>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/_n0259<114>21
    SLICE_X96Y130.D1     net (fanout=24)       5.776   link_tracking_1_inst/tracking_core_inst/track_5_inst/_n0259<114>2
    SLICE_X96Y130.CLK    Tas                   0.341   link_tracking_1_inst/tracking_core_inst/track_5_inst/data<82>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/_n0259<82>1
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_82
    -------------------------------------------------  ---------------------------
    Total                                      8.259ns (0.993ns logic, 7.266ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt_3 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_5_inst/data_82 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.075ns (Levels of Logic = 2)
  Clock Path Skew:      -0.162ns (0.698 - 0.860)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt_3 to link_tracking_1_inst/tracking_core_inst/track_5_inst/data_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y91.DQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt_3
    SLICE_X108Y101.C5    net (fanout=11)       1.306   link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt<3>
    SLICE_X108Y101.CMUX  Tilo                  0.261   link_tracking_1_inst/tracking_core_inst/track_5_inst/data<180>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/_n0259<114>21
    SLICE_X96Y130.D1     net (fanout=24)       5.776   link_tracking_1_inst/tracking_core_inst/track_5_inst/_n0259<114>2
    SLICE_X96Y130.CLK    Tas                   0.341   link_tracking_1_inst/tracking_core_inst/track_5_inst/data<82>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/_n0259<82>1
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_82
    -------------------------------------------------  ---------------------------
    Total                                      8.075ns (0.993ns logic, 7.082ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_5_inst/data_83 (SLICE_X97Y130.A5), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt_1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_5_inst/data_83 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.414ns (Levels of Logic = 2)
  Clock Path Skew:      -0.162ns (0.698 - 0.860)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt_1 to link_tracking_1_inst/tracking_core_inst/track_5_inst/data_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y91.BQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt_1
    SLICE_X108Y101.C2    net (fanout=11)       1.920   link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt<1>
    SLICE_X108Y101.CMUX  Tilo                  0.261   link_tracking_1_inst/tracking_core_inst/track_5_inst/data<180>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/_n0259<114>21
    SLICE_X97Y130.A5     net (fanout=24)       5.520   link_tracking_1_inst/tracking_core_inst/track_5_inst/_n0259<114>2
    SLICE_X97Y130.CLK    Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_5_inst/data<86>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/_n0259<83>1
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_83
    -------------------------------------------------  ---------------------------
    Total                                      8.414ns (0.974ns logic, 7.440ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt_2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_5_inst/data_83 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.984ns (Levels of Logic = 2)
  Clock Path Skew:      -0.162ns (0.698 - 0.860)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt_2 to link_tracking_1_inst/tracking_core_inst/track_5_inst/data_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y91.CQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt_2
    SLICE_X108Y101.C1    net (fanout=11)       1.490   link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt<2>
    SLICE_X108Y101.CMUX  Tilo                  0.261   link_tracking_1_inst/tracking_core_inst/track_5_inst/data<180>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/_n0259<114>21
    SLICE_X97Y130.A5     net (fanout=24)       5.520   link_tracking_1_inst/tracking_core_inst/track_5_inst/_n0259<114>2
    SLICE_X97Y130.CLK    Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_5_inst/data<86>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/_n0259<83>1
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_83
    -------------------------------------------------  ---------------------------
    Total                                      7.984ns (0.974ns logic, 7.010ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt_3 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_5_inst/data_83 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.800ns (Levels of Logic = 2)
  Clock Path Skew:      -0.162ns (0.698 - 0.860)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt_3 to link_tracking_1_inst/tracking_core_inst/track_5_inst/data_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y91.DQ     Tcko                  0.391   link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt<3>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt_3
    SLICE_X108Y101.C5    net (fanout=11)       1.306   link_tracking_1_inst/tracking_core_inst/track_5_inst/data_cnt<3>
    SLICE_X108Y101.CMUX  Tilo                  0.261   link_tracking_1_inst/tracking_core_inst/track_5_inst/data<180>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/_n0259<114>21
    SLICE_X97Y130.A5     net (fanout=24)       5.520   link_tracking_1_inst/tracking_core_inst/track_5_inst/_n0259<114>2
    SLICE_X97Y130.CLK    Tas                   0.322   link_tracking_1_inst/tracking_core_inst/track_5_inst/data<86>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/_n0259<83>1
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_83
    -------------------------------------------------  ---------------------------
    Total                                      7.800ns (0.974ns logic, 6.826ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk40MHz_0 = PERIOD TIMEGRP "clk40MHz_0" TS_fpga_clk / 0.8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_116 (SLICE_X100Y113.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/state_0 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_116 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.313ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.045 - 0.042)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/state_0 to link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y114.CMUX  Tshcko                0.244   link_tracking_1_inst/tracking_core_inst/track_6_inst/_n0295_inv
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/state_0
    SLICE_X100Y113.CE    net (fanout=195)      0.173   link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/state_0
    SLICE_X100Y113.CLK   Tckce       (-Th)     0.104   link_tracking_1_inst/tracking_core_inst/fifo_din<116>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_116
    -------------------------------------------------  ---------------------------
    Total                                      0.313ns (0.140ns logic, 0.173ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_136 (SLICE_X82Y100.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/track_5_inst/data_136 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_136 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.371ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/track_5_inst/data_136 to link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_136
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y100.BQ     Tcko                  0.198   link_tracking_1_inst/tracking_core_inst/track_5_inst/data<138>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_136
    SLICE_X82Y100.A5     net (fanout=2)        0.052   link_tracking_1_inst/tracking_core_inst/track_5_inst/data<136>
    SLICE_X82Y100.CLK    Tah         (-Th)    -0.121   link_tracking_1_inst/tracking_core_inst/track_data<5><135>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data<136>_rt
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_136
    -------------------------------------------------  ---------------------------
    Total                                      0.371ns (0.319ns logic, 0.052ns route)
                                                       (86.0% logic, 14.0% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (SLICE_X74Y109.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 to link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y109.CQ     Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    SLICE_X74Y109.C5     net (fanout=1)        0.060   link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>
    SLICE_X74Y109.CLK    Tah         (-Th)    -0.121   link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>_rt
                                                       link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk40MHz_0 = PERIOD TIMEGRP "clk40MHz_0" TS_fpga_clk / 0.8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y52.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y54.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_buffer_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y57.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_fpga_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fpga_clk                    |     20.000ns|      5.000ns|      7.430ns|            0|            0|            0|        32993|
| TS_clk40MHz_0                 |     25.000ns|      9.287ns|          N/A|            0|            0|        32993|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |    9.287|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 32993 paths, 0 nets, and 15172 connections

Design statistics:
   Minimum period:   9.287ns{1}   (Maximum frequency: 107.677MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 10 10:53:22 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 384 MB



