Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Dec 15 00:56:02 2025
| Host         : Unlucky running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    62 |
|    Minimum number of control sets                        |    62 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   196 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    62 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |    39 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4035 |         1305 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             125 |           54 |
| Yes          | No                    | No                     |            2221 |         1073 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             415 |          236 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                       Enable Signal                                       |                                         Set/Reset Signal                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter4                           | bd_0_i/hls_inst/inst/compute_decoder_U0/p_ZL2W2_7_4_U/q0[7]_i_1__57_n_0                         |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter4                           | bd_0_i/hls_inst/inst/compute_decoder_U0/p_ZL2W2_7_4_U/q0[5]_i_1__54_n_0                         |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter2                           | bd_0_i/hls_inst/inst/compute_decoder_U0/p_ZL2W2_7_2_U/q0[5]_i_1__46_n_0                         |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter3                           | bd_0_i/hls_inst/inst/compute_decoder_U0/p_ZL2W2_3_3_U/q0[0]_i_1__71_n_0                         |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_11_U/E[0]                               | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_6_U/q0[3]_i_1__84_n_0                         |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_11_U/E[0]                               | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_5_4_U/q0[2]_i_1__74_n_0                         |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter14                          | bd_0_i/hls_inst/inst/compute_decoder_U0/p_ZL2W2_7_14_U/zext_ln94_reg_7709_pp0_iter13_reg_reg[1] |                2 |              2 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter3                           | bd_0_i/hls_inst/inst/compute_decoder_U0/p_ZL2W2_1_3_U/ap_enable_reg_pp0_iter3_reg               |                2 |              2 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_11_U/E[0]                               | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_2_14_U/ap_enable_reg_pp0_iter1_reg              |                2 |              2 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/E[0]                               | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_2_10_U/ap_enable_reg_pp0_iter0_reg              |                3 |              3 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/E[0]                               | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_7_9_U/i1_fu_628_reg[4]                          |                3 |              4 |         1.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter3                           | bd_0_i/hls_inst/inst/compute_decoder_U0/p_ZL2W2_5_3_U/zext_ln94_reg_7709_pp0_iter2_reg_reg[1]   |                3 |              4 |         1.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_11_U/E[0]                               | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_14_U/ap_enable_reg_pp0_iter1_reg              |                6 |              6 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/E[0]                               | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_2_10_U/i1_fu_628_reg[3]_rep_0                   |                4 |              7 |         1.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/E[0]                               | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_7_9_U/ap_enable_reg_pp0_iter0_reg               |                6 |              7 |         1.17 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter1                           |                                                                                                 |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter10                          |                                                                                                 |                4 |              9 |         2.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/E[0]                               | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_1_0_U/ap_CS_fsm_reg[1]                          |               10 |             10 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_state7                                  |                                                                                                 |               10 |             10 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/E[0]                               | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_11_U/ap_CS_fsm_reg[1]                         |               10 |             11 |         1.10 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/E[0]                               | bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628[5]_i_1_n_0                                    |                6 |             12 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter13                          |                                                                                                 |                4 |             15 |         3.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter11                          |                                                                                                 |                4 |             15 |         3.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter12                          |                                                                                                 |                6 |             16 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter8                           |                                                                                                 |                6 |             16 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter6                           |                                                                                                 |                8 |             16 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter7                           |                                                                                                 |                5 |             16 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/E[0]                               | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_0_U/ap_CS_fsm_reg[1]                          |               17 |             17 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter15                          |                                                                                                 |                6 |             18 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/E[0]                               | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_2_7_U/ap_CS_fsm_reg[1]                          |               18 |             20 |         1.11 |
|  ap_clk      | bd_0_i/hls_inst/inst/hidden_layer_buf_U/compute_decoder_U0_ap_start                       |                                                                                                 |                7 |             21 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/E[0]                               | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/ap_CS_fsm_reg[1]                         |               18 |             22 |         1.22 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter5                           |                                                                                                 |                5 |             22 |         4.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/E[0]                               | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_7_U/ap_CS_fsm_reg[1]                          |               20 |             24 |         1.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter2                           |                                                                                                 |                7 |             24 |         3.43 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter9                           |                                                                                                 |               11 |             30 |         2.73 |
|  ap_clk      | bd_0_i/hls_inst/inst/hidden_layer_buf_10_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/push |                                                                                                 |                9 |             30 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/hidden_layer_buf_11_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/push |                                                                                                 |                7 |             30 |         4.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/hidden_layer_buf_12_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/push |                                                                                                 |                7 |             30 |         4.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/hidden_layer_buf_6_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/push  |                                                                                                 |                8 |             30 |         3.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/hidden_layer_buf_7_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/push  |                                                                                                 |                9 |             30 |         3.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/hidden_layer_buf_8_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/push  |                                                                                                 |                6 |             30 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/hidden_layer_buf_9_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/push  |                                                                                                 |                7 |             30 |         4.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/hidden_layer_buf_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/push    |                                                                                                 |                7 |             30 |         4.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/hidden_layer_buf_3_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/push  |                                                                                                 |                7 |             30 |         4.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/hidden_layer_buf_4_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/push  |                                                                                                 |                8 |             30 |         3.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/hidden_layer_buf_5_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/push  |                                                                                                 |                7 |             30 |         4.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/hidden_layer_buf_2_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/push  |                                                                                                 |                7 |             30 |         4.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/hidden_layer_buf_1_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/push  |                                                                                                 |                5 |             30 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/hidden_layer_buf_13_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/push |                                                                                                 |                6 |             30 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/hidden_layer_buf_14_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/push |                                                                                                 |                7 |             30 |         4.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/hidden_layer_buf_15_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/push |                                                                                                 |                6 |             30 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter14                          |                                                                                                 |               13 |             32 |         2.46 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter4                           |                                                                                                 |               12 |             35 |         2.92 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_decoder_U0/ap_enable_reg_pp0_iter3                           |                                                                                                 |               14 |             45 |         3.21 |
|  ap_clk      |                                                                                           | ap_rst                                                                                          |               54 |            125 |         2.31 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_11_U/E[0]                               |                                                                                                 |               58 |            139 |         2.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_encoder_U0/ap_enable_reg_pp0_iter4                           |                                                                                                 |              106 |            256 |         2.42 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_encoder_U0/ap_enable_reg_pp0_iter4                           | bd_0_i/hls_inst/inst/compute_encoder_U0/i1_fu_628[5]_i_1_n_0                                    |              100 |            256 |         2.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_12_U/E[0]                               |                                                                                                 |              152 |            272 |         1.79 |
|  ap_clk      | bd_0_i/hls_inst/inst/compute_encoder_U0/ap_CS_fsm_pp0_stage0                              |                                                                                                 |              520 |            725 |         1.39 |
|  ap_clk      |                                                                                           |                                                                                                 |             1305 |           4234 |         3.24 |
+--------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


