

================================================================
== Vivado HLS Report for 'Resid_StreamingDataW_4'
================================================================
* Date:           Tue Jul  7 16:27:45 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.375|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1155|  1155|  1155|  1155|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1153|  1153|         4|          2|          1|   576|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     96|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    132|
|Register         |        -|      -|     851|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     851|    228|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_9_fu_126_p2                     |     +    |      0|  0|  39|          32|           1|
    |t_7_fu_117_p2                     |     +    |      0|  0|  14|          10|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_111_p2                |   icmp   |      0|  0|  13|          10|          10|
    |tmp_s_fu_132_p2                   |   icmp   |      0|  0|  18|          32|           7|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage1_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  96|          90|          26|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_phi_mux_t_phi_fu_99_p4  |   9|          2|   10|         20|
    |eo_V_0_s_reg_83            |   9|          2|  252|        504|
    |eo_V_1_s_reg_71            |   9|          2|  252|        504|
    |i_fu_54                    |   9|          2|   32|         64|
    |in_V_V_blk_n               |   9|          2|    1|          2|
    |out_V_V_blk_n              |   9|          2|    1|          2|
    |out_V_V_din                |  15|          3|  256|        768|
    |real_start                 |   9|          2|    1|          2|
    |t_reg_95                   |   9|          2|   10|         20|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 132|         28|  818|       1895|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                       |    4|   0|    4|          0|
    |ap_done_reg                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |    1|   0|    1|          0|
    |eo_V_0_s_reg_83                 |  252|   0|  252|          0|
    |eo_V_1_s_reg_71                 |  252|   0|  252|          0|
    |exitcond_reg_200                |    1|   0|    1|          0|
    |exitcond_reg_200_pp0_iter1_reg  |    1|   0|    1|          0|
    |i_9_reg_209                     |   32|   0|   32|          0|
    |i_fu_54                         |   32|   0|   32|          0|
    |start_once_reg                  |    1|   0|    1|          0|
    |t_7_reg_204                     |   10|   0|   10|          0|
    |t_reg_95                        |   10|   0|   10|          0|
    |tmp_157_reg_224                 |  248|   0|  248|          0|
    |tmp_V_reg_219                   |    4|   0|    4|          0|
    |tmp_s_reg_215                   |    1|   0|    1|          0|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           |  851|   0|  851|          0|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Resid_StreamingDataW.4 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Resid_StreamingDataW.4 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Resid_StreamingDataW.4 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Resid_StreamingDataW.4 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Resid_StreamingDataW.4 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Resid_StreamingDataW.4 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Resid_StreamingDataW.4 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Resid_StreamingDataW.4 | return value |
|start_out       | out |    1| ap_ctrl_hs | Resid_StreamingDataW.4 | return value |
|start_write     | out |    1| ap_ctrl_hs | Resid_StreamingDataW.4 | return value |
|in_V_V_dout     |  in |    4|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |         in_V_V         |    pointer   |
|out_V_V_din     | out |  256|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
+----------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "store i32 0, i32* %i"   --->   Operation 10 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%eo_V_1_s = phi i252 [ 0, %0 ], [ %phitmp8_cast, %.loopexit ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 12 'phi' 'eo_V_1_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%eo_V_0_s = phi i252 [ 0, %0 ], [ %phitmp_cast, %.loopexit ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 13 'phi' 'eo_V_0_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%t = phi i10 [ 0, %0 ], [ %t_7, %.loopexit ]"   --->   Operation 14 'phi' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %t, -448" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 15 'icmp' 'exitcond' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.73ns)   --->   "%t_7 = add i10 %t, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 17 'add' 't_7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_load = load i32* %i" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:219]   --->   Operation 19 'load' 'i_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.55ns)   --->   "%i_9 = add i32 %i_load, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:219]   --->   Operation 20 'add' 'i_9' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 21 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %i_9, 64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:221]   --->   Operation 21 'icmp' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader.0, label %..loopexit_crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:221]   --->   Operation 22 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.76ns)   --->   "store i32 %i_9, i32* %i" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:219]   --->   Operation 23 'store' <Predicate = (!exitcond & !tmp_s)> <Delay = 1.76>
ST_3 : Operation 24 [1/1] (1.76ns)   --->   "store i32 0, i32* %i"   --->   Operation 24 'store' <Predicate = (!exitcond & tmp_s)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 25 [1/1] (2.18ns)   --->   "%tmp_V = call i4 @_ssdm_op_Read.ap_fifo.volatile.i4P(i4* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214]   --->   Operation 25 'read' 'tmp_V' <Predicate = (!exitcond)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%eo_0_V = call i256 @_ssdm_op_BitConcatenate.i256.i4.i252(i4 %tmp_V, i252 %eo_V_0_s)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:216]   --->   Operation 26 'bitconcatenate' 'eo_0_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %out_V_V, i256 %eo_0_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:226]   --->   Operation 27 'write' <Predicate = (tmp_s)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_157 = call i248 @_ssdm_op_PartSelect.i248.i252.i32.i32(i252 %eo_V_0_s, i32 4, i32 251)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 28 'partselect' 'tmp_157' <Predicate = (!exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str114)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:209]   --->   Operation 29 'specregionbegin' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:210]   --->   Operation 30 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (2.18ns)   --->   "%tmp_V_69 = call i4 @_ssdm_op_Read.ap_fifo.volatile.i4P(i4* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:214]   --->   Operation 31 'read' 'tmp_V_69' <Predicate = (!exitcond)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%eo_1_V = call i256 @_ssdm_op_BitConcatenate.i256.i4.i252(i4 %tmp_V_69, i252 %eo_V_1_s)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:216]   --->   Operation 32 'bitconcatenate' 'eo_1_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "br label %.loopexit" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:221]   --->   Operation 33 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %out_V_V, i256 %eo_1_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:226]   --->   Operation 34 'write' <Predicate = (tmp_s)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 35 'br' <Predicate = (tmp_s)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%empty_1223 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str114, i32 %tmp)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:229]   --->   Operation 36 'specregionend' 'empty_1223' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%phitmp_cast = call i252 @_ssdm_op_BitConcatenate.i252.i4.i248(i4 %tmp_V, i248 %tmp_157)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 37 'bitconcatenate' 'phitmp_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_158 = call i248 @_ssdm_op_PartSelect.i248.i252.i32.i32(i252 %eo_V_1_s, i32 4, i32 251)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 38 'partselect' 'tmp_158' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%phitmp8_cast = call i252 @_ssdm_op_BitConcatenate.i252.i4.i248(i4 %tmp_V_69, i248 %tmp_158)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 39 'bitconcatenate' 'phitmp8_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "br label %1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:208]   --->   Operation 40 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "ret void" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/streamtools.h:231]   --->   Operation 41 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i            (alloca           ) [ 0111110]
StgValue_8   (specinterface    ) [ 0000000]
StgValue_9   (specinterface    ) [ 0000000]
StgValue_10  (store            ) [ 0000000]
StgValue_11  (br               ) [ 0111110]
eo_V_1_s     (phi              ) [ 0011110]
eo_V_0_s     (phi              ) [ 0011100]
t            (phi              ) [ 0010000]
exitcond     (icmp             ) [ 0011110]
empty        (speclooptripcount) [ 0000000]
t_7          (add              ) [ 0111110]
StgValue_18  (br               ) [ 0000000]
i_load       (load             ) [ 0000000]
i_9          (add              ) [ 0001000]
tmp_s        (icmp             ) [ 0011110]
StgValue_22  (br               ) [ 0000000]
StgValue_23  (store            ) [ 0000000]
StgValue_24  (store            ) [ 0000000]
tmp_V        (read             ) [ 0001010]
eo_0_V       (bitconcatenate   ) [ 0000000]
StgValue_27  (write            ) [ 0000000]
tmp_157      (partselect       ) [ 0001010]
tmp          (specregionbegin  ) [ 0000000]
StgValue_30  (specpipeline     ) [ 0000000]
tmp_V_69     (read             ) [ 0000000]
eo_1_V       (bitconcatenate   ) [ 0000000]
StgValue_33  (br               ) [ 0000000]
StgValue_34  (write            ) [ 0000000]
StgValue_35  (br               ) [ 0000000]
empty_1223   (specregionend    ) [ 0000000]
phitmp_cast  (bitconcatenate   ) [ 0111110]
tmp_158      (partselect       ) [ 0000000]
phitmp8_cast (bitconcatenate   ) [ 0111110]
StgValue_40  (br               ) [ 0111110]
StgValue_41  (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i4.i252"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i248.i252.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str114"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i252.i4.i248"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="4" slack="0"/>
<pin id="60" dir="0" index="1" bw="4" slack="0"/>
<pin id="61" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 tmp_V_69/5 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="256" slack="0"/>
<pin id="67" dir="0" index="2" bw="256" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_27/4 StgValue_34/5 "/>
</bind>
</comp>

<comp id="71" class="1005" name="eo_V_1_s_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="252" slack="1"/>
<pin id="73" dir="1" index="1" bw="252" slack="1"/>
</pin_list>
<bind>
<opset="eo_V_1_s (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="eo_V_1_s_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="1"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="252" slack="1"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="252" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eo_V_1_s/2 "/>
</bind>
</comp>

<comp id="83" class="1005" name="eo_V_0_s_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="252" slack="1"/>
<pin id="85" dir="1" index="1" bw="252" slack="1"/>
</pin_list>
<bind>
<opset="eo_V_0_s (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="eo_V_0_s_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="252" slack="1"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="252" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eo_V_0_s/2 "/>
</bind>
</comp>

<comp id="95" class="1005" name="t_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="10" slack="1"/>
<pin id="97" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="t_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="10" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_10/1 StgValue_24/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="exitcond_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="0"/>
<pin id="113" dir="0" index="1" bw="10" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="t_7_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="10" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_7/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_load_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_9_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_s_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="StgValue_23_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="0" index="1" bw="32" slack="2"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_23/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="eo_0_V_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="256" slack="0"/>
<pin id="143" dir="0" index="1" bw="4" slack="0"/>
<pin id="144" dir="0" index="2" bw="252" slack="2"/>
<pin id="145" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eo_0_V/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_157_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="248" slack="0"/>
<pin id="152" dir="0" index="1" bw="252" slack="2"/>
<pin id="153" dir="0" index="2" bw="4" slack="0"/>
<pin id="154" dir="0" index="3" bw="9" slack="0"/>
<pin id="155" dir="1" index="4" bw="248" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_157/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="eo_1_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="256" slack="0"/>
<pin id="162" dir="0" index="1" bw="4" slack="0"/>
<pin id="163" dir="0" index="2" bw="252" slack="3"/>
<pin id="164" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eo_1_V/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="phitmp_cast_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="252" slack="0"/>
<pin id="171" dir="0" index="1" bw="4" slack="1"/>
<pin id="172" dir="0" index="2" bw="248" slack="1"/>
<pin id="173" dir="1" index="3" bw="252" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="phitmp_cast/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_158_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="248" slack="0"/>
<pin id="177" dir="0" index="1" bw="252" slack="3"/>
<pin id="178" dir="0" index="2" bw="4" slack="0"/>
<pin id="179" dir="0" index="3" bw="9" slack="0"/>
<pin id="180" dir="1" index="4" bw="248" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_158/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="phitmp8_cast_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="252" slack="0"/>
<pin id="187" dir="0" index="1" bw="4" slack="0"/>
<pin id="188" dir="0" index="2" bw="248" slack="0"/>
<pin id="189" dir="1" index="3" bw="252" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="phitmp8_cast/5 "/>
</bind>
</comp>

<comp id="193" class="1005" name="i_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="200" class="1005" name="exitcond_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="204" class="1005" name="t_7_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="0"/>
<pin id="206" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="t_7 "/>
</bind>
</comp>

<comp id="209" class="1005" name="i_9_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="215" class="1005" name="tmp_s_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="219" class="1005" name="tmp_V_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="1"/>
<pin id="221" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="224" class="1005" name="tmp_157_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="248" slack="1"/>
<pin id="226" dir="1" index="1" bw="248" slack="1"/>
</pin_list>
<bind>
<opset="tmp_157 "/>
</bind>
</comp>

<comp id="229" class="1005" name="phitmp_cast_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="252" slack="1"/>
<pin id="231" dir="1" index="1" bw="252" slack="1"/>
</pin_list>
<bind>
<opset="phitmp_cast "/>
</bind>
</comp>

<comp id="234" class="1005" name="phitmp8_cast_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="252" slack="1"/>
<pin id="236" dir="1" index="1" bw="252" slack="1"/>
</pin_list>
<bind>
<opset="phitmp8_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="32" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="36" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="82"><net_src comp="75" pin="4"/><net_sink comp="71" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="87" pin="4"/><net_sink comp="83" pin=0"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="99" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="99" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="58" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="83" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="149"><net_src comp="141" pin="3"/><net_sink comp="64" pin=2"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="83" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="58" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="71" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="168"><net_src comp="160" pin="3"/><net_sink comp="64" pin=2"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="181"><net_src comp="38" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="71" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="183"><net_src comp="40" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="175" pin=3"/></net>

<net id="190"><net_src comp="52" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="58" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="175" pin="4"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="54" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="199"><net_src comp="193" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="203"><net_src comp="111" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="117" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="212"><net_src comp="126" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="218"><net_src comp="132" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="58" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="227"><net_src comp="150" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="232"><net_src comp="169" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="237"><net_src comp="185" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="75" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {4 5 }
 - Input state : 
	Port: Resid_StreamingDataW.4 : in_V_V | {4 5 }
  - Chain level:
	State 1
		StgValue_10 : 1
	State 2
		exitcond : 1
		t_7 : 1
		StgValue_18 : 2
		i_9 : 1
	State 3
		StgValue_22 : 1
	State 4
		StgValue_27 : 1
	State 5
		StgValue_34 : 1
		empty_1223 : 1
		phitmp8_cast : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |      t_7_fu_117     |    0    |    14   |
|          |      i_9_fu_126     |    0    |    39   |
|----------|---------------------|---------|---------|
|   icmp   |   exitcond_fu_111   |    0    |    13   |
|          |     tmp_s_fu_132    |    0    |    18   |
|----------|---------------------|---------|---------|
|   read   |    grp_read_fu_58   |    0    |    0    |
|----------|---------------------|---------|---------|
|   write  |   grp_write_fu_64   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    eo_0_V_fu_141    |    0    |    0    |
|bitconcatenate|    eo_1_V_fu_160    |    0    |    0    |
|          |  phitmp_cast_fu_169 |    0    |    0    |
|          | phitmp8_cast_fu_185 |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|    tmp_157_fu_150   |    0    |    0    |
|          |    tmp_158_fu_175   |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    84   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   eo_V_0_s_reg_83  |   252  |
|   eo_V_1_s_reg_71  |   252  |
|  exitcond_reg_200  |    1   |
|     i_9_reg_209    |   32   |
|      i_reg_193     |   32   |
|phitmp8_cast_reg_234|   252  |
| phitmp_cast_reg_229|   252  |
|     t_7_reg_204    |   10   |
|      t_reg_95      |   10   |
|   tmp_157_reg_224  |   248  |
|    tmp_V_reg_219   |    4   |
|    tmp_s_reg_215   |    1   |
+--------------------+--------+
|        Total       |  1346  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_64 |  p2  |   2  |  256 |   512  ||    9    |
| eo_V_1_s_reg_71 |  p0  |   2  |  252 |   504  ||    9    |
| eo_V_0_s_reg_83 |  p0  |   2  |  252 |   504  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |  1520  ||  5.307  ||    27   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   84   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |  1346  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |  1346  |   111  |
+-----------+--------+--------+--------+
