
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/vedant/Practicals/AdvanceCA/Assignments/Assignment2/traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000003 cycles: 2594590 heartbeat IPC: 3.85417 cumulative IPC: 3.85417 (Simulation time: 0 hr 0 min 44 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5184390 heartbeat IPC: 3.8613 cumulative IPC: 3.85773 (Simulation time: 0 hr 1 min 25 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 6479602 (Simulation time: 0 hr 1 min 45 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 30015351 heartbeat IPC: 0.402723 cumulative IPC: 0.212443 (Simulation time: 0 hr 3 min 50 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 77101153 heartbeat IPC: 0.212378 cumulative IPC: 0.2124 (Simulation time: 0 hr 7 min 30 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 125126868 heartbeat IPC: 0.208222 cumulative IPC: 0.210709 (Simulation time: 0 hr 10 min 28 sec) 
Finished CPU 0 instructions: 25000000 cycles: 118647266 cumulative IPC: 0.210709 (Simulation time: 0 hr 10 min 28 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.210709 instructions: 25000000 cycles: 118647266
cpu0_DTLB TOTAL     ACCESS:    4452680  HIT:    4418633  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1983000  HIT:    1978379  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2469680  HIT:    2440254  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 519.837 cycles
cpu0_ITLB TOTAL     ACCESS:     472572  HIT:     472572  MISS:          0
cpu0_ITLB LOAD      ACCESS:     472572  HIT:     472572  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     551223  HIT:     551223  MISS:          0
cpu0_L1I LOAD      ACCESS:     551223  HIT:     551223  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 941.215 cycles
cpu0_L1D TOTAL     ACCESS:    5916915  HIT:    3966339  MISS:    1950576
cpu0_L1D LOAD      ACCESS:    1404601  HIT:    1109049  MISS:     295552
cpu0_L1D RFO       ACCESS:    4494792  HIT:    2839777  MISS:    1655015
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17522  HIT:      17513  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 761.243 cycles
cpu0_L2C TOTAL     ACCESS:    4274222  HIT:    3043703  MISS:    1230519
cpu0_L2C LOAD      ACCESS:     295552  HIT:          4  MISS:     295548
cpu0_L2C RFO       ACCESS:    1655015  HIT:     738617  MISS:     916398
cpu0_L2C PREFETCH  ACCESS:     668602  HIT:     650094  MISS:      18508
cpu0_L2C WRITEBACK ACCESS:    1655044  HIT:    1654988  MISS:         56
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:    1075885  ISSUED:     713157  USEFUL:      18485  USELESS:         23
cpu0_L2C AVERAGE MISS LATENCY: 1209.2 cycles
LLC TOTAL     ACCESS:    2149273  HIT:     948599  MISS:    1200674
LLC LOAD      ACCESS:     295548  HIT:          0  MISS:     295548
LLC RFO       ACCESS:     916348  HIT:      29765  MISS:     886583
LLC PREFETCH  ACCESS:      20846  HIT:       2354  MISS:      18492
LLC WRITEBACK ACCESS:     916522  HIT:     916480  MISS:         42
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1221.28 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      35813  ROW_BUFFER_MISS:    1164819
 DBUS AVG_CONGESTED_CYCLE:      4.003
 WQ ROW_BUFFER_HIT:      14973  ROW_BUFFER_MISS:     871843  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 258.756
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

