// Seed: 3353668630
module module_0 (
    input tri id_0,
    output tri1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output tri1 id_6
);
endmodule
program module_1 (
    input supply0 id_0
    , id_13,
    input supply0 id_1,
    input uwire id_2,
    output wor id_3,
    input uwire id_4,
    input wire id_5,
    output uwire id_6,
    input wand id_7,
    input supply1 id_8,
    output supply1 id_9,
    output wor id_10,
    input logic id_11
);
  always begin
    id_13 <= id_11;
  end
  tri id_14 = 1;
  module_0(
      id_8, id_10, id_5, id_7, id_5, id_8, id_6
  );
  supply0 id_15 = id_0;
endprogram
