{#-
  inst vd, vs2, rs1, [vm]; vm mask is optional
  eew(vd) = 1, eew(vs2) = sew, w(src1) = sew, src1 is sext/truncate from X[rs1]
  vd is allowed to overlap with vm(v0)

  NOTE: sign extension of X[rs1] only happens when XLEN=32 and sew=64
-#}
{%- macro vmsop_vx_body(name, compute) %}
  if !isEnabled_VS() then
    return IllegalInstruction();
  end
  if VTYPE.ill then
    return IllegalInstruction();
  end
  if !IsZero(VSTART) then
    return IllegalInstruction();
  end

  let vd: VRegIdx = UInt(GetRD(instruction));
  let vs2: VRegIdx = UInt(GetRS2(instruction));
  let rs1: XRegIdx = UInt(GetRS1(instruction));
  let vm: bit = GetVM(instruction);

  let vl: integer = VL;
  let sew: integer{8, 16, 32, 64} = VTYPE.sew;
  let vreg_align: integer{1, 2, 4, 8} = getAlign(VTYPE);

  if vs2 MOD vreg_align != 0 then
    // vs2 is not aligned with elmul group
    return IllegalInstruction();
  end
  if isBadOverlap_vdm_vs(vd, vs2, vreg_align) then
    // vd is illegally overlapped with vs2
    return IllegalInstruction();
  end

  case sew of
    when 8 => begin
      let src1: bits(8) = SInt(X[rs1])[7:0];
      for idx = 0 to vl - 1 do
        if vm != '0' || V0_MASK[idx] then
          let src2 : bits(8) = VRF_8[vs2, idx];
          let res : boolean = {{ compute }};
          VRF_MASK[vd, idx] = res as bit;
        end
      end
    end

    when 16 => begin
      let src1: bits(16) = SInt(X[rs1])[15:0];
      for idx = 0 to vl - 1 do
        if vm != '0' || V0_MASK[idx] then
          let src2 : bits(16) = VRF_16[vs2, idx];
          let res : boolean = {{ compute }};
          VRF_MASK[vd, idx] = res as bit;
        end
      end
    end

    when 32 => begin
      for idx = 0 to vl - 1 do
        let src1: bits(32) = SInt(X[rs1])[31:0];
        if vm != '0' || V0_MASK[idx] then
          let src2 : bits(32) = VRF_32[vs2, idx];
          let res : boolean = {{ compute }};
          VRF_MASK[vd, idx] = res as bit;
        end
      end
    end

    when 64 => Todo("support sew=64");

    otherwise => Unreachable();
  end

  logWrite_VREG_1(vd);

  makeDirty_VS();
  clear_VSTART();
  PC = PC + 4;
  return Retired();
{% endmacro -%}

func Execute_VMSEQ_VX(instruction: bits(32)) => Result
begin
{{- vmsop_vx_body("vmseq_vv", "src2 == src1") -}}
end

func Execute_VMSNE_VX(instruction: bits(32)) => Result
begin
{{- vmsop_vx_body("vmsne_vx", "src2 != src1") -}}
end

func Execute_VMSLT_VX(instruction: bits(32)) => Result
begin
{{- vmsop_vx_body("vmslt_vx", "SInt(src2) < SInt(src1)") -}}
end

func Execute_VMSLE_VX(instruction: bits(32)) => Result
begin
{{- vmsop_vx_body("vmsle_vx", "SInt(src2) <= SInt(src1)") -}}
end

func Execute_VMSGT_VX(instruction: bits(32)) => Result
begin
{{- vmsop_vx_body("vmsgt_vx", "SInt(src2) > SInt(src1)") -}}
end

func Execute_VMSLTU_VX(instruction: bits(32)) => Result
begin
{{- vmsop_vx_body("vmsltu_vx", "UInt(src2) < UInt(src1)") -}}
end

func Execute_VMSLEU_VX(instruction: bits(32)) => Result
begin
{{- vmsop_vx_body("vmsleu_vx", "UInt(src2) <= UInt(src1)") -}}
end

func Execute_VMSGTU_VX(instruction: bits(32)) => Result
begin
{{- vmsop_vx_body("vmsgtu_vx", "UInt(src2) > UInt(src1)") -}}
end
