{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591850446555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591850446555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 11 12:40:46 2020 " "Processing started: Thu Jun 11 12:40:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591850446555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591850446555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off m_faddr -c m_faddr " "Command: quartus_map --read_settings_files=on --write_settings_files=off m_faddr -c m_faddr" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591850446555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1591850446905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_addr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file half_addr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 half_addr " "Found entity 1: half_addr" {  } { { "half_addr.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_003_2f_addr_20200607/half_addr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591850447015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591850447015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_addr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_addr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_addr " "Found entity 1: full_addr" {  } { { "full_addr.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_003_2f_addr_20200607/full_addr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591850447015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591850447015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_faddr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m_faddr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 m_faddr " "Found entity 1: m_faddr" {  } { { "m_faddr.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_003_2f_addr_20200607/m_faddr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591850447025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591850447025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_faddr8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m_faddr8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 m_faddr8 " "Found entity 1: m_faddr8" {  } { { "m_faddr8.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_003_2f_addr_20200607/m_faddr8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591850447025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591850447025 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "m_faddr8 " "Elaborating entity \"m_faddr8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1591850447065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_addr full_addr:inst7 " "Elaborating entity \"full_addr\" for hierarchy \"full_addr:inst7\"" {  } { { "m_faddr8.bdf" "inst7" { Schematic "D:/Code/QuartusProjects/eda_003_2f_addr_20200607/m_faddr8.bdf" { { 488 592 688 584 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591850447075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_addr full_addr:inst7\|half_addr:inst1 " "Elaborating entity \"half_addr\" for hierarchy \"full_addr:inst7\|half_addr:inst1\"" {  } { { "full_addr.bdf" "inst1" { Schematic "D:/Code/QuartusProjects/eda_003_2f_addr_20200607/full_addr.bdf" { { 392 504 600 488 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591850447075 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1591850447686 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1591850447956 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591850447956 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1591850448006 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1591850448006 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1591850448006 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1591850448006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591850448026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 11 12:40:48 2020 " "Processing ended: Thu Jun 11 12:40:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591850448026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591850448026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591850448026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591850448026 ""}
