

================================================================
== Vitis HLS Report for 'linear_combination'
================================================================
* Date:           Tue Jun 28 01:00:33 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        computeP2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     2646|    19311|  26.460 us|  0.193 ms|  2646|  19311|     none|
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1      |       60|       60|         1|          -|          -|      60|        no|
        |- LOOP_LC1    |      303|    16968|       303|          -|          -|  1 ~ 56|        no|
        | + LOOP_LC12  |      300|      300|         5|          -|          -|      60|        no|
        |- LOOP_LC2    |     2280|     2280|        38|          -|          -|      60|        no|
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 10 
4 --> 5 
5 --> 6 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%len_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %len"   --->   Operation 48 'read' 'len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%coeffs_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %coeffs"   --->   Operation 49 'read' 'coeffs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%vecs_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %vecs"   --->   Operation 50 'read' 'vecs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %P1, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %oil_space, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%accumulators = alloca i64 1" [computeP2/c/computeP2.cpp:95]   --->   Operation 53 'alloca' 'accumulators' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%br_ln95 = br void %memset.loop" [computeP2/c/computeP2.cpp:95]   --->   Operation 54 'br' 'br_ln95' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.68>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%empty = phi i6 0, void, i6 %empty_32, void %memset.loop.split"   --->   Operation 55 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.82ns)   --->   "%empty_32 = add i6 %empty, i6 1"   --->   Operation 56 'add' 'empty_32' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_cast3 = zext i6 %empty"   --->   Operation 57 'zext' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.42ns)   --->   "%exitcond136 = icmp_eq  i6 %empty, i6 60"   --->   Operation 58 'icmp' 'exitcond136' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 59 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond136, void %memset.loop.split, void %split.preheader"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%accumulators_addr = getelementptr i32 %accumulators, i64 0, i64 %p_cast3"   --->   Operation 61 'getelementptr' 'accumulators_addr' <Predicate = (!exitcond136)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %accumulators_addr"   --->   Operation 62 'store' 'store_ln0' <Predicate = (!exitcond136)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 63 'br' 'br_ln0' <Predicate = (!exitcond136)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.58ns)   --->   "%br_ln97 = br void %split" [computeP2/c/computeP2.cpp:97]   --->   Operation 64 'br' 'br_ln97' <Predicate = (exitcond136)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln97, void, i6 0, void %split.preheader" [computeP2/c/computeP2.cpp:97]   --->   Operation 65 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.82ns)   --->   "%add_ln97 = add i6 %i, i6 1" [computeP2/c/computeP2.cpp:97]   --->   Operation 66 'add' 'add_ln97' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i6 %i" [computeP2/c/computeP2.cpp:97]   --->   Operation 67 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.42ns)   --->   "%icmp_ln97 = icmp_eq  i6 %i, i6 %len_read" [computeP2/c/computeP2.cpp:97]   --->   Operation 68 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 56, i64 0"   --->   Operation 69 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %.split4, void %._crit_edge.loopexit.preheader" [computeP2/c/computeP2.cpp:97]   --->   Operation 70 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.82ns)   --->   "%empty_36 = add i9 %zext_ln97, i9 %coeffs_read" [computeP2/c/computeP2.cpp:97]   --->   Operation 71 'add' 'empty_36' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_cast4 = zext i9 %empty_36" [computeP2/c/computeP2.cpp:97]   --->   Operation 72 'zext' 'p_cast4' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%oil_space_addr = getelementptr i8 %oil_space, i64 0, i64 %p_cast4" [computeP2/c/computeP2.cpp:97]   --->   Operation 73 'getelementptr' 'oil_space_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (3.25ns)   --->   "%oil_space_load = load i9 %oil_space_addr" [computeP2/c/computeP2.cpp:97]   --->   Operation 74 'load' 'oil_space_load' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 336> <RAM>
ST_3 : Operation 75 [1/1] (1.58ns)   --->   "%br_ln107 = br void %._crit_edge.loopexit" [computeP2/c/computeP2.cpp:107]   --->   Operation 75 'br' 'br_ln107' <Predicate = (icmp_ln97)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [computeP2/c/computeP2.cpp:97]   --->   Operation 76 'specloopname' 'specloopname_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %i, i6 0" [computeP2/c/computeP2.cpp:97]   --->   Operation 77 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i12 %p_shl" [computeP2/c/computeP2.cpp:97]   --->   Operation 78 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i, i2 0" [computeP2/c/computeP2.cpp:97]   --->   Operation 79 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i8 %p_shl2" [computeP2/c/computeP2.cpp:97]   --->   Operation 80 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.54ns)   --->   "%empty_35 = sub i13 %p_shl_cast, i13 %p_shl2_cast" [computeP2/c/computeP2.cpp:97]   --->   Operation 81 'sub' 'empty_35' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%p_cast = sext i13 %empty_35" [computeP2/c/computeP2.cpp:97]   --->   Operation 82 'sext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/2] (3.25ns)   --->   "%oil_space_load = load i9 %oil_space_addr" [computeP2/c/computeP2.cpp:97]   --->   Operation 83 'load' 'oil_space_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 336> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i8 %oil_space_load" [computeP2/c/computeP2.cpp:101]   --->   Operation 84 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.58ns)   --->   "%br_ln101 = br void" [computeP2/c/computeP2.cpp:101]   --->   Operation 85 'br' 'br_ln101' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 7.18>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%j = phi i6 %add_ln101, void %.split2, i6 0, void %.split4" [computeP2/c/computeP2.cpp:101]   --->   Operation 86 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (1.82ns)   --->   "%add_ln101 = add i6 %j, i6 1" [computeP2/c/computeP2.cpp:101]   --->   Operation 87 'add' 'add_ln101' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln101_5 = zext i6 %j" [computeP2/c/computeP2.cpp:101]   --->   Operation 88 'zext' 'zext_ln101_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln101_6 = zext i6 %j" [computeP2/c/computeP2.cpp:101]   --->   Operation 89 'zext' 'zext_ln101_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (1.42ns)   --->   "%icmp_ln101 = icmp_eq  i6 %j, i6 60" [computeP2/c/computeP2.cpp:101]   --->   Operation 90 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 91 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %.split2, void" [computeP2/c/computeP2.cpp:101]   --->   Operation 92 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103 = add i17 %zext_ln101_6, i17 %vecs_read" [computeP2/c/computeP2.cpp:103]   --->   Operation 93 'add' 'add_ln103' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 94 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln103_3 = add i17 %add_ln103, i17 %p_cast" [computeP2/c/computeP2.cpp:103]   --->   Operation 94 'add' 'add_ln103_3' <Predicate = (!icmp_ln101)> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i17 %add_ln103_3" [computeP2/c/computeP2.cpp:103]   --->   Operation 95 'zext' 'zext_ln103' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%P1_addr = getelementptr i8 %P1, i64 0, i64 %zext_ln103" [computeP2/c/computeP2.cpp:103]   --->   Operation 96 'getelementptr' 'P1_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 97 [2/2] (3.25ns)   --->   "%P1_load = load i17 %P1_addr" [computeP2/c/computeP2.cpp:103]   --->   Operation 97 'load' 'P1_load' <Predicate = (!icmp_ln101)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 115920> <RAM>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%accumulators_addr_6 = getelementptr i32 %accumulators, i64 0, i64 %zext_ln101_5" [computeP2/c/computeP2.cpp:103]   --->   Operation 98 'getelementptr' 'accumulators_addr_6' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void %split"   --->   Operation 99 'br' 'br_ln0' <Predicate = (icmp_ln101)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.30>
ST_6 : Operation 100 [1/2] (3.25ns)   --->   "%P1_load = load i17 %P1_addr" [computeP2/c/computeP2.cpp:103]   --->   Operation 100 'load' 'P1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 115920> <RAM>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln103_5 = zext i8 %P1_load" [computeP2/c/computeP2.cpp:103]   --->   Operation 101 'zext' 'zext_ln103_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [3/3] (1.05ns) (grouped into DSP with root node add_ln103_4)   --->   "%mul_ln103 = mul i16 %zext_ln103_5, i16 %zext_ln101" [computeP2/c/computeP2.cpp:103]   --->   Operation 102 'mul' 'mul_ln103' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 103 [2/3] (1.05ns) (grouped into DSP with root node add_ln103_4)   --->   "%mul_ln103 = mul i16 %zext_ln103_5, i16 %zext_ln101" [computeP2/c/computeP2.cpp:103]   --->   Operation 103 'mul' 'mul_ln103' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 104 [2/2] (3.25ns)   --->   "%accumulators_load_3 = load i6 %accumulators_addr_6" [computeP2/c/computeP2.cpp:103]   --->   Operation 104 'load' 'accumulators_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 8 <SV = 7> <Delay = 5.35>
ST_8 : Operation 105 [1/3] (0.00ns) (grouped into DSP with root node add_ln103_4)   --->   "%mul_ln103 = mul i16 %zext_ln103_5, i16 %zext_ln101" [computeP2/c/computeP2.cpp:103]   --->   Operation 105 'mul' 'mul_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into DSP with root node add_ln103_4)   --->   "%zext_ln103_6 = zext i16 %mul_ln103" [computeP2/c/computeP2.cpp:103]   --->   Operation 106 'zext' 'zext_ln103_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/2] (3.25ns)   --->   "%accumulators_load_3 = load i6 %accumulators_addr_6" [computeP2/c/computeP2.cpp:103]   --->   Operation 107 'load' 'accumulators_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_8 : Operation 108 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln103_4 = add i32 %accumulators_load_3, i32 %zext_ln103_6" [computeP2/c/computeP2.cpp:103]   --->   Operation 108 'add' 'add_ln103_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 5.35>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [computeP2/c/computeP2.cpp:101]   --->   Operation 109 'specloopname' 'specloopname_ln101' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln103_4 = add i32 %accumulators_load_3, i32 %zext_ln103_6" [computeP2/c/computeP2.cpp:103]   --->   Operation 110 'add' 'add_ln103_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 111 [1/1] (3.25ns)   --->   "%store_ln103 = store i32 %add_ln103_4, i6 %accumulators_addr_6" [computeP2/c/computeP2.cpp:103]   --->   Operation 111 'store' 'store_ln103' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 112 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 3.25>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%i_3 = phi i6 %add_ln107, void %.split, i6 0, void %._crit_edge.loopexit.preheader" [computeP2/c/computeP2.cpp:107]   --->   Operation 113 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (1.82ns)   --->   "%add_ln107 = add i6 %i_3, i6 1" [computeP2/c/computeP2.cpp:107]   --->   Operation 114 'add' 'add_ln107' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i6 %i_3" [computeP2/c/computeP2.cpp:107]   --->   Operation 115 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (1.42ns)   --->   "%icmp_ln107 = icmp_eq  i6 %i_3, i6 60" [computeP2/c/computeP2.cpp:107]   --->   Operation 116 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 117 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %.split, void" [computeP2/c/computeP2.cpp:107]   --->   Operation 118 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%accumulators_addr_5 = getelementptr i32 %accumulators, i64 0, i64 %zext_ln107" [computeP2/c/computeP2.cpp:111]   --->   Operation 119 'getelementptr' 'accumulators_addr_5' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_10 : Operation 120 [2/2] (3.25ns)   --->   "%accumulators_load = load i6 %accumulators_addr_5" [computeP2/c/computeP2.cpp:111]   --->   Operation 120 'load' 'accumulators_load' <Predicate = (!icmp_ln107)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln113 = ret" [computeP2/c/computeP2.cpp:113]   --->   Operation 121 'ret' 'ret_ln113' <Predicate = (icmp_ln107)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 3.25>
ST_11 : Operation 122 [1/2] (3.25ns)   --->   "%accumulators_load = load i6 %accumulators_addr_5" [computeP2/c/computeP2.cpp:111]   --->   Operation 122 'load' 'accumulators_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 12 <SV = 5> <Delay = 4.13>
ST_12 : Operation 123 [36/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 123 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 4.13>
ST_13 : Operation 124 [35/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 124 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 4.13>
ST_14 : Operation 125 [34/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 125 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 8> <Delay = 4.13>
ST_15 : Operation 126 [33/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 126 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 9> <Delay = 4.13>
ST_16 : Operation 127 [32/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 127 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 10> <Delay = 4.13>
ST_17 : Operation 128 [31/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 128 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 11> <Delay = 4.13>
ST_18 : Operation 129 [30/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 129 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 12> <Delay = 4.13>
ST_19 : Operation 130 [29/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 130 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 13> <Delay = 4.13>
ST_20 : Operation 131 [28/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 131 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 14> <Delay = 4.13>
ST_21 : Operation 132 [27/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 132 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 15> <Delay = 4.13>
ST_22 : Operation 133 [26/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 133 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 16> <Delay = 4.13>
ST_23 : Operation 134 [25/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 134 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 17> <Delay = 4.13>
ST_24 : Operation 135 [24/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 135 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 18> <Delay = 4.13>
ST_25 : Operation 136 [23/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 136 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 19> <Delay = 4.13>
ST_26 : Operation 137 [22/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 137 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 20> <Delay = 4.13>
ST_27 : Operation 138 [21/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 138 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 21> <Delay = 4.13>
ST_28 : Operation 139 [20/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 139 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 22> <Delay = 4.13>
ST_29 : Operation 140 [19/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 140 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 23> <Delay = 4.13>
ST_30 : Operation 141 [18/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 141 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 24> <Delay = 4.13>
ST_31 : Operation 142 [17/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 142 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 25> <Delay = 4.13>
ST_32 : Operation 143 [16/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 143 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 26> <Delay = 4.13>
ST_33 : Operation 144 [15/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 144 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 27> <Delay = 4.13>
ST_34 : Operation 145 [14/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 145 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 28> <Delay = 4.13>
ST_35 : Operation 146 [13/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 146 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 29> <Delay = 4.13>
ST_36 : Operation 147 [12/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 147 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 30> <Delay = 4.13>
ST_37 : Operation 148 [11/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 148 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 31> <Delay = 4.13>
ST_38 : Operation 149 [10/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 149 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 32> <Delay = 4.13>
ST_39 : Operation 150 [9/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 150 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 33> <Delay = 4.13>
ST_40 : Operation 151 [8/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 151 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 34> <Delay = 4.13>
ST_41 : Operation 152 [7/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 152 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 35> <Delay = 4.13>
ST_42 : Operation 153 [6/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 153 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 36> <Delay = 4.13>
ST_43 : Operation 154 [5/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 154 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 37> <Delay = 4.13>
ST_44 : Operation 155 [4/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 155 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 38> <Delay = 4.13>
ST_45 : Operation 156 [3/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 156 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 39> <Delay = 4.13>
ST_46 : Operation 157 [2/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 157 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 40> <Delay = 6.45>
ST_47 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [computeP2/c/computeP2.cpp:107]   --->   Operation 158 'specloopname' 'specloopname_ln107' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 159 [1/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 159 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i5 %urem_ln111" [computeP2/c/computeP2.cpp:111]   --->   Operation 160 'trunc' 'trunc_ln111' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 161 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i5 %out_r, i64 0, i64 %zext_ln107" [computeP2/c/computeP2.cpp:111]   --->   Operation 161 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 162 [1/1] (2.32ns)   --->   "%store_ln111 = store i5 %trunc_ln111, i6 %out_addr" [computeP2/c/computeP2.cpp:111]   --->   Operation 162 'store' 'store_ln111' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 60> <RAM>
ST_47 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit"   --->   Operation 163 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty') with incoming values : ('empty_32') [15]  (1.59 ns)

 <State 2>: 4.68ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_32') [15]  (0 ns)
	'getelementptr' operation ('accumulators_addr') [22]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'accumulators', computeP2/c/computeP2.cpp:95 [23]  (3.25 ns)
	blocking operation 1.43 ns on control path)

 <State 3>: 5.08ns
The critical path consists of the following:
	'phi' operation ('i', computeP2/c/computeP2.cpp:97) with incoming values : ('add_ln97', computeP2/c/computeP2.cpp:97) [28]  (0 ns)
	'add' operation ('empty_36', computeP2/c/computeP2.cpp:97) [42]  (1.82 ns)
	'getelementptr' operation ('oil_space_addr', computeP2/c/computeP2.cpp:97) [44]  (0 ns)
	'load' operation ('oil_space_load', computeP2/c/computeP2.cpp:97) on array 'oil_space' [45]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('oil_space_load', computeP2/c/computeP2.cpp:97) on array 'oil_space' [45]  (3.25 ns)

 <State 5>: 7.19ns
The critical path consists of the following:
	'phi' operation ('j', computeP2/c/computeP2.cpp:101) with incoming values : ('add_ln101', computeP2/c/computeP2.cpp:101) [49]  (0 ns)
	'add' operation ('add_ln103', computeP2/c/computeP2.cpp:103) [58]  (0 ns)
	'add' operation ('add_ln103_3', computeP2/c/computeP2.cpp:103) [59]  (3.93 ns)
	'getelementptr' operation ('P1_addr', computeP2/c/computeP2.cpp:103) [61]  (0 ns)
	'load' operation ('P1_load', computeP2/c/computeP2.cpp:103) on array 'P1' [62]  (3.25 ns)

 <State 6>: 4.3ns
The critical path consists of the following:
	'load' operation ('P1_load', computeP2/c/computeP2.cpp:103) on array 'P1' [62]  (3.25 ns)
	'mul' operation of DSP[68] ('mul_ln103', computeP2/c/computeP2.cpp:103) [64]  (1.05 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('accumulators_load_3', computeP2/c/computeP2.cpp:103) on array 'accumulators', computeP2/c/computeP2.cpp:95 [67]  (3.25 ns)

 <State 8>: 5.35ns
The critical path consists of the following:
	'load' operation ('accumulators_load_3', computeP2/c/computeP2.cpp:103) on array 'accumulators', computeP2/c/computeP2.cpp:95 [67]  (3.25 ns)
	'add' operation of DSP[68] ('add_ln103_4', computeP2/c/computeP2.cpp:103) [68]  (2.1 ns)

 <State 9>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[68] ('add_ln103_4', computeP2/c/computeP2.cpp:103) [68]  (2.1 ns)
	'store' operation ('store_ln103', computeP2/c/computeP2.cpp:103) of variable 'add_ln103_4', computeP2/c/computeP2.cpp:103 on array 'accumulators', computeP2/c/computeP2.cpp:95 [69]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', computeP2/c/computeP2.cpp:107) with incoming values : ('add_ln107', computeP2/c/computeP2.cpp:107) [76]  (0 ns)
	'getelementptr' operation ('accumulators_addr_5', computeP2/c/computeP2.cpp:111) [84]  (0 ns)
	'load' operation ('accumulators_load', computeP2/c/computeP2.cpp:111) on array 'accumulators', computeP2/c/computeP2.cpp:95 [85]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('accumulators_load', computeP2/c/computeP2.cpp:111) on array 'accumulators', computeP2/c/computeP2.cpp:95 [85]  (3.25 ns)

 <State 12>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 13>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 14>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 15>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 16>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 17>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 18>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 19>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 20>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 21>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 22>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 23>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 24>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 25>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 26>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 27>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 28>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 29>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 30>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 31>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 32>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 33>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 34>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 35>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 36>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 37>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 38>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 39>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 40>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 41>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 42>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 43>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 44>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 45>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 46>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)

 <State 47>: 6.46ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [86]  (4.13 ns)
	'store' operation ('store_ln111', computeP2/c/computeP2.cpp:111) of variable 'trunc_ln111', computeP2/c/computeP2.cpp:111 on array 'out_r' [89]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
