{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/muxCountCronometro.v " "Source file: C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/muxCountCronometro.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1716649783056 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1716649783056 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/muxCountCronometro.v " "Source file: C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/muxCountCronometro.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1716649783066 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1716649783066 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/muxCountCronometro.v " "Source file: C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/muxCountCronometro.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1716649783075 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1716649783075 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716649783374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716649783374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 12:09:43 2024 " "Processing started: Sat May 25 12:09:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716649783374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649783374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off REGUAAUTOMATIZADA -c REGUAAUTOMATIZADA " "Command: quartus_map --read_settings_files=on --write_settings_files=off REGUAAUTOMATIZADA -c REGUAAUTOMATIZADA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649783374 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716649783554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716649783554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.v 1 1 " "Found 1 design units, including 1 entities, in source file alarm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "alarm.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/alarm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788222 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "system.v(56) " "Verilog HDL Module Instantiation warning at system.v(56): ignored dangling comma in List of Port Connections" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 56 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788222 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "system.v(64) " "Verilog HDL Module Instantiation warning at system.v(64): ignored dangling comma in List of Port Connections" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 64 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.v 1 1 " "Found 1 design units, including 1 entities, in source file system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "valvulaentrada.v 1 1 " "Found 1 design units, including 1 entities, in source file valvulaentrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 ValvulaEntrada " "Found entity 1: ValvulaEntrada" {  } { { "ValvulaEntrada.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/ValvulaEntrada.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gotejamento.v 1 1 " "Found 1 design units, including 1 entities, in source file gotejamento.v" { { "Info" "ISGN_ENTITY_NAME" "1 gotejamento " "Found entity 1: gotejamento" {  } { { "gotejamento.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/gotejamento.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aspersao.v 1 1 " "Found 1 design units, including 1 entities, in source file aspersao.v" { { "Info" "ISGN_ENTITY_NAME" "1 aspersao " "Found entity 1: aspersao" {  } { { "aspersao.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/aspersao.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderirrigacao.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderirrigacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderIrrigacao " "Found entity 1: decoderIrrigacao" {  } { { "decoderIrrigacao.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/decoderIrrigacao.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderniveldagua.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderniveldagua.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderNivelDagua " "Found entity 1: decoderNivelDagua" {  } { { "decoderNivelDagua.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/decoderNivelDagua.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788231 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "multiplexador.v(22) " "Verilog HDL Module Instantiation warning at multiplexador.v(22): ignored dangling comma in List of Port Connections" {  } { { "multiplexador.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/multiplexador.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788232 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "multiplexador.v(27) " "Verilog HDL Module Instantiation warning at multiplexador.v(27): ignored dangling comma in List of Port Connections" {  } { { "multiplexador.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/multiplexador.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "multiplexador.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/multiplexador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788232 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(16) " "Verilog HDL Module Instantiation warning at delay.v(16): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delay.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788233 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(26) " "Verilog HDL Module Instantiation warning at delay.v(26): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delay.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788233 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(36) " "Verilog HDL Module Instantiation warning at delay.v(36): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delay.v" 36 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788233 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(46) " "Verilog HDL Module Instantiation warning at delay.v(46): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delay.v" 46 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788233 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(56) " "Verilog HDL Module Instantiation warning at delay.v(56): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delay.v" 56 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788233 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(66) " "Verilog HDL Module Instantiation warning at delay.v(66): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delay.v" 66 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788233 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(76) " "Verilog HDL Module Instantiation warning at delay.v(76): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delay.v" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788233 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(86) " "Verilog HDL Module Instantiation warning at delay.v(86): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delay.v" 86 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788234 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delay.v(96) " "Verilog HDL Module Instantiation warning at delay.v(96): ignored dangling comma in List of Port Connections" {  } { { "output_files/delay.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delay.v" 96 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/delay.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "output_files/delay.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dFlipFlop " "Found entity 1: dFlipFlop" {  } { { "output_files/dFlipFlop.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/dFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788234 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "decoderColuna.v(31) " "Verilog HDL Module Instantiation warning at decoderColuna.v(31): ignored dangling comma in List of Port Connections" {  } { { "output_files/decoderColuna.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/decoderColuna.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788235 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "decoderColuna.v(41) " "Verilog HDL Module Instantiation warning at decoderColuna.v(41): ignored dangling comma in List of Port Connections" {  } { { "output_files/decoderColuna.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/decoderColuna.v" 41 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788235 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "decoderColuna.v(51) " "Verilog HDL Module Instantiation warning at decoderColuna.v(51): ignored dangling comma in List of Port Connections" {  } { { "output_files/decoderColuna.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/decoderColuna.v" 51 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/decodercoluna.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/decodercoluna.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderColuna " "Found entity 1: decoderColuna" {  } { { "output_files/decoderColuna.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/decoderColuna.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 tFlipFlop " "Found entity 1: tFlipFlop" {  } { { "output_files/tFlipFlop.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/tFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788236 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delayC.v(16) " "Verilog HDL Module Instantiation warning at delayC.v(16): ignored dangling comma in List of Port Connections" {  } { { "output_files/delayC.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delayC.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788237 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "delayC.v(26) " "Verilog HDL Module Instantiation warning at delayC.v(26): ignored dangling comma in List of Port Connections" {  } { { "output_files/delayC.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delayC.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/delayc.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/delayc.v" { { "Info" "ISGN_ENTITY_NAME" "1 delayC " "Found entity 1: delayC" {  } { { "output_files/delayC.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delayC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a decoder7segDigit.v(4) " "Verilog HDL Declaration information at decoder7segDigit.v(4): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "output_files/decoder7segDigit.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/decoder7segDigit.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716649788238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b decoder7segDigit.v(4) " "Verilog HDL Declaration information at decoder7segDigit.v(4): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "output_files/decoder7segDigit.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/decoder7segDigit.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716649788238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c decoder7segDigit.v(4) " "Verilog HDL Declaration information at decoder7segDigit.v(4): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "output_files/decoder7segDigit.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/decoder7segDigit.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716649788238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d decoder7segDigit.v(4) " "Verilog HDL Declaration information at decoder7segDigit.v(4): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "output_files/decoder7segDigit.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/decoder7segDigit.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716649788238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/decoder7segdigit.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/decoder7segdigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7segDigit " "Found entity 1: decoder7segDigit" {  } { { "output_files/decoder7segDigit.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/decoder7segDigit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788238 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndSec.v(25) " "Verilog HDL Module Instantiation warning at UndSec.v(25): ignored dangling comma in List of Port Connections" {  } { { "UndSec.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndSec.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788239 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndSec.v(35) " "Verilog HDL Module Instantiation warning at UndSec.v(35): ignored dangling comma in List of Port Connections" {  } { { "UndSec.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndSec.v" 35 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788239 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndSec.v(47) " "Verilog HDL Module Instantiation warning at UndSec.v(47): ignored dangling comma in List of Port Connections" {  } { { "UndSec.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndSec.v" 47 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788239 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndSec.v(59) " "Verilog HDL Module Instantiation warning at UndSec.v(59): ignored dangling comma in List of Port Connections" {  } { { "UndSec.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndSec.v" 59 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "undsec.v 1 1 " "Found 1 design units, including 1 entities, in source file undsec.v" { { "Info" "ISGN_ENTITY_NAME" "1 UndSec " "Found entity 1: UndSec" {  } { { "UndSec.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndSec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788239 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DzSec.v(22) " "Verilog HDL Module Instantiation warning at DzSec.v(22): ignored dangling comma in List of Port Connections" {  } { { "DzSec.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/DzSec.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DzSec.v(32) " "Verilog HDL Module Instantiation warning at DzSec.v(32): ignored dangling comma in List of Port Connections" {  } { { "DzSec.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/DzSec.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DzSec.v(44) " "Verilog HDL Module Instantiation warning at DzSec.v(44): ignored dangling comma in List of Port Connections" {  } { { "DzSec.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/DzSec.v" 44 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dzsec.v 1 1 " "Found 1 design units, including 1 entities, in source file dzsec.v" { { "Info" "ISGN_ENTITY_NAME" "1 DzSec " "Found entity 1: DzSec" {  } { { "DzSec.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/DzSec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndMin.v(20) " "Verilog HDL Module Instantiation warning at UndMin.v(20): ignored dangling comma in List of Port Connections" {  } { { "UndMin.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndMin.v" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndMin.v(30) " "Verilog HDL Module Instantiation warning at UndMin.v(30): ignored dangling comma in List of Port Connections" {  } { { "UndMin.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndMin.v" 30 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndMin.v(42) " "Verilog HDL Module Instantiation warning at UndMin.v(42): ignored dangling comma in List of Port Connections" {  } { { "UndMin.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndMin.v" 42 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UndMin.v(54) " "Verilog HDL Module Instantiation warning at UndMin.v(54): ignored dangling comma in List of Port Connections" {  } { { "UndMin.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndMin.v" 54 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "undmin.v 1 1 " "Found 1 design units, including 1 entities, in source file undmin.v" { { "Info" "ISGN_ENTITY_NAME" "1 UndMin " "Found entity 1: UndMin" {  } { { "UndMin.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndMin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788241 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DzMin.v(23) " "Verilog HDL Module Instantiation warning at DzMin.v(23): ignored dangling comma in List of Port Connections" {  } { { "DzMin.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/DzMin.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788241 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DzMin.v(33) " "Verilog HDL Module Instantiation warning at DzMin.v(33): ignored dangling comma in List of Port Connections" {  } { { "DzMin.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/DzMin.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dzmin.v 1 1 " "Found 1 design units, including 1 entities, in source file dzmin.v" { { "Info" "ISGN_ENTITY_NAME" "1 DzMin " "Found entity 1: DzMin" {  } { { "DzMin.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/DzMin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788241 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "cronometro.v(46) " "Verilog HDL Module Instantiation warning at cronometro.v(46): ignored dangling comma in List of Port Connections" {  } { { "cronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 46 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788242 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "cronometro.v(57) " "Verilog HDL Module Instantiation warning at cronometro.v(57): ignored dangling comma in List of Port Connections" {  } { { "cronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 57 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d0 D0 cronometro.v(5) " "Verilog HDL Declaration information at cronometro.v(5): object \"d0\" differs only in case from object \"D0\" in the same scope" {  } { { "cronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716649788242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d1 D1 cronometro.v(5) " "Verilog HDL Declaration information at cronometro.v(5): object \"d1\" differs only in case from object \"D1\" in the same scope" {  } { { "cronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716649788242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d2 D2 cronometro.v(5) " "Verilog HDL Declaration information at cronometro.v(5): object \"d2\" differs only in case from object \"D2\" in the same scope" {  } { { "cronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716649788242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d3 D3 cronometro.v(5) " "Verilog HDL Declaration information at cronometro.v(5): object \"d3\" differs only in case from object \"D3\" in the same scope" {  } { { "cronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716649788242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.v 1 1 " "Found 1 design units, including 1 entities, in source file cronometro.v" { { "Info" "ISGN_ENTITY_NAME" "1 cronometro " "Found entity 1: cronometro" {  } { { "cronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxcountcronometro.v 1 1 " "Found 1 design units, including 1 entities, in source file muxcountcronometro.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxCountCronometro " "Found entity 1: muxCountCronometro" {  } { { "muxCountCronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/muxCountCronometro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788243 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "twoBitCounter.v(16) " "Verilog HDL Module Instantiation warning at twoBitCounter.v(16): ignored dangling comma in List of Port Connections" {  } { { "twoBitCounter.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/twoBitCounter.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788244 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "twoBitCounter.v(26) " "Verilog HDL Module Instantiation warning at twoBitCounter.v(26): ignored dangling comma in List of Port Connections" {  } { { "twoBitCounter.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/twoBitCounter.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716649788244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file twobitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoBitCounter " "Found entity 1: twoBitCounter" {  } { { "twoBitCounter.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/twoBitCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytodigit.v 1 1 " "Found 1 design units, including 1 entities, in source file binarytodigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 binaryToDigit " "Found entity 1: binaryToDigit" {  } { { "binaryToDigit.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/binaryToDigit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716649788245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788245 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and7wire decoderIrrigacao.v(41) " "Verilog HDL Implicit Net warning at decoderIrrigacao.v(41): created implicit net for \"and7wire\"" {  } { { "decoderIrrigacao.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/decoderIrrigacao.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788245 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and5wire decoder7segDigit.v(46) " "Verilog HDL Implicit Net warning at decoder7segDigit.v(46): created implicit net for \"and5wire\"" {  } { { "output_files/decoder7segDigit.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/decoder7segDigit.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788245 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Alin UndSec.v(12) " "Verilog HDL Implicit Net warning at UndSec.v(12): created implicit net for \"Alin\"" {  } { { "UndSec.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndSec.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788245 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and1Wire DzSec.v(34) " "Verilog HDL Implicit Net warning at DzSec.v(34): created implicit net for \"and1Wire\"" {  } { { "DzSec.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/DzSec.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788245 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a muxCountCronometro.v(14) " "Verilog HDL Implicit Net warning at muxCountCronometro.v(14): created implicit net for \"a\"" {  } { { "muxCountCronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/muxCountCronometro.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788245 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b muxCountCronometro.v(15) " "Verilog HDL Implicit Net warning at muxCountCronometro.v(15): created implicit net for \"b\"" {  } { { "muxCountCronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/muxCountCronometro.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788245 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_bar muxCountCronometro.v(20) " "Verilog HDL Implicit Net warning at muxCountCronometro.v(20): created implicit net for \"A_bar\"" {  } { { "muxCountCronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/muxCountCronometro.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788245 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_bar muxCountCronometro.v(21) " "Verilog HDL Implicit Net warning at muxCountCronometro.v(21): created implicit net for \"B_bar\"" {  } { { "muxCountCronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/muxCountCronometro.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788245 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d0 muxCountCronometro.v(22) " "Verilog HDL Implicit Net warning at muxCountCronometro.v(22): created implicit net for \"d0\"" {  } { { "muxCountCronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/muxCountCronometro.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788245 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1 muxCountCronometro.v(23) " "Verilog HDL Implicit Net warning at muxCountCronometro.v(23): created implicit net for \"d1\"" {  } { { "muxCountCronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/muxCountCronometro.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788245 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d2 muxCountCronometro.v(24) " "Verilog HDL Implicit Net warning at muxCountCronometro.v(24): created implicit net for \"d2\"" {  } { { "muxCountCronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/muxCountCronometro.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788245 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d3 muxCountCronometro.v(25) " "Verilog HDL Implicit Net warning at muxCountCronometro.v(25): created implicit net for \"d3\"" {  } { { "muxCountCronometro.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/muxCountCronometro.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788245 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716649788262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm alarm:alarm " "Elaborating entity \"alarm\" for hierarchy \"alarm:alarm\"" {  } { { "system.v" "alarm" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ValvulaEntrada ValvulaEntrada:ve " "Elaborating entity \"ValvulaEntrada\" for hierarchy \"ValvulaEntrada:ve\"" {  } { { "system.v" "ve" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gotejamento gotejamento:gt " "Elaborating entity \"gotejamento\" for hierarchy \"gotejamento:gt\"" {  } { { "system.v" "gt" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aspersao aspersao:as " "Elaborating entity \"aspersao\" for hierarchy \"aspersao:as\"" {  } { { "system.v" "as" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:dl " "Elaborating entity \"delay\" for hierarchy \"delay:dl\"" {  } { { "system.v" "dl" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dFlipFlop delay:dl\|dFlipFlop:F0 " "Elaborating entity \"dFlipFlop\" for hierarchy \"delay:dl\|dFlipFlop:F0\"" {  } { { "output_files/delay.v" "F0" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/delay.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delayC delayC:dlc " "Elaborating entity \"delayC\" for hierarchy \"delayC:dlc\"" {  } { { "system.v" "dlc" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderColuna decoderColuna:dC " "Elaborating entity \"decoderColuna\" for hierarchy \"decoderColuna:dC\"" {  } { { "system.v" "dC" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderNivelDagua decoderNivelDagua:dnd " "Elaborating entity \"decoderNivelDagua\" for hierarchy \"decoderNivelDagua:dnd\"" {  } { { "system.v" "dnd" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderIrrigacao decoderIrrigacao:di " "Elaborating entity \"decoderIrrigacao\" for hierarchy \"decoderIrrigacao:di\"" {  } { { "system.v" "di" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador multiplexador:mux " "Elaborating entity \"multiplexador\" for hierarchy \"multiplexador:mux\"" {  } { { "system.v" "mux" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cronometro cronometro:timer " "Elaborating entity \"cronometro\" for hierarchy \"cronometro:timer\"" {  } { { "system.v" "timer" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryToDigit cronometro:timer\|binaryToDigit:btd " "Elaborating entity \"binaryToDigit\" for hierarchy \"cronometro:timer\|binaryToDigit:btd\"" {  } { { "cronometro.v" "btd" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoBitCounter cronometro:timer\|binaryToDigit:btd\|twoBitCounter:tbc " "Elaborating entity \"twoBitCounter\" for hierarchy \"cronometro:timer\|binaryToDigit:btd\|twoBitCounter:tbc\"" {  } { { "binaryToDigit.v" "tbc" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/binaryToDigit.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UndSec cronometro:timer\|UndSec:UndS " "Elaborating entity \"UndSec\" for hierarchy \"cronometro:timer\|UndSec:UndS\"" {  } { { "cronometro.v" "UndS" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788271 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Alin 0 UndSec.v(12) " "Net \"Alin\" at UndSec.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "UndSec.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndSec.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716649788271 "|system|cronometro:timer|UndSec:UndS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tFlipFlop cronometro:timer\|UndSec:UndS\|tFlipFlop:F0 " "Elaborating entity \"tFlipFlop\" for hierarchy \"cronometro:timer\|UndSec:UndS\|tFlipFlop:F0\"" {  } { { "UndSec.v" "F0" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndSec.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DzSec cronometro:timer\|DzSec:DzS " "Elaborating entity \"DzSec\" for hierarchy \"cronometro:timer\|DzSec:DzS\"" {  } { { "cronometro.v" "DzS" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UndMin cronometro:timer\|UndMin:UndM " "Elaborating entity \"UndMin\" for hierarchy \"cronometro:timer\|UndMin:UndM\"" {  } { { "cronometro.v" "UndM" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DzMin cronometro:timer\|DzMin:DzM " "Elaborating entity \"DzMin\" for hierarchy \"cronometro:timer\|DzMin:DzM\"" {  } { { "cronometro.v" "DzM" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxCountCronometro cronometro:timer\|muxCountCronometro:MCC " "Elaborating entity \"muxCountCronometro\" for hierarchy \"cronometro:timer\|muxCountCronometro:MCC\"" {  } { { "cronometro.v" "MCC" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7segDigit cronometro:timer\|decoder7segDigit:d7s " "Elaborating entity \"decoder7segDigit\" for hierarchy \"cronometro:timer\|decoder7segDigit:d7s\"" {  } { { "cronometro.v" "d7s" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/cronometro.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716649788279 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "and5wire 0 decoder7segDigit.v(46) " "Net \"and5wire\" at decoder7segDigit.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "output_files/decoder7segDigit.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/decoder7segDigit.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716649788279 "|system|cronometro:timer|decoder7segDigit:d7s"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "15 " "15 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716649788449 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 area 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"area\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1716649788451 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "C0 " "Inserted always-enabled tri-state buffer between \"C0\" and its non-tri-state driver." {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1716649788452 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "C1 " "Inserted always-enabled tri-state buffer between \"C1\" and its non-tri-state driver." {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1716649788452 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "C2 " "Inserted always-enabled tri-state buffer between \"C2\" and its non-tri-state driver." {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1716649788452 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "C3 " "Inserted always-enabled tri-state buffer between \"C3\" and its non-tri-state driver." {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1716649788452 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "C4 " "Inserted always-enabled tri-state buffer between \"C4\" and its non-tri-state driver." {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1716649788452 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "d0 " "Inserted always-enabled tri-state buffer between \"d0\" and its non-tri-state driver." {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1716649788452 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "d1 " "Inserted always-enabled tri-state buffer between \"d1\" and its non-tri-state driver." {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1716649788452 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "d2 " "Inserted always-enabled tri-state buffer between \"d2\" and its non-tri-state driver." {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1716649788452 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "d3 " "Inserted always-enabled tri-state buffer between \"d3\" and its non-tri-state driver." {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1716649788452 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1716649788452 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "C0 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"C0\" is moved to its source" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1716649788453 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "C1 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"C1\" is moved to its source" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1716649788453 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "C2 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"C2\" is moved to its source" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1716649788453 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "C3 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"C3\" is moved to its source" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1716649788453 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "C4 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"C4\" is moved to its source" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1716649788453 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1716649788453 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "C0~synth " "Node \"C0~synth\"" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716649788481 ""} { "Warning" "WMLS_MLS_NODE_NAME" "C1~synth " "Node \"C1~synth\"" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716649788481 ""} { "Warning" "WMLS_MLS_NODE_NAME" "C2~synth " "Node \"C2~synth\"" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716649788481 ""} { "Warning" "WMLS_MLS_NODE_NAME" "C3~synth " "Node \"C3~synth\"" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716649788481 ""} { "Warning" "WMLS_MLS_NODE_NAME" "C4~synth " "Node \"C4~synth\"" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716649788481 ""} { "Warning" "WMLS_MLS_NODE_NAME" "d0~synth " "Node \"d0~synth\"" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716649788481 ""} { "Warning" "WMLS_MLS_NODE_NAME" "d1~synth " "Node \"d1~synth\"" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716649788481 ""} { "Warning" "WMLS_MLS_NODE_NAME" "d2~synth " "Node \"d2~synth\"" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716649788481 ""} { "Warning" "WMLS_MLS_NODE_NAME" "d3~synth " "Node \"d3~synth\"" {  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716649788481 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1716649788481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716649788500 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716649788500 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "9 " "Implemented 9 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716649788500 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716649788500 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716649788500 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/REGUAAUTOMATIZADA.map.smsg " "Generated suppressed messages file C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/REGUAAUTOMATIZADA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716649788549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 12:09:48 2024 " "Processing ended: Sat May 25 12:09:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716649788549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716649788549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716649788549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716649788549 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1716649789473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716649789474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 12:09:49 2024 " "Processing started: Sat May 25 12:09:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716649789474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1716649789474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off REGUAAUTOMATIZADA -c REGUAAUTOMATIZADA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off REGUAAUTOMATIZADA -c REGUAAUTOMATIZADA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1716649789474 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1716649789527 ""}
{ "Info" "0" "" "Project  = REGUAAUTOMATIZADA" {  } {  } 0 0 "Project  = REGUAAUTOMATIZADA" 0 0 "Fitter" 0 0 1716649789527 ""}
{ "Info" "0" "" "Revision = REGUAAUTOMATIZADA" {  } {  } 0 0 "Revision = REGUAAUTOMATIZADA" 0 0 "Fitter" 0 0 1716649789528 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1716649789565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1716649789566 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "REGUAAUTOMATIZADA EPM240T100C5 " "Selected device EPM240T100C5 for design \"REGUAAUTOMATIZADA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1716649789567 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716649789596 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716649789596 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1716649789615 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1716649789618 ""}
{ "Warning" "WFITCC_FITCC_TIMING_DRIVEN_COMPILE_OFF" "" "Timing-driven compilation is disabled - timing performance will not be optimized" {  } {  } 0 171124 "Timing-driven compilation is disabled - timing performance will not be optimized" 0 0 "Fitter" 0 -1 1716649789667 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716649789675 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716649789675 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716649789675 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716649789675 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716649789675 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1716649789675 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716649789684 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716649789685 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1716649789686 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "cronometro:timer\|DzSec:DzS\|and2 Global clock " "Automatically promoted signal \"cronometro:timer\|DzSec:DzS\|and2\" to use Global clock" {  } { { "DzSec.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/DzSec.v" 47 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1716649789689 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "us Global clock " "Automatically promoted some destinations of signal \"us\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "decoderIrrigacao:di\|and4~0 " "Destination \"decoderIrrigacao:di\|and4~0\" may be non-global or may not use global clock" {  } { { "decoderIrrigacao.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/decoderIrrigacao.v" 28 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1716649789689 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "multiplexador:mux\|or6~1 " "Destination \"multiplexador:mux\|or6~1\" may be non-global or may not use global clock" {  } { { "multiplexador.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/multiplexador.v" 47 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1716649789689 ""}  } { { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 5 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1716649789689 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "us " "Pin \"us\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { us } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "us" } } } } { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1716649789689 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "cronometro:timer\|UndSec:UndS\|and3 Global clock " "Automatically promoted signal \"cronometro:timer\|UndSec:UndS\|and3\" to use Global clock" {  } { { "UndSec.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/UndSec.v" 63 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1716649789689 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "delay:dl\|dFlipFlop:F8\|q Global clock " "Automatically promoted some destinations of signal \"delay:dl\|dFlipFlop:F8\|q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "delay:dl\|dFlipFlop:F8\|q " "Destination \"delay:dl\|dFlipFlop:F8\|q\" may be non-global or may not use global clock" {  } { { "output_files/dFlipFlop.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/dFlipFlop.v" 4 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1716649789689 ""}  } { { "output_files/dFlipFlop.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/dFlipFlop.v" 4 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1716649789689 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1716649789689 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1716649789690 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1716649789690 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1716649789691 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1716649789691 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1716649789691 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1716649789691 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716649789698 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1716649789710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1716649789754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716649789772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1716649789773 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1716649789816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716649789816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1716649789817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1716649789848 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1716649789848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716649789854 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1716649789860 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716649789866 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "9 " "Following 9 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "C0 a permanently enabled " "Pin C0 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { C0 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C0" } } } } { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716649789875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "C1 a permanently enabled " "Pin C1 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { C1 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C1" } } } } { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716649789875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "C2 a permanently enabled " "Pin C2 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { C2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C2" } } } } { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716649789875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "C3 a permanently enabled " "Pin C3 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { C3 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C3" } } } } { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716649789875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "C4 a permanently enabled " "Pin C4 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { C4 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "C4" } } } } { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716649789875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "d0 a permanently enabled " "Pin d0 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { d0 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d0" } } } } { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716649789875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "d1 a permanently enabled " "Pin d1 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { d1 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d1" } } } } { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716649789875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "d2 a permanently enabled " "Pin d2 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { d2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d2" } } } } { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716649789875 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "d3 a permanently enabled " "Pin d3 has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { d3 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d3" } } } } { "system.v" "" { Text "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/system.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1716649789875 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1716649789875 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1716649789876 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/REGUAAUTOMATIZADA.fit.smsg " "Generated suppressed messages file C:/Users/guiau/OneDrive/햞ea de Trabalho/PBL2 V3/output_files/REGUAAUTOMATIZADA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1716649789894 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5592 " "Peak virtual memory: 5592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716649789908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 12:09:49 2024 " "Processing ended: Sat May 25 12:09:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716649789908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716649789908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716649789908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716649789908 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1716649790720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716649790720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 12:09:50 2024 " "Processing started: Sat May 25 12:09:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716649790720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1716649790720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off REGUAAUTOMATIZADA -c REGUAAUTOMATIZADA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off REGUAAUTOMATIZADA -c REGUAAUTOMATIZADA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1716649790720 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1716649790854 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1716649790863 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1716649790866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716649790934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 12:09:50 2024 " "Processing ended: Sat May 25 12:09:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716649790934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716649790934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716649790934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1716649790934 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1716649791524 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1716649791855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716649791855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 12:09:51 2024 " "Processing started: Sat May 25 12:09:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716649791855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1716649791855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta REGUAAUTOMATIZADA -c REGUAAUTOMATIZADA " "Command: quartus_sta REGUAAUTOMATIZADA -c REGUAAUTOMATIZADA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1716649791855 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1716649791915 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1716649791990 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1716649791991 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716649792026 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716649792026 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716649792059 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716649792099 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "REGUAAUTOMATIZADA.sdc " "Synopsys Design Constraints File file not found: 'REGUAAUTOMATIZADA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1716649792115 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1716649792116 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name decoderColuna:dC\|dFlipFlop:F1\|q decoderColuna:dC\|dFlipFlop:F1\|q " "create_clock -period 1.000 -name decoderColuna:dC\|dFlipFlop:F1\|q decoderColuna:dC\|dFlipFlop:F1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716649792116 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name decoderColuna:dC\|dFlipFlop:F0\|q decoderColuna:dC\|dFlipFlop:F0\|q " "create_clock -period 1.000 -name decoderColuna:dC\|dFlipFlop:F0\|q decoderColuna:dC\|dFlipFlop:F0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716649792116 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay:dl\|dFlipFlop:F8\|q delay:dl\|dFlipFlop:F8\|q " "create_clock -period 1.000 -name delay:dl\|dFlipFlop:F8\|q delay:dl\|dFlipFlop:F8\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716649792116 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay:dl\|dFlipFlop:F7\|q delay:dl\|dFlipFlop:F7\|q " "create_clock -period 1.000 -name delay:dl\|dFlipFlop:F7\|q delay:dl\|dFlipFlop:F7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716649792116 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay:dl\|dFlipFlop:F6\|q delay:dl\|dFlipFlop:F6\|q " "create_clock -period 1.000 -name delay:dl\|dFlipFlop:F6\|q delay:dl\|dFlipFlop:F6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716649792116 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cronometro:timer\|muxCountCronometro:MCC\|twoBitCounter:tbc\|dFlipFlop:F0\|q cronometro:timer\|muxCountCronometro:MCC\|twoBitCounter:tbc\|dFlipFlop:F0\|q " "create_clock -period 1.000 -name cronometro:timer\|muxCountCronometro:MCC\|twoBitCounter:tbc\|dFlipFlop:F0\|q cronometro:timer\|muxCountCronometro:MCC\|twoBitCounter:tbc\|dFlipFlop:F0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716649792116 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cronometro:timer\|DzSec:DzS\|tFlipFlop:F0\|Q cronometro:timer\|DzSec:DzS\|tFlipFlop:F0\|Q " "create_clock -period 1.000 -name cronometro:timer\|DzSec:DzS\|tFlipFlop:F0\|Q cronometro:timer\|DzSec:DzS\|tFlipFlop:F0\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716649792116 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name us us " "create_clock -period 1.000 -name us us" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716649792116 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cronometro:timer\|UndSec:UndS\|tFlipFlop:F0\|Q cronometro:timer\|UndSec:UndS\|tFlipFlop:F0\|Q " "create_clock -period 1.000 -name cronometro:timer\|UndSec:UndS\|tFlipFlop:F0\|Q cronometro:timer\|UndSec:UndS\|tFlipFlop:F0\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716649792116 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cronometro:timer\|UndMin:UndM\|tFlipFlop:F0\|Q cronometro:timer\|UndMin:UndM\|tFlipFlop:F0\|Q " "create_clock -period 1.000 -name cronometro:timer\|UndMin:UndM\|tFlipFlop:F0\|Q cronometro:timer\|UndMin:UndM\|tFlipFlop:F0\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716649792116 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay:dl\|dFlipFlop:F5\|q delay:dl\|dFlipFlop:F5\|q " "create_clock -period 1.000 -name delay:dl\|dFlipFlop:F5\|q delay:dl\|dFlipFlop:F5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716649792116 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cronometro:timer\|binaryToDigit:btd\|twoBitCounter:tbc\|dFlipFlop:F0\|q cronometro:timer\|binaryToDigit:btd\|twoBitCounter:tbc\|dFlipFlop:F0\|q " "create_clock -period 1.000 -name cronometro:timer\|binaryToDigit:btd\|twoBitCounter:tbc\|dFlipFlop:F0\|q cronometro:timer\|binaryToDigit:btd\|twoBitCounter:tbc\|dFlipFlop:F0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716649792116 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay:dl\|dFlipFlop:F4\|q delay:dl\|dFlipFlop:F4\|q " "create_clock -period 1.000 -name delay:dl\|dFlipFlop:F4\|q delay:dl\|dFlipFlop:F4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716649792116 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay:dl\|dFlipFlop:F3\|q delay:dl\|dFlipFlop:F3\|q " "create_clock -period 1.000 -name delay:dl\|dFlipFlop:F3\|q delay:dl\|dFlipFlop:F3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716649792116 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay:dl\|dFlipFlop:F2\|q delay:dl\|dFlipFlop:F2\|q " "create_clock -period 1.000 -name delay:dl\|dFlipFlop:F2\|q delay:dl\|dFlipFlop:F2\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716649792116 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay:dl\|dFlipFlop:F1\|q delay:dl\|dFlipFlop:F1\|q " "create_clock -period 1.000 -name delay:dl\|dFlipFlop:F1\|q delay:dl\|dFlipFlop:F1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716649792116 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name delay:dl\|dFlipFlop:F0\|q delay:dl\|dFlipFlop:F0\|q " "create_clock -period 1.000 -name delay:dl\|dFlipFlop:F0\|q delay:dl\|dFlipFlop:F0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716649792116 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716649792116 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716649792116 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1716649792119 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1716649792126 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716649792127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.862 " "Worst-case setup slack is -1.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.862              -5.570 us  " "   -1.862              -5.570 us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.844              -5.523 cronometro:timer\|DzSec:DzS\|tFlipFlop:F0\|Q  " "   -1.844              -5.523 cronometro:timer\|DzSec:DzS\|tFlipFlop:F0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.827              -3.653 cronometro:timer\|UndSec:UndS\|tFlipFlop:F0\|Q  " "   -1.827              -3.653 cronometro:timer\|UndSec:UndS\|tFlipFlop:F0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.550              -1.550 decoderColuna:dC\|dFlipFlop:F1\|q  " "   -1.550              -1.550 decoderColuna:dC\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.539              -1.539 cronometro:timer\|muxCountCronometro:MCC\|twoBitCounter:tbc\|dFlipFlop:F0\|q  " "   -1.539              -1.539 cronometro:timer\|muxCountCronometro:MCC\|twoBitCounter:tbc\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.522              -1.522 cronometro:timer\|binaryToDigit:btd\|twoBitCounter:tbc\|dFlipFlop:F0\|q  " "   -1.522              -1.522 cronometro:timer\|binaryToDigit:btd\|twoBitCounter:tbc\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.495              -2.988 cronometro:timer\|UndMin:UndM\|tFlipFlop:F0\|Q  " "   -1.495              -2.988 cronometro:timer\|UndMin:UndM\|tFlipFlop:F0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 delay:dl\|dFlipFlop:F0\|q  " "    0.209               0.000 delay:dl\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 delay:dl\|dFlipFlop:F3\|q  " "    0.209               0.000 delay:dl\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 delay:dl\|dFlipFlop:F7\|q  " "    0.209               0.000 delay:dl\|dFlipFlop:F7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 delay:dl\|dFlipFlop:F5\|q  " "    0.210               0.000 delay:dl\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 decoderColuna:dC\|dFlipFlop:F0\|q  " "    0.234               0.000 decoderColuna:dC\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.818               0.000 delay:dl\|dFlipFlop:F4\|q  " "    0.818               0.000 delay:dl\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.845               0.000 delay:dl\|dFlipFlop:F1\|q  " "    0.845               0.000 delay:dl\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.469               0.000 delay:dl\|dFlipFlop:F2\|q  " "    1.469               0.000 delay:dl\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.555               0.000 delay:dl\|dFlipFlop:F6\|q  " "    1.555               0.000 delay:dl\|dFlipFlop:F6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.907               0.000 clk  " "    1.907               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.682               0.000 delay:dl\|dFlipFlop:F8\|q  " "    2.682               0.000 delay:dl\|dFlipFlop:F8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716649792134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.761 " "Worst-case hold slack is -4.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.761             -19.027 cronometro:timer\|DzSec:DzS\|tFlipFlop:F0\|Q  " "   -4.761             -19.027 cronometro:timer\|DzSec:DzS\|tFlipFlop:F0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.651             -13.931 cronometro:timer\|UndSec:UndS\|tFlipFlop:F0\|Q  " "   -4.651             -13.931 cronometro:timer\|UndSec:UndS\|tFlipFlop:F0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.587             -17.532 us  " "   -4.587             -17.532 us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.107              -8.857 delay:dl\|dFlipFlop:F8\|q  " "   -3.107              -8.857 delay:dl\|dFlipFlop:F8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.961              -1.961 clk  " "   -1.961              -1.961 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.609              -1.609 delay:dl\|dFlipFlop:F6\|q  " "   -1.609              -1.609 delay:dl\|dFlipFlop:F6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.523              -1.523 delay:dl\|dFlipFlop:F2\|q  " "   -1.523              -1.523 delay:dl\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.899              -0.899 delay:dl\|dFlipFlop:F1\|q  " "   -0.899              -0.899 delay:dl\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.872              -0.872 delay:dl\|dFlipFlop:F4\|q  " "   -0.872              -0.872 delay:dl\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.288              -0.288 decoderColuna:dC\|dFlipFlop:F0\|q  " "   -0.288              -0.288 decoderColuna:dC\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.264              -0.264 delay:dl\|dFlipFlop:F5\|q  " "   -0.264              -0.264 delay:dl\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.263              -0.263 delay:dl\|dFlipFlop:F0\|q  " "   -0.263              -0.263 delay:dl\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.263              -0.263 delay:dl\|dFlipFlop:F3\|q  " "   -0.263              -0.263 delay:dl\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.263              -0.263 delay:dl\|dFlipFlop:F7\|q  " "   -0.263              -0.263 delay:dl\|dFlipFlop:F7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.708               0.000 cronometro:timer\|UndMin:UndM\|tFlipFlop:F0\|Q  " "    1.708               0.000 cronometro:timer\|UndMin:UndM\|tFlipFlop:F0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.968               0.000 cronometro:timer\|binaryToDigit:btd\|twoBitCounter:tbc\|dFlipFlop:F0\|q  " "    1.968               0.000 cronometro:timer\|binaryToDigit:btd\|twoBitCounter:tbc\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.985               0.000 cronometro:timer\|muxCountCronometro:MCC\|twoBitCounter:tbc\|dFlipFlop:F0\|q  " "    1.985               0.000 cronometro:timer\|muxCountCronometro:MCC\|twoBitCounter:tbc\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.996               0.000 decoderColuna:dC\|dFlipFlop:F1\|q  " "    1.996               0.000 decoderColuna:dC\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716649792136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.352 " "Worst-case recovery slack is -5.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.352              -5.352 decoderColuna:dC\|dFlipFlop:F0\|q  " "   -5.352              -5.352 decoderColuna:dC\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.314              -3.314 decoderColuna:dC\|dFlipFlop:F1\|q  " "   -3.314              -3.314 decoderColuna:dC\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.882              -2.882 delay:dl\|dFlipFlop:F8\|q  " "   -2.882              -2.882 delay:dl\|dFlipFlop:F8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716649792144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.734 " "Worst-case removal slack is 0.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.734               0.000 delay:dl\|dFlipFlop:F8\|q  " "    0.734               0.000 delay:dl\|dFlipFlop:F8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.166               0.000 decoderColuna:dC\|dFlipFlop:F1\|q  " "    1.166               0.000 decoderColuna:dC\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.204               0.000 decoderColuna:dC\|dFlipFlop:F0\|q  " "    3.204               0.000 decoderColuna:dC\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716649792146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 us  " "   -2.289              -2.289 us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 cronometro:timer\|DzSec:DzS\|tFlipFlop:F0\|Q  " "    0.234               0.000 cronometro:timer\|DzSec:DzS\|tFlipFlop:F0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 cronometro:timer\|UndMin:UndM\|tFlipFlop:F0\|Q  " "    0.234               0.000 cronometro:timer\|UndMin:UndM\|tFlipFlop:F0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 cronometro:timer\|UndSec:UndS\|tFlipFlop:F0\|Q  " "    0.234               0.000 cronometro:timer\|UndSec:UndS\|tFlipFlop:F0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 cronometro:timer\|binaryToDigit:btd\|twoBitCounter:tbc\|dFlipFlop:F0\|q  " "    0.234               0.000 cronometro:timer\|binaryToDigit:btd\|twoBitCounter:tbc\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 cronometro:timer\|muxCountCronometro:MCC\|twoBitCounter:tbc\|dFlipFlop:F0\|q  " "    0.234               0.000 cronometro:timer\|muxCountCronometro:MCC\|twoBitCounter:tbc\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 decoderColuna:dC\|dFlipFlop:F0\|q  " "    0.234               0.000 decoderColuna:dC\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 decoderColuna:dC\|dFlipFlop:F1\|q  " "    0.234               0.000 decoderColuna:dC\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 delay:dl\|dFlipFlop:F0\|q  " "    0.234               0.000 delay:dl\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 delay:dl\|dFlipFlop:F1\|q  " "    0.234               0.000 delay:dl\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 delay:dl\|dFlipFlop:F2\|q  " "    0.234               0.000 delay:dl\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 delay:dl\|dFlipFlop:F3\|q  " "    0.234               0.000 delay:dl\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 delay:dl\|dFlipFlop:F4\|q  " "    0.234               0.000 delay:dl\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 delay:dl\|dFlipFlop:F5\|q  " "    0.234               0.000 delay:dl\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 delay:dl\|dFlipFlop:F6\|q  " "    0.234               0.000 delay:dl\|dFlipFlop:F6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 delay:dl\|dFlipFlop:F7\|q  " "    0.234               0.000 delay:dl\|dFlipFlop:F7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 delay:dl\|dFlipFlop:F8\|q  " "    0.234               0.000 delay:dl\|dFlipFlop:F8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716649792152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716649792152 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1716649792287 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716649792301 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716649792302 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716649792337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 25 12:09:52 2024 " "Processing ended: Sat May 25 12:09:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716649792337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716649792337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716649792337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716649792337 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 80 s " "Quartus Prime Full Compilation was successful. 0 errors, 80 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716649792950 ""}
