--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Lab4_topLvl.twx Lab4_topLvl.ncd -o Lab4_topLvl.twr
Lab4_topLvl.pcf -ucf Uc_noFuture.ucf

Design file:              Lab4_topLvl.ncd
Physical constraint file: Lab4_topLvl.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
din<0>      |    0.185(R)|      FAST  |    2.358(R)|      SLOW  |clk_BUFGP         |   0.000|
din<1>      |    0.008(R)|      FAST  |    2.587(R)|      SLOW  |clk_BUFGP         |   0.000|
din<2>      |   -0.086(R)|      FAST  |    2.715(R)|      SLOW  |clk_BUFGP         |   0.000|
din<3>      |   -0.020(R)|      FAST  |    2.628(R)|      SLOW  |clk_BUFGP         |   0.000|
din<4>      |   -0.095(R)|      FAST  |    2.722(R)|      SLOW  |clk_BUFGP         |   0.000|
din<5>      |    0.065(R)|      FAST  |    2.539(R)|      SLOW  |clk_BUFGP         |   0.000|
din<6>      |    0.161(R)|      FAST  |    2.393(R)|      SLOW  |clk_BUFGP         |   0.000|
din<7>      |   -0.032(R)|      FAST  |    2.615(R)|      SLOW  |clk_BUFGP         |   0.000|
din<8>      |    0.722(R)|      FAST  |    2.157(R)|      SLOW  |clk_BUFGP         |   0.000|
din<9>      |    0.768(R)|      FAST  |    2.078(R)|      SLOW  |clk_BUFGP         |   0.000|
din<10>     |    0.032(R)|      FAST  |    2.553(R)|      SLOW  |clk_BUFGP         |   0.000|
din<11>     |    0.161(R)|      FAST  |    2.346(R)|      SLOW  |clk_BUFGP         |   0.000|
din<12>     |    1.227(R)|      FAST  |    1.030(R)|      SLOW  |clk_BUFGP         |   0.000|
din<13>     |    0.188(R)|      FAST  |    2.350(R)|      SLOW  |clk_BUFGP         |   0.000|
din<14>     |    0.170(R)|      FAST  |    2.344(R)|      SLOW  |clk_BUFGP         |   0.000|
din<15>     |    0.212(R)|      FAST  |    2.329(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    0.829(R)|      FAST  |    2.023(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
a           |        13.503(R)|      SLOW  |         4.803(R)|      FAST  |clk_BUFGP         |   0.000|
b           |        13.740(R)|      SLOW  |         4.722(R)|      FAST  |clk_BUFGP         |   0.000|
c           |        13.279(R)|      SLOW  |         4.471(R)|      FAST  |clk_BUFGP         |   0.000|
d           |        13.704(R)|      SLOW  |         4.658(R)|      FAST  |clk_BUFGP         |   0.000|
e           |        13.233(R)|      SLOW  |         4.390(R)|      FAST  |clk_BUFGP         |   0.000|
f           |        13.332(R)|      SLOW  |         4.426(R)|      FAST  |clk_BUFGP         |   0.000|
g           |        13.233(R)|      SLOW  |         4.539(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.079|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Mar 11 21:52:10 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 707 MB



