INFO:sim:172 - Generating IP...
Resolving generics for 'MainMemory'...
Applying external generics to 'MainMemory'...
Delivering associated files for 'MainMemory'...
Delivering EJava files for 'MainMemory'...
Generating implementation netlist for 'MainMemory'...
INFO:sim - Pre-processing HDL files for 'MainMemory'...
Running synthesis for 'MainMemory'
Running ngcbuild...
Writing VHO instantiation template for 'MainMemory'...
Writing VHDL behavioral simulation model for 'MainMemory'...
WARNING:sim - Overwriting existing file
   J:/xilinx_prj/processor/ipcore_dir/tmp/_cg/MainMemory/doc/blk_mem_gen_v7_3_vi
   nfo.html with file from view xilinx_documentation
Delivered 1 file into directory
J:/xilinx_prj/processor/ipcore_dir/tmp/_cg/MainMemory
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'MainMemory'...
Generating metadata file...
Generating ISE project file for 'MainMemory'...
Generating ISE project...
XCO file found: MainMemory.xco
XMDF file found: MainMemory_xmdf.tcl
Adding J:/xilinx_prj/processor/ipcore_dir/tmp/_cg/MainMemory.asy -view all
-origin_type imported
Adding J:/xilinx_prj/processor/ipcore_dir/tmp/_cg/MainMemory.ngc -view all
-origin_type created
Checking file "J:/xilinx_prj/processor/ipcore_dir/tmp/_cg/MainMemory.ngc" for
project device match ...
File "J:/xilinx_prj/processor/ipcore_dir/tmp/_cg/MainMemory.ngc" device
information matches project device.
Adding J:/xilinx_prj/processor/ipcore_dir/tmp/_cg/MainMemory.sym -view all
-origin_type imported
Adding J:/xilinx_prj/processor/ipcore_dir/tmp/_cg/MainMemory.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "J:/xilinx_prj/processor/ipcore_dir/tmp/_cg/MainMemory.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding J:/xilinx_prj/processor/ipcore_dir/tmp/_cg/MainMemory.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/MainMemory"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'MainMemory'.
