# name,address,full hash/reference,specific hash,suffix,gdt,source library,source file,who found it,notes,
#,,,,,,,,,,
# example_new_reversed_function,0xCAFED00D,,,g,,,libgnu.a,me,a multiline comment\nline two\nline three  You can leave the hash fields blank and run this with “output_functions” to generate hashes: $GHIDRA_HOME/support/analyzeHeadless /tmp ahh1 -import X6100_BBFW_V1.1.6_221112001.bin -loader STM32Loader -postScript AssignFunctionNamesAndTypes.py gdt_archives=STM32F427_437xx.gdt functions=functions.csv output_functions,
#,,,,,,,,,,
# flashmemstart / start of bbbootloader,0x08000000,,,g,,,stm32f427zg.pdf#page=86,,based on G90 & STM32,
# start of bbfw / isr_vector table,0x08020000,,,f,,,startup_stm32f427xx.s,fventuri,,
ptr_MasterStackfirmware_base,0x08020000,,,f,,,startup_stm32f427xx.s,,,
ptr_ResetHandler,0x08020004,,,f,,,DUI0553-1.pdf vectormap,,Should lead to main function / Exception #1,
ptr_NMI,0x08020008,,,f,,,DUI0553-1.pdf vectormap,,Exception #2,
ptr_HardFault,0x0802000C,,,f,,,DUI0553-1.pdf vectormap,,Exception #3,
ptr_MemoryManagementFault,0x08020010,,,f,,,DUI0553-1.pdf vectormap,,Exception #4,
ptr_BusFault,0x08020014,,,f,,,DUI0553-1.pdf vectormap,,Exception #5,
ptr_UsageFault,0x08020018,,,f,,,DUI0553-1.pdf vectormap,,Exception #6,
ptr_Reserved,0x0802001C,,,f,,,DUI0553-1.pdf vectormap,,Exception #7-10,
ptr_SVCall,0x0802002C,,,f,,,DUI0553-1.pdf vectormap,,Exception #11,
ptr_ReservedForDebug,0x08020030,,,f,,,DUI0553-1.pdf vectormap,,Exception #12,
ptr_Reserved,0x08020034,,,f,,,DUI0553-1.pdf vectormap,,Exception #13,
ptr_PendSV,0x08020038,,,f,,,DUI0553-1.pdf vectormap,,Exception #14,
ptr_Systick,0x0802003C,,,f,,,DUI0553-1.pdf vectormap,,Exception #15,
ptr_IRQ0,0x08020040,,,f,,,DUI0553-1.pdf vectormap,,Exception #16,
ptr_IRQ1,0x08020044,,,f,,,DUI0553-1.pdf vectormap,,Exception #17,
ptr_IRQ2,0x08020048,,,f,,,DUI0553-1.pdf vectormap,,Exception #18,
checksForSpecial_initParameterMaybe,0x080201d4,0x3f3246219b0f90c2,0x1a03a82fe70f3c62,g,,,,nu,If a nearby dword holds a value then concatenate _init address with a value from SRAM?,
arm_bitreversal_32,0x080201f0,0xbfc8f839142ab82b,0x31316d4d692611b8,g,,,/opt/symgrate2-archive/KeilPacks/ARM.CMSIS.5.0.0.pack/CMSIS/Lib/GCC/libarm_cortexM3l_math.a,symgrate,"POSSIBLE STRUCT: void arm_bitreversal_32(uint *pSrc,uint bitRevLen,uint *pBitRevTab)",
arm_bitreversal_32,0x0802025a,,,g,,,,symgrate,"POSSIBLE STRUCT: void arm_bitreversal_32(uint *pSrc,uint bitRevLen,uint *pBitRevTab)",
STRLEN_g,0x080202b0,0x37d6c5925b1bb918,0x3a6895988f196bd8,,,,,fventuri/symgrate,,
memchr,0x080202c0,0x74d8aa59b4830ed1,0x50e782ad81f01cd0,,,,,fventuri,,
__aeabi_drsub,0x08020360,,,g,,GCC abi-aa,,symgrate,"PROPOSED SIG: double __aeabi_drsub(double x,double y) [https://github.com/ARM-software/abi-aa/blob/201a7cb898c443b6d1c7aa3b8abdaaa55ebf02d8/rtabi32/rtabi32.rst#L964]",
__aeabi_dsub,0x08020368,__aeabi_dadd-0x4,0x9e456a449681c56c,g,,GCC abi-aa,,symgrate,"PROPOSED SIG: double __aeabi_dsub(double x, double y) [https://kolegite.com/EE_library/standards/ARM_ABI/rtabi32.pdf]",
__aeabi_dadd,0x0802036c,0xa5413d2289c1f806,0xb9520e962f46b479,g,,GCC abi-aa,/opt/symgrate2-archive/ti/ccs100/ccs/tools/compiler/gcc-arm-none-eabi-7-2017-q4-major/lib/gcc/arm-none-eabi/7.2.1/thumb/v7-ar/fpv3/hard/libgcc.a,fventuri/symgrate,"PROPOSED SIG: double __aeabi_dadd(double a, double b) [https://kolegite.com/EE_library/standards/ARM_ABI/rtabi32.pdf]",
__aeabi_ui2d,0x080205e4,0xed2e2717e3802bd4,0x45b2d0d397478c32,g,,GCC abi-aa,/opt/symgrate2-archive/ti/ccs100/ccs/tools/compiler/gcc-arm-none-eabi-7-2017-q4-major/lib/gcc/arm-none-eabi/7.2.1/thumb/v7-ar/fpv3/hard/libgcc.a,fventuri/symgrate,Guessed function: Different than other __aeabi_ui2d function! PROPOSED SIG: double __aeabi_ui2d(unsigned a) [https://kolegite.com/EE_library/standards/ARM_ABI/rtabi32.pdf] [https://github.com/ARM-software/abi-aa/blob/main/rtabi32/rtabi32.rst],
__aeabi_ui2d,0x08020604,0x463a0dcec4e8970c,0x1083e581d4e309f2,g,,GCC abi-aa,/opt/symgrate2-archive/ti/ccs100/ccs/tools/compiler/gcc-arm-none-eabi-7-2017-q4-major/lib/gcc/arm-none-eabi/7.2.1/thumb/v7-ar/fpv3/hard/libgcc.a,fventuri/symgrate,Guessed function: Different than other __aeabi_ui2d function! PROPOSED SIG: double __aeabi_ui2d(unsigned a) [https://kolegite.com/EE_library/standards/ARM_ABI/rtabi32.pdf] [https://github.com/ARM-software/abi-aa/blob/main/rtabi32/rtabi32.rst],
__aeabi_f2d,0x08020628,0x8fc5f39cccde35f0,0x37ff52bd723a1408,g,,GCC abi-aa,/opt/symgrate2-archive/ti/ccs100/ccs/tools/compiler/gcc-arm-none-eabi-7-2017-q4-major/lib/gcc/arm-none-eabi/7.2.1/thumb/v7-ar/fpv3/hard/libgcc.a,fventuri/symgrate,PROPOSED SIG: double __aeabi_f2d(float a) [https://kolegite.com/EE_library/standards/ARM_ABI/rtabi32.pdf],
__aeabi_ul2d,0x0802066c,,,g,,,,symgrate,,
__aeabi_l2d,0x0802067c,,,g,,,,symgrate,,
__aeabi_dmul,0x080206d8,0xf7c69e8d41c137cb,0x407079d519131750,g,,GCC abi-aa,/opt/symgrate2-archive/ti/ccs100/ccs/tools/compiler/gcc-arm-none-eabi-7-2017-q4-major/lib/gcc/arm-none-eabi/7.2.1/thumb/v7-ar/fpv3/hard/libgcc.a,fventuri/symgrate,"Guessed function: Different than other __aeabi_dmul function! PROPSED STRUCT: double __aeabi_dmul(double a, double b) [https://kolegite.com/EE_library/standards/ARM_ABI/rtabi32.pdf]",
sub__aeabi_dmul:080206f4,0x080208b4,0xb149fbb2fab6e5e,0xc44ccee365071fc7,g,,,,nu,Is only called by __aeabi_dmul:080206f4,
__aeabi_dmul,0x0802092c,0x97cbecf53e30aff9,0x311d09d093425df0,g,,GCC abi-aa,/opt/symgrate2-archive/ti/ccs100/ccs/tools/compiler/gcc-arm-none-eabi-7-2017-q4-major/lib/gcc/arm-none-eabi/7.2.1/thumb/v7-ar/fpv3/hard/libgcc.a,fventuri/symgrate,"Guessed function: Different than other __aeabi_dmul function! PROPSED STRUCT: double __aeabi_dmul(double a, double b) [https://kolegite.com/EE_library/standards/ARM_ABI/rtabi32.pdf]",
sub__aeabi_dmul:08020948,0x08020a9a,0x4d2ea32082e3d026,0xf91ac16ded38d3e3,g,,,,nu,Is only called by __aeabi_dmul:08020948,
__eqdf2,0x08020b0c,0x77641c264e4cfb76,0x1fff6ae9505a50e2,g,,,/opt/symgrate2-archive/ti/ccs100/ccs/tools/compiler/gcc-arm-none-eabi-7-2017-q4-major/lib/gcc/arm-none-eabi/7.2.1/thumb/v7-ar/fpv3/hard/libgcc.a,fventuri/symgrate,"PROPOSED SIG: int __eqdf2 (double a, double b) [https://gcc.gnu.org/onlinedocs/gccint/Soft-float-library-routines.html]",
__aeabi_cdrcmple,0x08020b88,0xcbb99b72595bb295,0xea1eadb62cf6407d,g,,GCC abi-aa,,symgrate,"PROPOSED SIG: void __aeabi_cdrcmple(double a, double b) [https://kolegite.com/EE_library/standards/ARM_ABI/rtabi32.pdf] - NOTE also might return int? [https://github.com/llvm-mirror/compiler-rt/blob/69445f095c22aac2388f939bedebf224a6efcdaf/lib/builtins/arm/aeabi_cdcmp.S#L123]",
__aeabi_cdcmple,0x08020b98,0x596152500cfdbaf8,0x5b135db902468864,g,,GCC abi-aa,,symgrate,"PROPOSED SIG: void __aeabi_cdcmple(double a, double b) [https://github.com/llvm-mirror/compiler-rt/blob/69445f095c22aac2388f939bedebf224a6efcdaf/lib/builtins/arm/aeabi_cdcmp.S#L64]",
run__aeabi_cdcmpleAndStuff,0x08020ba8,0x3424d61a77af08c2,0x3b87eb6958b0286,g,,,,nu,run __aeabi_cdcmple and return something,
run__aeabi_cdcmpleAndStuff,0x08020bbc,0x64da37d5f215ada,0x1e920514799615ee,g,,,,nu,run __aeabi_cdcmple and return something,
run__aeabi_cdcmpleAndStuff,0x08020bd0,0xc10cfb5a5715b83a,0xf7de2b6ae63cf80e,g,,,,nu,run __aeabi_cdcmple and return something,
run__aeabi_cdrcmpleAndStuff,0x08020be4,0xc10cfb5a5715b83a,0xf7de2b6ae63cf80e,g,,,,nu,run __aeabi_cdrcmple and return something,
run__aeabi_cdrcmpleAndStuff,0x08020bf8,0x64da37d5f215ada,0x1e920514799615ee,g,,,,nu,run __aeabi_cdrcmple and return something,
__aeabi_dcmpun,0x08020c0c,0x104b94ea4362a3da,0x33c026964e9579dc,g,,GCC abi-aa,/opt/symgrate2-archive/ti/ccs100/ccs/tools/compiler/gcc-arm-none-eabi-7-2017-q4-major/lib/gcc/arm-none-eabi/7.2.1/thumb/v7-ar/fpv3/hard/libgcc.a,fventuri/symgrate,"PROPOSED SIG: int __aeabi_dcmpun (double a, double b) [https://kolegite.com/EE_library/standards/ARM_ABI/rtabi32.pdf] [https://github.com/ARM-software/abi-aa/blob/main/rtabi32/rtabi32.rst]",
__aeabi_d2iz,0x08020c38,0xb7dd76a02845926f,0xaa5ca661ef03be95,g,,GCC abi-aa,/opt/symgrate2-archive/ti/ccs100/ccs/tools/compiler/gcc-arm-none-eabi-7-2017-q4-major/lib/gcc/arm-none-eabi/7.2.1/thumb/v7-ar/fpv3/hard/libgcc.a,fventuri/symgrate,PROPOSED SIG: int __aeabi_d2iz(double a) [https://kolegite.com/EE_library/standards/ARM_ABI/rtabi32.pdf],
__aeabi_d2uiz,0x08020c88,0xf547ce01a2e5afc2,0x3134388871f12d40,g,,GCC abi-aa,/opt/symgrate2-archive/ti/ccs100/ccs/tools/compiler/gcc-arm-none-eabi-7-2017-q4-major/lib/gcc/arm-none-eabi/7.2.1/thumb/v7-ar/fpv3/hard/libgcc.a,fventuri/symgrate,PROPOSED SIG: unsigned __aeabi_d2uiz(double a) [https://kolegite.com/EE_library/standards/ARM_ABI/rtabi32.pdf],
UNKNOWN,0x08020cc8,0x493938fc4e519035,0xa7d0bdb27b578efd,,,,,,,
__aeabi_uldivmod,0x08020d68,0x9990aa8373c1c2dc,0x9c09e0e0176565e9,g,,,/opt/symgrate2-archive/ti/ccs100/ccs/tools/compiler/gcc-arm-none-eabi-7-2017-q4-major/lib/gcc/arm-none-eabi/7.2.1/thumb/v7-ar/fpv3/hard/libgcc.a,fventuri/symgrate,,
__udivmoddi4,0x08020d98,0x6d52bf6337439018,0x5e8b369505fc104e,g,,,/opt/symgrate2-archive/ti/ccs100/ccs/tools/compiler/gcc-arm-none-eabi-7-2017-q4-major/lib/gcc/arm-none-eabi/7.2.1/thumb/v7e-m/fpv4-sp/hard/libgcc.a,fventuri/symgrate,,
SQRT,0x08021068,0xadf3e2f0c831bfbb,0xfc6b01f24e88916b,g,,,,fventuri,,
sub1_FUN_08022710,0x0802108c,0x314e85730ce8c725,0x5509d60e2cb1a285,,,,,nu,Only used by FUN_08022710,
ATAN2_DEGREES,0x080210a8,0x5e1814a562d1614,0x4012205c1f4828f6,g,,,,fventuri,,
sub2_FUN_08022710,0x08021188,0xa368788abf513934,0xd2ccb99a02fe254d,,,,,nu,Only used by FUN_08022710,
sub3_FUN_08022710,0x080211a8,0x75b02abe98759f89,0xef9427ecef29004b,,,,,nu,Only used by FUN_08022710,
sub4_FUN_08022710,0x08021200,0xc96498d85a97d56c,0x4fffe280541e26da,,,,,nu,Only used by FUN_08022710,
sub5_FUN_08022710,0x0802129c,0xaa3f984c758367b0,0x2caa65efc905bdb4,,,,,nu,Only used by FUN_08022710,
sub6_FUN_08022710,0x08021338,0x109b2090f562523b,0x97e9d3f29d961ff9,,,,,nu,Only used by FUN_08022710,
sub7_FUN_08022710,0x08021390,0x9bd52b422135fde8,0x992e73dbe6d38c79,,,,,nu,Only used by FUN_08022710,
sub8_FUN_08022710,0x080213ec,0xc329da8589532aa9,0x72df3b644252a0d9,,,,,nu,Only used by FUN_08022710,
sub9_FUN_08022710,0x0802148c,0x709c186c9ad46b47,0x1b57a78d5efd3846,,,,,nu,Only used by FUN_08022710. Called twice.,
UNKNOWN,0x080214e0,0x8cbb854f6b8c485b,0x27d627db52ac9b37,,,,,,Only called by DMA1_Stream3_IRQHandler_f_ & FUN_08022710. Called multiple times by both.,
sub10_FUN_08022710,0x0802166c,0xadfa091cf73d63f1,0xa2a07c1ca4f9d35d,,,,,nu,Only used by FUN_08022710: Stores/processes data in SRAM (input is either SRAM9294 or SRAM942C or SRAM9aa8),
sub11_FUN_08022710,0x080216f8,0xf69cd99bfd82562f,0xe2d7c0145d13699b,,,,,nu,Only used by FUN_08022710,
sub12_FUN_08022710,0x080219f4,0x81c8433d7899f266,0x64bea18a262f9499,,,,,nu,Only used by FUN_08022710,
sub13_FUN_08022710,0x08021a58,0xd8fec12bc124d911,0x6edc25425da8f989,,,,,nu,Only used by FUN_08022710,
sub_DMA1_Stream3_IRQHandler,0x08021ac8,0x52ddd3b4f1ebe1a3,0x23f180d75189cb7f,,,,,nu,Only used by DMA1_Stream3_IRQHandler_f_,
sub14_FUN_08022710,0x08021e28,0x31f7abd2d88af385,0x653ddb7bdfae0bdb,,,,,nu,Only used by FUN_08022710,
sub15_FUN_08022710,0x08021e70,0xcdb850b129c0326f,0x597816242a7411c9,,,,,nu,Only used by FUN_08022710,
sub16_FUN_08022710,0x08021fd0,0x2cfae1c7ea31a1d9,0xd2a025783c748d0d,,,,,nu,Only used by FUN_08022710,
sub17_FUN_08022710,0x080221ec,0x6ed98c5e7e483fba,0x33ff372941b3d2fe,,,,,nu,Only used by FUN_08022710,
_HTTPServer_sleepms,0x08022244,0x6f2b47e93a374af0,0x6a13dd66760cdcba,g,,,/opt/symgrate2-archive/ti/ns_2_60_00_07/source/ti/net/http/lib/gcc/m4/httpserver_debug.a,symgrate,I think _HTTPServer_sleepms might be incorrect. Only called by DMA1_Stream3_IRQHandler_f_.,
sub18_FUN_08022710,0x0802252c,0x3f4443b82e33b23d,0x3ce9239cbb825097,,,,,nu,Only used by FUN_08022710,
sub_FUN_08032108,0x08022658,0xd19c413c1103e44d,0x59c44af7f481cd62,,,,,nu,Only used by FUN_08032108,
add1.0AndStoreInSRAM9c40,0x08022684,0xcc7b714e1dc1b853,0xd54e0360979812f2,g,,,,nu,Only used by FUN_0802afa4,
stores_plusSqrt3over2_or_minusSqrt3over2_and_1,0x08022698,0x26ad2ba99cebcb6b,0x704f69cad2b63480,g,,GCORE?,,nu,Only used by FUN_0802afa4: Maybe stores unit circle coordinates? First set x to ±60.0. Then store ±(√3)/2 = sin( ±60.0 * π/180 ) into RAM. Then calc +1/2 = cos( ±60.0 * π/180) to calc 1.0 = 1.0 / (1/2) - 1.0 and store 1.0 into RAM.,
UNKNOWN,0x08022710,0x704cdc737332c233,0x7d7ed6ef429e883,,,,,,Stores a ton of stuff in a large array in SRAM5910. Only used by GPIO_EG_DataRegisters_I2cStuff_g_:08023b86,
changeSRAM5910[0x4d92]from0to4_thenwait100,0x080230a4,0x4ae06fa586f79e69,0x2a21b60f0ab002f6,g,,,,nu,Only used by FUN_0802afa4.  If SRAM5910[4d92] is 0 then set it to 4 and wait 100ms (exit loop early if SRAM5910[4d92] gets set back to 0).,
return,0x080230dc,storeInSRAM5910array[0x8148]_OrZeroSRAM5910[0x4d5d-0x4d5e]-0x4,0xf9506ad5da86701a,g,,,,nu,,
storeInSRAM5910array[0x8148]_OrZeroSRAM5910[0x4d5d-0x4d5e],0x080230e0,0x7e20fa6698361de1,0x37a0254ee78f3e4,g,,,,nu,If input is 0 then zero SRAM5910[0x4d5d] & SRAM5910[0x4d5e]. Otherwise store the input into SRAM5910array[0x8148],
UNKNOWN,0x080230fc,0x538b165e85514158,0x9cc45b227558340e,,,,,,stores stuff in SRAM,
UNKNOWN,0x08023124,0x604c3c7ea892dbed,0x644b04c0fbf15526,,,,,,08023124/08023180 are very similar,
UNKNOWN,0x08023180,0x604c3c7ea892dbed,0x644b04c0fbf15526,,,,,,08023124/08023180 are very similar,
UNKNOWN,0x080231e8,0x686431b2be8f3fc5,0x1d4b077eac45c824,,,,,,080231e8 & 08023208 are very similar,
UNKNOWN,0x08023208,0x686431b2be8f3fc5,0x1d4b077eac45c824,,,,,,080231e8 & 08023208 are very similar,
storeInSRAM5910array[0x4fbd]_thenFlipBitInSRAM5910array[0x4fc4],0x08023228,0x2162d7102328ff99,0x525ac4172879412,g,,,,nu,,
storeInSRAM5910array[0x4fc2],0x08023248,0xd50174c62b5f88ce,0xfc06145981144ca2,,,,,nu,,
storeInSRAM5910array[0x4fbf]_thenFlipBitInSRAM5910array[0x4fc4],0x08023268,0x2162d7102328ff99,0xa5db0b289927fa88,g,,,,nu,,
FormatTextMaybe2,0x08023288,0x109c0783f0134e19,0x9f1350baa819a667,g,,,,nu,based on SSH session text which appears on COM8 DEV port of x6100,
UNKNOWN,0x080232f4,0xd30874e06ca14b0,0x1a59f37bdc227452,,,,,,,
FormatTextMaybe1,0x080233d8,0x4e3d23a6eae9e2d4,0x2a87d1433a77e2a4,g,,,,nu,based on SSH session text which appears on COM8 DEV port of x6100,
RelatedToSettingAGCmodeMaybe,0x08023444,0x1d664d773e67fa65,0x1ed9c433dd5aec70,g,,,,nu,base on nearby strings,
UNKNOWN,0x08023760,0x74455ffdc07e377,0xe6dceb6dcca2898d,,,,,,,
printfAnArrayContainingFourInputFilterSettings,0x080237e8,0xcfc999d7f7299245,0x59f3c1a4b9ef4461,g,,,,nu,Loads input[0-1-2-3] into SRAM5910[0x4fac-0x4fb0-0x4fb4-0x4fb8] then printf's these values to '\r\nfilter1[%04ld_ %04ld],filter2[%04ld_ %04ld]'.  Input array probably holds filter settings - each one four bytes long.
storeInSRAM5910array[0x59cd],0x08023868,0xd50174c62b5f88ce,0xc7c3aa964f98014,,,,,nu,,
storeVectorAsFloatInSRAMb350,0x08023878,0x78b0ffc3352332cc,0x621ff8b91eab74e8,g,,,,nu,Also truncates the vector to a max value of 100,
storeInSRAM5910array[0x80c4],0x08023894,0xd50174c62b5f88ce,0xf63cc0a2c1c443e2,,,,,nu,,
UNKNOWN,0x080238a8,0xd76958e214e6e0dd,0xf93e24ca8e302b7f,,,,,,,
UNKNOWN,0x080239d8,0x686431b2be8f3fc5,0x1d4b077eac45c824,,,,,,,
storeInSRAM5910+0x8194_akaSRAMdaa4,0x080239f8,0xdc2517f39a39f562,0xa88882c8c3874bd1,g,,,,nu,,
storeInSRAM5910+0x8198_akaSRAMdaa8,0x08023a08,0xdc2517f39a39f562,0x573a148e0ed0a779,g,,,,nu,,
storeInSRAM5910array[0x4d60],0x08023a18,0xd50174c62b5f88ce,0x6d964f9b31af7406,,,,,nu,,
storeInSRAM5910array[0x4d61],0x08023a28,0xd50174c62b5f88ce,0x58260ca8c1cdb159,,,,,nu,,
storeInSRAM5910array[0x4d63],0x08023a38,0xd50174c62b5f88ce,0xc2c70d6838e64fad,,,,,nu,,
UNKNOWN,0x08023a48,0x5f64bec7897d87d9,0x98e36ed07fe9020d,,,,,,,
storeInSRAM5910+0x4d70_akaSRAMa680,0x08023ae4,0xdc2517f39a39f562,0x67f7265bbad9beb9,,,,,nu,,
storeInSRAM5910array[0x4d90],0x08023af4,0xd9fad274e9c4b636,0x3ecfb7c8a0efb8e8,,,,,nu,,
storeInSRAM5910array[0x4ddc],0x08023b04,0xd50174c62b5f88ce,0x51fb0a9af34d430a,,,,,nu,,
returnSRAMda68_aka_in_r0,0x08023b14,storeInSRAM5910array[0x4ddc]+0x10,0x924323718ca14c1e,g,,,,nu,Returns stack pointer maybe? ('return in_r0'): Returns SRAMda68 via 'vldr' (SRAMda68 is written to multiple times by function DMA1_Stream3_IRQHandler),
returnSRAMdad8_aka_in_r0,0x08023b20,enableSysTickDaemonIfSRAMDA5AisZero-0x18,0x924323718ca14c1e,g,,,,nu,ibid,
returnSRAMda88_aka_in_r0,0x08023b2c,enableSysTickDaemonIfSRAMDA5AisZero-0xc,0x924323718ca14c1e,g,,,,nu,ibid,
enableSysTickDaemonIfSRAMDA5AisZero,0x08023b38,0x880826498d5d53ab,0x94934aef50657cc9,g,,,,nu,Switches on FUN_08032d4c (sysTickDaemonMaybe_g_nu_) if SRAMda88 is 0,
returnSRAM5910array[0x4d5e],0x08023b70,0x678b379a35e7bc26,0x76353254ef2f3872,,,,,nu,,
GPIO_EG_DataRegisters_I2cStuff,0x08023b80,0xd4278aac10a4a7f7,0x404fcec91979747c,g,,,,nu,Switches off GPIOG_ODR8/GPIOE_ODR15 then enables SysTickDaemon_g_ and then switches them back on. Then does I2C stuff with GPIOE and GPIOG input/output data type registers.,
DMA1_Stream3_IRQHandler,0x08023bf0,0x26e5deacfe0977fe,0x94c7ecf925752a00,f,STM32F427_437xx,GCORE,startup_stm32f427xx.s /opt/symgrate2-archive/ti/ccs100/ccs/tools/compiler/ti-cgt-arm_20.2.0.LTS/lib/rtsv7A8_T_le_n_v3_eabi.lib,,might be __kernel_rem_pio2 ?,
UNKNOWN,0x08027ef0,0x303bec007ec437b8,0xd5d16412fac74ec0,,,,,,,
UNKNOWN,0x08027f34,0xdff03c1bf34bdb6c,0xd7605265e4753d3f,,,,,,,
arm_fir_f32,0x08027fac,0xddd6337b57a8c538,0xbef1ce69a3ec611d,g,,,/opt/symgrate2-archive/KeilPacks/MediaTek.MTx.3.1.0.pack/driver/CMSIS/Lib/libarm_cortexM4lf_math.a,symgrate,,
arm_fir_f32,0x08028380,0xd1cfaf8466f1d4c1,0x6faee38cb4953a08,g,,,/opt/symgrate2-archive/KeilPacks/MediaTek.MTx.3.1.0.pack/driver/CMSIS/Lib/libarm_cortexM4lf_math.a,symgrate,,
arm_fir_f32,0x08028e88,0x544ab4c75923df3b,0x93c7ad8b063f6064,g,,,/opt/symgrate2-archive/KeilPacks/MediaTek.MTx.3.1.0.pack/driver/CMSIS/Lib/libarm_cortexM4lf_math.a,symgrate,,
getSRAM3574array5value,0x08029474,compareGPIO_x_registerValsMaybe-0x24,0x8154247740639cb3,g,,,,nu,SRAM3574 must hold an array,
getSRAM3574array4value,0x08029480,compareGPIO_x_registerValsMaybe-0x18,0xd7a206961d5c795d,g,,,,nu,SRAM3574 must hold an array,
getSRAM3574array6value,0x0802948c,compareGPIO_x_registerValsMaybe-0xc,0x821e649e691d6fc4,g,,,,nu,SRAM3574 must hold an array,
compareGPIO_x_registerValsMaybe,0x08029498,0xcd55647abef41bed,0xd7de191b711af330,g,,,,nu,Takes an array of GPIO_x register values? Checks one of them and stores result in SRAMe1a8? (Possible registers include: OTYPER OSPEEDR PUPDR IDR ODR and BSRR) Then compares the other?,
UNKNOWN,0x080295f0,0xd7a448441251545c,0x16a469fe6f443119,,,,,,SRAMe1a8array might be a jump table,
compareSRAMe1a8_GPIOregisterValsMaybe,0x080296b4,0x1ca48fd7acad0e9b,0xbc391bd4f96fdf95,g,,,,nu,Similar to FUN_08029498 but compares values in SRAMe1a8array. Also sets lowest SRAM bytes and some arrays.,
UNKNOWN,0x08029958,0x5798d2f1356adf0f,0xf88e311c57b2d029,,,,,,,
UNKNOWN,0x080299b0,0xb3c740f2e068bfac,0xb9915c8609755aef,,,,,,Might do something with data and the bootloader (based on input address and being at end of the STM32 restart segment in main),
GCORE_FlashMemoryReadWriteStuff,0x080299f4,0x9fb81e14930b4931,0x3c40c2684d55b552,g,,,,nu,base on nearby strings and functions,
UNKNOWN,0x08029a70,0x52a76a069c1380fc,0x8137ef1518c684b6,,,,,,,
GPIO_x_OutputDataRegisters_ConfigureStuff_nu_,0x08029a84,0xb6d53d7051f0f818,0xffc73ec7d9bd6c22,,,,,nu,fxn(GPIOaddr settingbits bool) performs bitwise AND or OR on GPIOx_ODR's bits.,
UNKNOWN,0x08029a98,0xbead36cf030131ca,0x7fe84ba373404fc2,,,,,,,
GPIO_BCG_GPIOC-ODR5logic_nu_,0x08029b00,0x12735e1fa65aaba3,0xe30b85916db5c3cc,,,,,nu,Called only by _HTTPServer_sleepms: Turn off GPIO_G_ODR6. Figure out if GPIOC_ODR5 should be on or off. Flip GPIO_B_ODR0 on-off before every conditional.  Then turn on GPIO_G_ODR6 at end.,
GPIO_BCG_jiggleGPIOC-ODR5toOff_nu_,0x08029f08,0xd4791f9e61c44b00,0xd2175f4c7148b4b0,,,,,nu,GPIOG_ODR6 off. GPIOC_ODR5 off-off-off-on-on-off-on-off.  GPIOG_ODR6 on.  GPIOB_ODR0 is switched on-off after GPIOC_ODR5 state change.,
GPIO_BC_GPIOC-ODR5toOnIfLargeInput_nu_,0x0802a0b4,0xc532e76ce565e586,0x14649e188c423f50,,,,,nu,If input bit-shifted 26-31 bits left is < 0 (not sure if input var is 32bits?) then GPIOC_ODR5 on - else GPIOC_ODR5 off.  Flip GPIOB_ODR0 on-off after every conditional.  Flip GPIOB_ODR1 on-off at end.,
UNKNOWN,0x0802a234,0xae7e1dc721e778c8,0x4f04c5fc6f02453d,,,,,nu,Only used by GCOREmaybe_g_:0802afa4: SRAMe1dc which is passed into this function probably holds a register of some kind. This function seems to disable or enable that register.,
UNKNOWN,0x0802a258,FUN_0802a260-0x8,0xef05dc11d3830707,,,,,nu,Only used by _HTTPServer_sleepms:0802a668: SRAMe1dc which is passed into this function probably holds a register of some kind. This function seems to disable that register.,
UNKNOWN,0x0802a260,0xed2ce1f0fc013951,0xca3925ce4034dee4,,,,,,,
subGCORE_DACch2stuff_needsResearch,0x0802a3f4,0xd5744c9ad869df1d,0xfce5da33cad3027e,,,,,nu,,
GUI_GetBkColor,0x0802a658,0xeeded7bbb31e8a51,0x72df2f79d6796921,g,,,/opt/symgrate2-archive/KeilPacks/Keil.STM32F4xx_DFP.2.2.0.pack/Middlewares/ST/STemWin/Lib/STemWin524b_CM4_GCC_ot.a,symgrate,I'm not sure this one was ID'd correctly by Symgrate.,
_HTTPServer_sleepms,0x0802a668,0xdf20064a29ecd2b6,0x2f43030ac9e9f128,g,,,/opt/symgrate2-archive/ti/ns_2_60_00_07/source/ti/net/http/lib/gcc/m4/httpserver_debug.a,symgrate,,
IS_BIT_SET,0x0802a920,0xc5af2af75546d1ec,0x694284f12cdcb575,g,,,/opt/symgrate2-archive/KeilPacks/MediaTek.MTx.3.1.0.pack/middleware/MTK/camera/lib/libdrv_idp.a,symgrate,,
OSMboxPostOpt,0x0802ab70,0x66c33a7a32b82342,0xb686de49024cb065,g,,,/opt/symgrate2-archive/KeilPacks/EmbeddedOffice.Flexible_Safety_RTOS.1.0.0.pack/Lib/cortex-m4f_gcc/cert-mpu_cortex-m4f_gcc.a,symgrate,,
switchTheseBitsOffOrOnInSRAM03d4,0x0802ae48,0x5b985d92af0a65e,0xfe34745049bbab3,g,,,,nu,Takes binary and bool as input: Binary tells us which bits to switch in SRAM03d4 and bool tells us Off or On.  These bits are used later by only FUN_08032108.,
UNKNOWN,0x0802af38,0x444e52484aceaa8e,0x230a84396a3cd31,,,,,,,
GCOREmaybe,0x0802afa4,0xa97fbb7bab7ba4d6,0x758038e042c14d1d,g,,,,nu,Takes (*SRAM008c *SRAM01b0) as inputs and returns 1 or 0 at various stages. The main() fxn appears to hold here in a while TRUE loop (and if loop exits then STM32 resets): Accesses STM32 Reserved6 memory and SRAM and GPIOA's port output data register. Does some battery stuff. Prints 'agc_mode_updated' 'txpower_updated' 'nre:%d nrthr:%d' and 'dnfe:%d dnfcnt:%d dnfwidth:%d'.  Also saves/reads from bootloader(?) at 08004000,
GPIOMAYBE_flipOSPEEDRyOffOrOnMaybe,0x0802c508,0x38a6e3a2b3eb41da,0x91e7215910f8dafd,g,,,,nu,SRAM01b0 does hold GPIO_F at one point in Main (after it holds firmware date). If GPIOF is in SRAM then 0x8 is the OSPEEDR offset and param_1 is y.,
UNKNOWN,0x0802c520,0x1f538ea45cab4dde,0x399fca496ecdb61b,,,,,,Returns a value in (ptr_SRAM008c+0x10c)+0xdc,
BatteryChargerLogicMaybe,0x0802c5ac,0x4e56c54e44d4dab1,0x23771f97b6fc6e52,g,,,,nu,,
TIM3_IRQHandler,0x0802c8d4,0x592794959a1d337,0xa3c454a07d979e1c,f,,,startup_stm32f427xx.s,,,
NVIC_PriorityGroupConfig,0x0802cc74,0xd63c4691552a1ed4,0x31029a073f230f7e,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,[stm32f4xx_dsp_stdperiph_lib_um.chm p191:line00111] AIRCR_VECTKEY_MASK=0x05FA0000. {Writes VECTKEY=0x5FA and PRIGROUP=0b101 (VectReset-VectClrActive-SysResetReq are kept to defaults). 'To write to this register you must write 0x5FA to the VECTKEY' (VECTKEY is the upper 16 bits). pm0214-stm32-cortexm4-mcus-and-mpus-programming-manual-stmicroelectronics.pdf p228} POSSIBLE STRUCT: void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup),
NVIC_Init,0x0802cc88,0x65b93af3c73a2aaa,0x1baef2df12212a84,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,[stm32f4xx_dsp_stdperiph_lib_um.chm p191:line00129] {Sets NVIC_ICERx then stores SCB_AIRCAR.PRIGROUP bits into a variable and then sets NVIC_IPRx then set NVIC_ISERx [pm0214 p208]} POSSIBLE STRUCT: void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct),
ADC_Init,0x0802cce4,0xfeaa802b98f5ec77,0xc81704db00ba985e,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p225:line00228] {ADCx_CR1: CR1_CLEAR_MASK Turn off SCAN AWDEN JAWDEN. ADCx_CR2: CR2_CLEAR_MASK Set channel sequence length to one conversion? ADCx_SQR1: SQR1_L_RESET and do some other stuff [rm0090 p415]} POSSIBLE STRUCT: void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)",
ADC_CommonInit,0x0802cd30,0x2783fa0f9a468661,0x60fc430ed0ae3702,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,[stm32f4xx_dsp_stdperiph_lib_um.chm p171:line00334] {Sets Analog-to-digital converter common control register (ADC_CCR) [rm0090 p427]: ADC_CCR:ADCPRE='PCLK2 divided by 2'. ADC_CCR:DMA='Direct memory access mode disabled'. ADC_CCR:DELAY='5*TADCCLK'. ADC_CCR:MULTI='Independent mode'. CR_CLEAR_MASK=0xFFFC30E0} POSSIBLE STRUCT: void ADC_CommonInit(ADC_CommonInitTypeDef *ADC_CommonInitStruct),
ADC_Cmd,0x0802cd58,0x19f9e3995cb70033,0xb6df79ea723018e4,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p171:line00392] {Takes inputs (ADCyPtr bool) and toggles ADCy_CR2:ADON bit [rm0090 p420]: Either Disables ADC conversion and go to power down mode OR Enables ADC.} POSSIBLE STRUCT: void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)",
ADC_RegularChannelConfig,0x0802cd6c,0xba3932a3b8017e17,0xf95ee6352240d7b2,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p221:line00708] {Takes (ADCyPTR num1 num2 num3). Define ADC channels with sampling cycle times & number/sequence of conversions: Sets SMPR2=ADC sample time register 2 [rm0090 p420] OR SMPR1=ADC sample time register 1 [rm0090 p420]. Also sets SQR1=ADC regular sequence register 1 [rm0090 p423] OR SQR1=ADC regular sequence register 1 [rm0090 p423]. Also sets SQR3=ADC regular sequence register 3 [rm0090 p423].} POSSIBLE STRUCT: void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)",
ADC_SoftwareStartConv,0x0802cdf8,0x979377eab2d5a699,0xc025c123fe9b1a5f,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,[stm32f4xx_dsp_stdperiph_lib_um.chm p171:line00828] {Takes (ADCyPtr). Enables ADCy_CR2:SWSTART [rm0090 p418]: Starts conversion of regular channels. Note: This bit is set by software to start conversion and cleared by hardware as soon as the conversion starts. Note: This bit can be set only when ADON = 1 otherwise no conversion is launched.} POSSIBLE STRUCT: void ADC_SoftwareStartConv(ADC_TypeDef* ADCx),
ADC_DMACmd,0x0802ce04,0x210e749436c238e3,0x1ab9627cf3c575cc,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p225:line01045] {Takes (ADCyPtr bool). Toggles ADCy_CR2:DMA [rm0090 p419]: Direct memory access mode (for single ADC mode). Refer to the DMA controller chapter for more details.} POSSIBLE STRUCT: void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)",
ADC_DMARequestAfterLastTransferCmd,0x0802ce18,0x210e749436c238e3,0x1ab9627cf3c575cc,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p171:line1069] {Decides to accept more ADC DMA requests or not (after the last transfer is completed): CR2:DDS (DMA disable selection for single ADC mode) = 0 (No new DMA request is issued after the last transfer as configured in the DMA controller) OR CR2:DDS (DMA disable selection for single ADC mode) = 1 (DMA requests are issued as long as data are converted and DMA=1).} POSSIBLE STRUCT: void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState)",
CRC_ResetDR,0x0802ce2c,0xc600e62ae481f1c8,0xa344185a8dbac379,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,[stm32f4xx_dsp_stdperiph_lib_um.chm p171:line00049] {Resets the CRC calculation unit and sets the data register to 0xFFFF FFFF. [rm0090 p115 4.4.3 Control register (CRC_CR)]} POSSIBLE STRUCT: void CRC_ResetDR(void),
CRC_CalcBlockCRC,0x0802ce38,0xf891c995ba950aa7,0x33b385fa2b17c188,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p264:line00073] {Not sure what this is but involves looping through a pointer to CRC.} POSSIBLE STRUCT: uint32_t CRC_CalcBlockCRC(uint32_t pBuffer,uint32_t BufferLength)",
DAC_DeInit,0x0802ce58,0xba25539270780faf,0x45ef80ab0217e6bb,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,[stm32f4xx_dsp_stdperiph_lib_um.chm p171:line00180] RCC_APB1_Peripherals defined on p627:line00703: 0x20000000 = RCC_APB1Periph_DAC. {Sending/not-sending 0x20000000 in binary to RCC APB1 peripheral reset register (RCC+0x20) probably triggers DACRST (from Section 7.3.8 [rm0090 p237])} POSSIBLE STRUCT: void DAC_DeInit(void),
DAC_Init,0x0802ce74,0x68acd59d5c02e466,0xcee89173fe61b337,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p171:line00199] CR_CLEAR_MASK=0x00000FFE {Probably turns off DAC_CR:ENx (DAC channelx enable/disable) DAC_CR:DMAUDRIEx (DAC channelx DMA Underrun Interrupt enable/disable) DAC_CR:DMAENx (DAC channelx DMA enable/disable).} POSSIBLE STRUCT: void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)",
_ZN11__gnu_debug19_Safe_iterator_base8_M_resetEv,0x0802cea4,0xcb7ecd31e1f4f6f2,0xf114a984950406ef,g,,,,symgrate,,
DAC_Cmd,0x0802ceb0,0x6b84326571b8b93e,0x1896be5b8d8dfa5a,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p171:line00259] DAC_CR bit 0 is register EN1 {Sets or unsets bits (similar to GPIO_x_ODR configs 0802fa00-0802faa8)} POSSIBLE STRUCT: void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)",
GCORE_DACch2start,0x0802ced0,,,g,,,,nu,Sets up array SRAM008c and DACch2 and then triggers DACch2 (SRAM008c seems to hold some kind of large array used by GCORE). Sets DAC_SWTRIGR:SWTRIG2=1 (DAC channel2 software trigger enabled) [rm0090 p448],
DAC_SetChannel1Data,0x0802cef0,0x30eb88a2716c76d,0xe033322d62ad819,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p300:line00371] {Takes (zero & zero). Sets DAC:DHR12R1 (DAC channel 1 12-bit right-aligned data holding register) with a given value (which in our program is always 0). [rm0090 p448]} POSSIBLE STRUCT: void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)",
DAC_SetChannel2Data,0x0802cf10,0x30eb88a2716c76d,0x3afd3a3492705055,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p300:line00396] Takes (zero & value). Sets DAC:DHR12R2 (DAC channel 2 12-bit right-aligned data holding register) with a given value. [rm0090 p450] POSSIBLE STRUCT: void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data)",
DMA_GetCurrentMemoryTarget,0x0802cf30,DMA_GetFlagStatus-0x8,0x314eac9596470d09,p,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c,nu,Tells the program if the current DMAxStreamy target memory is Memory0 or Memory1: Returns bit 19 from DMAxStreamy->CR (The Control Target value). Removes the top 12 and the bottom 19 bits of a value (using bit shifting) [https://github.com/cnc4less/STM32F4_StdLib_1.6/blob/30912c3cb816b6e8fcb14314f107aaa6f38f4e86/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c#L828],
DMA_GetFlagStatus,0x0802cf38,0x4c6e5dafaff575bf,0xfdfde1f25e6097be,p,,,,nu,Also might be DMA_GetITStatus() but this function is listed before DMA_GetITStatus in the peripherals library so I believe this is the correct function. RESERVED_MASK=0x0F7D0F7D is only used by DMA_ClearFlag() DMA_ClearITPendingBit() DMA_GetFlagStatus() and DMA_GetITStatus().,
DMA_ClearFlag,0x0802cf74,0x21973f72eb8c3403,0xb8c099352b0ac53c,p,,,,nu,"DMA_ClearFlag() and DMA_ClearITPendingBit() appear to be exact duplicates but the input variable controls which function occurs? [stm32f4xx_dsp_stdperiph_lib_um.chm p347:line01245] RESERVED_MASK=0x0F7D0F7D {fxn(ptrDMAx.SxCR_choosesDMA2or1 clearHIFCRorLIFCRprobably). STM32F4xx Reference Manual p327: The two DMA controllers have 16 streams in total (8 for each controller). 10.5.3 DMAx low interrupt flag clear register (DMA_LIFCR) address offset 0x08. 10.5.4 DMAx high interrupt flag clear register (DMA_HIFCR) address offset 0x0C.  0000 1111 0111 1101 clears all flags (TCIFx/HTIFx/TEIFx/DMEIFx/CFEIFx) #-# in DMAx_HISR/LISR.} POSSIBLE STRUCT: void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)",
DMA_ITConfig,0x0802cfa4,0xae02f0bb535e318e,0xb54917ec5ea45190,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p185:line01111] DMA_IT_FE=0x00000080. TRANSFER_IT_ENABLE_MASK=0x1e=(DMA_SxCR_TCIE=0x10|DMA_SxCR_HTIE=0x08|DMA_SxCR_TEIE=0x04|DMA_SxCR_DMEIE=0x02) {Enables DMA1:S3 Transfer Complete Interrupts & FIFO Error Interrupts in our firmware: DMA1_S3FCR.FEIE and DMA1_S3CR.TCIE registers p325}. POSSIBLE STRUCT: void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)",
DMA_GetITStatus,0x0802cfe4,0xd62da88bf83f9835,0x1cec215f5271eb74,p,,,,nu,Also might be DMA_GetFlagStatus() but this function is listed after DMA_GetFlagStatus in the peripherals library so I believe this is the correct function. {Is only called by DMA1_Stream3_IRQHandler:08023bfe. Looks like other functions. Didnt seem worth completely looking into.},
DMA_ClearITPendingBit,0x0802d038,0x21973f72eb8c3403,0xb8c099352b0ac53c,p,,,,nu,DMA_ClearFlag() and DMA_ClearITPendingBit() appear to be exact duplicates but the input variable controls which function occurs? (has different pointers but those pointers go to the same addresses),
FLASH_Unlock,0x0802d068,0x71a237ec2e7c8c20,0x6f614cff4ea38476,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,[stm32f4xx_dsp_stdperiph_lib_um.chm p171:line00402] {'The Flash key register is used to allow access to the Flash control register and so to allow program and erase operations. The following values must be programmed consecutively to unlock the FLASH_CR register and allow programming/erasing it: a) KEY1 = 0x45670123  b) KEY2 = 0xCDEF89AB  ... The Flash control register is used to configure and start Flash memory operations.' [Reference Manual rm0090 p98: 3.9 Flash interface registers]} POSSIBLE STRUCT: void FLASH_Unlock(void),
FLASH_OB_Unlock,0x0802d088,0x5bc7731e90f97dd4,0xfe72b98e3e6eda1e,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,[stm32f4xx_dsp_stdperiph_lib_um.chm p171:line00962] {The Flash option key register is used to allow program and erase operations in the user configuration sector.  The following values must be programmed consecutively to unlock the FLASH_OPTCR register and allow programming it:  a) OPTKEY1 = 0x08192A3B  b) OPTKEY2 = 0x4C5D6E7F} POSSIBLE STRUCT: void FLASH_OB_Unlock(void),
FLASH_OB_WRPConfig,0x0802d0a8,0xa210459eef3e44d5,0x5c2d4a93bc63ae67,p,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p392:line01005] Could also be FLASH_OB_PCROPConfig() (STM32 read-out protection which deletes bootloader and flashmem if STM32 is tampered with) but is more likely FLASH_OB_WRPConfig() due to the order of the |= and &= at the end of the function. OPTCR_BYTE2_ADDRESS=0x40023C16=FLASH_OPTCR+2=FLASH_OPTCR.BOR_LEV [rm0090 p108]. FLASH_WaitForLastOperation() (including its call to FLASH_GetStatus(void) is embedded inside this function). POSSIBLE STRUCT: void FLASH_OB_WRPConfig(uint32_t OB_WRP, FunctionalState NewState)",
FLASH_OB_Launch,0x0802d178,0x7d2ca8cd24d06fdd,0x97a0d6a40aab6715,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,[stm32f4xx_dsp_stdperiph_lib_um.chm p171:line01312] [rm0090 p102O] PTCR_BYTE0_ADDRESS=40023c14. FLASH_OPTCR_OPTSTRT=0x00000002. FLASH_GetStatus(void) is embedded inside this function. POSSIBLE STRUCT: FLASH_Status FLASH_OB_Launch(void),
FLASH_WaitForLastOperation,0x0802d230,0x90061f86ef592272,0x8d833af6ea2765e5,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,[stm32f4xx_dsp_stdperiph_lib_um.chm p393:line01578] FLASH_GetStatus(void) seems to be embedded into this function. {check if flashmem write/erase is busy. Sub-sub of flashmem read/write functions.} POSSIBLE STRUCT: FLASH_Status FLASH_WaitForLastOperation(void),
FLASH_EraseSector,0x0802d2d8,0xeff9c558a1ec0f8c,0xef7ea7a5e1e2560e,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p395:line00468] FLASH_CR_SER=0x00000002. CR_PSIZE_MASK=0xFFFFFCFF. FLASH_CR.SNB=0000. FLASH_CR.SER=1. FLASH_CR_STRT=0x00010000. FLASH_CR.SER=0. (Notably not in this function: FLASH_CR_MER1=FLASH_CR_MER=0x00000004. FLASH_CR_MER2=0x00008000). FLASH_WaitForLastOperation() (including its call to FLASH_GetStatus(void) is embedded inside this function). POSSIBLE STRUCT: FLASH_Status FLASH_EraseSector(uint32_t FLASH_Sector, uint8_t VoltageRange)",
FLASH_ProgramWord,0x0802d3e8,0xd04809e03c5f73b1,0x1d61e307465df224,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p387:line00784] [rm0090 p102O] FLASH_WaitForLastOperation() (including its call to FLASH_GetStatus(void) is embedded inside this function). CR_PSIZE_MASK=0xFFFFFCFF (FLASH_CR.PSIZE&0b00 = program x8). FLASH_PSIZE_WORD=0x00000200 (FLASH_CR.PSIZE|0b10 = program x32). FLASH_CR.PG=1 = activated. POSSIBLE STRUCT: FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)",
GPIO_Init,0x0802d4c8,0xb72821b72ddba0f3,0x3705508845b379c9,f,STM32F427_437xx,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,stm32f4xx_gpio.c,fventuri,"[stm32f4xx_dsp_stdperiph_lib_um.chm p517:line00195] POSSIBLE STRUCT: void GPIO_Init(GPIO_TypeDef *GPIOx,GPIO_InitTypeDef *GPIO_InitStruct)",
GPIO_SetBits,0x0802d564,GPIO_PinAFConfig-0x8,0xdc3b586cecc883df,f,STM32F427_437xx,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,stm32f4xx_gpio.c,fventuri,"[stm32f4xx_dsp_stdperiph_lib_um.chm p518:line00405] POSSIBLE STRUCT: void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)",
GPIO_ResetBits,0x0802d568,GPIO_PinAFConfig-0x4,0x7dd246e8f605c276,f,STM32F427_437xx,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,stm32f4xx_gpio.c,fventuri,"[stm32f4xx_dsp_stdperiph_lib_um.chm p518:line00426]. BSRR+0x2 = Just the BRy registers (BSRR+0x0 = BSy registers). [rm0090 p284] POSSIBLE STRUCT: void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)",
GPIO_PinAFConfig,0x0802d56c,0x4b41951be7b22569,0xa44cc4ab1af63633,f,STM32F427_437xx,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,stm32f4xx_gpio.c,fventuri,"[stm32f4xx_dsp_stdperiph_lib_um.chm p519:line00572] Configures a GPIO pin to be used for an alternate function. POSSIBLE STRUCT: void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)",
I2C_DeInit,0x0802d598,0xb50bbfbd587b239d,0x22d2982f8a1c68cd,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,fventuri,[stm32f4xx_dsp_stdperiph_lib_um.chm p556:line00130] POSSIBLE STRUCT: void I2C_DeInit(I2C_TypeDef* I2Cx),
I2C_Init,0x0802d604,0x7b0a3643672714a1,0x2d31c2e9a9f7ce36,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,fventuri,"[stm32f4xx_dsp_stdperiph_lib_um.chm p556:line00173] POSSIBLE STRUCT: void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)",
I2C_Cmd,0x0802d6d8,0x2dbecb5486fe472f,0x25c1feec65b1c591,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,fventuri,"[stm32f4xx_dsp_stdperiph_lib_um.chm p556:line00306] POSSIBLE STRUCT: void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)",
I2C_GenerateSTART,0x0802d6f0,0x28ed20305e2ee167,0x9381212bc6b343b5,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,fventuri,"[stm32f4xx_dsp_stdperiph_lib_um.chm p556:line00392] POSSIBLE STRUCT: void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)",
I2C_GenerateSTOP,0x0802d708,0x28ed20305e2ee167,0x9381212bc6b343b5,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,fventuri,"[stm32f4xx_dsp_stdperiph_lib_um.chm p556:line00416] POSSIBLE STRUCT: void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)",
I2C_Send7bitAddress,0x0802d720,0x9615eede9e01b023,0x61a0168ff59f00fb,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,fventuri,"[stm32f4xx_dsp_stdperiph_lib_um.chm p556:line00444] POSSIBLE STRUCT: void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)",
I2C_AcknowledgeConfig,0x0802d738,0x28ed20305e2ee167,0x9381212bc6b343b5,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,fventuri,"[stm32f4xx_dsp_stdperiph_lib_um.chm p556:line00471] sets I2C_CR1.ACK=0 or 1 [rm0090 p860] POSSIBLE STRUCT: void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)",
I2C_StretchClockCmd,0x0802d750,0xcb466412f4474037,0x778f1b85191208e9,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,fventuri,"[stm32f4xx_dsp_stdperiph_lib_um.chm p556:line00595] POSSIBLE STRUCT: void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)",
I2C_SendData,0x0802d768,I2C_ITConfig-0xC,0x82c69688b17a5b37,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,fventuri,"[stm32f4xx_dsp_stdperiph_lib_um.chm p556:line00749] POSSIBLE STRUCT: void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)",
I2C_ReceiveData,0x0802d76c,I2C_ITConfig-0x8,0x2d0fd1197c89023f,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,fventuri,[stm32f4xx_dsp_stdperiph_lib_um.chm p556:line00762] POSSIBLE STRUCT: uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx),
I2C_ITConfig,0x0802d774,0xa85832ec44c736f8,0xefb85a91eaee1d11,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,fventuri,"[stm32f4xx_dsp_stdperiph_lib_um.chm p556:line01092] POSSIBLE STRUCT: void I2C_ITConfig(I2C_TypeDef* I2Cx, uint16_t I2C_IT, FunctionalState NewState)",
I2C_CheckEvent,0x0802d788,0x8959302cb0d274d7,0x44397124f54bfe8f,g,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,fventuri,Probably correct. Might need to look at his function again. Could also be I2C_GetFlagStatus [stm32f4xx_dsp_stdperiph_lib_um.chm p556:line01151],
I2C_GetFlagStatus,0x0802d7a0,0xb8e0c162ce7853d6,0x7edf146c5571d099,g,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,fventuri,Probably correct. Might need to look at his function again. Could also be I2C_CheckEvent [stm32f4xx_dsp_stdperiph_lib_um.chm p556:line01263],
I2C_GetITStatus,0x0802d7d8,0xa602db38df9df8bf,0xd079a087b9961677,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,fventuri,"[stm32f4xx_dsp_stdperiph_lib_um.chm p556:line01374] POSSIBLE STRUCT: ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT)",
subI2C3_ER_IRQHandler,0x0802d7f4,0x4f3fbd1012052e00,0x9ef97345d23f505a,,,,,nu,,
storeIn420e0020,0x0802d7fc,subI2C3_ER_IRQHandler+0x8,0x7b29e94c0060e016,g,,,,nu,Only used by CheckIfBatteryFullYetMaybe_g_: Stores 1 at beginning of that function and stores 0 at the end. Address 0x420e0020 seems to be in the Reserved section (of the CortexM4 Block 2 Perpherals memory map),
RCC_GetClocksFreq,0x0802d808,0xf30cec190910fbb4,0x7a0a8249bd6e1ca8,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,[stm32f4xx_dsp_stdperiph_lib_um.chm p633:line01277] {Does stuff with RCC.CFGR & RCC.PLLCFGR. Called by startup functions for I2C & clocks. Also called by a USARTx_setGPIOx function.} POSSIBLE STRUCT: void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks),
RCC_AHB1PeriphClockCmd,0x0802d898,0x8a480d3cd5e793e9,0xf594c2fdf6c27787,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,fventuri,"[stm32f4xx_dsp_stdperiph_lib_um.chm p634:line02097] POSSIBLE STRUCT: void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)",
RCC_APB1PeriphClockCmd,0x0802d8b0,0x8a480d3cd5e793e9,0x78e680091c565415,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,fventuri,"[stm32f4xx_dsp_stdperiph_lib_um.chm p634:line02216] POSSIBLE STRUCT: void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)",
RCC_APB2PeriphClockCmd,0x0802d8c8,0x8a480d3cd5e793e9,0x3f5d354cb5911f97,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,fventuri,"[stm32f4xx_dsp_stdperiph_lib_um.chm p634:line02268] POSSIBLE STRUCT: void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)",
RCC_APB1PeriphResetCmd,0x0802d8e0,0x8a480d3cd5e793e9,0xb0ebec9167641562,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,fventuri,"[stm32f4xx_dsp_stdperiph_lib_um.chm p636:line02420] POSSIBLE STRUCT: void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)",
RCC_APB2PeriphResetCmd,0x0802d8f8,0x8a480d3cd5e793e9,0xfdffd2e16f8e7d2c,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p636:line02467] POSSIBLE STRUCT: void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)",
SPI_Init,0x0802d910,0xb4688a8b0f72810,0xd9d54874aeae58cf,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p757:line00277] SPI CR1_CLEAR_MASK=0x3040 [stm32f4xx_dsp_stdperiph_lib_um.chm p757]. SPI_I2SCFGR.I2SMOD = 0 = SPI mode. POSSIBLE STRUCT: void SPI_Init(SPI_TypeDef *SPIx,SPI_InitTypeDef *SPI_InitStruct)",
I2S_Init,0x0802d950,0xc9a3cc7b6ddee6d9,0x5d3548f9a392c94a,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p757:line00341] I2SCFGR_CLEAR_MASK=0xF040. RCC_CFGR.I2SSCR=0(=PLLI2S clock used as I2S clock source) [rm0090 p165]. HSI_VALUE=0x00F42400. HSE_VALUE is not in documentation but is probably 0x017D7840. RCC_PLLCFGR_PLLM=0x0000003F. I2S_MCLKOutput_Enable=0x0200. {Use audio PLL (aka PLLI2S) clock as I2S clock source [RCC_CFGR:I2SSRC=0 p228] - then check to see if HSI or HSE oscillator are is used for PLL main/audio clocks [RCC_PLLCFGR:PLLSRC p163].} POSSIBLE STRUCT: void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)",
SPI_Cmd,0x0802da2c,0x2dbecb5486fe472f,0x66265a455c89a5e9,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p171:line00551] [rm0090 p916-917] SPI_CR1.SPE=0 = Peripheral disabled. SPI_CR1.SPE=1 = Peripheral enabled. This bit is not used in I2S mode. POSSIBLE STRUCT: void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)",
I2S_Cmd,0x0802da44,0x28ed20305e2ee167,0xefdaba4b61fb8d1e,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p171:line00576] {Sets any given SPI or I2S to enabled or disabled peripheral (except doesnt work on SPI) [SPI_I2SCFGR.I2SE p922]}. POSSIBLE STRUCT: void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)",
I2S_FullDuplexConfig,0x0802da5c,0xe75788f6f87ae29c,0x4cec058518810a8e,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p737:line00741] I2SCFGR_CLEAR_MASK=0xF040. I2S_Mode_SlaveRx=0x0100. I2S_Mode_SlaveTx=0x0000. {I2S2_ext an I2S3_ext are used only in full-duplex mode. [rm0090 p900]. GPIOx [rm0090 p281].} POSSIBLE STRUCT: void I2S_FullDuplexConfig(SPI_TypeDef* I2Sxext, I2S_InitTypeDef* I2S_InitStruct)",
SPI_I2S_DMACmd,0x0802da9c,0xa85832ec44c736f8,0xefb85a91eaee1d11,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p185:line01023] {Toggles SPI&I2S CR2 settings given (SPI/I2Sregister CR2setting on/off). setting=[0000 0000 0000 0001 = RXDMAEN is 1 = Rx buffer DMA enabled]  OR  [0000 0000 0000 0010 = TXDMAEN is 1 = Tx buffer DMA enabled].} POSSIBLE STRUCT: void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState)",
TIM_DeInit,0x0802dab0,0x56b42f2a4032776a,0x17cfec4b5e1d53ca,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,[stm32f4xx_dsp_stdperiph_lib_um.chm p634:line00193] POSSIBLE STRUCT: void TIM_DeInit(TIM_TypeDef* TIMx),
TIM_TimeBaseInit,0x0802dc68,0x8a2f86d96883f346,0xef780eafb28f001e,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p171:line00281] Only used by FUN08031790. Needs more research. POSSIBLE STRUCT: void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)",
TIM_ARRPreloadConfig,0x0802dcfc,0x2dbecb5486fe472f,0xcbff8637c775ee71,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p171:line00515] Only used by FUN08031790: TIMx_CR1.ARPE (Auto-reload preload enable) [rm0090 p561] enable/disable buffering. POSSIBLE STRUCT: void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)",
TIM_Cmd,0x0802dd14,0x2dbecb5486fe472f,0x25c1feec65b1c591,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p171:line00585] Enables or disables counter (TIMx_CR1.CEN) [rm0090 p561]: External clock gated mode and encoder mode can work only if the CEN bit has been previously set by software POSSIBLE STRUCT: void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)",
TIMx_CCER_CCMR1_configure,0x0802dd2c,0xc5da294adc888574,0x63cd5d7b50c63295,g,,,,nu,Sets Output Capture/Compare channels 1 & 2.,
TIM_ITConfig,0x0802de84,0xa85832ec44c736f8,0xd3ca4b4426625fce,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p817:line02365] Disables interrupts for break trigger COM and Capture/Compare 4-1 (BIE TIE COMIE CC4IE CC3IE CC2IE CC1IE) but keeps update interrupts (UIE) enabled. [rm0090 p568] POSSIBLE STRUCT: void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)",
TIM_ClearITPendingBit,0x0802de98,0x4f3fbd1012052e00,0x54f5c96f798f5a20,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p817:line02547] based on TIM3_IRQHandler. {Clears other interrupt flags (BIF TIF COMIF CC4IF CC3IF CC2IF UIF) and sets one flag (in our program only sets CC1IF). [rm0090 p570]} POSSIBLE STRUCT: void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)",
TIM_GetITStatus,0x0802dea0,0xe0b46de216f36f80,0x5af12f98d82b0cda,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p817:line02506] {Queries TIMx_SR & TIMx_DIER and returns 1 if a queried channel had an interrupt enabled/flagged. [rm0090 p570]} POSSIBLE STRUCT: ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)",
TIM_ClearITPendingBit,0x0802deb8,0x4f3fbd1012052e00,0x54f5c96f798f5a20,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p817:line02547] Probably a duplicated of FUN_0802de98. POSSIBLE STRUCT: void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)",
TIM_SelectInputTrigger,0x0802dec0,0x626e0907e12fe206,0x6a09fb4b59dd809,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p171:line02885] Takes (ptrTIMx setting). Sets TIMx_SMCR.TS to 'setting' and all other TIMx_SMCR bits to 1. p566 POSSIBLE STRUCT: void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)",
TIM_SelectSlaveMode,0x0802ded0,0x2a3356ee3586179e,0x30bf48e2042203b0,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p171:line02952] Takes (ptrTIMx setting). Turns off all Slave Mode Selection (SMS) bits then sets SMS bits with 'setting'. (In our program only sets SMS to 'Reset Mode'). p567 POSSIBLE STRUCT: void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)",
TIM_SelectMasterSlaveMode,0x0802dee4,0x2a3356ee3586179e,0x62bb695c5e333ae6,,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p171:line02975] {Takes (ptrTIMx setting). Turns off TIMx_SMCR.MSM (Master/slave mode). Then sets MSM with 'setting'. [rm0090 p566]} POSSIBLE STRUCT: void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)",
USART_Init,0x0802def8,0xf186a9e1e1e46220,0x254880abe08491c4,p,,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,,nu,"[stm32f4xx_dsp_stdperiph_lib_um.chm p845:line0802def8] USART_CR1_CLEAR_MASK=0xE9F3  USART_CR3_CLEAR_MASK=0xFCFF {based on input vars and association with FUN_080319fc} POSSIBLE STRUCT: void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)",
UNKNOWN,0x0802dfb8,0xeb065f4fe86a4dc,0xbfeb42189c682a55,,,,,,,
UNKNOWN,0x0802e1ba,,,,,,,,,
I2c_DataUNKNOWN1,0x0802e344,0x32c9e25088e78c0b,0xa171864f9d359850,g,,,,nu,base on nearby strings,
I2c_DataUNKNOWN2,0x0802e3f4,0x38aadca545308a5,0xfde6006596474993,g,,,,nu,based on reference functions,
I2c_DataUNKNOWN3,0x0802e4a8,0x38aadca545308a5,0x1d750f4b9f2abdf,g,,,,nu,based on reference functions,
I2c_DataUNKNOWN4,0x0802e55c,0xe04cf1feea25b68e,0x7e61f1f2cf4506ce,g,,,,nu,based on reference functions,
I2c_DataUNKNOWN5,0x0802e5c4,0xe04cf1feea25b68e,0xef3dab787438aa4e,g,,,,nu,based on reference functions,
UNKNOWN,0x0802e62c,0x83a9b78312a81db,0xbf6eede93be6d0,,,,,,,
UNKNOWN,0x0802e738,0x765f2091fd40fd4b,0x363d859107d312f5,,,,,,,
UNKNOWN,0x0802e784,0x517ff8eee35d7cf9,0xe9ec5bb2f28e6a0c,,,,,,,
UNKNOWN,0x0802e7c8,0x4b63a16c90ba8cbe,0x5dc5ed8d268096e4,,,,,,,
UNKNOWN,0x0802e80c,0x9de21b708d200470,0xc85bb5d4322a86e0,,,,,,,
UNKNOWN,0x0802ec88,0x810994b5d51b7c3d,0xf1215007ba708de9,,,,,,,
SomethingToDoWithChargeControllerbq24715,0x0802ec98,0xc9148221d07535a2,0x70d6f75b6ad298cb,g,,,,nu,based on nearby strings,
SimpleReturn,0x0802edec,FUN_0802ee54-0x68,0xf9506ad5da86701a,g,,,,nu,,
UNKNOWN,0x0802edf0,,,,,,,,,
FUN_0802ee54,0x0802ee54,0x7bfa18ce44597f41,0xb75b46b415dab370,,,,,,,
UNKNOWN,0x0802eebc,0xc887e25c908b816b,0xe11c971d882e6f57,,,,,,,
UNKNOWN,0x0802ef84,0x96a51491c9b4c7b9,0xabb8613d97d6877b,,,,,,,
UNKNOWN,0x0802ef9c,,,,,,,,,
fdopen,0x0802f0d0,0x541c1cb9277ffb57,0x84ba5aec96d37aec,g,,,/opt/symgrate2-archive/iar/EWARM7702/arm/lib/dl7Mx_tlfs.a,symgrate,,
fdopen,0x0802f114,0x7106a0a3ae4e1dbc,0xc3c8ec81296fa8af,g,,,/opt/symgrate2-archive/iar/EWARM7702/arm/lib/dl7Mx_tlfs.a,symgrate,,
UNKNOWN,0x0802f16a,,,,,,,,,
UNKNOWN,0x0802f174,0x42144b0dd2976e11,0x67c4aa8b8a84b3f,,,,,,,
InitConfigFilesAccessStuffMaybeUNKNOWN,0x0802f1a0,0xc607f1970da4731,0x155ad973fd5aa9d8,g,,,,nu,based on nearby strings,
UNKNOWN,0x0802f21c,0x24b4d1db0bd344e7,0xfd97092ccb6ecc20,,,,,,Only used by FUN08031140. Saves 0's maybe to an array at SRAM0370.,
SRAMwriterMaybe,0x0802f288,0xf313e1c2aa634ba1,0x9c890dd587b5f95a,g,,,,nu,based on associated addresses in OSMboxPostOpt,
UNKNOWN,0x0802f2d0,0x8321a8a1806e16b7,0xc241c92c63c9c6e2,,,,,,Only used by FUN0802fd98 (which does GPIO output init). Checks array at SRAM0394 for zeros and if it finds one sets SRAM0394+4=0.,
turnOffOrOnBitsAtTopFourBytesOfAddr,0x0802f300,0x3cb7ab606c1f990b,0x9a29c120b063ee01,g,,,,nu,Do a bitwise AND or OR on top four bytes of input address.  Input addr is usually SRAM 20000394.,
UNKNOWN,0x0802f310,0x6432479e5b17a0e1,0x4bcb6ca6913462f2,,,,,,,
UNKNOWN,0x0802f344,,,,,,,,,
UNKNOWN,0x0802f3b4,0x79ff6dc29a0a5faa,0xc3a6ab055790dd1a,,,,,,,
UNKNOWN,0x0802f46c,0xa5ec3d1394ac6309,0x929c61d92349ff62,,,,,,,
UNKNOWN,0x0802f490,0x15f38349f8e16ae9,0xf362f5550afcb5b6,,,,,,,
UNKNOWN,0x0802f5a4,,,,,,,,,
ADC_Config,0x0802f5ac,0xfb345c5770e7b475,0x512efc267bb69b81,p,,,,,Probably ADC_Config which appears to be slightly different for each user implementation [stm32f4xx_dsp_stdperiph_lib_um.chm p884:line00194] {Enables ADC1 & ADC2 (and does some other stuff).} POSSIBLE STRUCT: void ADC_Config(void),
GCORE_DAC_Ch1-2_Config_Off,0x0802f6fc,0x74dcacfe5911c698,0x309f358c85014ee1,g,,,,,Based on functions and layout. Very similar to DAC_Ch2_SineWaveConfig() example from [stm32f4xx_dsp_stdperiph_lib_um.chm:p00178],
UNKNOWN,0x0802f750,0x8a2e5e1683bf3e9f,0xc468f6bf3d5b0024,,,,,,Functions 0802f750-0802f850 look similar.  Deals with SRAM and I2cDataOperationsStuff,
UNKNOWN,0x0802f78c,0x4604eb3bfd19bddc,0xe65d2aaf659e93ee,,,,,,Functions 0802f750-0802f850 look similar.  Deals with SRAM and I2cDataOperationsStuff,
UNKNOWN,0x0802f7d0,0x8a68152ac815eeeb,0x894cb0bdd7b12776,,,,,,Functions 0802f750-0802f850 look similar.  Deals with SRAM and I2cDataOperationsStuff,
UNKNOWN,0x0802f810,0x99ced31a0163566,0xa44be91489c5a662,,,,,,Functions 0802f750-0802f850 look similar.  Deals with SRAM and I2cDataOperationsStuff,
UNKNOWN,0x0802f850,0x99ced31a0163566,0xa44be91489c5a662,,,,,,Functions 0802f750-0802f850 look similar.  Deals with SRAM and I2cDataOperationsStuff,
GPIO_E_ODR10_ConfigureStuff,0x0802f8ac,0xc6556f966316ea6b,0x91a345d817807247,g,,,,nu,Similar to 0802fa00-0802faa8. Never gets called??,
returnSRAM3690,0x0802f8cc,,,,,,,nu,,
UNKNOWN,0x0802f8d8,0x64c096a8d4eadec2,0xd60936fa32217980,,,,,,,
mightBeGPIO_x_ODRpreset0,0x0802f8f0,0xc561e499e0bfa5cc,0x9d66aaf13d7ebc86,g,,,,nu,Guess based on functions 0802f9ac-0802fac4,
mightBeGPIO_x_ODRpreset1,0x0802f910,0x58c1f79e7c34df57,0x9396712403b19493,g,,,,nu,Guess based on functions 0802f9ac-0802fac4,
mightBeGPIO_x_ODRpreset2,0x0802f930,0x58c1f79e7c34df57,0x9396712403b19493,g,,,,nu,Guess based on functions 0802f9ac-0802fac4,
mightBeGPIO_x_ODRpreset3,0x0802f950,0xc561e499e0bfa5cc,0x4073b4aeb6cefad2,g,,,,nu,Guess based on functions 0802f9ac-0802fac4,
mightBeGPIO_x_ODRpreset4,0x0802f970,0xd1eeafa8cb4e5bb0,0xbd57c182c81f72e2,g,,,,nu,Guess based on functions 0802f9ac-0802fac4,
mightBeGPIO_x_ODRpreset5,0x0802f98c,0x58c1f79e7c34df57,0x9396712403b19493,g,,,,nu,Guess based on functions 0802f9ac-0802fac4,
mightBeGPIO_x_ODRpresets,0x0802f9ac,0x8eb58c71cff2bf02,0x7a5624c2cb5e926f,g,,,,nu,fxnTurnOffBits(turnOnThisPresetBit) - Loads up an array (its values probably represent GPIO_x_ODR's).  Then ensures some preset bits are off in SRAM0398 (with a bitwise AND).  Then then turns on the desired array bit in the preset (with a bitwise OR).,
GPIOODR02_OutputIfInputIs1,0x0802fa00,,,g,,,,nu,Chooses to send/not-send output to the target ODR (depending on fxn input value) - Bitwise AND 0 sets target ODR bit to 0. Bitwise OR 1 sets target bit to 1.,
GPIOODR02_OutputIfInputIs0,0x0802fa1c,,,g,,,,nu,Chooses to send/not-send output to the target ODR (depending on fxn input value),
GPIOODR03_OutputIfInputIs1,0x0802fa38,,,g,,,,nu,Chooses to send/not-send output to the target ODR (depending on fxn input value),
GPIOODR05_OutputIfInputIs1,0x0802fa54,,,g,,,,nu,Chooses to send/not-send output to the target ODR (depending on fxn input value),
GPIOODR12_OutputIfInputIs1,0x0802fa70,,,f,,,,nu,Chooses to send/not-send output to the target ODR (depending on fxn input value),
GPIO_D_ODR14_OutputIfInputIs1,0x0802fa8c,,,,,,,nu,Chooses to send/not-send output to the target ODR (depending on fxn input value),
GPIO_D_ODR15_OutputIfInputIs1,0x0802faa8,,,,,,,nu,Chooses to send/not-send output to the target ODR (depending on fxn input value),
GPIO_D_ODR13-11-10-9_SetOrResetSomeOrAll_nu_,0x0802fac4,0xfa448a9cf94eb1eb,0xe9bf6db1e788a9cd,,,,,nu,Sets/REset OutputDataRegisters 13 11 10 and 9 GPIOx_BSRR (BSy or BRy bits). 0x2e00=Bz13-11-10-9  0x2000=Bz13  0x800=Bz11   0x400=Bz10   0x200=Bz9 (I'm defining z as R or S - see the GPIOx_BSRR documentation),
UNKNOWN,0x0802fd98,0x388d2c7e3368e09,0x9b64278e95ccadb3,,,,,,,
return1,0x0802fedc,Peripherals_RCB-RCC-PWR-FlashInterface_ConfigureStuff-0x4,0x5cbb2e805df577c,,,,system_stm32f4xx.c,nu,void SetSysClock(void) is a user-defined function within system_stm32f4xx.c\n RCC_CR_HSERDY = 0x20000\n HSE_STARTUP_TIMEOUT = 0x0500\n                                     FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS = 0x705\n [stm32f4xx_dsp_stdperiph_lib_um.chm p171:00647],
SetSysClock,0x0802fee0,0xe752c0ca5034e9ea,0x21e1ce1c6dfe4f7f,g,,,,nu,Configure RCB-RCC-PWR-FlashInterface and start clocks,
GPIO_ABCDEFG_Init,0x0802ffd0,0x8f8e90eee10e0782,0xe73ca09834590806,g,,,,,Needs more research: sub_sub_ of main(). Also sets GPIO A&D to alternate functions. Reset-inits DEFGBCEG,
GCORE_UNKNOWN_INITS-CONFIGS,0x080301e8,0x85dda88e3d03f197,0xd3dc082d4a49afdb,g,,,,nu,Based on called functions,
I2C_CheckEvent_Timeout,0x08030248,0x18ac0e316bd8c4fa,0xdafeeebd95b8c0d4,,,,/opt/symgrate2-archive/imagecraft/iccv9cortex/bin/ImageCraftCB/share/CodeBlocks/templates/wizard/icc-jsapi-templates/JumpStart_STM32F3xx-Template/Files/bin/Debug/JumpStart_STM32F3xx.elf,fventuri/symgrate,_ZN10JSAPI_GPIO9JiggleLowEjj ?,
SLEEP_X_10,0x08030286,0xdd799826d9db828,0xd9cc043b00df7127,,,,,fventuri,,
I2C_WriteDeviceRegisterUNKNOWN1,0x080302bc,0x9d17ed42e6793c65,0x4480eeced79965f3,g,,,,nu,"uint8_t I2C_WriteDeviceRegisterUNKNOWN1 (uint8_t DeviceAddr,uint8_t RegisterAddr,uint8_t RegisterValue). Includes string refs: 'write data' 'write dev address' '\r\ni2c %s error devaddr = 0x%02X \r\nSR1 = 0x%08lX SR2 = 0x%08lX' 'start'",
I2C_WriteDeviceRegisterUNKNOWN2,0x08030398,0xb7066fd7bc0c64b6,0xaf46ac36bec587f4,g,,,,nu,Includes string refs: 'write data' 'write mem address' 'write dev address' '\r\ni2c %s error devaddr = 0x%02X \r\nSR1 = 0x%08lX SR2 = 0x%08lX' 'start' |,
I2C_WriteDeviceRegisterUNKNOWN3,0x080304a8,0xce0a1cf8fdb85a0f,0x6bfe31472d14224a,g,,,,nu,Includes string refs: 'write data' 'write LSB 8bit mem address' 'write MSB 8bit mem address' 'write dev address' '\r\ni2c %s error devaddr = 0x%02X \r\nSR1 = 0x%08lX SR2 = 0x%08lX' 'start' |,
I2C_ReadDeviceRegisterUNKNOWN1,0x080305f0,0xd2826d75b6ccc164,0x64a99028da514454,g,,,,nu,"uint16_t I2C_ReadDataBuffer(uint8_t DeviceAddr, uint32_t RegisterAddr) Includes string refs: 'write dev address with w_flag' 'write 8bit mem address' 'write dev address with r_flag' '\r\ni2c %s error devaddr = 0x%02X \r\nSR1 = 0x%08lX SR2 = 0x%08lX' 'start' |",
I2C_ReadDeviceRegisterUNKNOWN2,0x08030788,0x461785af8a36750b,0xc8270b8715049448,g,,,,nu,Includes string refs: 'write 8bit mem address' 'write dev address with w_flag' 'write dev address with r_flag' '\r\ni2c %s error devaddr = 0x%02X \r\nSR1 = 0x%08lX SR2 = 0x%08lX' 'start' |,
I2C_ReadDeviceRegisterUNKNOWN3,0x080308e4,0x27550f1992af729b,0xff6f90813818b9e2,g,,,,nu,Includes string refs: 'write dev address with w_flag' 'write MSB 8bit mem address' 'write LSB 8bit mem address' 'write dev address with r_flag' '\r\ni2c %s error devaddr = 0x%02X \r\nSR1 = 0x%08lX SR2 = 0x%08lX' 'start' |,
GCORE_I2C_Reset,0x08030aa0,0x45cbfbfaa183e1a4,0x725c59ccccb1f7e3,p,,,,nu,Strings (spelling errors) seem to indicate this is part of GCORE,
I2C_SetupI2C1onGPIOBp6p7,0x08030ba0,0xe5cbe470ada973c5,0xe3cfa2961fd582e4,g,,,,nu,Starts clocks then sets GPIOB pins 6 & 7 to alternate functions (probably to I2C1_SCL & I2C1_SDA but needs more research [stm32f437vg p76]) and then initializes I2C1.,
I2C_SetupI2C2onGPIOBp10p11,0x08030c38,0xb90523bbc2499382,0x96ec688f3c0761d,g,,,,nu,Very similar to FUN08030ba0. Probably sets GPIOB pins 10 & 11 to I2C2_SCL & I2C2_SDA [stm32f437vg p76].,
GCORE_Setup_SPI,0x08030cd0,0x478fff718752bbbe,0x864f3a1f7c1ca557,p,,,,nu,This looks like possible a user-defined function to setup SPI/I2s based on the instructions in the stm32f4xx_spi.c comments. Setup I2SxTx and SPIxRx on GPIOABCpins {Starts clocks. Then sets pins on GPIO-B-A-C to do SPIx/I2Sx operations [stm32f437vg.pdf p78]. Then does I2Sext stuff. Then sets I2S2ext & I2S3ext to tx and sets SPI2 & SPI3 to rx.},
SPI/I2S_EnableDuplexMode,0x08030ec4,0x5723e22bd8125cb4,0x2c2bd937ef1605a2,g,,,,nu,Enables DMA1 transfer complete interrupts then enables DMA1 streams (0 & 3-5) then enables SPI2-3 & I2S_ext2-3. I2S2_ext an I2S3_ext are used only in full-duplex mode. [rm0090 p900],
SPI/I2S_DisableDuplexModeProbably,0x08030f3c,,,g,,,,nu,Disables DMA1 streams (0 3-5) I2Sext2-3 & SPI2-3. Then sets GPIO? GPIOA & GPIOC (needs research) and disables clock.,
NVIC_Configuration,0x08030fe0,0x971d19e39209b2b,0xeb3bf0014f742f4d,g,,,,nu,Needs more research. Guess based on the known functions it calls but there is a good chance this is wrong and stm32f4xx_dsp_stdperiph_lib_um.chm p192:line140 POSSIBLE STRUCT: void NVIC_Configuration(void),
NVIC_Config_On,0x08031048,0x141771424ad65d96,0xabbea6f3c12c26ec,g,,,,nu,Needs more research. Guess based on chm p931:line00109,
NVIC_Config_Off,0x08031070,0x141771424ad65d96,0xabbea6f3c12c26ec,g,,,,nu,Needs more research. Compare NVIC_InitStruct values of this vs the above function.,
GPIO_ODR_ReadWriteBitMaybe,0x08031098,0xb6d53d7051f0f818,0xffc73ec7d9bd6c22,g,,,,nu,"Needs more research. Cannot find analagous sourcecode in standardperipheral library yet. | void GPIO_ODR_ReadWriteBitMaybe_g_(GPIO_TypeDef *GPIOx,uint ODRbit,FunctionalState NewState)",
RetrieveDataFromSRAM,0x080310ac,copyOneArrayToAnotherMaybe-0x8,0xef05dc11d3830707,g,,,,nu,Takes a pointer and dword index number and on-off switch as input and returns what is at that address.,
copyOneArrayToAnotherMaybe,0x080310b4,0x93902547c6868abd,0x1cabc1bd7bc5324d,g,,,,nu,,
SLEEP_X_800,0x08031108,0x941a670571f35853,0x821a59d1cf06d41d,,,,,nu,Might also just be a wait timer for whatever time is input but I'm new to C programming,
GCORE_DEVPORT-USBCOM8SSH-ContinuousBatteryStatusOutput,0x08031140,0x43138912e593920a,0xa769abc4883e2966,g,,,,nu,Updates these values continuously on the x6100's DEV port (COM8 USB) 'bv: 7773.8mV bc: 2375.0mAh fbc: 2485.5mAh 95.6% CHARGER OFF \rerror counter: 0',
enableAHB1PeriphClock_APB2PeriphClock_GPIO,0x080316a0,0x6b73ff006134bed3,0x7793927f53f5a54d,g,,,,nu,,
disableTIM2CR1-2_TIM3_TIM4_APB1PeriphClocks,0x08031754,0x72de7f3aca6ecbc3,0x6a18f8d66f83f87a,g,,,,nu,,
enableTIM2CR1_TIM3_TIM4_APB1PeriphClocks,0x08031790,0x37aa9b7e33285e1c,0x23991331df23555f,g,,,,nu,,
waitForValueDMA2S7CR,0x080318e4,0x9cbdf194e4d4537f,0x3c0038a412f37e3a,g,,,,nu,,
setDMA2S7CR,0x080318f4,0x40cc7d3f52884860,0x4d196cf578c415d3,g,,,,nu,,
setDMA2S6CR,0x08031950,0x9bbd63d499273083,0xd038cebbb8f62384,g,,,,nu,,
disableDMA2S6CR_DMA2S7CR_USART1DRnCR1-3_USART6DRnCR1-3_APB2PeriphClockCmd,0x080319b4,0xc97efa7e6d151eb7,0x7faae355ff4c5e72,g,,,,nu,,
USART1_to_GPIOA_pins9&10_COMPxOUT_transfer100dataItems,0x080319fc,0x216f90b4514e9972,0x193f8cf774858918,g,,,,nu,Enable RCC_APB2/AHB1 clocks. Config GPIOA pins 9&10 to be used as 'COMP1 OUT COMP2 OUT'. For USART1: Enable DMA tx/rx and enable USART. For DMA2.S5: Disable interrupts and proably clear all interrupt flags and maybe set peripheral-to-memory data transfer direction then set to transfer 100 data items (or more?) between GPIOA and USART1.,
UNKNOWN,0x08031b00,0xc62e9b3eed77e384,0xea34d1bb0d12592e,,,,,,,
GCORE_USART_Config,0x08031b4c,0x90a754c5c0c3c1c6,0x65d3d638ab1eabc,g,,,,nu,Looks similar to USART_Config.,
UNKNOWN,0x08031d3c,0x7c1100e3e1baa7a3,0x2acefa19c7bf9d3e,,,,,,,
UNKNOWN,0x08031e20,0x1779a3ddd4f3fcf6,0xf9098757ef25cecd,,,,,,,
UNKNOWN,0x08031e88,0xbdcba80c5f9f1283,0x7131389f423887d4,,,,,,,
sub_TIM2_IRQHandler,0x08032108,0xb7cfc73e524e1e27,0x55408df3542d434e,,,,,nu,Only called by TIM2_IRQHandler:08032cd0_f_,
storeInSRAM03d4arrayAt5,0x08032218,FUN_08032254-0x3c,0xe8a6fa180a93a8b,g,,,,nu,,
storeInSRAM03d4arrayAt6,0x08032224,FUN_08032254-0x30,0x6b6804c346c63f1c,g,,,,nu,,
storeInSRAM03d4arrayAt7,0x08032230,FUN_08032254-0x24,0xd57394fb359d90c2,g,,,,nu,,
storeInSRAM03d4arrayAt8,0x0803223c,FUN_08032254-0x18,0x9098cde9d4219efb,g,,,,nu,,
storeInSRAM03d4arrayAt9,0x08032248,FUN_08032254-0xc,0xbf9371eaab05ac5d,g,,,,nu,,
storeInSRAM03d4arrayAtD_E_F,0x08032254,0x28bbdb2df6709dde,0x81dfd9f1a5bd0954,g,,,,nu,,
storeInSRAM03d4arrayAt10,0x08032264,storeInSRAM03d4arrayAtD_E_F+0x10,0x617d8072bb4fb1bf,g,,,,nu,,
storeInSRAM1404,0x08032270,FUN_0803227c-0xc,0x7b29e94c0060e016,g,,,,nu,,
UNKNOWN,0x0803227c,0x64c096a8d4eadec2,0xd60936fa32217980,,,,,,Regarding dword at 0x200003c8: turns off all except one bit OR turns on one bit,
I2C3_EV_IRQHandler,0x08032294,0xcf81d0d9bdddb154,0xc4c01909372265cd,f,,,startup_stm32f427xx.s,,,
I2C3_ER_IRQHandler,0x08032478,0x193481cac467134e,0x86ca09db7fa66608,f,,,startup_stm32f427xx.s,,,
decSRAM142cIfFull,0x08032540,0x7048469c042ad4e4,0x3be5951fb964a9f2,g,,,,nu,,
getSRAM142c,0x08032550,FUN_0803255c-0xc,0xb0f0a3b20a97c253,g,,,,nu,,
UNKNOWN,0x0803255c,0xe52830286690f03f,0xef2962754d8907f3,,,,,,,
strncat,0x08032598,0x3cb0f53d1399af68,0xfb7b8683d7b730ae,p,,,Ghidra emulator (buggy) / X6100 RAM dump (factual),nu,"I believe this function will take a string buffer RAM address and combine with another string at an index. In our firmware ""Nov 11 2022,16:12:04"" becomes ""V1.1.6 Nov 11 2022,16:12:04"". The function looks like it probably is strncat? https://opensource.apple.com/source/Libc/Libc-262/i386/gen/strncat.c.auto.html",
disableI2cAndInitGPIOmaybe,0x080325c0,0x2186b69b17d22f55,0xc3cd4ec2e4bd018c,g,,,,nu,based on associated functions,
enableClocks_GPIO_I2c,0x08032618,0xfc4d71312907bf4,0x587f2dbb1879487a,g,,,,nu,based on associated functions,
UNKNOWN,0x080326d4,0xa382906c65b90ba2,0x48c1df139bf5982e,,,,,,,
simpleReturn,0x080326e8,,0xf9506ad5da86701a,g,,,,nu,simple return? or pointer/data? referenced by main(),
FUN_080326ec,0x080326ec,0xb3c740f2e068bfac,0xb9915c8609755aef,,,,,,,
flashmemRewriteMaybe,0x08032730,0x6adfab174675bf31,0xd1c5d7eca6ca437a,g,,,,nu,based on nearby strings,
flashmemRewriteMaybe,0x080327ac,0xa8ade0acebd533ac,0xbeb516b2446200dd,g,,,,nu,based on nearby strings,
GCORE_StoreCalibrationDataUNKNOWN,0x08032864,0x24863222ecc8b1e5,0x8285659ad6fc212,g,,,,nu,based on nearby strings,
main,0x08032960,0xa4a9247ef6c832b4,0xa069d7dd2649ced6,f,,,startup_stm32f427xx.s,,Nu: Initializes stuff. Then prints out current firmware version info. Then checks battery. Then does TIM2 and I2C2 stuff. I believe the 'G-Core' stuff might happen inside FUN_0802afa4 while the STM32 waits in a loop at 08032a6a. If the loop exits at 08032a76 then the STM32 resets itself: GUI_GetBkColor disableTIM2CR1-2_TIM3_TIM4_APB1PeriphClocks disableDMA2S6CR_DMA2S7CR_USART1DRnCR1-3_USART6DRnCR1-3_APB2PeriphClockCmd saving something to flashmem and then disabling GPIOG.ODR0&1 GPIOE.ODR7&8 GPIOG.ODR11 GPIOE.ODR9&14 GPIOD.ODR4 GPIOF.ODR11 GPIOD.ODR3&2 GPIOE.ODR11 then it waits for GPIO.IDRs to be empty then turns off GPIOE.ODR11 again and then finally force-resets itself by sending VECTKEY with SYS RESET REQ to SCB.AIRCR.,
UNKNOWN,0x08032b84,0x7fb4d6c070f28d18,0xacf0082e2dfa31c1,,,,,,,
return-1,0x08032ba0,FUN_08032ba8-0x8,0xa081ea3fad4e8a13,g,,,,nu,simple return function: 0xffffffff,
UNKNOWN,0x08032ba8,0x941713809e3ccd9a,0x83e859fded877d97,,,,,,,
return1,0x08032bb4,FUN_08032bbc-0x8,0x5cbb2e805df577c,g,,,,nu/ghidra,simple return function: 0x01,
return0,0x08032bb8,FUN_08032bbc-0x4,0x9af644b32edadd0c,g,,,,nu/ghidra,simple return function: 0x00,
UNKNOWN,0x08032bbc,0xbe25f4dc1eec0033,0x4d83fdd25088fa27,,,,,,,
SystemInit,0x08032bf8,0xd39fe65cf775cbc6,0xf87cf0819a4d4054,f,STM32F427_437xx,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,startup_stm32f427xx.s / system_stm32f4xx.c,,Sets full access to both coprocessors then resets clocks and high-speed clocks then sets address of bbfw IVT:\nSCB.CPACR = [CP11=0b11 CP10=0b11] full access to both coprocessors (CP11 & CP10).\nRCC.CR = [HSION=1] (internal high-speed clock enable).\nRCC.CFGR = [RESET] (reset the RCC clock configuration register).\nRCC.CR = [PLLON=0 CSSON=0 HSEON=0] (main PLL off & clock security system off with clock detector off & HSE oscillator off).\nRCC.PLLCFGR = [RESET] (reset PLL clock outputs).\nRCC.CR = [HSEBYP=0] (HSE oscillator not bypassed). \nRCC.CIR = [RESET] (RCC clock interrupt register reset).\nSCB.VTOR = [isr_vector] (System Control Block's Vector Table Offset Register set to bbfw interrupt vector table).,
#ptr_Peripherals-SCB,0x08032c34,SystemInit+0x3C,,f,,,,nu,Pointer to Peripherals::SCB,
#ptr_Peripherals-RCC,0x08032c38,SystemInit+0x40,,f,,,,nu,Pointer to Peripherals::RCC,
#dword_RCC_PLLCFGR_RESETVALUE,0x08032c3c,SystemInit+0x44,,f,,,,nu,RCC_PLLCFGR reset value = 0x24003010 [rm0090.pdf p226],
#ptr_isr_vector,0x08032c40,SystemInit+0x48,,f,,,,nu,"Pointer to isr_vector the ""interrupt service routine"" vector table (aka interrupt vector table)",
SystemCoreClockUpdate,0x08032c44,0x60f4431650ef6ed8,0x1de224a6591135aa,,STM32F427_437xx,STM32F4xx_DSP_StdPeriph_Lib_V1.9.0,system_stm32f4xx.c,fventuri,Updates the variable SystemCoreClock and must be called whenever the core clock is changed during program execution.,
TIM2_IRQHandler,0x08032cb4,0xbef1ccb19d5accc4,0xf1051678c3b90940,f,,,startup_stm32f427xx.s,,,
TIM4_IRQHandler,0x08032cec,0x7fd61ddbc609f99a,0xbb4458113b7ef1f3,f,,,startup_stm32f427xx.s,,,
resetSysTickMaybe,0x08032d1c,0xf6c7799cfb3602ba,0x9b8538311412a7be,g,,,,nu,Called by a fxn which never itself is called??? - The VAL register contains the current value of the SysTick counter.  Bits 23:0 - A write of any value clears the field to 0 and also clears the COUNTFLAG bit in the STK_CTRL register to 0. [PM0214 p249 4.5.3 SysTick current value register (STK_VAL)],
sysTickDaemonMaybe,0x08032d4c,0xa7c1d75415ef89fd,0x98e44225d1eb1d50,g,,,,nu,Maybe forces settings to some pin/peripheral memory registers while watching other registers (based on bitwise and similarity to 0802f9ac-0802fac4).,
Reset_Handler,0x08032d84,0xc1108350dfdbdd3,0x6c5c108b013e99f9,f,STM32F427_437xx,STM32Cube_FW_F4_V1.27.1,startup_stm32f427xx.s,,,
Default_Handler,0x08032dd4,arm_fill_f32-0x4,0x26f76436311fb103,f,,,startup_stm32f427xx.s,,,
arm_fill_f32,0x08032dd8,0x1957431d3dd64849,0x43a22e13bb4241db,g,,,/opt/symgrate2-archive/KeilPacks/ARM.CMSIS.4.4.0.pack/CMSIS/Lib/GCC/libarm_cortexM4lf_math.a,fventuri/symgrate,,
arm_copy_f32,0x08032e14,0xea04ff5e27b36369,0x790409ca17574720,g,,,/opt/symgrate2-archive/KeilPacks/ARM.CMSIS.4.4.0.pack/CMSIS/Lib/GCC/libarm_cortexM4lf_math.a,fventuri/symgrate,,
arm_min_f32,0x08032e74,0xca0ee4783f3fed69,0x729a0b2a749c530c,g,,,/opt/symgrate2-archive/KeilPacks/ARM.CMSIS.4.4.0.pack/CMSIS/Lib/GCC/libarm_cortexM4lf_math.a,fventuri/symgrate,,
arm_cfft_radix8by2_f32,0x08032f44,0x6e085c3fbe5a0eba,0x40b4a0f82ae9acab,g,,,/opt/symgrate2-archive/KeilPacks/ARM.CMSIS.4.4.0.pack/CMSIS/Lib/GCC/libarm_cortexM4lf_math.a,fventuri/symgrate,,
arm_cfft_radix8by4_f32,0x080330e8,0xbc7f6bbea7b4c8a7,0x8937e314981b412b,g,,,/opt/symgrate2-archive/KeilPacks/ARM.CMSIS.4.4.0.pack/CMSIS/Lib/GCC/libarm_cortexM4lf_math.a,fventuri/symgrate,,
arm_cfft_f32,0x080335a4,0x339dffc5c7a75d6,0x8c30908f76bd7ef,g,,,/opt/symgrate2-archive/KeilPacks/ARM.CMSIS.4.4.0.pack/CMSIS/Lib/GCC/libarm_cortexM4lf_math.a,fventuri/symgrate,,
arm_fir_interpolate_init_q31,0x08033698,0xfd0be6d028512fa8,0x7708eab843983834,g,,,/opt/symgrate2-archive/KeilPacks/ARM.CMSIS.4.4.0.pack/CMSIS/Lib/GCC/libarm_cortexM3l_math.a,fventuri/symgrate,,
arm_fir_interpolate_f32,0x080336d0,0x86123ce5e5ae71e3,0x6619b8fc051db708,g,,,/opt/symgrate2-archive/KeilPacks/ARM.CMSIS.4.4.0.pack/CMSIS/Lib/GCC/libarm_cortexM4lf_math.a,fventuri/symgrate,,
arm_fir_init_q31,0x08033b08,0x2790588727b1b5b7,0x214c3355d40718b4,g,,,/opt/symgrate2-archive/KeilPacks/ARM.CMSIS.4.4.0.pack/CMSIS/Lib/GCC/libarm_cortexM4lf_math.a,fventuri/symgrate,,
arm_fir_f32,0x08033b2c,0x6c0cb8a8540fcf23,0x73a4a888f228519d,g,,,/opt/symgrate2-archive/KeilPacks/ARM.CMSIS.4.4.0.pack/CMSIS/Lib/GCC/libarm_cortexM4lf_math.a,fventuri/symgrate,,
arm_fir_decimate_f32,0x08033ff4,0x6438cfdbd5ce94bb,0x7b0c6b94ab515210,g,,,/opt/symgrate2-archive/KeilPacks/ARM.CMSIS.4.4.0.pack/CMSIS/Lib/GCC/libarm_cortexM4lf_math.a,fventuri/symgrate,,
arm_biquad_cascade_df1_f32,0x0803436c,0x30dc914266e6759c,0x61c289e5b8206ddf,g,,,/opt/symgrate2-archive/KeilPacks/ARM.CMSIS.4.4.0.pack/CMSIS/Lib/GCC/libarm_cortexM4lf_math.a,fventuri/symgrate,,
arm_cmplx_mag_f32,0x0803450c,0x7e8da8789d60e30b,0x8074923b80814a33,g,,,/opt/symgrate2-archive/KeilPacks/ARM.CMSIS.4.4.0.pack/CMSIS/Lib/GCC/libarm_cortexM4lf_math.a,fventuri/symgrate,,
arm_sin_f32,0x080346dc,0x75cc2912197d34c4,0x3cfaf529b756a209,g,,,/opt/symgrate2-archive/KeilPacks/ARM.CMSIS.4.5.0.pack/CMSIS/Lib/GCC/libarm_cortexM4lf_math.a,fventuri/symgrate,,
arm_cos_f32,0x08034764,0xf31bc459a3dc33c9,0x3c155f642fbb6d13,g,,,/opt/symgrate2-archive/KeilPacks/ARM.CMSIS.4.4.0.pack/CMSIS/Lib/GCC/libarm_cortexM4lf_math.a,fventuri/symgrate,,
arm_scale_f32,0x080347e4,0x962d98fedfe518fa,0xeb0d339a554e6431,g,,,/opt/symgrate2-archive/KeilPacks/ARM.CMSIS.4.4.0.pack/CMSIS/Lib/GCC/libarm_cortexM4lf_math.a,fventuri/symgrate,,
arm_radix8_butterfly_f32,0x08034850,0x38947ef4e3838da4,0x5983800363d540b3,g,,,/opt/symgrate2-archive/KeilPacks/ARM.CMSIS.4.4.0.pack/CMSIS/Lib/GCC/libarm_cortexM4lf_math.a,fventuri/symgrate,,
SRAM3384_GetStuff,0x08034e14,__libc_init_array-0xc,0xb6929c1caade7f7e,g,,,,nu/ghidra,returns value stored in SRAM (0x20003384)? (also see SRAM3384_StoreStuff_g_nu_ below),
__libc_init_array,0x08034e20,0x582b283fcfb2619c,0x5270032ee5e0b4a8,f,,,startup_stm32f427xx.s /opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,,,
memcpy,0x08034e68,0x3bc13a71763cee2c,0xd88d2f90b6fc3f60,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7-m/libc_nano.a,fventuri/symgrate,,
memset,0x08034e7e,0x9116e95a9b36d34c,0x881c8666ea234ccc,g,,,,symgrate,,
__cvt,0x08034e8e,0xb249feed8827937a,0xcc6988dbdfde44ae,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,,
__exponent,0x08034f50,0x33b6c5114a7f61a6,0xff2908e02f8e68ad,g,,,/opt/symgrate2-archive/ti/ccs100/ccs/tools/compiler/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/lib/thumb/v8-m.main/fpv5-sp/hard/libc_nano.a,fventuri/symgrate,,
_printf_float,0x08034fb8,0xbc123d8cf0a746fe,0x89e9b96ef8dcbc0a,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,,
_printf_common,0x08035438,0x65e9c2e1f75d1372,0x588286d6dac7ca4e,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,,
_printf_i,0x08035524,0x4eeabe76cb20e596,0x55d5f285ac4e1ecc,g,,,/opt/symgrate2-archive/ti/bios_6_73_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7-m/libc_nano.a,fventuri/symgrate,,
_scanf_float,0x08035748,0x981f2d0bb1cae8cb,0xe2c47cd09a90932d,g,gcc-arm-none-eabi-dbgsym_4.9.3+svn231177-1_amd64.gdt,newlib-nano-1.0?,,symgrate,"PROPOSED SIG: int _scanf_float(undefined *rptr,undefined *pdata,FILE *fp,va_list *ap) [https://github.com/32bitmicro/newlib-nano-1.0/blob/c010b5911834ed9a412bd0a865abdf3eed00a4ee/newlib/libc/stdio/vfscanf_float.c#L37C1-L38C86]",
iprintf,0x08035b0c,0x285d98a04f8d9b0d,0x2e26ebe20771247b,g,,newlib-nano-1.0?,/opt/symgrate2-archive/ti/ccs100/ccs/tools/compiler/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/lib/thumb/v7-ar/fpv3/hard/libc_nano.a,fventuri/symgrate,"PROPOSED SIG: int iprintf (char * __format, ...)  [https://chromium.googlesource.com/native_client/nacl-newlib/+/refs/heads/main/newlib/libc/stdio/iprintf.c]",
_puts_r,0x08035b3c,,,g,,,,symgrate,,
printString,0x08035bf4,0x1578e76858196873,0x810640a72076280f,g,,,,nu,based on associated strings,
setvbuf,0x08035c04,0xaaa9a7b49fe53663,0xdbf9328b9bf523d3,g,,,/opt/symgrate2-archive/ti/ccs100/ccs/tools/compiler/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,,
nanf,0x08035d60,sniprintf-0xc,0x53d67e33c5ebff7b,g,,,,symgrate,,
sniprintf,0x08035d6c,0x4212f54944ac612a,0x1cab81785c3a4fd7,g,,newlib-nano-1.0?,/opt/symgrate2-archive/ti/ccs100/ccs/tools/compiler/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,"PROPOSED SIG: int sniprintf (char * __s, size_t __maxlen, char * __format, ...)\nLikely same struct as snprintf https://chromium.googlesource.com/native_client/nacl-newlib/+/refs/heads/main/newlib/libc/stdio/snprintf.c",
siprintf,0x08035dd4,0xa4961d950e929f06,0xd146385cd417acb,g,,,/opt/symgrate2-archive/ti/ccs100/ccs/tools/compiler/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,,
sulp,0x08035e14,0x8a915345e6091256,0xa5a791241b268a13,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc.a,fventuri/symgrate,,
_strtod_l,0x08035e50,,,g,,,,symgrate,,
strptime,0x08036a38,0x1d8d19c7f71325c3,0x71682ea8a5bdf9da,g,,,/opt/symgrate2-archive/ti/ccs100/ccs/tools/compiler/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,,
_strtoul_l.isra.0,0x08036a58,0x2585357dff8be149,0xac2c5eba258301a1,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7-m/libc_nano.a,symgrate,,
strftime,0x08036b50,0xcbd920c53f59d06c,0x9281ab5a90702c3f,g,,,/opt/symgrate2-archive/ti/ccs100/ccs/tools/compiler/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/lib/thumb/v7-ar/fpv3/hard/libc_nano.a,fventuri/symgrate,,
__swbuf_r,0x08036b74,0x53722e020865e7d2,0x14317ac9e825af3a,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7-m/libc_nano.a,fventuri/symgrate,,
__swsetup_r,0x08036c18,0xc3b11ef996c1e2ad,0x1196eb4c3025d83,g,,,/opt/symgrate2-archive/ti/ccs100/ccs/tools/compiler/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/lib/thumb/v7-m/libc_nano.a,fventuri/symgrate,,
quorem,0x08036cf4,0x4b424d4548137aa3,0x30745f72fd469ca4,g,,,/opt/symgrate2-archive/ti/bios_6_73_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,,
_dtoa_r,0x08036e10,0xe4f7e8502949fa5e,0xda78ee8f868149b6,g,,,/opt/symgrate2-archive/ti/bios_6_73_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,,
__sflush_r,0x08037980,,,g,,,,symgrate,,
_fflush_unlocked_r,0x08037a8c,0xde6f4348f0f91888,0x9ce7042d95a168a4,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7-m/libc_nano.a,fventuri/symgrate,,
std,0x08037ae0,0x839effe80e180ba8,0xdc34862f032439e8,g,,,/opt/symgrate2-archive/ti/ccs100/ccs/tools/compiler/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/lib/thumb/v7-m/libc_nano.a,fventuri/symgrate,,
__sfmoreglue,0x08037b34,0x4a21d1dca71593aa,0x5c769a04aa0908d8,g,,,/opt/symgrate2-archive/ti/ccs100/ccs/tools/compiler/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,,
__sinit,0x08037b60,0xdf3d736733dfd4c1,0x7527e717379103ba,g,,,/opt/symgrate2-archive/ti/ccs100/ccs/tools/compiler/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/lib/thumb/v7-ar/fpv3/hard/libc_nano.a,fventuri/symgrate,,
__sfp,0x08037bc0,0x8852e171602a3074,0xa2201e53aebd618f,g,,,/opt/symgrate2-archive/ti/ccs100/ccs/tools/compiler/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,,
_fwalk_reent,0x08037c38,0x2969994b8f3aaf8d,0xfe7a67c62dc93c90,g,,,,symgrate,,
rshift,0x08037c74,0xe1a1e542fefce845,0x8071346cf183ecb7,g,,,/opt/symgrate2-archive/ti/bios_6_73_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,,
__hexdig_fun,0x08037ce8,0x9df32166c089740f,0x7382f7683db50f28,g,,GCC arm,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7-m/libc_nano.a,fventuri/symgrate,PROPOSED SIG: uchar __hexdig_fun(uchar char) [https://patches.linaro.org/project/no-project/patch/20171207181909.1112-15-yselkowi@redhat.com/],
__gethex,0x08037d12,0xa9b6b1514c22c799,0xcd4dbec505a7d5b1,g,,GCC arm,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,"PROPOSED SIG: int __gethex(undefined *p,char **sp,undefined *fpi,long *exp,int **bp,int sign) [https://github.com/gcc-mirror/gcc/blob/d05949558ef1c8eeeb07399174a64f968f70e3ee/gcc/testsuite/gcc.target/arm/pr59896.c#L786]",
L_shift,0x08038154,0xb1e04b022a0d85e9,0x5e77098f4227cb89,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7-m/libc_nano.a,fventuri/symgrate,,
__match,0x08038178,0xf82fb1cafd430433,0x5af1ae6078d4620b,g,,,/opt/symgrate2-archive/ti/bios_6_73_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7-m/libc_nano.a,fventuri/symgrate,,
__hexnan,0x080381a0,0x82d53adc94c56716,0x3b0281cf111503a2,g,,GCC arm,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,"PROPOSED SIG: int __hexnan(char **sp,undefined *fpi,ulong *x0) [https://github.com/gcc-mirror/gcc/blob/d05949558ef1c8eeeb07399174a64f968f70e3ee/gcc/testsuite/gcc.target/arm/pr59896.c#L790]",
UNKNOWN,0x080382c0,_localeconv_r-0xc,0xb2ac8dafe8d612db,,,,,,,
UNKNOWN,0x080382c6,_localeconv_r-0x6,0x15bde2d1a773d965,,,,,,,
_localeconv_r,0x080382cc,0xce9067ee56c952b2,0xc6d3b97bac3e8b9e,g,,,/opt/symgrate2-archive/ti/ccs100/ccs/tools/compiler/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/lib/thumb/v7-ar/fpv3/hard/libc_nano.a,fventuri/symgrate,,
__swhatbuf_r,0x080382e8,0xee669fc63d5f55d9,0xf1fe01115953e656,g,,,/opt/symgrate2-archive/ti/bios_6_73_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,,
__smakebuf_r,0x08038330,0x8c34423612f8276e,0xd3b26db95909ffb5,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7-m/libc_nano.a,fventuri/symgrate,,
SRAM3384_StoreStuff,0x080383b0,0x5bef3a25bd63d6ed,0x59f386c8a631c37,g,,,,nu,write _malloc_r result to SRAM (0x2000338 address)? (also see SRAM3384_GetStuff_g_nu_ above),
__ascii_mbtowc,0x080383c0,,,g,,,,symgrate,,
_Balloc,0x080383e4,0x5ab150c3248f8223,0xa6df422c7c588ff2,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7-m/libc_nano.a,fventuri/symgrate,,
_Bfree,0x0803844c,0x7c852eaa3c2d0a11,0xdb15ebc4ac31d543,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7-m/libc_nano.a,fventuri/symgrate,,
__multadd,0x0803847a,0x4a6c21d691987126,0x5d74ea043cbc9011,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,,
__s2b,0x080384f0,0x53ea0b6bc105deb2,0x3961c5557ee9c535,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,,
__hi0bits,0x0803856c,0x1677658633074070,0xd73b5029a96d6710,g,,GCC arm,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7-m/libc.a,fventuri/symgrate,PROPOSED SIG: int __hi0bits(ulong param_1) [https://github.com/gcc-mirror/gcc/blob/447c32c5142a60278230f81ae6e50e41ef6d988e/gcc/testsuite/gcc.target/arm/pr59896.c#L780],
__lo0bits,0x080385aa,0xe7050767e6229ced,0xa5a64e082f211053,g,,GCC arm,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,PROPOSED SIG: int __lo0bits(ulong *param_1) [https://github.com/gcc-mirror/gcc/blob/447c32c5142a60278230f81ae6e50e41ef6d988e/gcc/testsuite/gcc.target/arm/pr59896.c#L780],
__i2b,0x08038608,0xcad2e459a8554ca7,0x896421eb229d7e7d,g,,GCC arm,/opt/symgrate2-archive/ti/bios_6_46_04_53/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/armv7-m/libc.a,fventuri/symgrate,"PROPOSED SIG: int * __i2b(undefined *param_1,int param_2) [https://github.com/gcc-mirror/gcc/blob/447c32c5142a60278230f81ae6e50e41ef6d988e/gcc/testsuite/gcc.target/arm/pr59896.c#L780]",
__multiply,0x0803861a,0xf30df4d4c2e5c9c4,0xa9be653a51dd1d08,g,,GCC arm,/opt/symgrate2-archive/ti/bios_6_73_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,"PROPOSED SIG: int * __multiply(undefined *param_1,int *param_2,int *param_3) [https://github.com/gcc-mirror/gcc/blob/447c32c5142a60278230f81ae6e50e41ef6d988e/gcc/testsuite/gcc.target/arm/pr59896.c#L780]",
__pow5mult,0x08038748,0x8dfb0e55e6a69f71,0x972f7abc1e0abfed,g,,GCC arm,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,"PROPOSED SIG: int * __pow5mult(undefined *param_1,int *param_2,int k) [https://github.com/gcc-mirror/gcc/blob/447c32c5142a60278230f81ae6e50e41ef6d988e/gcc/testsuite/gcc.target/arm/pr59896.c#L780]",
__lshift,0x080387e4,0x6ef7fa30a20895bd,0x77d2dfabb823c83c,g,,GCC arm,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,"PROPOSED SIG: int * __lshift(undefined *p,int *b,int k) [https://github.com/gcc-mirror/gcc/blob/447c32c5142a60278230f81ae6e50e41ef6d988e/gcc/testsuite/gcc.target/arm/pr59896.c#L783]",
__mcmp,0x0803888c,0xcef6a527f3f51ac1,0x6a8037b07cefdef7,g,,GCC arm,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,"PROPOSED SIG: int __mcmp (int * a, int * b) [https://github.com/gcc-mirror/gcc/blob/5d5193f0734fb4706940f7ac79899da25250be9d/gcc/testsuite/gcc.target/arm/pr59896.c#L785]",
__mdiff,0x080388c0,0x303c21602f3186ca,0x1d3223cd447ab505,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7-m/libc_nano.a,fventuri/symgrate,,
__ulp,0x0803897c,0x674a760ea1ab2de4,0xf10726757710ab40,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,,
__b2d,0x080389cc,0x619bf92797984458,0x32e9e25e0224b8b0,g,,GCC arm,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,"PROPOSED SIG: double __b2d(int *a,int *e) NOTE: should be (_Bigint *a, int *e)?[https://github.com/gcc-mirror/gcc/blob/3676816caa510de226b357be1c68cf798da63576/gcc/testsuite/gcc.target/arm/pr59896.c#L772C1-L772C36]",
__d2b,0x08038a68,0x6b9d40f8bca5e44,0xf3d03bff4d333431,g,,GCC arm,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,UNSURE HOW TO DEFINE STRUCT HERE  [https://github.com/gcc-mirror/gcc/blob/d05949558ef1c8eeeb07399174a64f968f70e3ee/gcc/testsuite/gcc.target/arm/pr59896.c#L782C1-L782C65],
__ratio,0x08038b06,0xebf5e37e14c6e203,0xa4cf74158fa93bc3,g,,GCC arm,/opt/symgrate2-archive/ti/bios_6_73_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,"PROPOSED SIG: double __ratio (int *a, int *b) [https://github.com/gcc-mirror/gcc/blob/d05949558ef1c8eeeb07399174a64f968f70e3ee/gcc/testsuite/gcc.target/arm/pr59896.c#L787C1-L787C41]",
__copybits,0x08038b6c,0x4ceefbc485cfa3a2,0xc75cda65b3c1cab6,g,,GCC arm,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7-m/libc_nano.a,fventuri/symgrate,"(Note: we don't have a _Bigint struct?) PROPOSED SIG: void __copybits(ulong *c,int n,int *b) [https://github.com/gcc-mirror/gcc/blob/d05949558ef1c8eeeb07399174a64f968f70e3ee/gcc/testsuite/gcc.target/arm/pr59896.c#L789C1-L789C49]",
__any_on,0x08038ba0,0x307e06941d259998,0x3f618b78e9f1e7c,g,,GCC arm,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7-m/libc_nano.a,fventuri/symgrate,"(Note: supposed to have (_Bigint *b,int k) but we don't have a _Bigint struct?) PROPSED STRUCT: ulong __any_on(int *b,int k) [https://github.com/gcc-mirror/gcc/blob/3676816caa510de226b357be1c68cf798da63576/gcc/testsuite/gcc.target/arm/pr59896.c#L788C1-L788C38]",
_calloc_r,0x08038be2,0x5fdfdfa6e4c6cf39,0x70c35cfe019ee7b,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7-m/libc_nano.a,fventuri/symgrate,,
_free_r,0x08038c00,0x769f3337668115ae,0xf54c93580be197fa,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,,
_malloc_r,0x08038c9c,0x96bbc12dcb83ee6b,0xb13afbabb81ab7fd,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7-m/libc_nano.a,fventuri/symgrate,,
__ssputs_r,0x08038d50,0x1317f2a322b78cf0,0xabe592c24e19c373,g,,,/opt/symgrate2-archive/ti/bios_6_73_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,,
_svfiprintf_r,0x08038e04,0x239a14bcacc9152e,0x282ac7f3d2efd0b,p,,newlib-nano,Referenced in newlib-nano-2/newlib/libc/stdio/vfprintf.c,nu,"PROPOSED SIG: int _svfprintf_r(char *ptr,FILE *&f,char *fmt,...) \nFound within sniprintf: Concatenates/formats a list of strings according to a defined format. Likely analagous to these libraries:\n https://chromium.googlesource.com/native_client/nacl-newlib/+/refs/heads/main/newlib/libc/stdio/snprintf.c#66 \n https://github.com/32bitmicro/newlib-nano-2/blob/0c5e24765fb745dc7c59f00248680c22357ffd55/newlib/libc/stdio/vfprintf.c#L637 \n https://stackoverflow.com/a/15157046/19352601",
__sfputc_r,0x08038ff4,0xc45df9533ca3ef78,0x733ae3deeea184e,g,,,/opt/symgrate2-archive/ti/bios_6_73_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,,
__sfputs_r,0x08039022,0x898029b571c7d04e,0x860b7f165bdae39b,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7-m/libc_nano.a,fventuri/symgrate,,
_vfiprintf_r,0x08039048,0xe5523fcc2f8a3399,0xae86bd17ab26a3c4,p,,newlib-nano?,,nu,"PROPOSED SIG: int _vfiprintf_r(undefined *reent,FILE *fp,char *fmt,...)",
_close_r,0x08039274,0xde7b2889a3b9a91e,0x45bc782777f2f656,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,,
__sread,0x08039294,0x4ca988ed78253858,0x9aacf369119fbb67,g,,,,symgrate,,
__swrite,0x080392b6,0x3bc508332771057e,0xf1b1b3421fac1b4a,g,,,,symgrate,,
__sseek,0x080392ee,0x5814d31a444a3e0c,0xff9e11f77638a8e7,g,,,,symgrate,,
strncmp,0x0803931a,0x1acb0f3e41d15358,0xcb5bc3573ac21118,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7-m/libc_nano.a,fventuri/symgrate,,
_execve_r,0x08039358,,,g,,,,symgrate,,
_fstat_r,0x0803939c,0x91992227de0ca573,0xd0fddf05c0c2362f,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,,
_close_r,0x080393c0,0xde7b2889a3b9a91e,0x45bc782777f2f656,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,,
_execve_r,0x080393e0,0x5637c7e56fdc889e,0xebe3c5ebd956452a,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,,
memmove,0x08039404,0x58e6fcb9e229c89c,0xa20f4d42994331f4,g,,,/opt/symgrate2-archive/ti/bios_6_73_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7-m/libc_nano.a,fventuri/symgrate,,
simpleReturn,0x08039436,_realloc_r-0x4,0xf9506ad5da86701a,g,,,,nu,Just returns?,
simpleReturn,0x08039438,_realloc_r-0x2,0xf9506ad5da86701a,g,,,,nu,Just returns?,
_realloc_r,0x0803943a,0xdbbdc9d44790c8d7,0x1bdab09f91c0c83d,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7-m/libc_nano.a,fventuri/symgrate,,
_execve_r,0x08039488,0x5637c7e56fdc889e,0xebe3c5ebd956452a,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,fventuri/symgrate,,
_malloc_usable_size_r,0x080394ac,0xd783286fcde9e787,0xd73c270ef0ed8b5d,g,,,,symgrate,,
UNKNOWN,0x080394bc,0xb34b42c7a4b0fc46,0x524ce2b15b62db98,,,,,,,
UNKNOWN,0x0803953c,0xa490495f25317c96,0x187095c2690c3066,,,,,,,
UNKNOWN,0x080395bc,0x384037bb0131a156,0x1b2a6e36f6ed472e,,,,,,,
UNKNOWN,0x08039640,0x57f0351929efec5e,0x293e689100971bb3,,,,,,,
UNKNOWN,0x08039734,0xdc47c32daaa64b66,0xc076027d53461db,,,,,,,
acosf,0x080399fc,0xd231ea107a803e7c,0x43deb93c8d356c9b,g,,,/opt/symgrate2-archive/ti/ccs610/ccsv6/tools/compiler/gcc-arm-none-eabi-4_8-2014q3/arm-none-eabi/lib/armv7-ar/thumb/fpu/libm.a,symgrate,,
UNKNOWN,0x08039a9c,0x86bdfe3487b4999d,0x4d0493e3339a41ea,,,,,,,
UNKNOWN,0x08039c44,0x649de32e8cc1ce30,0x70cfedc9245eb066,,,,,,,
UNKNOWN,0x0803a1c4,0xb81b8264cef23b63,0xc46ee28e587e9aa6,,,,,,,
ANOTHER_SQRT,0x0803a41c,FUN_0803a424-0x8,0x82f12891372961c2,g,,,,fventuri,,
FUN_0803a424,0x0803a424,0x6ed24359572f89ab,0x376f689aaac2058,,,,,,,
arm_fir_f32,0x0803a4e0,0xe9b9ea5097b4cc88,0x4de46e6978ee2ef9,g,,,/opt/symgrate2-archive/KeilPacks/MediaTek.MTx.3.1.0.pack/driver/CMSIS/Lib/libarm_cortexM4lf_math.a,symgrate,,
__kernel_sinf,0x0803a9e4,0xe65b75f8440cdc9c,0x593c2cc0c6726cd9,g,,GCC,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libm.a,symgrate,"PROPOSED SIG: float __kernel_sinf(float param_1,float param_2,int param_3) [https://github.com/gcc-mirror/gcc/blob/447c32c5142a60278230f81ae6e50e41ef6d988e/gcc/testsuite/gcc.c-torture/compile/pr35595.c#L13]",
return0,0x0803aa74,FUN_0803aa78-0x4,0x9af644b32edadd0c,,,,,nu,,
FUN_0803aa78,0x0803aa78,0xf6930401b96d6152,0xb75263dd924cb4a0,,,,,,,
finitef,0x0803aa86,0x2d2160ab05410485,0x6e9e6c8b4c5894b3,g,,,/opt/symgrate2-archive/ti/bios_6_46_04_53/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/armv7e-m/fpu/libc.a,symgrate,,
UNKNOWN,0x0803aa9c,0x2efc8d4a9e41fd66,0xeb2b9f06e0f7eff5,,,,,,,
scalbnf,0x0803ab50,0xd116bd3b6b94397e,0x1e3817a287be9cd0,g,,,/opt/symgrate2-archive/ti/bios_6_52_00_12/packages/gnu/targets/arm/libs/install-native/arm-none-eabi/lib/thumb/v7e-m/fpv4-sp/hard/libc_nano.a,symgrate,,
nextafterf,0x0803ac10,0xade43e009ded64a2,0x2b74e061c2cdad6e,g,,,,symgrate,also possibly copysignf,
_init,0x0803ac28,0xf1f928fc48ad1de4,0xf1f928fc48ad1de4,g,,,,symgrate,,
_initDuplicate,0x0803ac34,0xf1f928fc48ad1de4,0xf1f928fc48ad1de4,g,,,,nu,function is identical to 0803ac28,
#,,,,,,,,,,
# Other Symbols,,,,,,,,,,
ADC_CR2_CLEAR_MASK,0x0802cd2c,,,,,,,nu,[stm32f4xx_dsp_stdperiph_lib_um.chm p225:line00136] (dword)0xC0FFF7FD (used by ADC_Init & FUN_0802cce4),
ADC_CR_CLEAR_MASK,0x0802cd54,,,,,,,nu,(dword)0xFFFC30E0 (used by ADC_CommonInit FUN_0802cd30),
FLASH_KEY1,0x0802d080,,,,,,,nu,[rm0090 p100] (dword)0x45670123 (used by FUN_0802d068 FLASH_Unlock),
FLASH_KEY2,0x0802d084,,,,,,,nu,[rm0090 p100] (dword)0xCDEF89AB (used by FUN_0802d068 FLASH_Unlock),
FLASH_OPT_KEY1,0x0802d0a0,,,,,,,nu,[rm0090 p100] (dword)0x08192A3B (used by FUN_0802d088 FLASH_OB_Unlock),
FLASH_OPT_KEY2,0x0802d0a4,,,,,,,nu,[rm0090 p100] (dword)0x4C5D6E7F (used by FUN_0802d088 FLASH_OB_Unlock),
I2SCFGR_CLEAR_MASK,0x0802da18,,,,,,,nu,[stm32f4xx_dsp_stdperiph_lib_um.chm p757] (word)0xF040,
HSI_VALUE,0x0802da28,,,,,,,nu,[stm32f4xx_dsp_stdperiph_lib_um.chm p130] (dword)0x00F42400 (0x00F42400=0d16000000) (used by FUN_0802d950 I2S_Init),
I2SCFGR_CLEAR_MASK,0x0802da98,,,,,,,nu,[stm32f4xx_dsp_stdperiph_lib_um.chm p757] (word)0xF040,
USART_CR1_CLEAR_MASK,0x0802dfac,,,,,,,nu,[stm32f4xx_dsp_stdperiph_lib_um.chm p854] (word)0xE9F3,(used by USART_Init/FUN_0802def8)
PointerTableX,0x0803b264,,,g,,,,nu,One of a few massive tables of pointers(?) to STM32 reserved memory addresses(?) 0x0803b264-0803b65c,
PointerTable0,0x0803bb74,,,g,,,,nu,One of a few massive tables of pointers(?) - 3c/3d/3e/3fxxxxxx addresses 0x0803bb74-0803be58,
PointerTable1,0x0803be5c,,,g,,,,nu,One of a few massive tables of pointers(?) - 3a-3fxxxxxx & a6-a8xxxxxx addresses 0x0803be5c-0803bf24,
PointerTable2,0x0803bf28,,,g,,,,nu,One of a few massive tables of pointers(?) - 3fxxxxxx/bfxxxxxx addresses (and probably others) 0x0803bf28-08078404,
PossiblePointerTable0,0x0807842c,,,g,,,,nu,Not as sure about this one since possible pointer(?) 3c-3fxxxxxx addresses don't repeat as much. 0x0807842c-08078c27,
PossiblePointerTable1,0x08078c28,,,g,,,,nu,0x08078c28-08079024,
PossiblePointerTable2,0x08079028,,,g,,,,nu,to bfxxxxxx-bcxxxxxx addresses 0x08079028-08079424,
_sidata,0x08079ee8,,,f,,,startup_stm32f427xx.s,,,
#end of X6100_BBFW_V1.1.6_221112001.img (when loaded at 0x08020000),0x0807d43f,,,,,,,nu,,
# RAMaddresses,0x20000000,,,f,,,stm32f427zg.pdf#page=86,,,
#_sdata,0x20000000,,,f,,,startup_stm32f427xx.s,,,
#_edata,0x20003558,,,f,,,startup_stm32f427xx.s,,,
#_sbss,0x20003558,,,f,,,startup_stm32f427xx.s,,,
#LargeArrayMaybe_SRAM5910,0x20005910,,,g,,,,nu,Used by a few different functions,
#buffer_str_FirmwareVersion,0x2000e1bc,,,f,,,x6100 ram dump & ghidra emulator,nu,"RAM buffer address that holds a string like ""V1.1.6 Nov  1 2022,17:37:32"" after the bbfw concatenates and prints this to RAM buffer. Address is then referenced by other functions. This RAM buffer address changes with each version of the firmware. Used by functions memset() & sniprintf() in main().",
#_ebss,0x2000e20c,,,f,,,startup_stm32f427xx.s,,,
#_estack,0x20030000,,,f,,,startup_stm32f427xx.s,,,
