// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "03/19/2022 23:31:25"

// 
// Device: Altera EP4CGX150DF31C7 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module sigmoid (
	clk,
	addr,
	q);
input 	clk;
input 	[15:0] addr;
output 	[15:0] q;

// Design Ports Information
// q[0]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[1]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[2]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[3]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[4]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[5]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[6]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[7]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[8]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[9]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[10]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[11]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[12]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[13]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[14]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[15]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[13]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[14]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[15]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[0]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[2]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[3]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[4]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[5]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[6]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[7]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[8]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[9]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[10]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[11]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[12]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \q[0]~output_o ;
wire \q[1]~output_o ;
wire \q[2]~output_o ;
wire \q[3]~output_o ;
wire \q[4]~output_o ;
wire \q[5]~output_o ;
wire \q[6]~output_o ;
wire \q[7]~output_o ;
wire \q[8]~output_o ;
wire \q[9]~output_o ;
wire \q[10]~output_o ;
wire \q[11]~output_o ;
wire \q[12]~output_o ;
wire \q[13]~output_o ;
wire \q[14]~output_o ;
wire \q[15]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \addr[13]~input_o ;
wire \rom_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ;
wire \addr[15]~input_o ;
wire \addr[14]~input_o ;
wire \rom_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ;
wire \addr[0]~input_o ;
wire \addr[1]~input_o ;
wire \addr[2]~input_o ;
wire \addr[3]~input_o ;
wire \addr[4]~input_o ;
wire \addr[5]~input_o ;
wire \addr[6]~input_o ;
wire \addr[7]~input_o ;
wire \addr[8]~input_o ;
wire \addr[9]~input_o ;
wire \addr[10]~input_o ;
wire \addr[11]~input_o ;
wire \addr[12]~input_o ;
wire \rom_rtl_0|auto_generated|ram_block1a80~portadataout ;
wire \rom_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a112~portadataout ;
wire \rom_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[0]~3_combout ;
wire \rom_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a64~portadataout ;
wire \rom_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a96~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[0]~4_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \rom_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[0]~1_combout ;
wire \rom_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \rom_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[0]~0_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[0]~2_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[0]~5_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a97~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a65~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[1]~10_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a81~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a113~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[1]~9_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[1]~7_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[1]~6_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[1]~8_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[1]~11_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a82~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a114~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[2]~15_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a98~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a66~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[2]~16_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[2]~13_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[2]~12_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[2]~14_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[2]~17_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a99~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a67~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[3]~22_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a83~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a115~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[3]~21_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[3]~19_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[3]~18_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[3]~20_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[3]~23_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a100~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a68~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[4]~28_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a116~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a84~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[4]~27_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[4]~24_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[4]~25_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[4]~26_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[4]~29_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a101~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a69~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[5]~34_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[5]~30_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[5]~31_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[5]~32_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a85~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a117~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[5]~33_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[5]~35_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[6]~36_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[6]~37_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[6]~38_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a70~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a102~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[6]~40_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a118~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a86~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[6]~39_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[6]~41_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[7]~42_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[7]~43_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[7]~44_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a87~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a119~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[7]~45_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a71~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a103~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[7]~46_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[7]~47_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a72~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a104~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[8]~52_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[8]~48_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[8]~49_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[8]~50_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a88~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a120~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[8]~51_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[8]~53_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a89~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a121~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[9]~57_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a105~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a73~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[9]~58_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[9]~55_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[9]~54_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[9]~56_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[9]~59_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a74~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a106~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[10]~64_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a90~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a122~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[10]~63_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[10]~60_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[10]~61_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[10]~62_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[10]~65_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a75~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a107~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[11]~70_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[11]~67_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[11]~66_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[11]~68_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a91~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a123~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[11]~69_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[11]~71_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a92~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a124~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[12]~75_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[12]~72_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[12]~73_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[12]~74_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a76~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a108~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[12]~76_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[12]~77_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[13]~78_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[13]~79_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[13]~80_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a93~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a125~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[13]~81_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a77~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a109~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[13]~82_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[13]~83_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a78~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a110~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[14]~88_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a126~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a94~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[14]~87_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[14]~84_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[14]~85_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[14]~86_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[14]~89_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a79~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a111~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[15]~94_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[15]~90_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[15]~91_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[15]~92_combout ;
wire \rom_rtl_0|auto_generated|ram_block1a95~portadataout ;
wire \rom_rtl_0|auto_generated|ram_block1a127~portadataout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[15]~93_combout ;
wire \rom_rtl_0|auto_generated|mux2|result_node[15]~95_combout ;
wire [3:0] \rom_rtl_0|auto_generated|rden_decode|w_anode534w ;
wire [2:0] \rom_rtl_0|auto_generated|address_reg_a ;

wire [0:0] \rom_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \rom_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ;

assign \rom_rtl_0|auto_generated|ram_block1a48~portadataout  = \rom_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a16~portadataout  = \rom_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a32~portadataout  = \rom_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a0~portadataout  = \rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a112~portadataout  = \rom_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a80~portadataout  = \rom_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a96~portadataout  = \rom_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a64~portadataout  = \rom_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a49~portadataout  = \rom_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a17~portadataout  = \rom_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a33~portadataout  = \rom_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a1~portadataout  = \rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a113~portadataout  = \rom_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a81~portadataout  = \rom_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a97~portadataout  = \rom_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a65~portadataout  = \rom_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a50~portadataout  = \rom_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a18~portadataout  = \rom_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a34~portadataout  = \rom_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a2~portadataout  = \rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a114~portadataout  = \rom_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a82~portadataout  = \rom_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a98~portadataout  = \rom_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a66~portadataout  = \rom_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a51~portadataout  = \rom_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a19~portadataout  = \rom_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a35~portadataout  = \rom_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a3~portadataout  = \rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a115~portadataout  = \rom_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a83~portadataout  = \rom_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a99~portadataout  = \rom_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a67~portadataout  = \rom_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a52~portadataout  = \rom_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a20~portadataout  = \rom_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a36~portadataout  = \rom_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a4~portadataout  = \rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a116~portadataout  = \rom_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a84~portadataout  = \rom_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a100~portadataout  = \rom_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a68~portadataout  = \rom_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a53~portadataout  = \rom_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a21~portadataout  = \rom_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a37~portadataout  = \rom_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a5~portadataout  = \rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a117~portadataout  = \rom_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a85~portadataout  = \rom_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a101~portadataout  = \rom_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a69~portadataout  = \rom_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a54~portadataout  = \rom_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a22~portadataout  = \rom_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a38~portadataout  = \rom_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a6~portadataout  = \rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a118~portadataout  = \rom_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a86~portadataout  = \rom_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a102~portadataout  = \rom_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a70~portadataout  = \rom_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a55~portadataout  = \rom_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a23~portadataout  = \rom_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a39~portadataout  = \rom_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a7~portadataout  = \rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a119~portadataout  = \rom_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a87~portadataout  = \rom_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a103~portadataout  = \rom_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a71~portadataout  = \rom_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a56~portadataout  = \rom_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a24~portadataout  = \rom_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a40~portadataout  = \rom_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a8~portadataout  = \rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a120~portadataout  = \rom_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a88~portadataout  = \rom_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a104~portadataout  = \rom_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a72~portadataout  = \rom_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a57~portadataout  = \rom_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a25~portadataout  = \rom_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a41~portadataout  = \rom_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a9~portadataout  = \rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a121~portadataout  = \rom_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a89~portadataout  = \rom_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a105~portadataout  = \rom_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a73~portadataout  = \rom_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a58~portadataout  = \rom_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a26~portadataout  = \rom_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a42~portadataout  = \rom_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a10~portadataout  = \rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a122~portadataout  = \rom_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a90~portadataout  = \rom_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a106~portadataout  = \rom_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a74~portadataout  = \rom_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a59~portadataout  = \rom_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a27~portadataout  = \rom_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a43~portadataout  = \rom_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a11~portadataout  = \rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a123~portadataout  = \rom_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a91~portadataout  = \rom_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a107~portadataout  = \rom_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a75~portadataout  = \rom_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a60~portadataout  = \rom_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a28~portadataout  = \rom_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a44~portadataout  = \rom_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a12~portadataout  = \rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a124~portadataout  = \rom_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a92~portadataout  = \rom_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a108~portadataout  = \rom_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a76~portadataout  = \rom_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a61~portadataout  = \rom_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a29~portadataout  = \rom_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a45~portadataout  = \rom_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a13~portadataout  = \rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a125~portadataout  = \rom_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a93~portadataout  = \rom_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a109~portadataout  = \rom_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a77~portadataout  = \rom_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a62~portadataout  = \rom_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a30~portadataout  = \rom_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a46~portadataout  = \rom_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a14~portadataout  = \rom_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a126~portadataout  = \rom_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a94~portadataout  = \rom_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a110~portadataout  = \rom_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a78~portadataout  = \rom_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a63~portadataout  = \rom_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a31~portadataout  = \rom_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a47~portadataout  = \rom_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a15~portadataout  = \rom_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a127~portadataout  = \rom_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a95~portadataout  = \rom_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a111~portadataout  = \rom_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \rom_rtl_0|auto_generated|ram_block1a79~portadataout  = \rom_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X53_Y91_N9
cycloneiv_io_obuf \q[0]~output (
	.i(\rom_rtl_0|auto_generated|mux2|result_node[0]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[0]~output .bus_hold = "false";
defparam \q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y91_N2
cycloneiv_io_obuf \q[1]~output (
	.i(\rom_rtl_0|auto_generated|mux2|result_node[1]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[1]~output .bus_hold = "false";
defparam \q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N9
cycloneiv_io_obuf \q[2]~output (
	.i(\rom_rtl_0|auto_generated|mux2|result_node[2]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[2]~output .bus_hold = "false";
defparam \q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N23
cycloneiv_io_obuf \q[3]~output (
	.i(\rom_rtl_0|auto_generated|mux2|result_node[3]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[3]~output .bus_hold = "false";
defparam \q[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y91_N23
cycloneiv_io_obuf \q[4]~output (
	.i(\rom_rtl_0|auto_generated|mux2|result_node[4]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[4]~output .bus_hold = "false";
defparam \q[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y91_N16
cycloneiv_io_obuf \q[5]~output (
	.i(\rom_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[5]~output .bus_hold = "false";
defparam \q[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N2
cycloneiv_io_obuf \q[6]~output (
	.i(\rom_rtl_0|auto_generated|mux2|result_node[6]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[6]~output .bus_hold = "false";
defparam \q[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N9
cycloneiv_io_obuf \q[7]~output (
	.i(\rom_rtl_0|auto_generated|mux2|result_node[7]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[7]~output .bus_hold = "false";
defparam \q[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y91_N2
cycloneiv_io_obuf \q[8]~output (
	.i(\rom_rtl_0|auto_generated|mux2|result_node[8]~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[8]~output .bus_hold = "false";
defparam \q[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y91_N9
cycloneiv_io_obuf \q[9]~output (
	.i(\rom_rtl_0|auto_generated|mux2|result_node[9]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[9]~output .bus_hold = "false";
defparam \q[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y91_N16
cycloneiv_io_obuf \q[10]~output (
	.i(\rom_rtl_0|auto_generated|mux2|result_node[10]~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[10]~output .bus_hold = "false";
defparam \q[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y91_N2
cycloneiv_io_obuf \q[11]~output (
	.i(\rom_rtl_0|auto_generated|mux2|result_node[11]~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[11]~output .bus_hold = "false";
defparam \q[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N16
cycloneiv_io_obuf \q[12]~output (
	.i(\rom_rtl_0|auto_generated|mux2|result_node[12]~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[12]~output .bus_hold = "false";
defparam \q[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N23
cycloneiv_io_obuf \q[13]~output (
	.i(\rom_rtl_0|auto_generated|mux2|result_node[13]~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[13]~output .bus_hold = "false";
defparam \q[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N16
cycloneiv_io_obuf \q[14]~output (
	.i(\rom_rtl_0|auto_generated|mux2|result_node[14]~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[14]~output .bus_hold = "false";
defparam \q[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y91_N9
cycloneiv_io_obuf \q[15]~output (
	.i(\rom_rtl_0|auto_generated|mux2|result_node[15]~95_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[15]~output .bus_hold = "false";
defparam \q[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N15
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G29
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X63_Y91_N15
cycloneiv_io_ibuf \addr[13]~input (
	.i(addr[13]),
	.ibar(gnd),
	.o(\addr[13]~input_o ));
// synopsys translate_off
defparam \addr[13]~input .bus_hold = "false";
defparam \addr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X64_Y73_N16
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \rom_rtl_0|auto_generated|address_reg_a[0]~feeder_combout  = \addr[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr[13]~input_o ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \rom_rtl_0|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y73_N17
dffeas \rom_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rom_rtl_0|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \rom_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X61_Y91_N1
cycloneiv_io_ibuf \addr[15]~input (
	.i(addr[15]),
	.ibar(gnd),
	.o(\addr[15]~input_o ));
// synopsys translate_off
defparam \addr[15]~input .bus_hold = "false";
defparam \addr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y91_N22
cycloneiv_io_ibuf \addr[14]~input (
	.i(addr[14]),
	.ibar(gnd),
	.o(\addr[14]~input_o ));
// synopsys translate_off
defparam \addr[14]~input .bus_hold = "false";
defparam \addr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X64_Y73_N10
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout  = (\addr[13]~input_o  & (\addr[15]~input_o  & !\addr[14]~input_o ))

	.dataa(gnd),
	.datab(\addr[13]~input_o ),
	.datac(\addr[15]~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0 .lut_mask = 16'h00C0;
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X48_Y91_N1
cycloneiv_io_ibuf \addr[0]~input (
	.i(addr[0]),
	.ibar(gnd),
	.o(\addr[0]~input_o ));
// synopsys translate_off
defparam \addr[0]~input .bus_hold = "false";
defparam \addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y91_N8
cycloneiv_io_ibuf \addr[1]~input (
	.i(addr[1]),
	.ibar(gnd),
	.o(\addr[1]~input_o ));
// synopsys translate_off
defparam \addr[1]~input .bus_hold = "false";
defparam \addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y91_N8
cycloneiv_io_ibuf \addr[2]~input (
	.i(addr[2]),
	.ibar(gnd),
	.o(\addr[2]~input_o ));
// synopsys translate_off
defparam \addr[2]~input .bus_hold = "false";
defparam \addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y91_N15
cycloneiv_io_ibuf \addr[3]~input (
	.i(addr[3]),
	.ibar(gnd),
	.o(\addr[3]~input_o ));
// synopsys translate_off
defparam \addr[3]~input .bus_hold = "false";
defparam \addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y91_N22
cycloneiv_io_ibuf \addr[4]~input (
	.i(addr[4]),
	.ibar(gnd),
	.o(\addr[4]~input_o ));
// synopsys translate_off
defparam \addr[4]~input .bus_hold = "false";
defparam \addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y91_N22
cycloneiv_io_ibuf \addr[5]~input (
	.i(addr[5]),
	.ibar(gnd),
	.o(\addr[5]~input_o ));
// synopsys translate_off
defparam \addr[5]~input .bus_hold = "false";
defparam \addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y91_N8
cycloneiv_io_ibuf \addr[6]~input (
	.i(addr[6]),
	.ibar(gnd),
	.o(\addr[6]~input_o ));
// synopsys translate_off
defparam \addr[6]~input .bus_hold = "false";
defparam \addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y91_N1
cycloneiv_io_ibuf \addr[7]~input (
	.i(addr[7]),
	.ibar(gnd),
	.o(\addr[7]~input_o ));
// synopsys translate_off
defparam \addr[7]~input .bus_hold = "false";
defparam \addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y91_N8
cycloneiv_io_ibuf \addr[8]~input (
	.i(addr[8]),
	.ibar(gnd),
	.o(\addr[8]~input_o ));
// synopsys translate_off
defparam \addr[8]~input .bus_hold = "false";
defparam \addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y91_N15
cycloneiv_io_ibuf \addr[9]~input (
	.i(addr[9]),
	.ibar(gnd),
	.o(\addr[9]~input_o ));
// synopsys translate_off
defparam \addr[9]~input .bus_hold = "false";
defparam \addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y91_N1
cycloneiv_io_ibuf \addr[10]~input (
	.i(addr[10]),
	.ibar(gnd),
	.o(\addr[10]~input_o ));
// synopsys translate_off
defparam \addr[10]~input .bus_hold = "false";
defparam \addr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y91_N1
cycloneiv_io_ibuf \addr[11]~input (
	.i(addr[11]),
	.ibar(gnd),
	.o(\addr[11]~input_o ));
// synopsys translate_off
defparam \addr[11]~input .bus_hold = "false";
defparam \addr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y91_N15
cycloneiv_io_ibuf \addr[12]~input (
	.i(addr[12]),
	.ibar(gnd),
	.o(\addr[12]~input_o ));
// synopsys translate_off
defparam \addr[12]~input .bus_hold = "false";
defparam \addr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X52_Y87_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a80 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a80 .mem_init3 = 2048'hFFFFFFFFFC00000000000001FFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFFFE0000000000000003FFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFF00000000000000000000007FFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a80 .mem_init2 = 2048'h000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a80 .mem_init1 = 2048'hFFFFFFFFFFFFFFFC000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a80 .mem_init0 = 2048'h0000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X64_Y73_N8
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout  = (\addr[13]~input_o  & (\addr[15]~input_o  & \addr[14]~input_o ))

	.dataa(gnd),
	.datab(\addr[13]~input_o ),
	.datac(\addr[15]~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0 .lut_mask = 16'hC000;
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y80_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a112 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a112 .mem_init3 = 2048'hF0F0F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F87878787878787878787878787878787878787C3C3C3C3C3C3C3C3C3C3C3C3C3E1E1E1E1E1E1E1E1E1E1E0F0F0F0F0F0F0F0F0F078787878787878783C3C3C3C3C3C3C1E1E1E1E1E1E0F0F0F0F0F0F078787878787C3C3C3C3C3E1E1E1E1E0F0F0F0F0F8787878783C3C3C3C1E1E1E1F0F0F0F0F87878783C3C3C3E1E1E1F0F0F0F07878783C3C3C1E1E1E0F0F0F878787C3C3C1E1E1F0F0F078787C3C3C1E1E1F0F0F078783C3C3E1E1F0F0F8787C3C3C1E1E0F0F078;
defparam \rom_rtl_0|auto_generated|ram_block1a112 .mem_init2 = 2048'h783C3E1E1F0F0F8787C3C1E1E0F0F8787C3C1E1E0F0F8783C3C1E1F0F0787C3C1E1F0F0787C3C1E1F0F0787C3C1E0F0F8783C3E1F0F0787C3E1E0F0787C3E1E0F0787C3E1E0F0783C3E1F0F8783C1E0F0F87C3E1F0F87C3C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1E0F0783C1F0F87C3E1F0F83C1E0F07C3E1F0F83C1E0F07C3E1F0783C1F0F83C1E0F87C1E0F07C3E0F07C3E0F07C3E0F07C3E0F07C1E0F87C1E0F83C1F0F83E1F07C3E0F87C1F0F83E1F07C3E0F83C1F07C3E0F83C1F07C3E0F83E1F07C1F0783E0F83E1F07C1F07C3E0F83E0F83E1F07C1F07C1F07C1F07C3E0F83E0F83E0F83E0F83E0F83E0F83E0F83E0F83F07C1F07C1F07C1F07;
defparam \rom_rtl_0|auto_generated|ram_block1a112 .mem_init1 = 2048'hC0F83E0F83E0F81F07C1F07E0F83E0F81F07C1F03E0F83F07C1F03E0F83F07C1F83E0FC1F07E0F81F07C0F83F07C1F83E07C1F83E07C1F83F07C0F83F07E0F81F03E0FC1F83F07C0F81F03E07C0F81F03E07C0F81F03E07C0F81F03F07E0FC1F81F03E07E0FC1F81F03F07E0FC0F81F81F03F07E07C0FC0F81F83F03F07E07E07C0FC0F81F81F81F03F03F03E07E07E07E07C0FC0FC0FC0FC0FC0FC1F81F81F81F81F81F81F81F81F80FC0FC0FC0FC0FC0FC0FE07E07E07E03F03F03F01F81F81FC0FC0FE07E07F03F03F81F80FC0FC07E07F03F01F80FC0FE07F03F01F80FC07E07F03F81FC0FE07F03F81FC07E03F01F80FE07F03F80FC07F03F81FC07F03F;
defparam \rom_rtl_0|auto_generated|ram_block1a112 .mem_init0 = 2048'h80FC07F01F80FE03F01FC07F03F80FE03F01FC07F01FC07F03F80FE03F80FE03F80FE03F80FE03F80FE03F80FF01FC07F01FC07F80FE03F807F01FC07F80FE03FC07F00FE03FC07F00FE03FC07F80FE01FC03F807F00FE01FC03F807F00FE01FE03FC07F807F00FF01FE01FC03FC03F807F807F00FF00FF00FE01FE01FE01FE01FE01FE01FC03FC03FE01FE01FE01FE01FE01FE00FF00FF00FF007F807F803FC03FE01FE00FF00FF807F803FC01FE00FF007F803FC01FE00FF007FC03FE00FF007FC03FE00FF007FC01FF00FF803FE00FF803FC01FF007FC01FF007FC01FF007FE00FF803FE00FF801FF007FC00FF803FE007FC01FF803FF007FC00FF801FF00;
// synopsys translate_on

// Location: LCCOMB_X64_Y73_N26
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \rom_rtl_0|auto_generated|address_reg_a[1]~feeder_combout  = \addr[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \rom_rtl_0|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y73_N27
dffeas \rom_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\rom_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \rom_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y79_N30
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[0]~3 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[0]~3_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a112~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a80~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|ram_block1a80~portadataout ),
	.datac(\rom_rtl_0|auto_generated|ram_block1a112~portadataout ),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[0]~3 .lut_mask = 16'hA088;
defparam \rom_rtl_0|auto_generated|mux2|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y73_N30
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout  = (!\addr[13]~input_o  & (\addr[15]~input_o  & !\addr[14]~input_o ))

	.dataa(gnd),
	.datab(\addr[13]~input_o ),
	.datac(\addr[15]~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0 .lut_mask = 16'h0030;
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y80_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a64 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a64 .mem_init3 = 2048'h0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a64 .mem_init2 = 2048'h0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a64 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a64 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X64_Y73_N4
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout  = (!\addr[13]~input_o  & (\addr[15]~input_o  & \addr[14]~input_o ))

	.dataa(gnd),
	.datab(\addr[13]~input_o ),
	.datac(\addr[15]~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0 .lut_mask = 16'h3000;
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y83_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a96 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a96 .mem_init3 = 2048'h3FE007FE00FFC01FF801FF003FF003FE007FE007FC00FFC00FFC00FFC00FFC00FFC00FFC00FFC00FFC00FFC00FFE007FE007FF003FF001FF801FFC00FFE007FF003FF801FFC00FFE003FF001FFC00FFE003FF801FFC007FF001FFC007FF001FFC007FF001FFC007FF001FFE003FF800FFF001FFC003FF8007FF000FFE001FFC003FFC007FF8007FF000FFF000FFE001FFE001FFE001FFE001FFE001FFE000FFF000FFF000FFF8007FF8003FFC001FFE000FFF0007FFC003FFE000FFF0007FFC001FFF0007FFC003FFF0007FFC001FFF0007FFC000FFF8003FFF0007FFC000FFF8001FFF8003FFF0003FFE0007FFE0007FFE0007FFE0007FFE0007FFE0007FFE0;
defparam \rom_rtl_0|auto_generated|ram_block1a96 .mem_init2 = 2048'h003FFF0003FFF8001FFFC000FFFE0007FFF0001FFFC000FFFE0003FFF8000FFFE0003FFF8000FFFF0001FFFC0003FFF80007FFF0000FFFE0001FFFE0003FFFC0003FFFC0003FFFC0003FFFC0001FFFE0001FFFF0000FFFF80007FFFC0003FFFE0000FFFF80003FFFE0000FFFF80003FFFE0000FFFFC0001FFFF80003FFFF00003FFFE00007FFFE00007FFFE00007FFFE00007FFFF00003FFFF80001FFFFC0000FFFFE00003FFFF80000FFFFE00003FFFF800007FFFF00001FFFFE00001FFFFC00003FFFFC00003FFFFC00003FFFFC00001FFFFE00000FFFFF000007FFFFC00001FFFFF000007FFFFC00001FFFFF800003FFFFF000007FFFFE000007FFFFE0000;
defparam \rom_rtl_0|auto_generated|ram_block1a96 .mem_init1 = 2048'h07FFFFE000003FFFFF000001FFFFF800000FFFFFE000003FFFFF800000FFFFFF000001FFFFFE000001FFFFFE000001FFFFFE000001FFFFFE000000FFFFFF0000007FFFFFC000001FFFFFF0000003FFFFFE0000007FFFFFE0000007FFFFFE0000007FFFFFE0000003FFFFFF8000000FFFFFFE0000003FFFFFF80000007FFFFFF0000000FFFFFFF00000007FFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFF00000007FFFFFFE00000003FFFFFFF00000001FFFFFFF800000007FFFFFFF00000001FFFFFFFE00000001FFFFFFFE00000000FFFFFFFF000000007FFFFFFFC00000000FFFFFFFF800000001FFFFFFFF800000000FFFFFFFFE00000000;
defparam \rom_rtl_0|auto_generated|ram_block1a96 .mem_init0 = 2048'h3FFFFFFFF8000000007FFFFFFFF8000000007FFFFFFFF8000000003FFFFFFFFE0000000007FFFFFFFFC000000000FFFFFFFFFE0000000003FFFFFFFFF8000000000FFFFFFFFFF0000000000FFFFFFFFFF80000000003FFFFFFFFFE00000000007FFFFFFFFFE00000000003FFFFFFFFFF80000000000FFFFFFFFFFF000000000007FFFFFFFFFF800000000001FFFFFFFFFFF800000000001FFFFFFFFFFFC000000000007FFFFFFFFFFF8000000000007FFFFFFFFFFFC000000000000FFFFFFFFFFFFC000000000000FFFFFFFFFFFFF0000000000001FFFFFFFFFFFFF00000000000007FFFFFFFFFFFFE00000000000003FFFFFFFFFFFFF800000000000007FFFF;
// synopsys translate_on

// Location: LCCOMB_X53_Y79_N16
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[0]~4 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[0]~4_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a96~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a64~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\rom_rtl_0|auto_generated|ram_block1a64~portadataout ),
	.datad(\rom_rtl_0|auto_generated|ram_block1a96~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[0]~4 .lut_mask = 16'h5410;
defparam \rom_rtl_0|auto_generated|mux2|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y73_N14
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|rden_decode|w_anode534w[3] (
// Equation(s):
// \rom_rtl_0|auto_generated|rden_decode|w_anode534w [3] = (!\addr[13]~input_o  & (!\addr[15]~input_o  & !\addr[14]~input_o ))

	.dataa(gnd),
	.datab(\addr[13]~input_o ),
	.datac(\addr[15]~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode534w[3] .lut_mask = 16'h0003;
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode534w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y76_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a0 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'hFE00FFC01FF803FE007FC00FF803FF007FC01FF803FE00FFC01FF007FC01FF007FE00FF803FE00FF803FE00FF807FC01FF007FC01FE00FF803FE01FF007F803FE01FF007F803FE01FF00FF807FC03FE01FF00FF807FC03FC01FE01FF00FF007F807FC03FC03FE01FE01FE01FF00FF00FF00FF00FF00FF007F807F80FF00FF00FF00FF00FF00FF01FE01FE01FE03FC03FC07F807F80FF00FE01FE03FC03F807F00FF01FE03FC07F80FF01FE03FC07F80FF01FC03F807F01FE03F807F01FE03F807F01FC03F80FE03FC07F01FC03F80FE03F80FE01FC07F01FC07F01FC07F01FC07F01FC07F01FC07E03F80FE03F80FE07F01FC07E03F80FE07F01FC0FE03F81FC;
defparam \rom_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h07E03F80FC07E03F81FC07E03F01FC0FE07F03F80FC07E03F01F80FC07E03F03F81FC0FE07E03F01F81FC0FE07E03F03F81F81FC0FC07E07E03F03F01F81F80FC0FC0FE07E07E07F03F03F03F01F81F81F81F81F81F81FC0FC0FC0FC0FC0FC0FC0FC0FC0F81F81F81F81F81F81F83F03F03F03F07E07E07E0FC0FC0FC1F81F83F03F03E07E07C0FC1F81F83F03E07E0FC0FC1F81F03E07E0FC0F81F03F07E0FC0F81F03E07E0FC1F83F07E0FC1F83F07E0FC1F83F07E0FC1F83E07C0F81F07E0FC1F03E07C1F83E07C0F83F07C0F83F07C0F83E07C1F83E0FC1F03E0F81F07C0F83E07C1F07E0F83E07C1F07E0F83E0FC1F07C1F03E0F83E0FC1F07C1F07C1F8;
defparam \rom_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h3E0F83E0F83E0F83E07C1F07C1F07C1F07C1F07C1F07C1F07C1F07C1F0783E0F83E0F83E0F83E0F07C1F07C1F0783E0F83E0F07C1F07C3E0F83E0F07C1F0783E0F87C1F0783E0F87C1F0783E0F07C1E0F83C1F0783E0F07C1E0F87C1F0F83C1F0F83E1F0783E1F0783E1F0783E1F0783E1F0F83C1F0F87C1E0F87C3E0F0783E1F0F87C1E0F0783E1F0F87C1E0F0783C1E0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F87C3E1F0F8783C1E0F0783C1E1F0F87C3C1E0F0787C3E1F0F0783C3E1F0F0783C3E1F0F0783C3E1E0F0787C3C1E1F0F8783C3E1E0F0F8783C3E1E0F0F8783C3E1E0F0F8787C3C1E1F0F0F8783C3C1E1F0F0F8783C3C1E1E0F0F0787C3;
defparam \rom_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'hC3E1E1F0F0F878783C3C1E1E0F0F078787C3C3E1E1E0F0F0F878783C3C3E1E1E0F0F0F878783C3C3C1E1E1F0F0F0F878787C3C3C3E1E1E1E0F0F0F07878787C3C3C3C1E1E1E1E0F0F0F0F87878787C3C3C3C3C1E1E1E1E1F0F0F0F0F078787878783C3C3C3C3C3E1E1E1E1E1E1F0F0F0F0F0F0F87878787878787C3C3C3C3C3C3C3C3E1E1E1E1E1E1E1E1E1F0F0F0F0F0F0F0F0F0F0F0787878787878787878787878783C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E0;
// synopsys translate_on

// Location: LCCOMB_X64_Y73_N20
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout  = (!\addr[13]~input_o  & (!\addr[15]~input_o  & \addr[14]~input_o ))

	.dataa(gnd),
	.datab(\addr[13]~input_o ),
	.datac(\addr[15]~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0 .lut_mask = 16'h0300;
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y79_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a32 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a32 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a32 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a32 .mem_init1 = 2048'h0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFE;
defparam \rom_rtl_0|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000003FFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFFC00000000000000000001FFFFFFFFFFFFFFFFFFFC0000000000000000001FFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFFC0000000000000007FFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFF8000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y79_N10
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[0]~1_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a32~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a0~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\rom_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'h0E02;
defparam \rom_rtl_0|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y73_N2
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout  = (\addr[13]~input_o  & (!\addr[15]~input_o  & !\addr[14]~input_o ))

	.dataa(gnd),
	.datab(\addr[13]~input_o ),
	.datac(\addr[15]~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0 .lut_mask = 16'h000C;
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y78_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a16 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a16 .mem_init3 = 2048'h00003FFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFF00000000000003FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFE0000000000001FFFFFFFFFFFF8000000000001FFFFFFFFFFFF8000000000003FFFFFFFFFFFC000000000003FFFFFFFFFFF800000000000FFFFFFFFFFFC00000000000FFFFFFFFFFFC00000000003FFFFFFFFFFE00000000001FFFFFFFFFFC00000000007FFFFFFFFFF00000000003FFFFFFFFFF00000000007FFFFFFFFFC0000000001FFFFFFFFFE0000000001FFFFFFFFFC0000000007FFFFFFFFF0000000001FFFFFFFFF8000000003FFFFFFFFF0000000007FFFFFFFFC000000003FFFFFFFFC000000003FFFFFFFFC000000007;
defparam \rom_rtl_0|auto_generated|ram_block1a16 .mem_init2 = 2048'hFFFFFFFF000000001FFFFFFFFC00000000FFFFFFFFC00000001FFFFFFFF800000003FFFFFFFE00000001FFFFFFFF00000000FFFFFFFF00000000FFFFFFFE00000003FFFFFFFC0000000FFFFFFFE00000007FFFFFFF00000003FFFFFFE00000007FFFFFFC0000001FFFFFFF00000007FFFFFFC0000003FFFFFFE0000001FFFFFFE0000003FFFFFFC0000007FFFFFF0000001FFFFFFC0000007FFFFFF0000003FFFFFF0000003FFFFFF0000003FFFFFF0000007FFFFFE000000FFFFFF8000003FFFFFE000001FFFFFF000000FFFFFF000000FFFFFF000000FFFFFF000000FFFFFE000001FFFFFC000007FFFFF000001FFFFFC00000FFFFFE000007FFFFF000003F;
defparam \rom_rtl_0|auto_generated|ram_block1a16 .mem_init1 = 2048'hFFFF000003FFFFF000003FFFFE000007FFFFC00000FFFFF800003FFFFE00000FFFFF800003FFFFE00001FFFFF00000FFFFF800007FFFF800007FFFF800007FFFF80000FFFFF00000FFFFE00003FFFFC00007FFFF00001FFFFC00007FFFF00001FFFF80000FFFFC00007FFFE00003FFFF00003FFFF00003FFFF00003FFFF00007FFFE00007FFFC0000FFFF80001FFFF00007FFFC0001FFFF00007FFFC0001FFFF00007FFF80003FFFC0001FFFE0000FFFF0000FFFF80007FFF80007FFF80007FFF80007FFF0000FFFF0001FFFE0003FFFC0007FFF8000FFFE0001FFFC0007FFF0001FFFC0007FFF0001FFF8000FFFE0003FFF0001FFF8000FFFC0007FFE0007FF;
defparam \rom_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 2048'hF0003FFF0003FFF0003FFF0003FFF0003FFF0003FFF0007FFE0007FFC000FFFC001FFF8003FFE0007FFC001FFF8003FFE000FFF8003FFE0007FF8003FFE000FFF8003FFE001FFF0007FF8003FFE001FFF000FFF8007FFC003FFC001FFE001FFE001FFF000FFF000FFF000FFF000FFF000FFF001FFE001FFE003FFC003FF8007FF800FFF001FFE003FFC007FF800FFE001FFC007FF000FFE003FF800FFE003FF800FFE003FF800FFE003FF800FFC007FF001FF800FFE007FF001FF800FFC007FE003FF001FF800FFC00FFE007FE003FF003FF001FF801FF801FF801FF801FF801FF801FF801FF801FF801FF803FF003FF007FE007FE00FFC00FF801FF003FF007;
// synopsys translate_on

// Location: LCCOMB_X64_Y73_N24
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout  = (\addr[13]~input_o  & (!\addr[15]~input_o  & \addr[14]~input_o ))

	.dataa(gnd),
	.datab(\addr[13]~input_o ),
	.datac(\addr[15]~input_o ),
	.datad(\addr[14]~input_o ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0 .lut_mask = 16'h0C00;
defparam \rom_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y75_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a48 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a48 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a48 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a48 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X53_Y79_N24
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[0]~0_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a48~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datac(\rom_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'hA088;
defparam \rom_rtl_0|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y73_N29
dffeas \rom_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\addr[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \rom_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y79_N4
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[0]~2 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[0]~2_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[0]~1_combout ) # (\rom_rtl_0|auto_generated|mux2|result_node[0]~0_combout )))

	.dataa(\rom_rtl_0|auto_generated|mux2|result_node[0]~1_combout ),
	.datab(\rom_rtl_0|auto_generated|mux2|result_node[0]~0_combout ),
	.datac(gnd),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[0]~2 .lut_mask = 16'h00EE;
defparam \rom_rtl_0|auto_generated|mux2|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y79_N2
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[0]~5 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[0]~5_combout  = (\rom_rtl_0|auto_generated|mux2|result_node[0]~2_combout ) # ((\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[0]~3_combout ) # 
// (\rom_rtl_0|auto_generated|mux2|result_node[0]~4_combout ))))

	.dataa(\rom_rtl_0|auto_generated|mux2|result_node[0]~3_combout ),
	.datab(\rom_rtl_0|auto_generated|mux2|result_node[0]~4_combout ),
	.datac(\rom_rtl_0|auto_generated|mux2|result_node[0]~2_combout ),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[0]~5 .lut_mask = 16'hFEF0;
defparam \rom_rtl_0|auto_generated|mux2|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y84_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a97 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a97 .mem_init3 = 2048'h3FFFF80000FFFFE00001FFFFC00003FFFF800007FFFF00000FFFFF00000FFFFF00000FFFFF00000FFFFF00000FFFFF800007FFFFC00001FFFFE00000FFFFF800003FFFFE00000FFFFFC00001FFFFF000003FFFFE000007FFFFE000007FFFFE000007FFFFE000007FFFFE000003FFFFF000001FFFFFC000007FFFFF000001FFFFFC000007FFFFF800000FFFFFF000001FFFFFE000001FFFFFE000001FFFFFF000000FFFFFF0000007FFFFFC000001FFFFFF0000007FFFFFC000000FFFFFF8000001FFFFFF8000003FFFFFF8000001FFFFFF8000000FFFFFFC0000007FFFFFF0000001FFFFFFC0000003FFFFFF80000007FFFFFF80000007FFFFFF80000007FFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a97 .mem_init2 = 2048'hFFC0000003FFFFFFE0000000FFFFFFF80000001FFFFFFF00000003FFFFFFF00000003FFFFFFF00000001FFFFFFFC00000007FFFFFFF00000001FFFFFFFC00000003FFFFFFFC00000003FFFFFFFE00000001FFFFFFFF000000007FFFFFFFC00000000FFFFFFFFC00000000FFFFFFFFC00000000FFFFFFFFE000000003FFFFFFFFC000000007FFFFFFFF8000000007FFFFFFFF8000000003FFFFFFFFE000000000FFFFFFFFFC000000000FFFFFFFFFC0000000007FFFFFFFFE0000000001FFFFFFFFFC0000000003FFFFFFFFFC0000000001FFFFFFFFFF00000000007FFFFFFFFFE00000000007FFFFFFFFFE00000000003FFFFFFFFFF800000000007FFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a97 .mem_init1 = 2048'hF800000000003FFFFFFFFFFE00000000000FFFFFFFFFFFC00000000000FFFFFFFFFFFE000000000001FFFFFFFFFFFE000000000001FFFFFFFFFFFF0000000000007FFFFFFFFFFFE0000000000003FFFFFFFFFFFF80000000000007FFFFFFFFFFFF80000000000003FFFFFFFFFFFFF00000000000003FFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFE0000000000000007FFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFF00000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a97 .mem_init0 = 2048'h3FFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFF00000000000000000000FFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF80000;
// synopsys translate_on

// Location: M9K_X52_Y81_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a65 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a65 .mem_init3 = 2048'hFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a65 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a65 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a65 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y81_N16
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[1]~10 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[1]~10_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a97~portadataout )) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a65~portadataout )))))

	.dataa(\rom_rtl_0|auto_generated|ram_block1a97~portadataout ),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\rom_rtl_0|auto_generated|ram_block1a65~portadataout ),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[1]~10 .lut_mask = 16'h2230;
defparam \rom_rtl_0|auto_generated|mux2|result_node[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y86_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a81 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a81 .mem_init3 = 2048'h000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a81 .mem_init2 = 2048'h000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a81 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a81 .mem_init0 = 2048'h0000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X81_Y79_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a113 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a113 .mem_init3 = 2048'hFF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF007F807F807F807F807F807F807F807F807F807FC03FC03FC03FC03FC03FC03FC01FE01FE01FE01FE01FE00FF00FF00FF00FF00FF807F807F807F807FC03FC03FC03FC01FE01FE01FE00FF00FF00FF007F807F807F803FC03FC03FE01FE01FF00FF00FF007F807F803FC03FC01FE01FE00FF00FF007F807FC03FC03FE01FE00FF00FF807F803FC03FE01FE00FF00FF807F803FC01FE01FF00FF807F803FC01FE01FF00FF807FC03FC01FE00FF007F803FC01FE00FF007F;
defparam \rom_rtl_0|auto_generated|ram_block1a113 .mem_init2 = 2048'h803FC01FE00FF007F803FE01FF00FF807FC01FE00FF007FC03FE01FF007F803FE01FF007F803FE01FF007F803FE00FF007FC03FE00FF807FC01FF007F803FE00FF807FC01FF007FC03FE00FF803FE00FF007FC01FF007FC01FF007FC01FF007FC01FF007FC01FF007FC01FF007FC01FF007FC01FF003FE00FF803FE00FFC01FF007FC01FF803FE00FFC01FF007FE00FF803FF007FC00FF803FF007FC00FF801FF007FE00FFC01FF003FE007FC00FF801FF003FE007FC00FFC01FF803FF003FE007FC00FFC01FF801FF803FF003FE007FE007FC00FFC00FFC01FF801FF801FF801FF803FF003FF003FF003FF003FF003FF003FF003FF003FF801FF801FF801FF8;
defparam \rom_rtl_0|auto_generated|ram_block1a113 .mem_init1 = 2048'h00FFC00FFC00FFE007FE007FF003FF001FF801FFC00FFC007FE003FF003FF801FFC00FFE007FF001FF800FFC007FE003FF801FFC007FE003FF800FFC007FF001FFC00FFE003FF800FFE003FF800FFE003FF800FFE003FF800FFE003FF800FFE001FFC007FF001FFE003FF800FFF001FFE003FF8007FF000FFE003FFC007FF8007FF000FFE001FFE003FFC003FF8007FF8007FF000FFF000FFF000FFE001FFE001FFE001FFE001FFE000FFF000FFF000FFF000FFF8007FF8003FFC003FFE001FFE000FFF0007FF8003FFC001FFF000FFF8007FFC001FFF000FFF8003FFE000FFF8007FFC001FFF0007FFC001FFF8003FFE000FFF8003FFF0007FFC001FFF8003F;
defparam \rom_rtl_0|auto_generated|ram_block1a113 .mem_init0 = 2048'hFF0007FFE000FFFC001FFF8003FFF0003FFE0007FFE0007FFC000FFFC000FFFC000FFFC000FFFC000FFFC000FFFE0007FFE0007FFF0003FFF8001FFF8000FFFC0007FFF0003FFF8000FFFC0007FFF0001FFFC0007FFF0001FFFC0007FFF0001FFFC0007FFF8000FFFE0001FFFC0003FFF80007FFF0000FFFF0001FFFE0001FFFE0001FFFE0003FFFC0001FFFE0001FFFE0001FFFF0000FFFF00007FFF80003FFFC0001FFFF0000FFFF80003FFFE0000FFFF80003FFFE0000FFFF80003FFFF00007FFFC0000FFFF80001FFFF00003FFFF00003FFFE00007FFFE00007FFFE00007FFFF00003FFFF00001FFFF80000FFFFC00007FFFE00003FFFF80000FFFFE0000;
// synopsys translate_on

// Location: LCCOMB_X53_Y79_N0
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[1]~9 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[1]~9_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a113~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a81~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|ram_block1a81~portadataout ),
	.datac(\rom_rtl_0|auto_generated|ram_block1a113~portadataout ),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[1]~9 .lut_mask = 16'hA088;
defparam \rom_rtl_0|auto_generated|mux2|result_node[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y76_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a1 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'hFFFF00001FFFFC00007FFFF00003FFFF80001FFFFC0000FFFFE00007FFFE00007FFFF00003FFFF00003FFFF00007FFFE00007FFFE0000FFFFC0001FFFF80003FFFE00007FFFC0001FFFF00007FFFC0001FFFF00007FFFC0001FFFE0000FFFF80007FFFC0003FFFE0001FFFE0000FFFF0000FFFF0000FFFF80007FFF0000FFFF0000FFFF0000FFFE0001FFFE0003FFFC0007FFF8000FFFF0001FFFC0003FFF8000FFFE0003FFF8000FFFE0003FFF8000FFFE0003FFF8001FFFC0007FFE0003FFF8001FFFC000FFFC0007FFE0003FFF0003FFF0001FFF8001FFF8001FFF8001FFF8001FFF8001FFF8003FFF0003FFF0007FFE0007FFC000FFF8001FFF0003FFE00;
defparam \rom_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h07FFC000FFF8003FFE0007FFC001FFF0007FFC000FFF8003FFE000FFF8003FFC001FFF0007FFC001FFE000FFF8003FFC001FFE000FFF8007FFC003FFE001FFF000FFF0007FF8007FFC003FFC001FFE001FFE001FFE001FFF000FFF000FFF000FFF000FFF001FFE001FFE001FFE003FFC003FFC007FF8007FF000FFF001FFE003FFC003FF8007FF001FFE003FFC007FF000FFE001FFC007FF000FFE003FF800FFF001FFC007FF001FFC007FF001FFC007FF001FFC007FF001FFC007FF001FF800FFE003FF801FFC007FF003FF800FFC007FF003FF801FFC00FFE003FF001FF800FFC007FE007FF003FF801FF800FFC00FFE007FE003FF003FF001FF801FF801FF;
defparam \rom_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'hC00FFC00FFC00FFC007FE007FE007FE007FE007FE007FE007FE007FE007FC00FFC00FFC00FFC00FF801FF801FF803FF003FF007FE007FC00FFC00FF801FF803FF007FE007FC00FF801FF803FF007FE00FFC01FF803FF007FE00FF801FF003FE00FFC01FF803FE007FC01FF803FE007FC01FF003FE00FF801FF007FC00FF803FE00FF801FF007FC01FF007FE00FF803FE00FF803FE00FF803FE00FF803FE00FF803FE00FF803FE00FF803FE00FF803FE01FF007FC01FF007F803FE00FF803FC01FF007FC03FE00FF803FC01FF007F803FE01FF007FC03FE00FF007FC03FE00FF007FC03FE00FF007F803FE01FF00FF803FC01FE00FF007FC03FE01FF00FF807FC;
defparam \rom_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h03FE01FF00FF807FC03FE01FF00FF807F803FC01FE00FF00FF807FC03FC01FE00FF00FF807FC03FC01FE01FF00FF007F807FC03FC01FE01FF00FF007F807F803FC03FE01FE01FF00FF00FF807F807FC03FC03FE01FE01FE00FF00FF007F807F807FC03FC03FC03FE01FE01FE01FF00FF00FF00FF807F807F807F803FC03FC03FC03FC01FE01FE01FE01FE01FF00FF00FF00FF00FF00FF807F807F807F807F807F807F803FC03FC03FC03FC03FC03FC03FC03FC03FC03FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE01FE00;
// synopsys translate_on

// Location: M9K_X52_Y77_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a33 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a33 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a33 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a33 .mem_init1 = 2048'h0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a33 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X53_Y79_N28
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[1]~7 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[1]~7_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a33~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\rom_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[1]~7 .lut_mask = 16'h0C0A;
defparam \rom_rtl_0|auto_generated|mux2|result_node[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y77_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a17 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a17 .mem_init3 = 2048'hFFFFC0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFE00000000000000000007FFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFC000000000000000007;
defparam \rom_rtl_0|auto_generated|ram_block1a17 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFE00000000000007FFFFFFFFFFFFC0000000000003FFFFFFFFFFFFC0000000000007FFFFFFFFFFFF0000000000003FFFFFFFFFFFE000000000000FFFFFFFFFFFF000000000000FFFFFFFFFFFF000000000001FFFFFFFFFFF800000000001FFFFFFFFFFF000000000007FFFFFFFFFFC0;
defparam \rom_rtl_0|auto_generated|ram_block1a17 .mem_init1 = 2048'h0000000003FFFFFFFFFFC00000000007FFFFFFFFFF00000000003FFFFFFFFFF00000000003FFFFFFFFFE0000000000FFFFFFFFFF80000000007FFFFFFFFF8000000000FFFFFFFFFF0000000003FFFFFFFFF8000000001FFFFFFFFF8000000001FFFFFFFFF0000000007FFFFFFFFC000000003FFFFFFFFC000000003FFFFFFFF8000000007FFFFFFFF000000001FFFFFFFF800000001FFFFFFFF800000001FFFFFFFF800000003FFFFFFFE00000000FFFFFFFF000000007FFFFFFF800000007FFFFFFF80000000FFFFFFFE00000003FFFFFFF80000000FFFFFFFE00000007FFFFFFE00000007FFFFFFE0000000FFFFFFFC0000001FFFFFFF00000007FFFFFF800;
defparam \rom_rtl_0|auto_generated|ram_block1a17 .mem_init0 = 2048'h00003FFFFFFC0000003FFFFFFC0000003FFFFFFC0000007FFFFFF8000000FFFFFFE0000003FFFFFF8000001FFFFFFC000000FFFFFFC0000007FFFFFC000000FFFFFFC000001FFFFFF8000003FFFFFE000000FFFFFF8000003FFFFFE000001FFFFFE000000FFFFFF000000FFFFFF000000FFFFFE000001FFFFFC000003FFFFF800000FFFFFE000003FFFFF800000FFFFFE000007FFFFF000003FFFFF000003FFFFF000003FFFFF000003FFFFF000007FFFFE00000FFFFF800001FFFFF000007FFFFC00001FFFFF00000FFFFF800003FFFFC00001FFFFE00001FFFFE00001FFFFE00001FFFFE00001FFFFE00003FFFFC00007FFFF80000FFFFF00001FFFFC00007;
// synopsys translate_on

// Location: M9K_X52_Y73_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a49 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a49 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a49 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y77_N24
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[1]~6 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[1]~6_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a49~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a17~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datab(\rom_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[1]~6 .lut_mask = 16'hC0A0;
defparam \rom_rtl_0|auto_generated|mux2|result_node[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y79_N14
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[1]~8 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[1]~8_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[1]~7_combout ) # (\rom_rtl_0|auto_generated|mux2|result_node[1]~6_combout )))

	.dataa(gnd),
	.datab(\rom_rtl_0|auto_generated|mux2|result_node[1]~7_combout ),
	.datac(\rom_rtl_0|auto_generated|mux2|result_node[1]~6_combout ),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[1]~8 .lut_mask = 16'h00FC;
defparam \rom_rtl_0|auto_generated|mux2|result_node[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y79_N26
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[1]~11 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[1]~11_combout  = (\rom_rtl_0|auto_generated|mux2|result_node[1]~8_combout ) # ((\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[1]~10_combout ) # 
// (\rom_rtl_0|auto_generated|mux2|result_node[1]~9_combout ))))

	.dataa(\rom_rtl_0|auto_generated|mux2|result_node[1]~10_combout ),
	.datab(\rom_rtl_0|auto_generated|mux2|result_node[1]~9_combout ),
	.datac(\rom_rtl_0|auto_generated|mux2|result_node[1]~8_combout ),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[1]~11 .lut_mask = 16'hFEF0;
defparam \rom_rtl_0|auto_generated|mux2|result_node[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y58_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a82 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \rom_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a82 .mem_init3 = 2048'h000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a82 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a82 .mem_init0 = 2048'h0000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X81_Y65_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a114 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \rom_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a114 .mem_init3 = 2048'hFFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF80007FFF80007FFF80007FFF80007FFF80007FFFC0003FFFC0003FFFC0003FFFE0001FFFE0001FFFE0000FFFF0000FFFF0000FFFF80007FFF80007FFFC0003FFFC0001FFFE0001FFFF0000FFFF00007FFF80007FFFC0003FFFC0001FFFE0000FFFF00007FFF80003FFFC0001FFFE0000FFFF00007FFF80003FFFC0001FFFF0000FFFF80003FFFC0001FFFF0000FFFF80003FFFE0001FFFF00007FFFC0001FFFE0000FFFF80003FFFE0000FFFF80003FFFE0000FFFF80;
defparam \rom_rtl_0|auto_generated|ram_block1a114 .mem_init2 = 2048'h003FFFE0000FFFF80003FFFE0000FFFF80001FFFF00007FFFC0001FFFF80003FFFE00007FFFC0001FFFF80003FFFF00007FFFC0000FFFF80001FFFF80003FFFF00007FFFE00007FFFC0000FFFFC0000FFFF80001FFFF80001FFFF80001FFFF80001FFFF80001FFFF80001FFFF80001FFFF80001FFFFC0000FFFFC0000FFFFE00007FFFE00003FFFF00001FFFF80000FFFFC00007FFFF00003FFFF80000FFFFE00007FFFF00001FFFFC00007FFFF00001FFFFC00007FFFF00001FFFFC00003FFFF80000FFFFE00001FFFFC00003FFFF800007FFFF00000FFFFE00001FFFFE00001FFFFC00003FFFFC00003FFFFC00003FFFFC00003FFFFC00001FFFFE00001FFF;
defparam \rom_rtl_0|auto_generated|ram_block1a114 .mem_init1 = 2048'hFF00000FFFFF000007FFFF800003FFFFE00001FFFFF000007FFFFC00003FFFFE00000FFFFF800001FFFFF000007FFFFC00001FFFFF800003FFFFF000007FFFFE00000FFFFFC00000FFFFFC00000FFFFFC00000FFFFFC00000FFFFFC00000FFFFFE000007FFFFE000003FFFFF000001FFFFFC000007FFFFF000003FFFFF8000007FFFFF000001FFFFFC000003FFFFF8000007FFFFF000000FFFFFF000001FFFFFE000001FFFFFE000000FFFFFF000000FFFFFF0000007FFFFFC000003FFFFFE000000FFFFFF8000003FFFFFE000000FFFFFF8000001FFFFFF0000003FFFFFF0000007FFFFFE0000007FFFFFE0000003FFFFFF0000003FFFFFF8000001FFFFFFC0;
defparam \rom_rtl_0|auto_generated|ram_block1a114 .mem_init0 = 2048'h000007FFFFFF0000001FFFFFFC0000003FFFFFF80000007FFFFFF0000000FFFFFFF0000000FFFFFFF0000000FFFFFFF80000007FFFFFFC0000001FFFFFFF00000007FFFFFFC0000000FFFFFFF80000001FFFFFFF80000001FFFFFFF80000001FFFFFFF80000000FFFFFFFE00000003FFFFFFF80000000FFFFFFFE00000001FFFFFFFE00000003FFFFFFFE00000001FFFFFFFE00000000FFFFFFFF800000003FFFFFFFE00000000FFFFFFFFC00000000FFFFFFFFC00000000FFFFFFFFC000000007FFFFFFFF000000001FFFFFFFFC000000003FFFFFFFF8000000007FFFFFFFF8000000003FFFFFFFFE000000000FFFFFFFFF8000000003FFFFFFFFF000000000;
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N6
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[2]~15 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[2]~15_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a114~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a82~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|ram_block1a82~portadataout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\rom_rtl_0|auto_generated|ram_block1a114~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[2]~15 .lut_mask = 16'hA808;
defparam \rom_rtl_0|auto_generated|mux2|result_node[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y59_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a98 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \rom_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a98 .mem_init3 = 2048'h3FFFFFFFFF0000000001FFFFFFFFFC0000000007FFFFFFFFF0000000000FFFFFFFFFF0000000000FFFFFFFFFF00000000007FFFFFFFFFE0000000000FFFFFFFFFFC0000000000FFFFFFFFFFE00000000003FFFFFFFFFF800000000007FFFFFFFFFF800000000007FFFFFFFFFFC00000000001FFFFFFFFFFF800000000001FFFFFFFFFFF800000000000FFFFFFFFFFFE000000000001FFFFFFFFFFFE000000000000FFFFFFFFFFFF8000000000001FFFFFFFFFFFF8000000000000FFFFFFFFFFFFE0000000000003FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFF800000000000007FFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a98 .mem_init2 = 2048'hFFFFFFFFFC00000000000000FFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFC000000000000001FFFFFFFFFFFFFFF8000000000000001FFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFF00000000000000000007FFFFFFFFFFFFFFFFFFE00000000000000000003FFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFF8000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a98 .mem_init1 = 2048'h0000000000003FFFFFFFFFFFFFFFFFFFFFF00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a98 .mem_init0 = 2048'h3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X65_Y65_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a66 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \rom_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a66 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N8
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[2]~16 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[2]~16_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a98~portadataout )) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a66~portadataout )))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\rom_rtl_0|auto_generated|ram_block1a98~portadataout ),
	.datad(\rom_rtl_0|auto_generated|ram_block1a66~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[2]~16 .lut_mask = 16'h5140;
defparam \rom_rtl_0|auto_generated|mux2|result_node[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y64_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a34 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a34 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a34 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a34 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a34 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X65_Y53_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a2 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFFE0000000007FFFFFFFFC000000001FFFFFFFFF0000000007FFFFFFFF8000000003FFFFFFFFC000000007FFFFFFFF800000000FFFFFFFFE000000003FFFFFFFF800000001FFFFFFFF800000001FFFFFFFF800000001FFFFFFFF000000007FFFFFFFC00000001FFFFFFFF00000000FFFFFFFF000000007FFFFFFF00000000FFFFFFFF00000001FFFFFFFC00000007FFFFFFF00000001FFFFFFFC0000000FFFFFFFC0000000FFFFFFFC0000000FFFFFFFC0000001FFFFFFF80000003FFFFFFE0000000FFFFFFF80000003FFFFFFC0000001FFFFFFE0000001FFFFFFE0000001FFFFFFE0000003FFFFFFC0000007FFFFFF8000000FFFFFFE0000003FFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'hF8000000FFFFFFC0000007FFFFFE0000007FFFFFF0000003FFFFFF0000003FFFFFE0000007FFFFFE000000FFFFFFC000001FFFFFF0000007FFFFFC000001FFFFFF0000007FFFFF8000003FFFFFE000001FFFFFE000001FFFFFF000000FFFFFF000000FFFFFE000001FFFFFE000003FFFFFC000007FFFFF800000FFFFFE000003FFFFFC000007FFFFE000003FFFFF800000FFFFFE000007FFFFF000003FFFFF000001FFFFF800001FFFFF800001FFFFF800001FFFFF800001FFFFF800001FFFFF000003FFFFE000007FFFFC00000FFFFF800003FFFFE00000FFFFFC00001FFFFF000007FFFF800003FFFFE00000FFFFF000007FFFFC00003FFFFE00001FFFFE00;
defparam \rom_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h000FFFFF00000FFFFF800007FFFF800007FFFF800007FFFF800007FFFF80000FFFFF00000FFFFF00001FFFFE00003FFFFC00007FFFF80000FFFFF00001FFFFC00007FFFF80000FFFFE00003FFFF80000FFFFE00003FFFF80000FFFFE00003FFFF00001FFFFC00007FFFE00003FFFF80001FFFFC0000FFFFE00007FFFF00003FFFF00001FFFF80001FFFF80000FFFFC0000FFFFC0000FFFFC0000FFFFC0000FFFFC0000FFFFC0000FFFFC0000FFFFC0001FFFF80001FFFF80003FFFF00003FFFE00007FFFC0000FFFFC0001FFFF80003FFFE00007FFFC0000FFFF80003FFFF00007FFFC0000FFFF80003FFFE0000FFFFC0001FFFF00007FFFC0001FFFF00007FF;
defparam \rom_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'hFC0001FFFF00007FFFC0001FFFF00007FFFC0001FFFF0000FFFF80003FFFE0000FFFF00007FFFC0001FFFE0000FFFF80007FFFC0001FFFE0000FFFF80007FFFC0003FFFE0001FFFF0000FFFF80007FFFC0003FFFE0001FFFF0000FFFF80007FFF80003FFFC0003FFFE0001FFFE0000FFFF0000FFFF80007FFF80003FFFC0003FFFC0001FFFE0001FFFE0001FFFF0000FFFF0000FFFF00007FFF80007FFF80007FFF80003FFFC0003FFFC0003FFFC0003FFFC0003FFFC0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0001FFFE0000;
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N26
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[2]~13 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[2]~13_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a34~portadataout )) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a2~portadataout )))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\rom_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[2]~13 .lut_mask = 16'h4540;
defparam \rom_rtl_0|auto_generated|mux2|result_node[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y49_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a18 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a18 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000007;
defparam \rom_rtl_0|auto_generated|ram_block1a18 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000007FFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 2048'hFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFE0000000000000000001FFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFC000000000000000FFFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFF8000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'h00003FFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFC0000000000001FFFFFFFFFFFFF00000000000007FFFFFFFFFFFF0000000000001FFFFFFFFFFFFC000000000000FFFFFFFFFFFFC000000000001FFFFFFFFFFFF000000000000FFFFFFFFFFFF000000000001FFFFFFFFFFFC00000000000FFFFFFFFFFFC00000000000FFFFFFFFFFF800000000003FFFFFFFFFFC00000000003FFFFFFFFFFC00000000007FFFFFFFFFF00000000001FFFFFFFFFF80000000001FFFFFFFFFF00000000003FFFFFFFFFE0000000001FFFFFFFFFE0000000001FFFFFFFFFE0000000003FFFFFFFFF8000000000FFFFFFFFFE0000000007;
// synopsys translate_on

// Location: M9K_X81_Y58_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a50 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a50 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a50 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a50 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a50 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N24
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[2]~12 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[2]~12_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a50~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a18~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\rom_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[2]~12 .lut_mask = 16'hA808;
defparam \rom_rtl_0|auto_generated|mux2|result_node[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N12
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[2]~14 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[2]~14_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[2]~13_combout ) # (\rom_rtl_0|auto_generated|mux2|result_node[2]~12_combout )))

	.dataa(gnd),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\rom_rtl_0|auto_generated|mux2|result_node[2]~13_combout ),
	.datad(\rom_rtl_0|auto_generated|mux2|result_node[2]~12_combout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[2]~14 .lut_mask = 16'h3330;
defparam \rom_rtl_0|auto_generated|mux2|result_node[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N18
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[2]~17 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[2]~17_combout  = (\rom_rtl_0|auto_generated|mux2|result_node[2]~14_combout ) # ((\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[2]~15_combout ) # 
// (\rom_rtl_0|auto_generated|mux2|result_node[2]~16_combout ))))

	.dataa(\rom_rtl_0|auto_generated|mux2|result_node[2]~15_combout ),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\rom_rtl_0|auto_generated|mux2|result_node[2]~16_combout ),
	.datad(\rom_rtl_0|auto_generated|mux2|result_node[2]~14_combout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[2]~17 .lut_mask = 16'hFFC8;
defparam \rom_rtl_0|auto_generated|mux2|result_node[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y50_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a99 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \rom_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a99 .mem_init3 = 2048'hC0000000000000000001FFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF80000;
defparam \rom_rtl_0|auto_generated|ram_block1a99 .mem_init2 = 2048'h000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a99 .mem_init1 = 2048'h0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a99 .mem_init0 = 2048'hC0000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X36_Y61_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a67 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \rom_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a67 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a67 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y57_N24
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[3]~22 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[3]~22_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a99~portadataout )) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a67~portadataout )))))

	.dataa(\rom_rtl_0|auto_generated|ram_block1a99~portadataout ),
	.datab(\rom_rtl_0|auto_generated|ram_block1a67~portadataout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[3]~22 .lut_mask = 16'h0A0C;
defparam \rom_rtl_0|auto_generated|mux2|result_node[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y61_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a83 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \rom_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a83 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a83 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a83 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a83 .mem_init0 = 2048'h0000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X94_Y65_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a115 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \rom_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a115 .mem_init3 = 2048'hFFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF800000007FFFFFFF800000007FFFFFFF800000003FFFFFFFC00000003FFFFFFFE00000001FFFFFFFF00000000FFFFFFFF000000007FFFFFFF800000003FFFFFFFE00000001FFFFFFFF000000007FFFFFFF800000003FFFFFFFE00000000FFFFFFFF800000003FFFFFFFE00000000FFFFFFFF800000003FFFFFFFE00000000FFFFFFFFC00000001FFFFFFFF000000003FFFFFFFE000000007FFFFFFFE00000000FFFFFFFFC00000000FFFFFFFFC00000000FFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a115 .mem_init2 = 2048'hFFC00000000FFFFFFFFC00000000FFFFFFFFE000000007FFFFFFFE000000003FFFFFFFF800000001FFFFFFFFC000000007FFFFFFFF000000001FFFFFFFFC000000007FFFFFFFF800000000FFFFFFFFF000000001FFFFFFFFE000000001FFFFFFFFE000000001FFFFFFFFE000000001FFFFFFFFE000000000FFFFFFFFF0000000007FFFFFFFFC000000001FFFFFFFFF0000000007FFFFFFFFC000000000FFFFFFFFF8000000001FFFFFFFFF8000000001FFFFFFFFF8000000001FFFFFFFFFC000000000FFFFFFFFFE0000000003FFFFFFFFF8000000000FFFFFFFFFE0000000001FFFFFFFFFC0000000003FFFFFFFFFC0000000003FFFFFFFFFE0000000001FFF;
defparam \rom_rtl_0|auto_generated|ram_block1a115 .mem_init1 = 2048'hFFFFFFF00000000007FFFFFFFFFC0000000001FFFFFFFFFF80000000003FFFFFFFFFF00000000001FFFFFFFFFF80000000001FFFFFFFFFFC00000000007FFFFFFFFFF00000000000FFFFFFFFFFF00000000000FFFFFFFFFFF00000000000FFFFFFFFFFF800000000003FFFFFFFFFFE000000000007FFFFFFFFFFC000000000007FFFFFFFFFFE000000000003FFFFFFFFFFF800000000000FFFFFFFFFFFE000000000001FFFFFFFFFFFF000000000000FFFFFFFFFFFF8000000000003FFFFFFFFFFFF0000000000003FFFFFFFFFFFF0000000000001FFFFFFFFFFFFC0000000000007FFFFFFFFFFFF80000000000003FFFFFFFFFFFFC0000000000001FFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a115 .mem_init0 = 2048'hFFFFF80000000000001FFFFFFFFFFFFFC00000000000007FFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFFE000000000000007FFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFF0000000000000003FFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFC0000000000000001FFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N22
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[3]~21 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[3]~21_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a115~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a83~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|ram_block1a83~portadataout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\rom_rtl_0|auto_generated|ram_block1a115~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[3]~21 .lut_mask = 16'hA808;
defparam \rom_rtl_0|auto_generated|mux2|result_node[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y52_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a3 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'h0000000000000000007FFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFE0000000000000007FFFFFFFFFFFFFFE000000000000000FFFFFFFFFFFFFFF000000000000000FFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFE00000000000001FFFFFFFFFFFFFE00000000000003FFFFFFFFFFFFF80000000000000FFFFFFFFFFFFFC00000;
defparam \rom_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000FFFFFFFFFFFFF80000000000007FFFFFFFFFFFFC0000000000003FFFFFFFFFFFF8000000000000FFFFFFFFFFFFE0000000000007FFFFFFFFFFFE0000000000007FFFFFFFFFFFC000000000001FFFFFFFFFFFE000000000000FFFFFFFFFFFF000000000001FFFFFFFFFFFC000000000007FFFFFFFFFFF000000000003FFFFFFFFFFF800000000003FFFFFFFFFFF000000000007FFFFFFFFFFC00000000001FFFFFFFFFFE00000000001FFFFFFFFFFE00000000001FFFFFFFFFFE00000000003FFFFFFFFFF80000000000FFFFFFFFFFC0000000000FFFFFFFFFFE00000000007FFFFFFFFFC0000000000FFFFFFFFFF80000000003FFFFFFFFFE0000000;
defparam \rom_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'h000FFFFFFFFFF00000000007FFFFFFFFF80000000007FFFFFFFFF8000000000FFFFFFFFFF0000000001FFFFFFFFFC0000000007FFFFFFFFF0000000001FFFFFFFFF8000000000FFFFFFFFFC000000000FFFFFFFFFC000000000FFFFFFFFFC000000001FFFFFFFFF8000000003FFFFFFFFE000000000FFFFFFFFF8000000003FFFFFFFFE000000001FFFFFFFFF000000000FFFFFFFFF000000000FFFFFFFFF000000000FFFFFFFFF000000000FFFFFFFFE000000001FFFFFFFFC000000003FFFFFFFF800000000FFFFFFFFE000000003FFFFFFFF800000000FFFFFFFFC000000007FFFFFFFF000000003FFFFFFFF000000001FFFFFFFF800000001FFFFFFFF800;
defparam \rom_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'h000001FFFFFFFF800000001FFFFFFFF800000001FFFFFFFF000000003FFFFFFFF000000007FFFFFFFE00000000FFFFFFFF800000001FFFFFFFF000000007FFFFFFFC00000001FFFFFFFF000000007FFFFFFFC00000001FFFFFFFF000000007FFFFFFFC00000003FFFFFFFE00000000FFFFFFFF000000007FFFFFFFC00000003FFFFFFFE00000001FFFFFFFE00000000FFFFFFFF000000007FFFFFFF800000007FFFFFFFC00000003FFFFFFFC00000003FFFFFFFC00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000001FFFFFFFE00000000;
// synopsys translate_on

// Location: M9K_X65_Y55_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a35 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a35 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a35 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a35 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N16
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[3]~19 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[3]~19_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a35~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\rom_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(\rom_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[3]~19 .lut_mask = 16'h3210;
defparam \rom_rtl_0|auto_generated|mux2|result_node[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y55_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a19 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8;
defparam \rom_rtl_0|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000007FFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a19 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a19 .mem_init0 = 2048'hFFFFC0000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFE00000000000000000001FFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFFFFFFFFFFFFFF8;
// synopsys translate_on

// Location: M9K_X81_Y61_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a51 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a51 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a51 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a51 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a51 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X80_Y61_N16
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[3]~18 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[3]~18_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a51~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a19~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\rom_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[3]~18 .lut_mask = 16'hA808;
defparam \rom_rtl_0|auto_generated|mux2|result_node[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N20
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[3]~20 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[3]~20_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[3]~19_combout ) # (\rom_rtl_0|auto_generated|mux2|result_node[3]~18_combout )))

	.dataa(gnd),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\rom_rtl_0|auto_generated|mux2|result_node[3]~19_combout ),
	.datad(\rom_rtl_0|auto_generated|mux2|result_node[3]~18_combout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[3]~20 .lut_mask = 16'h3330;
defparam \rom_rtl_0|auto_generated|mux2|result_node[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N16
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[3]~23 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[3]~23_combout  = (\rom_rtl_0|auto_generated|mux2|result_node[3]~20_combout ) # ((\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[3]~22_combout ) # 
// (\rom_rtl_0|auto_generated|mux2|result_node[3]~21_combout ))))

	.dataa(\rom_rtl_0|auto_generated|mux2|result_node[3]~22_combout ),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\rom_rtl_0|auto_generated|mux2|result_node[3]~21_combout ),
	.datad(\rom_rtl_0|auto_generated|mux2|result_node[3]~20_combout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[3]~23 .lut_mask = 16'hFFC8;
defparam \rom_rtl_0|auto_generated|mux2|result_node[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y83_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a100 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \rom_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a100 .mem_init3 = 2048'h00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a100 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a100 .mem_init1 = 2048'h0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a100 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X52_Y82_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a68 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \rom_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y79_N12
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[4]~28 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[4]~28_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a100~portadataout )) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a68~portadataout )))))

	.dataa(\rom_rtl_0|auto_generated|ram_block1a100~portadataout ),
	.datab(\rom_rtl_0|auto_generated|ram_block1a68~portadataout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[4]~28 .lut_mask = 16'h0A0C;
defparam \rom_rtl_0|auto_generated|mux2|result_node[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y80_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a116 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \rom_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a116 .mem_init3 = 2048'hFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFC0000000000000001FFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFFFFC0000000000000001FFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFF00000000000000001FFFFFFFFFFFFFFFFC00000000000000007FFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFF000000;
defparam \rom_rtl_0|auto_generated|ram_block1a116 .mem_init2 = 2048'h00000000000FFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFE000000000000000001FFFFFFFFFFFFFFFFFE000000000000000001FFFFFFFFFFFFFFFFFF0000000000000000007FFFFFFFFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFE0000000000000000001FFFFFFFFFFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFFFE000;
defparam \rom_rtl_0|auto_generated|ram_block1a116 .mem_init1 = 2048'h000000000000000007FFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFF800000000000000000000003FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFE00000000;
defparam \rom_rtl_0|auto_generated|ram_block1a116 .mem_init0 = 2048'h0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000;
// synopsys translate_on

// Location: M9K_X52_Y85_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a84 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \rom_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a84 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a84 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a84 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a84 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y79_N18
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[4]~27 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[4]~27_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a116~portadataout )) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a84~portadataout )))))

	.dataa(\rom_rtl_0|auto_generated|ram_block1a116~portadataout ),
	.datab(\rom_rtl_0|auto_generated|ram_block1a84~portadataout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[4]~27 .lut_mask = 16'hA0C0;
defparam \rom_rtl_0|auto_generated|mux2|result_node[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y74_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a52 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a52 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a52 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a52 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a52 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X36_Y79_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a20 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a20 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a20 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 2048'h000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X53_Y79_N20
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[4]~24 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[4]~24_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a52~portadataout )) # (!\rom_rtl_0|auto_generated|address_reg_a 
// [1] & ((\rom_rtl_0|auto_generated|ram_block1a20~portadataout )))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.datac(\rom_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[4]~24 .lut_mask = 16'h88A0;
defparam \rom_rtl_0|auto_generated|mux2|result_node[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y79_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a36 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a36 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a36 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a36 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X65_Y76_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a4 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000FFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFFF000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFC00000000000000000000003FFFFFFFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'hFFF000000000000000000007FFFFFFFFFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFFFE00000000000000000007FFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFFFFE000000000000000000FFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFFC00000000000000000FFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFE00000000000000001FFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFE00000000000000001FFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFFFFFFFF80000000000000000FFFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFE00000000000000007FFFFFFFFFFFFFFFC0000000000000000FFFFFFFFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFFFFFFFE0000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y79_N22
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[4]~25 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[4]~25_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a36~portadataout )) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\rom_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\rom_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[4]~25 .lut_mask = 16'h0B08;
defparam \rom_rtl_0|auto_generated|mux2|result_node[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y79_N8
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[4]~26 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[4]~26_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[4]~24_combout ) # (\rom_rtl_0|auto_generated|mux2|result_node[4]~25_combout )))

	.dataa(gnd),
	.datab(\rom_rtl_0|auto_generated|mux2|result_node[4]~24_combout ),
	.datac(\rom_rtl_0|auto_generated|mux2|result_node[4]~25_combout ),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[4]~26 .lut_mask = 16'h00FC;
defparam \rom_rtl_0|auto_generated|mux2|result_node[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y79_N6
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[4]~29 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[4]~29_combout  = (\rom_rtl_0|auto_generated|mux2|result_node[4]~26_combout ) # ((\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[4]~28_combout ) # 
// (\rom_rtl_0|auto_generated|mux2|result_node[4]~27_combout ))))

	.dataa(\rom_rtl_0|auto_generated|mux2|result_node[4]~28_combout ),
	.datab(\rom_rtl_0|auto_generated|mux2|result_node[4]~27_combout ),
	.datac(\rom_rtl_0|auto_generated|mux2|result_node[4]~26_combout ),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[4]~29 .lut_mask = 16'hFEF0;
defparam \rom_rtl_0|auto_generated|mux2|result_node[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y49_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a101 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \rom_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a101 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a101 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a101 .mem_init1 = 2048'h0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a101 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X52_Y65_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a69 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \rom_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a69 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a69 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a69 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y57_N26
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[5]~34 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[5]~34_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a101~portadataout )) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a69~portadataout )))))

	.dataa(\rom_rtl_0|auto_generated|ram_block1a101~portadataout ),
	.datab(\rom_rtl_0|auto_generated|ram_block1a69~portadataout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[5]~34 .lut_mask = 16'h0A0C;
defparam \rom_rtl_0|auto_generated|mux2|result_node[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y57_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a53 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a53 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a53 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a53 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a53 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X36_Y53_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a21 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a21 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a21 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 2048'h000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y57_N2
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[5]~30 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[5]~30_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a53~portadataout )) # (!\rom_rtl_0|auto_generated|address_reg_a 
// [1] & ((\rom_rtl_0|auto_generated|ram_block1a21~portadataout )))))

	.dataa(\rom_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\rom_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[5]~30 .lut_mask = 16'hB080;
defparam \rom_rtl_0|auto_generated|mux2|result_node[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y52_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a5 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000003FFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000001FFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X81_Y54_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a37 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a37 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a37 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a37 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a37 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X51_Y57_N28
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[5]~31 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[5]~31_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a37~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\rom_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(\rom_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[5]~31 .lut_mask = 16'h5410;
defparam \rom_rtl_0|auto_generated|mux2|result_node[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y57_N14
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[5]~32 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[5]~32_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[5]~30_combout ) # (\rom_rtl_0|auto_generated|mux2|result_node[5]~31_combout )))

	.dataa(gnd),
	.datab(\rom_rtl_0|auto_generated|mux2|result_node[5]~30_combout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\rom_rtl_0|auto_generated|mux2|result_node[5]~31_combout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[5]~32 .lut_mask = 16'h0F0C;
defparam \rom_rtl_0|auto_generated|mux2|result_node[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y56_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a85 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \rom_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a85 .mem_init3 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a85 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X65_Y56_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a117 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \rom_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a117 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a117 .mem_init2 = 2048'h00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a117 .mem_init1 = 2048'h000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a117 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X51_Y57_N0
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[5]~33 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[5]~33_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a117~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a85~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|ram_block1a85~portadataout ),
	.datac(\rom_rtl_0|auto_generated|ram_block1a117~portadataout ),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[5]~33 .lut_mask = 16'hA088;
defparam \rom_rtl_0|auto_generated|mux2|result_node[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y57_N12
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[5]~35 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[5]~35_combout  = (\rom_rtl_0|auto_generated|mux2|result_node[5]~32_combout ) # ((\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[5]~34_combout ) # 
// (\rom_rtl_0|auto_generated|mux2|result_node[5]~33_combout ))))

	.dataa(\rom_rtl_0|auto_generated|mux2|result_node[5]~34_combout ),
	.datab(\rom_rtl_0|auto_generated|mux2|result_node[5]~32_combout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\rom_rtl_0|auto_generated|mux2|result_node[5]~33_combout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[5]~35 .lut_mask = 16'hFCEC;
defparam \rom_rtl_0|auto_generated|mux2|result_node[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y57_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a54 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a54 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a54 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a54 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a54 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X36_Y54_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a22 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a22 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y57_N6
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[6]~36 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[6]~36_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a54~portadataout )) # (!\rom_rtl_0|auto_generated|address_reg_a 
// [1] & ((\rom_rtl_0|auto_generated|ram_block1a22~portadataout )))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.datac(\rom_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[6]~36 .lut_mask = 16'h88A0;
defparam \rom_rtl_0|auto_generated|mux2|result_node[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y54_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a38 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a38 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a38 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a38 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a38 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X52_Y51_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a6 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y57_N8
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[6]~37 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[6]~37_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a38~portadataout )) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\rom_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datab(\rom_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[6]~37 .lut_mask = 16'h0A0C;
defparam \rom_rtl_0|auto_generated|mux2|result_node[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y57_N18
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[6]~38 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[6]~38_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[6]~36_combout ) # (\rom_rtl_0|auto_generated|mux2|result_node[6]~37_combout )))

	.dataa(\rom_rtl_0|auto_generated|mux2|result_node[6]~36_combout ),
	.datab(\rom_rtl_0|auto_generated|mux2|result_node[6]~37_combout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[6]~38 .lut_mask = 16'h0E0E;
defparam \rom_rtl_0|auto_generated|mux2|result_node[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y63_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a70 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \rom_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X52_Y64_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a102 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \rom_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a102 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a102 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a102 .mem_init1 = 2048'hFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a102 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X51_Y60_N26
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[6]~40 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[6]~40_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a102~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a70~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|ram_block1a70~portadataout ),
	.datab(\rom_rtl_0|auto_generated|ram_block1a102~portadataout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[6]~40 .lut_mask = 16'h00CA;
defparam \rom_rtl_0|auto_generated|mux2|result_node[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y63_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a118 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \rom_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a118 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a118 .mem_init2 = 2048'h00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a118 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a118 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X65_Y60_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a86 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \rom_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a86 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y60_N0
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[6]~39 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[6]~39_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a118~portadataout )) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a86~portadataout )))))

	.dataa(\rom_rtl_0|auto_generated|ram_block1a118~portadataout ),
	.datab(\rom_rtl_0|auto_generated|ram_block1a86~portadataout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[6]~39 .lut_mask = 16'hAC00;
defparam \rom_rtl_0|auto_generated|mux2|result_node[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y60_N28
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[6]~41 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[6]~41_combout  = (\rom_rtl_0|auto_generated|mux2|result_node[6]~38_combout ) # ((\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[6]~40_combout ) # 
// (\rom_rtl_0|auto_generated|mux2|result_node[6]~39_combout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\rom_rtl_0|auto_generated|mux2|result_node[6]~38_combout ),
	.datac(\rom_rtl_0|auto_generated|mux2|result_node[6]~40_combout ),
	.datad(\rom_rtl_0|auto_generated|mux2|result_node[6]~39_combout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[6]~41 .lut_mask = 16'hEEEC;
defparam \rom_rtl_0|auto_generated|mux2|result_node[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y59_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a23 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a23 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a23 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a23 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X36_Y60_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a55 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a55 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a55 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a55 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a55 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X51_Y60_N6
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[7]~42 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[7]~42_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a55~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a23~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\rom_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[7]~42 .lut_mask = 16'hA808;
defparam \rom_rtl_0|auto_generated|mux2|result_node[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y64_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a7 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X52_Y66_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a39 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a39 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a39 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a39 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a39 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X51_Y60_N24
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[7]~43 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[7]~43_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a39~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\rom_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[7]~43 .lut_mask = 16'h5404;
defparam \rom_rtl_0|auto_generated|mux2|result_node[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y60_N10
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[7]~44 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[7]~44_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[7]~42_combout ) # (\rom_rtl_0|auto_generated|mux2|result_node[7]~43_combout )))

	.dataa(\rom_rtl_0|auto_generated|mux2|result_node[7]~42_combout ),
	.datab(\rom_rtl_0|auto_generated|mux2|result_node[7]~43_combout ),
	.datac(gnd),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[7]~44 .lut_mask = 16'h00EE;
defparam \rom_rtl_0|auto_generated|mux2|result_node[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y68_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a87 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \rom_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X81_Y56_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a119 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \rom_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a119 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a119 .mem_init2 = 2048'h00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a119 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a119 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X51_Y60_N20
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[7]~45 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[7]~45_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a119~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a87~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|ram_block1a87~portadataout ),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\rom_rtl_0|auto_generated|ram_block1a119~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[7]~45 .lut_mask = 16'hC808;
defparam \rom_rtl_0|auto_generated|mux2|result_node[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y69_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a71 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \rom_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X81_Y60_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a103 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \rom_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a103 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a103 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a103 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y60_N30
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[7]~46 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[7]~46_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a103~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a71~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|ram_block1a71~portadataout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\rom_rtl_0|auto_generated|ram_block1a103~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[7]~46 .lut_mask = 16'h5404;
defparam \rom_rtl_0|auto_generated|mux2|result_node[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y60_N8
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[7]~47 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[7]~47_combout  = (\rom_rtl_0|auto_generated|mux2|result_node[7]~44_combout ) # ((\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[7]~45_combout ) # 
// (\rom_rtl_0|auto_generated|mux2|result_node[7]~46_combout ))))

	.dataa(\rom_rtl_0|auto_generated|mux2|result_node[7]~44_combout ),
	.datab(\rom_rtl_0|auto_generated|mux2|result_node[7]~45_combout ),
	.datac(\rom_rtl_0|auto_generated|mux2|result_node[7]~46_combout ),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[7]~47 .lut_mask = 16'hFEAA;
defparam \rom_rtl_0|auto_generated|mux2|result_node[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y68_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a72 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a72 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a72 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a72 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a72 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X65_Y64_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a104 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a104 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a104 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a104 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a104 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X64_Y67_N6
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[8]~52 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[8]~52_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a104~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a72~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\rom_rtl_0|auto_generated|ram_block1a72~portadataout ),
	.datad(\rom_rtl_0|auto_generated|ram_block1a104~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[8]~52 .lut_mask = 16'h5410;
defparam \rom_rtl_0|auto_generated|mux2|result_node[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y47_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a24 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a24 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a24 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a24 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X65_Y71_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a56 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a56 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a56 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a56 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a56 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X64_Y67_N8
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[8]~48 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[8]~48_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a56~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a24~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\rom_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datad(\rom_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[8]~48 .lut_mask = 16'hA820;
defparam \rom_rtl_0|auto_generated|mux2|result_node[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y66_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a40 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a40 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a40 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a40 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a40 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X81_Y63_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a8 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a8 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X80_Y67_N24
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[8]~49 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[8]~49_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a40~portadataout )) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\rom_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.datad(\rom_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[8]~49 .lut_mask = 16'h3120;
defparam \rom_rtl_0|auto_generated|mux2|result_node[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y67_N26
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[8]~50 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[8]~50_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[8]~48_combout ) # (\rom_rtl_0|auto_generated|mux2|result_node[8]~49_combout )))

	.dataa(gnd),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\rom_rtl_0|auto_generated|mux2|result_node[8]~48_combout ),
	.datad(\rom_rtl_0|auto_generated|mux2|result_node[8]~49_combout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[8]~50 .lut_mask = 16'h3330;
defparam \rom_rtl_0|auto_generated|mux2|result_node[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y67_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a88 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a88 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a88 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a88 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a88 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X65_Y70_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a120 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \rom_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a120 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a120 .mem_init2 = 2048'h00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a120 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a120 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X64_Y67_N12
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[8]~51 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[8]~51_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a120~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a88~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\rom_rtl_0|auto_generated|ram_block1a88~portadataout ),
	.datad(\rom_rtl_0|auto_generated|ram_block1a120~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[8]~51 .lut_mask = 16'hA820;
defparam \rom_rtl_0|auto_generated|mux2|result_node[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y67_N16
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[8]~53 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[8]~53_combout  = (\rom_rtl_0|auto_generated|mux2|result_node[8]~50_combout ) # ((\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[8]~52_combout ) # 
// (\rom_rtl_0|auto_generated|mux2|result_node[8]~51_combout ))))

	.dataa(\rom_rtl_0|auto_generated|mux2|result_node[8]~52_combout ),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\rom_rtl_0|auto_generated|mux2|result_node[8]~50_combout ),
	.datad(\rom_rtl_0|auto_generated|mux2|result_node[8]~51_combout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[8]~53_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[8]~53 .lut_mask = 16'hFCF8;
defparam \rom_rtl_0|auto_generated|mux2|result_node[8]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y86_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a89 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \rom_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X81_Y70_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a121 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \rom_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a121 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a121 .mem_init2 = 2048'hFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a121 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X80_Y78_N22
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[9]~57 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[9]~57_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a121~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a89~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|ram_block1a89~portadataout ),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\rom_rtl_0|auto_generated|ram_block1a121~portadataout ),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[9]~57_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[9]~57 .lut_mask = 16'hE200;
defparam \rom_rtl_0|auto_generated|mux2|result_node[9]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y82_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a105 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \rom_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a105 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X65_Y82_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a73 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \rom_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X80_Y78_N16
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[9]~58 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[9]~58_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a105~portadataout )) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a73~portadataout )))))

	.dataa(\rom_rtl_0|auto_generated|ram_block1a105~portadataout ),
	.datab(\rom_rtl_0|auto_generated|ram_block1a73~portadataout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[9]~58 .lut_mask = 16'h0A0C;
defparam \rom_rtl_0|auto_generated|mux2|result_node[9]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y71_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a41 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a41 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a41 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a41 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a41 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X81_Y68_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a9 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X80_Y78_N10
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[9]~55 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[9]~55_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a41~portadataout )) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a9~portadataout )))))

	.dataa(\rom_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\rom_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[9]~55 .lut_mask = 16'h00B8;
defparam \rom_rtl_0|auto_generated|mux2|result_node[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y74_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a57 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a57 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a57 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a57 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a57 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X81_Y78_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a25 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a25 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a25 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a25 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a25 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X80_Y78_N24
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[9]~54 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[9]~54_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a57~portadataout )) # (!\rom_rtl_0|auto_generated|address_reg_a 
// [1] & ((\rom_rtl_0|auto_generated|ram_block1a25~portadataout )))))

	.dataa(\rom_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\rom_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[9]~54 .lut_mask = 16'hB800;
defparam \rom_rtl_0|auto_generated|mux2|result_node[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y78_N20
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[9]~56 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[9]~56_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[9]~55_combout ) # (\rom_rtl_0|auto_generated|mux2|result_node[9]~54_combout )))

	.dataa(\rom_rtl_0|auto_generated|mux2|result_node[9]~55_combout ),
	.datab(gnd),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\rom_rtl_0|auto_generated|mux2|result_node[9]~54_combout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[9]~56 .lut_mask = 16'h0F0A;
defparam \rom_rtl_0|auto_generated|mux2|result_node[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y78_N26
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[9]~59 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[9]~59_combout  = (\rom_rtl_0|auto_generated|mux2|result_node[9]~56_combout ) # ((\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[9]~57_combout ) # 
// (\rom_rtl_0|auto_generated|mux2|result_node[9]~58_combout ))))

	.dataa(\rom_rtl_0|auto_generated|mux2|result_node[9]~57_combout ),
	.datab(\rom_rtl_0|auto_generated|mux2|result_node[9]~58_combout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\rom_rtl_0|auto_generated|mux2|result_node[9]~56_combout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[9]~59_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[9]~59 .lut_mask = 16'hFFE0;
defparam \rom_rtl_0|auto_generated|mux2|result_node[9]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y67_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a74 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \rom_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X65_Y84_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a106 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \rom_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a106 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a106 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X64_Y67_N18
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[10]~64 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[10]~64_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a106~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a74~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\rom_rtl_0|auto_generated|ram_block1a74~portadataout ),
	.datad(\rom_rtl_0|auto_generated|ram_block1a106~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[10]~64_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[10]~64 .lut_mask = 16'h5410;
defparam \rom_rtl_0|auto_generated|mux2|result_node[10]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y69_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a90 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \rom_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X65_Y72_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a122 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \rom_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a122 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a122 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a122 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a122 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X64_Y67_N24
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[10]~63 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[10]~63_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a122~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a90~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|ram_block1a90~portadataout ),
	.datac(\rom_rtl_0|auto_generated|ram_block1a122~portadataout ),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[10]~63_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[10]~63 .lut_mask = 16'hA088;
defparam \rom_rtl_0|auto_generated|mux2|result_node[10]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y48_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a26 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a26 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a26 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a26 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a26 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X81_Y67_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a58 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a58 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a58 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a58 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a58 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X64_Y67_N10
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[10]~60 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[10]~60_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a58~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a26~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\rom_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datad(\rom_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[10]~60 .lut_mask = 16'hA820;
defparam \rom_rtl_0|auto_generated|mux2|result_node[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y66_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a42 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a42 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a42 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a42 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a42 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X65_Y75_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a10 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X64_Y67_N20
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[10]~61 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[10]~61_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a42~portadataout )) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a10~portadataout )))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\rom_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datad(\rom_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[10]~61_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[10]~61 .lut_mask = 16'h5140;
defparam \rom_rtl_0|auto_generated|mux2|result_node[10]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y67_N22
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[10]~62 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[10]~62_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[10]~60_combout ) # (\rom_rtl_0|auto_generated|mux2|result_node[10]~61_combout )))

	.dataa(\rom_rtl_0|auto_generated|mux2|result_node[10]~60_combout ),
	.datab(\rom_rtl_0|auto_generated|mux2|result_node[10]~61_combout ),
	.datac(gnd),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[10]~62_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[10]~62 .lut_mask = 16'h00EE;
defparam \rom_rtl_0|auto_generated|mux2|result_node[10]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y67_N4
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[10]~65 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[10]~65_combout  = (\rom_rtl_0|auto_generated|mux2|result_node[10]~62_combout ) # ((\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[10]~64_combout ) # 
// (\rom_rtl_0|auto_generated|mux2|result_node[10]~63_combout ))))

	.dataa(\rom_rtl_0|auto_generated|mux2|result_node[10]~64_combout ),
	.datab(\rom_rtl_0|auto_generated|mux2|result_node[10]~63_combout ),
	.datac(\rom_rtl_0|auto_generated|mux2|result_node[10]~62_combout ),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[10]~65_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[10]~65 .lut_mask = 16'hFEF0;
defparam \rom_rtl_0|auto_generated|mux2|result_node[10]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y78_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a75 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \rom_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X81_Y83_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a107 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \rom_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X80_Y78_N12
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[11]~70 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[11]~70_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a107~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a75~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\rom_rtl_0|auto_generated|ram_block1a75~portadataout ),
	.datad(\rom_rtl_0|auto_generated|ram_block1a107~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[11]~70_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[11]~70 .lut_mask = 16'h5410;
defparam \rom_rtl_0|auto_generated|mux2|result_node[11]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y72_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a11 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a11 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a11 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a11 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X81_Y77_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a43 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a43 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a43 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a43 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a43 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X80_Y78_N30
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[11]~67 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[11]~67_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a43~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\rom_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[11]~67_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[11]~67 .lut_mask = 16'h3022;
defparam \rom_rtl_0|auto_generated|mux2|result_node[11]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X81_Y75_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a59 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a59 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a59 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a59 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a59 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X81_Y76_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a27 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a27 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a27 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a27 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \rom_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X80_Y78_N28
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[11]~66 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[11]~66_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a59~portadataout )) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a27~portadataout )))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\rom_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datad(\rom_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[11]~66 .lut_mask = 16'hA280;
defparam \rom_rtl_0|auto_generated|mux2|result_node[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y78_N8
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[11]~68 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[11]~68_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[11]~67_combout ) # (\rom_rtl_0|auto_generated|mux2|result_node[11]~66_combout )))

	.dataa(\rom_rtl_0|auto_generated|mux2|result_node[11]~67_combout ),
	.datab(gnd),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\rom_rtl_0|auto_generated|mux2|result_node[11]~66_combout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[11]~68_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[11]~68 .lut_mask = 16'h0F0A;
defparam \rom_rtl_0|auto_generated|mux2|result_node[11]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y85_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a91 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \rom_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X81_Y81_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a123 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \rom_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a123 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a123 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a123 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X80_Y78_N18
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[11]~69 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[11]~69_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a123~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a91~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|ram_block1a91~portadataout ),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\rom_rtl_0|auto_generated|ram_block1a123~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[11]~69_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[11]~69 .lut_mask = 16'hE020;
defparam \rom_rtl_0|auto_generated|mux2|result_node[11]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y78_N6
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[11]~71 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[11]~71_combout  = (\rom_rtl_0|auto_generated|mux2|result_node[11]~68_combout ) # ((\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[11]~70_combout ) # 
// (\rom_rtl_0|auto_generated|mux2|result_node[11]~69_combout ))))

	.dataa(\rom_rtl_0|auto_generated|mux2|result_node[11]~70_combout ),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\rom_rtl_0|auto_generated|mux2|result_node[11]~68_combout ),
	.datad(\rom_rtl_0|auto_generated|mux2|result_node[11]~69_combout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[11]~71_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[11]~71 .lut_mask = 16'hFCF8;
defparam \rom_rtl_0|auto_generated|mux2|result_node[11]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y62_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a92 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \rom_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X52_Y59_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a124 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \rom_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a124 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a124 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y60_N16
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[12]~75 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[12]~75_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a124~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a92~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|ram_block1a92~portadataout ),
	.datab(\rom_rtl_0|auto_generated|ram_block1a124~portadataout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[12]~75 .lut_mask = 16'hCA00;
defparam \rom_rtl_0|auto_generated|mux2|result_node[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y47_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a28 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X52_Y60_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a60 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y60_N18
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[12]~72 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[12]~72_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a60~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a28~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\rom_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[12]~72 .lut_mask = 16'hA808;
defparam \rom_rtl_0|auto_generated|mux2|result_node[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y58_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a12 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X52_Y67_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a44 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y60_N4
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[12]~73 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[12]~73_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a44~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(\rom_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[12]~73_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[12]~73 .lut_mask = 16'h00CA;
defparam \rom_rtl_0|auto_generated|mux2|result_node[12]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y60_N22
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[12]~74 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[12]~74_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[12]~72_combout ) # (\rom_rtl_0|auto_generated|mux2|result_node[12]~73_combout )))

	.dataa(gnd),
	.datab(\rom_rtl_0|auto_generated|mux2|result_node[12]~72_combout ),
	.datac(\rom_rtl_0|auto_generated|mux2|result_node[12]~73_combout ),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[12]~74 .lut_mask = 16'h00FC;
defparam \rom_rtl_0|auto_generated|mux2|result_node[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y62_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a76 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \rom_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X52_Y58_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a108 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \rom_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a108 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a108 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y60_N2
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[12]~76 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[12]~76_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a108~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a76~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|ram_block1a76~portadataout ),
	.datab(\rom_rtl_0|auto_generated|ram_block1a108~portadataout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[12]~76_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[12]~76 .lut_mask = 16'h00CA;
defparam \rom_rtl_0|auto_generated|mux2|result_node[12]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y60_N12
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[12]~77 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[12]~77_combout  = (\rom_rtl_0|auto_generated|mux2|result_node[12]~74_combout ) # ((\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[12]~75_combout ) # 
// (\rom_rtl_0|auto_generated|mux2|result_node[12]~76_combout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\rom_rtl_0|auto_generated|mux2|result_node[12]~75_combout ),
	.datac(\rom_rtl_0|auto_generated|mux2|result_node[12]~74_combout ),
	.datad(\rom_rtl_0|auto_generated|mux2|result_node[12]~76_combout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[12]~77_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[12]~77 .lut_mask = 16'hFAF8;
defparam \rom_rtl_0|auto_generated|mux2|result_node[12]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y50_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a29 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X65_Y57_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a61 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N2
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[13]~78 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[13]~78_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a61~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a29~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\rom_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datad(\rom_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[13]~78_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[13]~78 .lut_mask = 16'hC840;
defparam \rom_rtl_0|auto_generated|mux2|result_node[13]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y53_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a13 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X52_Y55_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a45 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y57_N20
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[13]~79 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[13]~79_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a45~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a13~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datac(\rom_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[13]~79_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[13]~79 .lut_mask = 16'h5044;
defparam \rom_rtl_0|auto_generated|mux2|result_node[13]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y57_N30
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[13]~80 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[13]~80_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[13]~78_combout ) # (\rom_rtl_0|auto_generated|mux2|result_node[13]~79_combout )))

	.dataa(\rom_rtl_0|auto_generated|mux2|result_node[13]~78_combout ),
	.datab(\rom_rtl_0|auto_generated|mux2|result_node[13]~79_combout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[13]~80_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[13]~80 .lut_mask = 16'h0E0E;
defparam \rom_rtl_0|auto_generated|mux2|result_node[13]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y56_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a93 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a93 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X81_Y57_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a125 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a125 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a125 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a125 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a125 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y57_N16
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[13]~81 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[13]~81_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a125~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a93~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\rom_rtl_0|auto_generated|ram_block1a93~portadataout ),
	.datad(\rom_rtl_0|auto_generated|ram_block1a125~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[13]~81_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[13]~81 .lut_mask = 16'hA820;
defparam \rom_rtl_0|auto_generated|mux2|result_node[13]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X52_Y61_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a77 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X52_Y48_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a109 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a109 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X51_Y57_N10
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[13]~82 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[13]~82_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a109~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a77~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|ram_block1a77~portadataout ),
	.datac(\rom_rtl_0|auto_generated|ram_block1a109~portadataout ),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[13]~82_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[13]~82 .lut_mask = 16'h5044;
defparam \rom_rtl_0|auto_generated|mux2|result_node[13]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y57_N4
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[13]~83 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[13]~83_combout  = (\rom_rtl_0|auto_generated|mux2|result_node[13]~80_combout ) # ((\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[13]~81_combout ) # 
// (\rom_rtl_0|auto_generated|mux2|result_node[13]~82_combout ))))

	.dataa(\rom_rtl_0|auto_generated|mux2|result_node[13]~80_combout ),
	.datab(\rom_rtl_0|auto_generated|mux2|result_node[13]~81_combout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\rom_rtl_0|auto_generated|mux2|result_node[13]~82_combout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[13]~83_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[13]~83 .lut_mask = 16'hFAEA;
defparam \rom_rtl_0|auto_generated|mux2|result_node[13]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y63_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a78 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \rom_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a78 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a78 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X81_Y62_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a110 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \rom_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a110 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a110 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a110 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a110 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N0
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[14]~88 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[14]~88_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a110~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a78~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\rom_rtl_0|auto_generated|ram_block1a78~portadataout ),
	.datad(\rom_rtl_0|auto_generated|ram_block1a110~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[14]~88_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[14]~88 .lut_mask = 16'h5410;
defparam \rom_rtl_0|auto_generated|mux2|result_node[14]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X94_Y66_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a126 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \rom_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a126 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a126 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a126 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a126 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X65_Y62_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a94 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \rom_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N30
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[14]~87 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[14]~87_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a126~portadataout )) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a94~portadataout )))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\rom_rtl_0|auto_generated|ram_block1a126~portadataout ),
	.datad(\rom_rtl_0|auto_generated|ram_block1a94~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[14]~87_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[14]~87 .lut_mask = 16'hA280;
defparam \rom_rtl_0|auto_generated|mux2|result_node[14]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y65_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a62 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X81_Y59_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a30 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N10
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[14]~84 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[14]~84_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a62~portadataout )) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a30~portadataout )))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\rom_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datad(\rom_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[14]~84_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[14]~84 .lut_mask = 16'hA280;
defparam \rom_rtl_0|auto_generated|mux2|result_node[14]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y51_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a14 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X65_Y54_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a46 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X66_Y57_N20
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[14]~85 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[14]~85_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a46~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a14~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\rom_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datad(\rom_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[14]~85_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[14]~85 .lut_mask = 16'h3210;
defparam \rom_rtl_0|auto_generated|mux2|result_node[14]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N28
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[14]~86 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[14]~86_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[14]~84_combout ) # (\rom_rtl_0|auto_generated|mux2|result_node[14]~85_combout )))

	.dataa(\rom_rtl_0|auto_generated|mux2|result_node[14]~84_combout ),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(\rom_rtl_0|auto_generated|mux2|result_node[14]~85_combout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[14]~86_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[14]~86 .lut_mask = 16'h3322;
defparam \rom_rtl_0|auto_generated|mux2|result_node[14]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y65_N2
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[14]~89 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[14]~89_combout  = (\rom_rtl_0|auto_generated|mux2|result_node[14]~86_combout ) # ((\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[14]~88_combout ) # 
// (\rom_rtl_0|auto_generated|mux2|result_node[14]~87_combout ))))

	.dataa(\rom_rtl_0|auto_generated|mux2|result_node[14]~88_combout ),
	.datab(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\rom_rtl_0|auto_generated|mux2|result_node[14]~87_combout ),
	.datad(\rom_rtl_0|auto_generated|mux2|result_node[14]~86_combout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[14]~89_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[14]~89 .lut_mask = 16'hFFC8;
defparam \rom_rtl_0|auto_generated|mux2|result_node[14]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y73_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a79 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \rom_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a79 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a79 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X81_Y73_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode607w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a111 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \rom_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a111 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a111 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a111 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a111 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X64_Y73_N6
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[15]~94 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[15]~94_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a111~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a79~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\rom_rtl_0|auto_generated|ram_block1a79~portadataout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\rom_rtl_0|auto_generated|ram_block1a111~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[15]~94_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[15]~94 .lut_mask = 16'h0E04;
defparam \rom_rtl_0|auto_generated|mux2|result_node[15]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y77_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode552w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a31 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X81_Y69_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode574w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a63 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X64_Y73_N22
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[15]~90 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[15]~90_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a63~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a31~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\rom_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\rom_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[15]~90_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[15]~90 .lut_mask = 16'hE040;
defparam \rom_rtl_0|auto_generated|mux2|result_node[15]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X36_Y73_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode534w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a15 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X65_Y74_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode563w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a47 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X64_Y73_N0
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[15]~91 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[15]~91_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a47~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a15~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\rom_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datac(\rom_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[15]~91_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[15]~91 .lut_mask = 16'h00E4;
defparam \rom_rtl_0|auto_generated|mux2|result_node[15]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y73_N18
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[15]~92 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[15]~92_combout  = (!\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[15]~90_combout ) # (\rom_rtl_0|auto_generated|mux2|result_node[15]~91_combout )))

	.dataa(\rom_rtl_0|auto_generated|mux2|result_node[15]~90_combout ),
	.datab(\rom_rtl_0|auto_generated|mux2|result_node[15]~91_combout ),
	.datac(gnd),
	.datad(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[15]~92_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[15]~92 .lut_mask = 16'h00EE;
defparam \rom_rtl_0|auto_generated|mux2|result_node[15]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y80_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode596w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a95 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \rom_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a95 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a95 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X65_Y81_N0
cycloneiv_ram_block \rom_rtl_0|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\rom_rtl_0|auto_generated|rden_decode|w_anode618w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\addr[12]~input_o ,\addr[11]~input_o ,\addr[10]~input_o ,\addr[9]~input_o ,\addr[8]~input_o ,\addr[7]~input_o ,\addr[6]~input_o ,\addr[5]~input_o ,\addr[4]~input_o ,\addr[3]~input_o ,\addr[2]~input_o ,\addr[1]~input_o ,\addr[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \rom_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a127 .init_file = "db/xor_nn.ram0_sigmoid_b65fc796.hdl.mif";
defparam \rom_rtl_0|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \rom_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ALTSYNCRAM";
defparam \rom_rtl_0|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \rom_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \rom_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \rom_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \rom_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \rom_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \rom_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_rtl_0|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \rom_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \rom_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \rom_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \rom_rtl_0|auto_generated|ram_block1a127 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a127 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a127 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_rtl_0|auto_generated|ram_block1a127 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X64_Y73_N12
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[15]~93 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[15]~93_combout  = (\rom_rtl_0|auto_generated|address_reg_a [0] & ((\rom_rtl_0|auto_generated|address_reg_a [1] & ((\rom_rtl_0|auto_generated|ram_block1a127~portadataout ))) # 
// (!\rom_rtl_0|auto_generated|address_reg_a [1] & (\rom_rtl_0|auto_generated|ram_block1a95~portadataout ))))

	.dataa(\rom_rtl_0|auto_generated|address_reg_a [1]),
	.datab(\rom_rtl_0|auto_generated|ram_block1a95~portadataout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\rom_rtl_0|auto_generated|ram_block1a127~portadataout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[15]~93_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[15]~93 .lut_mask = 16'hE040;
defparam \rom_rtl_0|auto_generated|mux2|result_node[15]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y73_N28
cycloneiv_lcell_comb \rom_rtl_0|auto_generated|mux2|result_node[15]~95 (
// Equation(s):
// \rom_rtl_0|auto_generated|mux2|result_node[15]~95_combout  = (\rom_rtl_0|auto_generated|mux2|result_node[15]~92_combout ) # ((\rom_rtl_0|auto_generated|address_reg_a [2] & ((\rom_rtl_0|auto_generated|mux2|result_node[15]~94_combout ) # 
// (\rom_rtl_0|auto_generated|mux2|result_node[15]~93_combout ))))

	.dataa(\rom_rtl_0|auto_generated|mux2|result_node[15]~94_combout ),
	.datab(\rom_rtl_0|auto_generated|mux2|result_node[15]~92_combout ),
	.datac(\rom_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\rom_rtl_0|auto_generated|mux2|result_node[15]~93_combout ),
	.cin(gnd),
	.combout(\rom_rtl_0|auto_generated|mux2|result_node[15]~95_combout ),
	.cout());
// synopsys translate_off
defparam \rom_rtl_0|auto_generated|mux2|result_node[15]~95 .lut_mask = 16'hFCEC;
defparam \rom_rtl_0|auto_generated|mux2|result_node[15]~95 .sum_lutc_input = "datac";
// synopsys translate_on

assign q[0] = \q[0]~output_o ;

assign q[1] = \q[1]~output_o ;

assign q[2] = \q[2]~output_o ;

assign q[3] = \q[3]~output_o ;

assign q[4] = \q[4]~output_o ;

assign q[5] = \q[5]~output_o ;

assign q[6] = \q[6]~output_o ;

assign q[7] = \q[7]~output_o ;

assign q[8] = \q[8]~output_o ;

assign q[9] = \q[9]~output_o ;

assign q[10] = \q[10]~output_o ;

assign q[11] = \q[11]~output_o ;

assign q[12] = \q[12]~output_o ;

assign q[13] = \q[13]~output_o ;

assign q[14] = \q[14]~output_o ;

assign q[15] = \q[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_NCEO~	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ~ALTERA_DATA0~	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_NCSO~	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_NCSO~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_NCSO~~ibuf_o ;


endmodule
