[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   3796       tick       3669819       1639543       1583301       3669819 
      2   3796       tick       5324688       2489821       2470921       5324688 
      3   3796       tick       5331138       2492789       2475316       5331138 
      4   3796       tick       5322038       2487372       2470282       5322038 
      5   3796       tick       5327876       2491776       2469784       5327876 
      6   3796       tick       5325551       2489742       2469051       5325551 
      7   3796       tick       5336498       2494006       2474947       5336498 
      8   3796       tick       5334434       2491840       2475410       5334434 
      9   3796       tick       5332353       2492120       2475245       5332353 
     10   3796       tick       5329840       2490857       2470132       5329840 
     11   3796       tick       5335688       2493949       2472960       5335688 
     12   3796       tick       5320600       2488946       2467612       5320600 
     13   3796       tick       5325642       2491202       2473777       5325642 
     14   3796       tick       5330791       2491205       2474055       5330791 
     15   3796       tick       5330031       2494325       2470781       5330031 
     16   3796       tick       5322828       2488685       2467216       5322828 
     17   3796       tick       5329884       2493989       2472761       5329884 
     18   3796       tick       5313557       2485253       2444613       5313557 
     19   3796       exit       2345199       1096518       1072322       2345199 
