#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Dec  9 15:13:25 2024
# Process ID: 30556
# Current directory: D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31848 D:\INSA_Toulouse\BE_VHDL\BE_Conception_uP_RISC\BE_Conception_uP_RISC.xpr
# Log file: D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/vivado.log
# Journal file: D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC\vivado.jou
# Running On: DESKTOP-KMFD8FM, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 4, Host memory: 8464 MB
#-----------------------------------------------------------
start_gui
open_project D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.gen/sources_1'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Softwares/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1478.289 ; gain = 237.398
update_compile_order -fileset sources_1
set_property top DATA_Flow_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.srcs/utils_1/imports/synth_1/DATA_Flow.dcp with file D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.runs/synth_1/DATA_Flow.dcp
launch_runs synth_1 -jobs 4
[Mon Dec  9 15:14:56 2024] Launched synth_1...
Run output will be captured here: D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DATA_Flow_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Softwares/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DATA_Flow_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DATA_Flow_test_vhdl.prj"
ECHO est  desativado.
ECHO est  desativado.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1506.473 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log"
ECHO est  desativado.
ECHO est  desativado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.memInstru [meminstru_default]
Compiling architecture behavioral of entity xil_defaultlib.Flip_Flop_D [flip_flop_d_default]
Compiling architecture behavioral of entity xil_defaultlib.RegistreBank [registrebank_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.memDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.DATA_Flow [data_flow_default]
Compiling architecture behavioral of entity xil_defaultlib.data_flow_test
Built simulation snapshot DATA_Flow_test_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1506.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DATA_Flow_test_behav -key {Behavioral:sim_1:Functional:DATA_Flow_test} -tclbatch {DATA_Flow_test.tcl} -view {D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg
WARNING: Simulation object /test_ALU/S_A was not found in the design.
WARNING: Simulation object /test_ALU/S_B was not found in the design.
WARNING: Simulation object /test_ALU/S_operation was not found in the design.
WARNING: Simulation object /test_ALU/S_result was not found in the design.
WARNING: Simulation object /test_ALU/S_f_carry_add was not found in the design.
WARNING: Simulation object /test_ALU/S_f_overflow_mul was not found in the design.
WARNING: Simulation object /test_ALU/S_f_negative was not found in the design.
source DATA_Flow_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1533.871 ; gain = 27.398
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DATA_Flow_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 1533.871 ; gain = 27.398
current_wave_config {DATA_Flow_test_behav.wcfg}
DATA_Flow_test_behav.wcfg
add_wave {{/DATA_Flow_test/CPU_test/BANC_REGISTRES/registers}} 
current_wave_config {DATA_Flow_test_behav.wcfg}
DATA_Flow_test_behav.wcfg
add_wave {{/DATA_Flow_test/CPU_test/MEM_DONNEES/Memoire}} 
run all
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.srcs/utils_1/imports/synth_1/DATA_Flow.dcp with file D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.runs/synth_1/DATA_Flow.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Dec  9 15:19:18 2024] Launched synth_1...
Run output will be captured here: D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DATA_Flow_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Softwares/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DATA_Flow_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DATA_Flow_test_vhdl.prj"
ECHO est  desativado.
ECHO est  desativado.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/memInstru.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memInstru'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1533.871 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log"
ECHO est  desativado.
ECHO est  desativado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.memInstru [meminstru_default]
Compiling architecture behavioral of entity xil_defaultlib.Flip_Flop_D [flip_flop_d_default]
Compiling architecture behavioral of entity xil_defaultlib.RegistreBank [registrebank_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.memDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.DATA_Flow [data_flow_default]
Compiling architecture behavioral of entity xil_defaultlib.data_flow_test
Built simulation snapshot DATA_Flow_test_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1533.871 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DATA_Flow_test_behav -key {Behavioral:sim_1:Functional:DATA_Flow_test} -tclbatch {DATA_Flow_test.tcl} -view {D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg
WARNING: Simulation object /test_ALU/S_A was not found in the design.
WARNING: Simulation object /test_ALU/S_B was not found in the design.
WARNING: Simulation object /test_ALU/S_operation was not found in the design.
WARNING: Simulation object /test_ALU/S_result was not found in the design.
WARNING: Simulation object /test_ALU/S_f_carry_add was not found in the design.
WARNING: Simulation object /test_ALU/S_f_overflow_mul was not found in the design.
WARNING: Simulation object /test_ALU/S_f_negative was not found in the design.
source DATA_Flow_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DATA_Flow_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 1535.020 ; gain = 1.148
current_wave_config {DATA_Flow_test_behav.wcfg}
DATA_Flow_test_behav.wcfg
add_wave {{/DATA_Flow_test/CPU_test/BANC_REGISTRES/registers}} 
current_wave_config {DATA_Flow_test_behav.wcfg}
DATA_Flow_test_behav.wcfg
add_wave {{/DATA_Flow_test/CPU_test/MEM_DONNEES/Memoire}} 
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DATA_Flow_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Softwares/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DATA_Flow_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DATA_Flow_test_vhdl.prj"
ECHO est  desativado.
ECHO est  desativado.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log"
ECHO est  desativado.
ECHO est  desativado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.memInstru [meminstru_default]
Compiling architecture behavioral of entity xil_defaultlib.Flip_Flop_D [flip_flop_d_default]
Compiling architecture behavioral of entity xil_defaultlib.RegistreBank [registrebank_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.memDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.DATA_Flow [data_flow_default]
Compiling architecture behavioral of entity xil_defaultlib.data_flow_test
Built simulation snapshot DATA_Flow_test_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2595.762 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DATA_Flow_test_behav -key {Behavioral:sim_1:Functional:DATA_Flow_test} -tclbatch {DATA_Flow_test.tcl} -view {D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg
WARNING: Simulation object /test_ALU/S_A was not found in the design.
WARNING: Simulation object /test_ALU/S_B was not found in the design.
WARNING: Simulation object /test_ALU/S_operation was not found in the design.
WARNING: Simulation object /test_ALU/S_result was not found in the design.
WARNING: Simulation object /test_ALU/S_f_carry_add was not found in the design.
WARNING: Simulation object /test_ALU/S_f_overflow_mul was not found in the design.
WARNING: Simulation object /test_ALU/S_f_negative was not found in the design.
source DATA_Flow_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DATA_Flow_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2595.762 ; gain = 0.000
current_wave_config {DATA_Flow_test_behav.wcfg}
DATA_Flow_test_behav.wcfg
add_wave {{/DATA_Flow_test/CPU_test/BANC_REGISTRES/registers}} 
current_wave_config {DATA_Flow_test_behav.wcfg}
DATA_Flow_test_behav.wcfg
add_wave {{/DATA_Flow_test/CPU_test/MEM_DONNEES/Memoire}} 
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DATA_Flow_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Softwares/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DATA_Flow_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DATA_Flow_test_vhdl.prj"
ECHO est  desativado.
ECHO est  desativado.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/memInstru.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memInstru'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log"
ECHO est  desativado.
ECHO est  desativado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.memInstru [meminstru_default]
Compiling architecture behavioral of entity xil_defaultlib.Flip_Flop_D [flip_flop_d_default]
Compiling architecture behavioral of entity xil_defaultlib.RegistreBank [registrebank_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.memDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.DATA_Flow [data_flow_default]
Compiling architecture behavioral of entity xil_defaultlib.data_flow_test
Built simulation snapshot DATA_Flow_test_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2605.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DATA_Flow_test_behav -key {Behavioral:sim_1:Functional:DATA_Flow_test} -tclbatch {DATA_Flow_test.tcl} -view {D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg
WARNING: Simulation object /test_ALU/S_A was not found in the design.
WARNING: Simulation object /test_ALU/S_B was not found in the design.
WARNING: Simulation object /test_ALU/S_operation was not found in the design.
WARNING: Simulation object /test_ALU/S_result was not found in the design.
WARNING: Simulation object /test_ALU/S_f_carry_add was not found in the design.
WARNING: Simulation object /test_ALU/S_f_overflow_mul was not found in the design.
WARNING: Simulation object /test_ALU/S_f_negative was not found in the design.
source DATA_Flow_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DATA_Flow_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2605.441 ; gain = 0.000
current_wave_config {DATA_Flow_test_behav.wcfg}
DATA_Flow_test_behav.wcfg
add_wave {{/DATA_Flow_test/CPU_test/BANC_REGISTRES/registers}} 
current_wave_config {DATA_Flow_test_behav.wcfg}
DATA_Flow_test_behav.wcfg
add_wave {{/DATA_Flow_test/CPU_test/MEM_DONNEES/Memoire}} 
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DATA_Flow_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Softwares/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DATA_Flow_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DATA_Flow_test_vhdl.prj"
ECHO est  desativado.
ECHO est  desativado.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/memInstru.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memInstru'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log"
ECHO est  desativado.
ECHO est  desativado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.memInstru [meminstru_default]
Compiling architecture behavioral of entity xil_defaultlib.Flip_Flop_D [flip_flop_d_default]
Compiling architecture behavioral of entity xil_defaultlib.RegistreBank [registrebank_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.memDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.DATA_Flow [data_flow_default]
Compiling architecture behavioral of entity xil_defaultlib.data_flow_test
Built simulation snapshot DATA_Flow_test_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2605.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DATA_Flow_test_behav -key {Behavioral:sim_1:Functional:DATA_Flow_test} -tclbatch {DATA_Flow_test.tcl} -view {D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg
WARNING: Simulation object /test_ALU/S_A was not found in the design.
WARNING: Simulation object /test_ALU/S_B was not found in the design.
WARNING: Simulation object /test_ALU/S_operation was not found in the design.
WARNING: Simulation object /test_ALU/S_result was not found in the design.
WARNING: Simulation object /test_ALU/S_f_carry_add was not found in the design.
WARNING: Simulation object /test_ALU/S_f_overflow_mul was not found in the design.
WARNING: Simulation object /test_ALU/S_f_negative was not found in the design.
source DATA_Flow_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DATA_Flow_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2605.441 ; gain = 0.000
current_wave_config {DATA_Flow_test_behav.wcfg}
DATA_Flow_test_behav.wcfg
add_wave {{/DATA_Flow_test/CPU_test/MEM_DONNEES/Memoire}} 
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DATA_Flow_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Softwares/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DATA_Flow_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DATA_Flow_test_vhdl.prj"
ECHO est  desativado.
ECHO est  desativado.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/memInstru.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memInstru'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log"
ECHO est  desativado.
ECHO est  desativado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.memInstru [meminstru_default]
Compiling architecture behavioral of entity xil_defaultlib.Flip_Flop_D [flip_flop_d_default]
Compiling architecture behavioral of entity xil_defaultlib.RegistreBank [registrebank_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.memDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.DATA_Flow [data_flow_default]
Compiling architecture behavioral of entity xil_defaultlib.data_flow_test
Built simulation snapshot DATA_Flow_test_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2605.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DATA_Flow_test_behav -key {Behavioral:sim_1:Functional:DATA_Flow_test} -tclbatch {DATA_Flow_test.tcl} -view {D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg
WARNING: Simulation object /test_ALU/S_A was not found in the design.
WARNING: Simulation object /test_ALU/S_B was not found in the design.
WARNING: Simulation object /test_ALU/S_operation was not found in the design.
WARNING: Simulation object /test_ALU/S_result was not found in the design.
WARNING: Simulation object /test_ALU/S_f_carry_add was not found in the design.
WARNING: Simulation object /test_ALU/S_f_overflow_mul was not found in the design.
WARNING: Simulation object /test_ALU/S_f_negative was not found in the design.
source DATA_Flow_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DATA_Flow_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2605.441 ; gain = 0.000
current_wave_config {DATA_Flow_test_behav.wcfg}
DATA_Flow_test_behav.wcfg
add_wave {{/DATA_Flow_test/CPU_test/MEM_DONNEES/Memoire}} 
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DATA_Flow_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Softwares/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DATA_Flow_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DATA_Flow_test_vhdl.prj"
ECHO est  desativado.
ECHO est  desativado.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/memInstru.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memInstru'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log"
ECHO est  desativado.
ECHO est  desativado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.memInstru [meminstru_default]
Compiling architecture behavioral of entity xil_defaultlib.Flip_Flop_D [flip_flop_d_default]
Compiling architecture behavioral of entity xil_defaultlib.RegistreBank [registrebank_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.memDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.DATA_Flow [data_flow_default]
Compiling architecture behavioral of entity xil_defaultlib.data_flow_test
Built simulation snapshot DATA_Flow_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DATA_Flow_test_behav -key {Behavioral:sim_1:Functional:DATA_Flow_test} -tclbatch {DATA_Flow_test.tcl} -view {D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg
WARNING: Simulation object /test_ALU/S_A was not found in the design.
WARNING: Simulation object /test_ALU/S_B was not found in the design.
WARNING: Simulation object /test_ALU/S_operation was not found in the design.
WARNING: Simulation object /test_ALU/S_result was not found in the design.
WARNING: Simulation object /test_ALU/S_f_carry_add was not found in the design.
WARNING: Simulation object /test_ALU/S_f_overflow_mul was not found in the design.
WARNING: Simulation object /test_ALU/S_f_negative was not found in the design.
source DATA_Flow_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DATA_Flow_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2605.441 ; gain = 0.000
current_wave_config {DATA_Flow_test_behav.wcfg}
DATA_Flow_test_behav.wcfg
add_wave {{/DATA_Flow_test/CPU_test/MEM_DONNEES/Memoire}} 
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DATA_Flow_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Softwares/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DATA_Flow_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DATA_Flow_test_vhdl.prj"
ECHO est  desativado.
ECHO est  desativado.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/memInstru.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memInstru'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log"
ECHO est  desativado.
ECHO est  desativado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.memInstru [meminstru_default]
Compiling architecture behavioral of entity xil_defaultlib.Flip_Flop_D [flip_flop_d_default]
Compiling architecture behavioral of entity xil_defaultlib.RegistreBank [registrebank_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.memDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.DATA_Flow [data_flow_default]
Compiling architecture behavioral of entity xil_defaultlib.data_flow_test
Built simulation snapshot DATA_Flow_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DATA_Flow_test_behav -key {Behavioral:sim_1:Functional:DATA_Flow_test} -tclbatch {DATA_Flow_test.tcl} -view {D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg
WARNING: Simulation object /test_ALU/S_A was not found in the design.
WARNING: Simulation object /test_ALU/S_B was not found in the design.
WARNING: Simulation object /test_ALU/S_operation was not found in the design.
WARNING: Simulation object /test_ALU/S_result was not found in the design.
WARNING: Simulation object /test_ALU/S_f_carry_add was not found in the design.
WARNING: Simulation object /test_ALU/S_f_overflow_mul was not found in the design.
WARNING: Simulation object /test_ALU/S_f_negative was not found in the design.
source DATA_Flow_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DATA_Flow_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2605.441 ; gain = 0.000
current_wave_config {DATA_Flow_test_behav.wcfg}
DATA_Flow_test_behav.wcfg
add_wave {{/DATA_Flow_test/CPU_test/MEM_DONNEES/Memoire}} 
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DATA_Flow_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Softwares/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DATA_Flow_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DATA_Flow_test_vhdl.prj"
ECHO est  desativado.
ECHO est  desativado.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/memInstru.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memInstru'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log"
ECHO est  desativado.
ECHO est  desativado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.memInstru [meminstru_default]
Compiling architecture behavioral of entity xil_defaultlib.Flip_Flop_D [flip_flop_d_default]
Compiling architecture behavioral of entity xil_defaultlib.RegistreBank [registrebank_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.memDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.DATA_Flow [data_flow_default]
Compiling architecture behavioral of entity xil_defaultlib.data_flow_test
Built simulation snapshot DATA_Flow_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DATA_Flow_test_behav -key {Behavioral:sim_1:Functional:DATA_Flow_test} -tclbatch {DATA_Flow_test.tcl} -view {D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg
WARNING: Simulation object /test_ALU/S_A was not found in the design.
WARNING: Simulation object /test_ALU/S_B was not found in the design.
WARNING: Simulation object /test_ALU/S_operation was not found in the design.
WARNING: Simulation object /test_ALU/S_result was not found in the design.
WARNING: Simulation object /test_ALU/S_f_carry_add was not found in the design.
WARNING: Simulation object /test_ALU/S_f_overflow_mul was not found in the design.
WARNING: Simulation object /test_ALU/S_f_negative was not found in the design.
source DATA_Flow_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DATA_Flow_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2605.441 ; gain = 0.000
current_wave_config {DATA_Flow_test_behav.wcfg}
DATA_Flow_test_behav.wcfg
add_wave {{/DATA_Flow_test/CPU_test/MEM_DONNEES/Memoire}} 
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DATA_Flow_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Softwares/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DATA_Flow_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DATA_Flow_test_vhdl.prj"
ECHO est  desativado.
ECHO est  desativado.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/memInstru.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memInstru'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log"
ECHO est  desativado.
ECHO est  desativado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.memInstru [meminstru_default]
Compiling architecture behavioral of entity xil_defaultlib.Flip_Flop_D [flip_flop_d_default]
Compiling architecture behavioral of entity xil_defaultlib.RegistreBank [registrebank_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.memDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.DATA_Flow [data_flow_default]
Compiling architecture behavioral of entity xil_defaultlib.data_flow_test
Built simulation snapshot DATA_Flow_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DATA_Flow_test_behav -key {Behavioral:sim_1:Functional:DATA_Flow_test} -tclbatch {DATA_Flow_test.tcl} -view {D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg
WARNING: Simulation object /test_ALU/S_A was not found in the design.
WARNING: Simulation object /test_ALU/S_B was not found in the design.
WARNING: Simulation object /test_ALU/S_operation was not found in the design.
WARNING: Simulation object /test_ALU/S_result was not found in the design.
WARNING: Simulation object /test_ALU/S_f_carry_add was not found in the design.
WARNING: Simulation object /test_ALU/S_f_overflow_mul was not found in the design.
WARNING: Simulation object /test_ALU/S_f_negative was not found in the design.
source DATA_Flow_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DATA_Flow_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2605.441 ; gain = 0.000
current_wave_config {DATA_Flow_test_behav.wcfg}
DATA_Flow_test_behav.wcfg
add_wave {{/DATA_Flow_test/CPU_test/MEM_DONNEES/Memoire}} 
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DATA_Flow_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Softwares/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DATA_Flow_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DATA_Flow_test_vhdl.prj"
ECHO est  desativado.
ECHO est  desativado.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/memInstru.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memInstru'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log"
ECHO est  desativado.
ECHO est  desativado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.memInstru [meminstru_default]
Compiling architecture behavioral of entity xil_defaultlib.Flip_Flop_D [flip_flop_d_default]
Compiling architecture behavioral of entity xil_defaultlib.RegistreBank [registrebank_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.memDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.DATA_Flow [data_flow_default]
Compiling architecture behavioral of entity xil_defaultlib.data_flow_test
Built simulation snapshot DATA_Flow_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DATA_Flow_test_behav -key {Behavioral:sim_1:Functional:DATA_Flow_test} -tclbatch {DATA_Flow_test.tcl} -view {D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg
WARNING: Simulation object /test_ALU/S_A was not found in the design.
WARNING: Simulation object /test_ALU/S_B was not found in the design.
WARNING: Simulation object /test_ALU/S_operation was not found in the design.
WARNING: Simulation object /test_ALU/S_result was not found in the design.
WARNING: Simulation object /test_ALU/S_f_carry_add was not found in the design.
WARNING: Simulation object /test_ALU/S_f_overflow_mul was not found in the design.
WARNING: Simulation object /test_ALU/S_f_negative was not found in the design.
source DATA_Flow_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DATA_Flow_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2605.441 ; gain = 0.000
current_wave_config {DATA_Flow_test_behav.wcfg}
DATA_Flow_test_behav.wcfg
add_wave {{/DATA_Flow_test/CPU_test/MEM_DONNEES/Memoire}} 
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DATA_Flow_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Softwares/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DATA_Flow_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DATA_Flow_test_vhdl.prj"
ECHO est  desativado.
ECHO est  desativado.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/memInstru.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memInstru'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log"
ECHO est  desativado.
ECHO est  desativado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.memInstru [meminstru_default]
Compiling architecture behavioral of entity xil_defaultlib.Flip_Flop_D [flip_flop_d_default]
Compiling architecture behavioral of entity xil_defaultlib.RegistreBank [registrebank_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.memDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.DATA_Flow [data_flow_default]
Compiling architecture behavioral of entity xil_defaultlib.data_flow_test
Built simulation snapshot DATA_Flow_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DATA_Flow_test_behav -key {Behavioral:sim_1:Functional:DATA_Flow_test} -tclbatch {DATA_Flow_test.tcl} -view {D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg
WARNING: Simulation object /test_ALU/S_A was not found in the design.
WARNING: Simulation object /test_ALU/S_B was not found in the design.
WARNING: Simulation object /test_ALU/S_operation was not found in the design.
WARNING: Simulation object /test_ALU/S_result was not found in the design.
WARNING: Simulation object /test_ALU/S_f_carry_add was not found in the design.
WARNING: Simulation object /test_ALU/S_f_overflow_mul was not found in the design.
WARNING: Simulation object /test_ALU/S_f_negative was not found in the design.
source DATA_Flow_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DATA_Flow_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2605.441 ; gain = 0.000
current_wave_config {DATA_Flow_test_behav.wcfg}
DATA_Flow_test_behav.wcfg
add_wave {{/DATA_Flow_test/CPU_test/MEM_DONNEES/Memoire}} 
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DATA_Flow_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Softwares/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DATA_Flow_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DATA_Flow_test_vhdl.prj"
ECHO est  desativado.
ECHO est  desativado.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/memInstru.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memInstru'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log"
ECHO est  desativado.
ECHO est  desativado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.memInstru [meminstru_default]
Compiling architecture behavioral of entity xil_defaultlib.Flip_Flop_D [flip_flop_d_default]
Compiling architecture behavioral of entity xil_defaultlib.RegistreBank [registrebank_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.memDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.DATA_Flow [data_flow_default]
Compiling architecture behavioral of entity xil_defaultlib.data_flow_test
Built simulation snapshot DATA_Flow_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DATA_Flow_test_behav -key {Behavioral:sim_1:Functional:DATA_Flow_test} -tclbatch {DATA_Flow_test.tcl} -view {D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg
WARNING: Simulation object /test_ALU/S_A was not found in the design.
WARNING: Simulation object /test_ALU/S_B was not found in the design.
WARNING: Simulation object /test_ALU/S_operation was not found in the design.
WARNING: Simulation object /test_ALU/S_result was not found in the design.
WARNING: Simulation object /test_ALU/S_f_carry_add was not found in the design.
WARNING: Simulation object /test_ALU/S_f_overflow_mul was not found in the design.
WARNING: Simulation object /test_ALU/S_f_negative was not found in the design.
source DATA_Flow_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DATA_Flow_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2605.441 ; gain = 0.000
current_wave_config {DATA_Flow_test_behav.wcfg}
DATA_Flow_test_behav.wcfg
add_wave {{/DATA_Flow_test/CPU_test/MEM_DONNEES/Memoire}} 
run all
current_wave_config {DATA_Flow_test_behav.wcfg}
DATA_Flow_test_behav.wcfg
add_wave {{/DATA_Flow_test/CPU_test/BANC_REGISTRES/registers}} 
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DATA_Flow_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Softwares/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DATA_Flow_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DATA_Flow_test_vhdl.prj"
ECHO est  desativado.
ECHO est  desativado.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/INSA_Toulouse/BE_VHDL/BE_VHDL/BE_VHDL.srcs/sources_1/new/memInstru.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memInstru'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log"
ECHO est  desativado.
ECHO est  desativado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Softwares/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DATA_Flow_test_behav xil_defaultlib.DATA_Flow_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.memInstru [meminstru_default]
Compiling architecture behavioral of entity xil_defaultlib.Flip_Flop_D [flip_flop_d_default]
Compiling architecture behavioral of entity xil_defaultlib.RegistreBank [registrebank_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.memDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.DATA_Flow [data_flow_default]
Compiling architecture behavioral of entity xil_defaultlib.data_flow_test
Built simulation snapshot DATA_Flow_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/BE_Conception_uP_RISC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DATA_Flow_test_behav -key {Behavioral:sim_1:Functional:DATA_Flow_test} -tclbatch {DATA_Flow_test.tcl} -view {D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config D:/INSA_Toulouse/BE_VHDL/BE_Conception_uP_RISC/DATA_Flow_test_behav.wcfg
WARNING: Simulation object /test_ALU/S_A was not found in the design.
WARNING: Simulation object /test_ALU/S_B was not found in the design.
WARNING: Simulation object /test_ALU/S_operation was not found in the design.
WARNING: Simulation object /test_ALU/S_result was not found in the design.
WARNING: Simulation object /test_ALU/S_f_carry_add was not found in the design.
WARNING: Simulation object /test_ALU/S_f_overflow_mul was not found in the design.
WARNING: Simulation object /test_ALU/S_f_negative was not found in the design.
source DATA_Flow_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DATA_Flow_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2629.637 ; gain = 20.457
current_wave_config {DATA_Flow_test_behav.wcfg}
DATA_Flow_test_behav.wcfg
add_wave {{/DATA_Flow_test/CPU_test/BANC_REGISTRES/registers}} 
current_wave_config {DATA_Flow_test_behav.wcfg}
DATA_Flow_test_behav.wcfg
add_wave {{/DATA_Flow_test/CPU_test/MEM_DONNEES/Memoire}} 
run all
The simulator has terminated in an unexpected manner with exit code 1073807364.  Please review the simulation log (xsim.log) for details.
