// Seed: 2375719578
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri1 id_3,
    input tri1 id_4,
    output wor id_5,
    output wire id_6,
    output supply1 id_7,
    input uwire id_8,
    input supply0 id_9,
    input tri id_10,
    output tri id_11,
    output tri0 id_12
);
  assign id_7 = id_9;
  assign id_6 = id_10 - -1'd0;
endmodule
module module_1 #(
    parameter id_0 = 32'd4
) (
    input supply1 _id_0,
    input tri1 id_1,
    output wire id_2
);
  logic [-1 : id_0] id_4;
  ;
  wire id_5;
  wand id_6 = 1 | id_4[-1] == -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_6 = 0;
endmodule
