# Reading C:/Microsemi/Libero_SoC_v12.1/ModelSim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.7c Lib Mapping Utility 2018.10 Oct 15 2018
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.7c Lib Mapping Utility 2018.10 Oct 15 2018
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v12.1/Designer/lib/modelsimpro/precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 16:28:52 on Feb 21,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/hdl/Twiddle_table.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity Twiddle_table
# -- Compiling architecture architecture_Twiddle_table of Twiddle_table
# End time: 16:28:54 on Feb 21,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 16:28:54 on Feb 21,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/hdl/FFT_Package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package FFT_package
# End time: 16:28:54 on Feb 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 16:28:55 on Feb 21,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/stimulus/Twiddle_Table_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Twiddle_Table_tb
# -- Compiling architecture behavioral of Twiddle_Table_tb
# ** Error: C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/stimulus/Twiddle_Table_tb.vhd(115): (vcom-1136) Unknown identifier "init_signal_spy".
# ** Error: C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/stimulus/Twiddle_Table_tb.vhd(116): (vcom-1136) Unknown identifier "init_signal_spy".
# ** Error: C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/stimulus/Twiddle_Table_tb.vhd(117): (vcom-1136) Unknown identifier "init_signal_spy".
# ** Error: C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/stimulus/Twiddle_Table_tb.vhd(118): (vcom-1136) Unknown identifier "init_signal_spy".
# ** Error: C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/stimulus/Twiddle_Table_tb.vhd(119): (vcom-1136) Unknown identifier "init_signal_spy".
# ** Error: C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/stimulus/Twiddle_Table_tb.vhd(120): (vcom-1136) Unknown identifier "init_signal_spy".
# ** Error: C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/stimulus/Twiddle_Table_tb.vhd(131): near "wait": (vcom-1576) expecting ';'.
# ** Error (suppressible): C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/stimulus/Twiddle_Table_tb.vhd(100): (vcom-1272) Length of formal "twiddle_index" is 7; length of actual is 8.
# ** Note: C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/FFT_Core/stimulus/Twiddle_Table_tb.vhd(138): VHDL Compiler exiting
# End time: 16:28:55 on Feb 21,2020, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: C:/Microsemi/Libero_SoC_v12.1/ModelSim/win32acoem/vcom failed.
# Error in macro ./run.do line 15
# C:/Microsemi/Libero_SoC_v12.1/ModelSim/win32acoem/vcom failed.
#     while executing
# "vcom -2008 -explicit  -work presynth "${PROJECT_DIR}/stimulus/Twiddle_Table_tb.vhd""
