#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Jul 25 12:04:52 2024
# Process ID: 4296
# Current directory: C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.runs/synth_1
# Command line: vivado.exe -log SPI.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SPI.tcl
# Log file: C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.runs/synth_1/SPI.vds
# Journal file: C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.runs/synth_1\vivado.jou
# Running On        :DESKTOP-C85PAQU
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency     :2688 MHz
# CPU Physical cores:14
# CPU Logical cores :20
# Host memory       :16782 MB
# Swap memory       :2550 MB
# Total Virtual     :19332 MB
# Available Virtual :7558 MB
#-----------------------------------------------------------
source SPI.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 517.480 ; gain = 201.008
Command: read_checkpoint -auto_incremental -incremental C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/utils_1/imports/synth_1/tb_spi_master.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/utils_1/imports/synth_1/tb_spi_master.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top SPI -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25204
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1370.031 ; gain = 446.871
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SPI' [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI.v:4]
INFO: [Synth 8-6157] synthesizing module 'SPI_Slave' [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI_Slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'fsm_slave' [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI_Modules.v:174]
INFO: [Synth 8-226] default block is never used [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI_Modules.v:209]
INFO: [Synth 8-6155] done synthesizing module 'fsm_slave' (0#1) [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI_Modules.v:174]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI_Modules.v:56]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI_Modules.v:56]
WARNING: [Synth 8-7071] port 'reset' of module 'counter' is unconnected for instance 'cnt_instance' [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI_Slave.v:33]
WARNING: [Synth 8-7023] instance 'cnt_instance' of module 'counter' has 4 connections declared, but only 3 given [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI_Slave.v:33]
INFO: [Synth 8-6157] synthesizing module 'buffer' [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI_Modules.v:100]
INFO: [Synth 8-6155] done synthesizing module 'buffer' (0#1) [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI_Modules.v:100]
INFO: [Synth 8-6157] synthesizing module 'shift_register_pl' [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI_Modules.v:258]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_pl' (0#1) [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI_Modules.v:258]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Slave' (0#1) [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI_Slave.v:1]
INFO: [Synth 8-6157] synthesizing module 'SPI_Master' [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI_Master.v:3]
INFO: [Synth 8-6157] synthesizing module 'freq_divider' [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI_Modules.v:3]
INFO: [Synth 8-6155] done synthesizing module 'freq_divider' (0#1) [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI_Modules.v:3]
INFO: [Synth 8-6157] synthesizing module 'fsm_master' [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI_Modules.v:108]
INFO: [Synth 8-226] default block is never used [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI_Modules.v:140]
INFO: [Synth 8-6155] done synthesizing module 'fsm_master' (0#1) [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI_Modules.v:108]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master' (0#1) [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI_Master.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SPI' (0#1) [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI.v:4]
WARNING: [Synth 8-7129] Port select[2] in module SPI_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port select[1] in module SPI_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port select[0] in module SPI_Master is either unconnected or has no load
WARNING: [Synth 8-7129] Port load_data in module SPI_Slave is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1480.168 ; gain = 557.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1480.168 ; gain = 557.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1480.168 ; gain = 557.008
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1480.168 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Madalina/Desktop/sili/SPI-Protocol/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/Madalina/Desktop/sili/SPI-Protocol/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Madalina/Desktop/sili/SPI-Protocol/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SPI_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SPI_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1572.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1572.316 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1572.316 ; gain = 649.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1572.316 ; gain = 649.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1572.316 ; gain = 649.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/utils_1/imports/synth_1/tb_spi_master.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1572.316 ; gain = 649.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1572.316 ; gain = 649.156
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_slave'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                TRANSFER |                               10 |                               10
                    DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm_slave'
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI_Modules.v:215]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                TRANSFER |                               10 |                               10
                    DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm_master'
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.srcs/sources_1/new/SPI_Modules.v:144]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1572.316 ; gain = 649.156
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port select[2] in module SPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port select[1] in module SPI is either unconnected or has no load
WARNING: [Synth 8-7129] Port select[0] in module SPI is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (master/fsm_master_instance/data_out_reg[7]) is unused and will be removed from module SPI.
WARNING: [Synth 8-3332] Sequential element (master/fsm_master_instance/data_out_reg[6]) is unused and will be removed from module SPI.
WARNING: [Synth 8-3332] Sequential element (master/fsm_master_instance/data_out_reg[5]) is unused and will be removed from module SPI.
WARNING: [Synth 8-3332] Sequential element (master/fsm_master_instance/data_out_reg[4]) is unused and will be removed from module SPI.
WARNING: [Synth 8-3332] Sequential element (master/fsm_master_instance/data_out_reg[3]) is unused and will be removed from module SPI.
WARNING: [Synth 8-3332] Sequential element (master/fsm_master_instance/data_out_reg[2]) is unused and will be removed from module SPI.
WARNING: [Synth 8-3332] Sequential element (master/fsm_master_instance/data_out_reg[1]) is unused and will be removed from module SPI.
WARNING: [Synth 8-3332] Sequential element (master/fsm_master_instance/data_out_reg[0]) is unused and will be removed from module SPI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1572.316 ; gain = 649.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1572.316 ; gain = 649.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1572.316 ; gain = 649.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1572.316 ; gain = 649.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1572.316 ; gain = 649.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1572.316 ; gain = 649.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1572.316 ; gain = 649.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1572.316 ; gain = 649.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1572.316 ; gain = 649.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1572.316 ; gain = 649.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     7|
|3     |LUT1   |     3|
|4     |LUT2   |    13|
|5     |LUT3   |    10|
|6     |LUT4   |    14|
|7     |LUT5   |     2|
|8     |LUT6   |     7|
|9     |FDCE   |     3|
|10    |FDPE   |     1|
|11    |FDRE   |    66|
|12    |LD     |     8|
|13    |IBUF   |    20|
|14    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1572.316 ; gain = 649.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1572.316 ; gain = 557.008
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1572.316 ; gain = 649.156
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1572.316 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1572.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE (inverted pins: G): 8 instances

Synth Design complete | Checksum: 1b486dd9
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 20 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1572.316 ; gain = 1050.254
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1572.316 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.runs/synth_1/SPI.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file SPI_utilization_synth.rpt -pb SPI_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 25 12:05:22 2024...
