** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 14:39:47 on Nov 03,2023
vcom -64 -93 -work xil_defaultlib ../../../../VHDLcomb02.srcs/sources_1/imports/hdl/module.vhd ../../../../VHDLcomb02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 14:39:47 on Nov 03,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 14:42:51 on Nov 03,2023
vcom -64 -93 -work xil_defaultlib ../../../../VHDLcomb02.srcs/sources_1/imports/hdl/module.vhd ../../../../VHDLcomb02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
** Warning: ../../../../VHDLcomb02.srcs/sources_1/imports/hdl/module.vhd(24): (vcom-1272) Length of expected is 33; length of actual is 32.
** Warning: ../../../../VHDLcomb02.srcs/sources_1/imports/hdl/module.vhd(25): (vcom-1272) Length of expected is 33; length of actual is 32.
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 14:42:51 on Nov 03,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 2
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 10:59:23 on Nov 04,2023
vcom -64 -93 -work xil_defaultlib ../../../../VHDLcomb02.srcs/sources_1/imports/hdl/module.vhd ../../../../VHDLcomb02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 10:59:24 on Nov 04,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 11:05:31 on Nov 04,2023
vcom -64 -93 -work xil_defaultlib ../../../../VHDLcomb02.srcs/sources_1/imports/hdl/module.vhd ../../../../VHDLcomb02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 11:05:31 on Nov 04,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 11:19:53 on Nov 04,2023
vcom -64 -93 -work xil_defaultlib ../../../../VHDLcomb02.srcs/sources_1/imports/hdl/module.vhd ../../../../VHDLcomb02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 11:19:53 on Nov 04,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 11:41:06 on Nov 04,2023
vcom -64 -93 -work xil_defaultlib ../../../../VHDLcomb02.srcs/sources_1/imports/hdl/module.vhd ../../../../VHDLcomb02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 11:41:06 on Nov 04,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 11:50:03 on Nov 04,2023
vcom -64 -93 -work xil_defaultlib ../../../../VHDLcomb02.srcs/sources_1/imports/hdl/module.vhd ../../../../VHDLcomb02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 11:50:03 on Nov 04,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 12:10:53 on Nov 04,2023
vcom -64 -93 -work xil_defaultlib ../../../../VHDLcomb02.srcs/sources_1/imports/hdl/module.vhd ../../../../VHDLcomb02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 12:10:54 on Nov 04,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 12:17:29 on Nov 04,2023
vcom -64 -93 -work xil_defaultlib ../../../../VHDLcomb02.srcs/sources_1/imports/hdl/module.vhd ../../../../VHDLcomb02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 12:17:29 on Nov 04,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 12:20:49 on Nov 04,2023
vcom -64 -93 -work xil_defaultlib ../../../../VHDLcomb02.srcs/sources_1/imports/hdl/module.vhd ../../../../VHDLcomb02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 12:20:49 on Nov 04,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 12:22:17 on Nov 04,2023
vcom -64 -93 -work xil_defaultlib ../../../../VHDLcomb02.srcs/sources_1/imports/hdl/module.vhd ../../../../VHDLcomb02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 12:22:17 on Nov 04,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 12:23:56 on Nov 04,2023
vcom -64 -93 -work xil_defaultlib ../../../../VHDLcomb02.srcs/sources_1/imports/hdl/module.vhd ../../../../VHDLcomb02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 12:23:56 on Nov 04,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 13:14:12 on Nov 04,2023
vcom -64 -93 -work xil_defaultlib ../../../../VHDLcomb02.srcs/sources_1/imports/hdl/module.vhd ../../../../VHDLcomb02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 13:14:12 on Nov 04,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 17:59:04 on Nov 06,2023
vcom -64 -93 -work xil_defaultlib ../../../../VHDLcomb02.srcs/sources_1/imports/hdl/module.vhd ../../../../VHDLcomb02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 17:59:04 on Nov 06,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 17:59:34 on Nov 06,2023
vcom -64 -93 -work xil_defaultlib ../../../../VHDLcomb02.srcs/sources_1/imports/hdl/module.vhd ../../../../VHDLcomb02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 17:59:35 on Nov 06,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 18:00:25 on Nov 06,2023
vcom -64 -93 -work xil_defaultlib ../../../../VHDLcomb02.srcs/sources_1/imports/hdl/module.vhd ../../../../VHDLcomb02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 18:00:25 on Nov 06,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 18:02:26 on Nov 06,2023
vcom -64 -93 -work xil_defaultlib ../../../../VHDLcomb02.srcs/sources_1/imports/hdl/module.vhd ../../../../VHDLcomb02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 18:02:26 on Nov 06,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 17:31:35 on Nov 20,2023
vcom -64 -93 -work xil_defaultlib ../../../../VHDLcomb02.srcs/sources_1/imports/hdl/module.vhd ../../../../VHDLcomb02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 17:31:35 on Nov 20,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 17:33:23 on Nov 20,2023
vcom -64 -93 -work xil_defaultlib ../../../../VHDLcomb02.srcs/sources_1/imports/hdl/module.vhd ../../../../VHDLcomb02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 17:33:23 on Nov 20,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 19:25:17 on Nov 20,2023
vcom -64 -93 -work xil_defaultlib ../../../../VHDLcomb02.srcs/sources_1/imports/hdl/module.vhd ../../../../VHDLcomb02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 19:25:17 on Nov 20,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim SE-64 vmap 10.6c Lib Mapping Utility 2017.07 Jul 25 2017
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim SE-64 vcom 10.6c Compiler 2017.07 Jul 25 2017
Start time: 19:26:42 on Nov 20,2023
vcom -64 -93 -work xil_defaultlib ../../../../VHDLcomb02.srcs/sources_1/imports/hdl/module.vhd ../../../../VHDLcomb02.srcs/sim_1/imports/hdl/tb_module.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity module
-- Compiling architecture behave of module
-- Compiling entity TB_MODULE
-- Compiling architecture TESTBENCH of TB_MODULE
End time: 19:26:42 on Nov 20,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
