{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 15 18:45:32 2020 " "Info: Processing started: Sun Mar 15 18:45:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off weikong -c weikong " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off weikong -c weikong" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/5.6微控/weikong.bdf" { { 736 1416 1584 752 "clk" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst14 " "Info: Detected gated clock \"inst14\" as buffer" {  } { { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/5.6微控/weikong.bdf" { { 728 1216 1264 792 "inst14" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74273:inst3\|13 " "Info: Detected ripple clock \"74273:inst3\|13\" as buffer" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "74273:inst3\|13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "shixu:inst\|fstate.s_st3 " "Info: Detected ripple clock \"shixu:inst\|fstate.s_st3\" as buffer" {  } { { "shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/5.6微控/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "shixu:inst\|fstate.s_st3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "shixu:inst\|fstate.st3 " "Info: Detected ripple clock \"shixu:inst\|fstate.st3\" as buffer" {  } { { "shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/5.6微控/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "shixu:inst\|fstate.st3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "shixu:inst\|t2~0 " "Info: Detected gated clock \"shixu:inst\|t2~0\" as buffer" {  } { { "shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/5.6微控/shixu.vhd" 29 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "shixu:inst\|t2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "shixu:inst\|fstate.st2 " "Info: Detected ripple clock \"shixu:inst\|fstate.st2\" as buffer" {  } { { "shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/5.6微控/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "shixu:inst\|fstate.st2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "shixu:inst\|fstate.s_st2 " "Info: Detected ripple clock \"shixu:inst\|fstate.s_st2\" as buffer" {  } { { "shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/5.6微控/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "shixu:inst\|fstate.s_st2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "shixu:inst\|fstate.st1 " "Info: Detected ripple clock \"shixu:inst\|fstate.st1\" as buffer" {  } { { "shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/5.6微控/shixu.vhd" 37 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "shixu:inst\|fstate.st1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register 7474:inst19\|9 register 74273:inst4\|15 29.59 MHz 33.8 ns Internal " "Info: Clock \"clk\" has Internal fmax of 29.59 MHz between source register \"7474:inst19\|9\" and destination register \"74273:inst4\|15\" (period= 33.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.900 ns + Longest register register " "Info: + Longest register to register delay is 10.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:inst19\|9 1 REG LC5_A17 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_A17; Fanout = 32; REG Node = '7474:inst19\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:inst19|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.300 ns) 5.100 ns rom:inst1\|q\[26\]~93 2 COMB LC1_A13 2 " "Info: 2: + IC(2.800 ns) + CELL(2.300 ns) = 5.100 ns; Loc. = LC1_A13; Fanout = 2; COMB Node = 'rom:inst1\|q\[26\]~93'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { 7474:inst19|9 rom:inst1|q[26]~93 } "NODE_NAME" } } { "ROM.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/5.6微控/ROM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 9.100 ns rom:inst1\|q\[15\]~99 3 COMB LC2_A14 1 " "Info: 3: + IC(2.200 ns) + CELL(1.800 ns) = 9.100 ns; Loc. = LC2_A14; Fanout = 1; COMB Node = 'rom:inst1\|q\[15\]~99'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { rom:inst1|q[26]~93 rom:inst1|q[15]~99 } "NODE_NAME" } } { "ROM.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/5.6微控/ROM.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.200 ns) 10.900 ns 74273:inst4\|15 4 REG LC6_A14 1 " "Info: 4: + IC(0.600 ns) + CELL(1.200 ns) = 10.900 ns; Loc. = LC6_A14; Fanout = 1; REG Node = '74273:inst4\|15'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { rom:inst1|q[15]~99 74273:inst4|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.300 ns ( 48.62 % ) " "Info: Total cell delay = 5.300 ns ( 48.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.600 ns ( 51.38 % ) " "Info: Total interconnect delay = 5.600 ns ( 51.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.900 ns" { 7474:inst19|9 rom:inst1|q[26]~93 rom:inst1|q[15]~99 74273:inst4|15 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.900 ns" { 7474:inst19|9 {} rom:inst1|q[26]~93 {} rom:inst1|q[15]~99 {} 74273:inst4|15 {} } { 0.000ns 2.800ns 2.200ns 0.600ns } { 0.000ns 2.300ns 1.800ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.400 ns - Smallest " "Info: - Smallest clock skew is -2.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 11.200 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 11.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_55 8 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 8; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/5.6微控/weikong.bdf" { { 736 1416 1584 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns shixu:inst\|fstate.st1 2 REG LC1_F13 25 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_F13; Fanout = 25; REG Node = 'shixu:inst\|fstate.st1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk shixu:inst|fstate.st1 } "NODE_NAME" } } { "shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(0.000 ns) 11.200 ns 74273:inst4\|15 3 REG LC6_A14 1 " "Info: 3: + IC(4.800 ns) + CELL(0.000 ns) = 11.200 ns; Loc. = LC6_A14; Fanout = 1; REG Node = '74273:inst4\|15'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { shixu:inst|fstate.st1 74273:inst4|15 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 34.82 % ) " "Info: Total cell delay = 3.900 ns ( 34.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.300 ns ( 65.18 % ) " "Info: Total interconnect delay = 7.300 ns ( 65.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "11.200 ns" { clk shixu:inst|fstate.st1 74273:inst4|15 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "11.200 ns" { clk {} clk~out {} shixu:inst|fstate.st1 {} 74273:inst4|15 {} } { 0.000ns 0.000ns 2.500ns 4.800ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 13.600 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 13.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_55 8 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 8; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/5.6微控/weikong.bdf" { { 736 1416 1584 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns shixu:inst\|fstate.s_st2 2 REG LC4_F17 3 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC4_F17; Fanout = 3; REG Node = 'shixu:inst\|fstate.s_st2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk shixu:inst|fstate.s_st2 } "NODE_NAME" } } { "shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 9.300 ns shixu:inst\|t2~0 3 COMB LC6_F17 6 " "Info: 3: + IC(0.600 ns) + CELL(2.300 ns) = 9.300 ns; Loc. = LC6_F17; Fanout = 6; COMB Node = 'shixu:inst\|t2~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { shixu:inst|fstate.s_st2 shixu:inst|t2~0 } "NODE_NAME" } } { "shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/5.6微控/shixu.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(0.000 ns) 13.600 ns 7474:inst19\|9 4 REG LC5_A17 32 " "Info: 4: + IC(4.300 ns) + CELL(0.000 ns) = 13.600 ns; Loc. = LC5_A17; Fanout = 32; REG Node = '7474:inst19\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { shixu:inst|t2~0 7474:inst19|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.200 ns ( 45.59 % ) " "Info: Total cell delay = 6.200 ns ( 45.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.400 ns ( 54.41 % ) " "Info: Total interconnect delay = 7.400 ns ( 54.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.600 ns" { clk shixu:inst|fstate.s_st2 shixu:inst|t2~0 7474:inst19|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.600 ns" { clk {} clk~out {} shixu:inst|fstate.s_st2 {} shixu:inst|t2~0 {} 7474:inst19|9 {} } { 0.000ns 0.000ns 2.500ns 0.600ns 4.300ns } { 0.000ns 2.800ns 1.100ns 2.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "11.200 ns" { clk shixu:inst|fstate.st1 74273:inst4|15 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "11.200 ns" { clk {} clk~out {} shixu:inst|fstate.st1 {} 74273:inst4|15 {} } { 0.000ns 0.000ns 2.500ns 4.800ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.600 ns" { clk shixu:inst|fstate.s_st2 shixu:inst|t2~0 7474:inst19|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.600 ns" { clk {} clk~out {} shixu:inst|fstate.s_st2 {} shixu:inst|t2~0 {} 7474:inst19|9 {} } { 0.000ns 0.000ns 2.500ns 0.600ns 4.300ns } { 0.000ns 2.800ns 1.100ns 2.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 528 320 384 608 "15" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.900 ns" { 7474:inst19|9 rom:inst1|q[26]~93 rom:inst1|q[15]~99 74273:inst4|15 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.900 ns" { 7474:inst19|9 {} rom:inst1|q[26]~93 {} rom:inst1|q[15]~99 {} 74273:inst4|15 {} } { 0.000ns 2.800ns 2.200ns 0.600ns } { 0.000ns 2.300ns 1.800ns 1.200ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "11.200 ns" { clk shixu:inst|fstate.st1 74273:inst4|15 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "11.200 ns" { clk {} clk~out {} shixu:inst|fstate.st1 {} 74273:inst4|15 {} } { 0.000ns 0.000ns 2.500ns 4.800ns } { 0.000ns 2.800ns 1.100ns 0.000ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.600 ns" { clk shixu:inst|fstate.s_st2 shixu:inst|t2~0 7474:inst19|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.600 ns" { clk {} clk~out {} shixu:inst|fstate.s_st2 {} shixu:inst|t2~0 {} 7474:inst19|9 {} } { 0.000ns 0.000ns 2.500ns 0.600ns 4.300ns } { 0.000ns 2.800ns 1.100ns 2.300ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "shixu:inst\|fstate.s_st4 dp clk 9.200 ns register " "Info: tsu for register \"shixu:inst\|fstate.s_st4\" (data pin = \"dp\", clock pin = \"clk\") is 9.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.000 ns + Longest pin register " "Info: + Longest pin to register delay is 12.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns dp 1 PIN PIN_30 8 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_30; Fanout = 8; PIN Node = 'dp'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { dp } "NODE_NAME" } } { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/5.6微控/weikong.bdf" { { 752 1416 1584 768 "dp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.800 ns) 8.100 ns shixu:inst\|Selector6~0 2 COMB LC1_F17 1 " "Info: 2: + IC(2.800 ns) + CELL(1.800 ns) = 8.100 ns; Loc. = LC1_F17; Fanout = 1; COMB Node = 'shixu:inst\|Selector6~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { dp shixu:inst|Selector6~0 } "NODE_NAME" } } { "shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/5.6微控/shixu.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.700 ns) 12.000 ns shixu:inst\|fstate.s_st4 3 REG LC2_F13 6 " "Info: 3: + IC(2.200 ns) + CELL(1.700 ns) = 12.000 ns; Loc. = LC2_F13; Fanout = 6; REG Node = 'shixu:inst\|fstate.s_st4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { shixu:inst|Selector6~0 shixu:inst|fstate.s_st4 } "NODE_NAME" } } { "shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.000 ns ( 58.33 % ) " "Info: Total cell delay = 7.000 ns ( 58.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.000 ns ( 41.67 % ) " "Info: Total interconnect delay = 5.000 ns ( 41.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "12.000 ns" { dp shixu:inst|Selector6~0 shixu:inst|fstate.s_st4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "12.000 ns" { dp {} dp~out {} shixu:inst|Selector6~0 {} shixu:inst|fstate.s_st4 {} } { 0.000ns 0.000ns 2.800ns 2.200ns } { 0.000ns 3.500ns 1.800ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.300 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_55 8 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 8; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/5.6微控/weikong.bdf" { { 736 1416 1584 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns shixu:inst\|fstate.s_st4 2 REG LC2_F13 6 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC2_F13; Fanout = 6; REG Node = 'shixu:inst\|fstate.s_st4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk shixu:inst|fstate.s_st4 } "NODE_NAME" } } { "shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk shixu:inst|fstate.s_st4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} shixu:inst|fstate.s_st4 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "12.000 ns" { dp shixu:inst|Selector6~0 shixu:inst|fstate.s_st4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "12.000 ns" { dp {} dp~out {} shixu:inst|Selector6~0 {} shixu:inst|fstate.s_st4 {} } { 0.000ns 0.000ns 2.800ns 2.200ns } { 0.000ns 3.500ns 1.800ns 1.700ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk shixu:inst|fstate.s_st4 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk {} clk~out {} shixu:inst|fstate.s_st4 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk A2 7474:inst18\|9 22.700 ns register " "Info: tco from clock \"clk\" to destination pin \"A2\" through register \"7474:inst18\|9\" is 22.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 13.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 13.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_55 8 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 8; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/5.6微控/weikong.bdf" { { 736 1416 1584 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns shixu:inst\|fstate.s_st2 2 REG LC4_F17 3 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC4_F17; Fanout = 3; REG Node = 'shixu:inst\|fstate.s_st2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk shixu:inst|fstate.s_st2 } "NODE_NAME" } } { "shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 9.300 ns shixu:inst\|t2~0 3 COMB LC6_F17 6 " "Info: 3: + IC(0.600 ns) + CELL(2.300 ns) = 9.300 ns; Loc. = LC6_F17; Fanout = 6; COMB Node = 'shixu:inst\|t2~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { shixu:inst|fstate.s_st2 shixu:inst|t2~0 } "NODE_NAME" } } { "shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/5.6微控/shixu.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(0.000 ns) 13.500 ns 7474:inst18\|9 4 REG LC7_A19 32 " "Info: 4: + IC(4.200 ns) + CELL(0.000 ns) = 13.500 ns; Loc. = LC7_A19; Fanout = 32; REG Node = '7474:inst18\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.200 ns" { shixu:inst|t2~0 7474:inst18|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.200 ns ( 45.93 % ) " "Info: Total cell delay = 6.200 ns ( 45.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.300 ns ( 54.07 % ) " "Info: Total interconnect delay = 7.300 ns ( 54.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.500 ns" { clk shixu:inst|fstate.s_st2 shixu:inst|t2~0 7474:inst18|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.500 ns" { clk {} clk~out {} shixu:inst|fstate.s_st2 {} shixu:inst|t2~0 {} 7474:inst18|9 {} } { 0.000ns 0.000ns 2.500ns 0.600ns 4.200ns } { 0.000ns 2.800ns 1.100ns 2.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.100 ns + Longest register pin " "Info: + Longest register to pin delay is 8.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:inst18\|9 1 REG LC7_A19 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_A19; Fanout = 32; REG Node = '7474:inst18\|9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:inst18|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(5.100 ns) 8.100 ns A2 2 PIN PIN_23 0 " "Info: 2: + IC(3.000 ns) + CELL(5.100 ns) = 8.100 ns; Loc. = PIN_23; Fanout = 0; PIN Node = 'A2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.100 ns" { 7474:inst18|9 A2 } "NODE_NAME" } } { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/5.6微控/weikong.bdf" { { 80 544 720 96 "A2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.100 ns ( 62.96 % ) " "Info: Total cell delay = 5.100 ns ( 62.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 37.04 % ) " "Info: Total interconnect delay = 3.000 ns ( 37.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.100 ns" { 7474:inst18|9 A2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.100 ns" { 7474:inst18|9 {} A2 {} } { 0.000ns 3.000ns } { 0.000ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "13.500 ns" { clk shixu:inst|fstate.s_st2 shixu:inst|t2~0 7474:inst18|9 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "13.500 ns" { clk {} clk~out {} shixu:inst|fstate.s_st2 {} shixu:inst|t2~0 {} 7474:inst18|9 {} } { 0.000ns 0.000ns 2.500ns 0.600ns 4.200ns } { 0.000ns 2.800ns 1.100ns 2.300ns 0.000ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.100 ns" { 7474:inst18|9 A2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "8.100 ns" { 7474:inst18|9 {} A2 {} } { 0.000ns 3.000ns } { 0.000ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74273:inst13\|13 IR6 clk 13.200 ns register " "Info: th for register \"74273:inst13\|13\" (data pin = \"IR6\", clock pin = \"clk\") is 13.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 18.900 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 18.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk 1 CLK PIN_55 8 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 8; CLK Node = 'clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/5.6微控/weikong.bdf" { { 736 1416 1584 752 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.100 ns) 6.400 ns shixu:inst\|fstate.st1 2 REG LC1_F13 25 " "Info: 2: + IC(2.500 ns) + CELL(1.100 ns) = 6.400 ns; Loc. = LC1_F13; Fanout = 25; REG Node = 'shixu:inst\|fstate.st1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { clk shixu:inst|fstate.st1 } "NODE_NAME" } } { "shixu.vhd" "" { Text "D:/quartus/大二下/计算机系统基础实验/5.6微控/shixu.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(1.100 ns) 12.300 ns 74273:inst3\|13 3 REG LC5_A21 5 " "Info: 3: + IC(4.800 ns) + CELL(1.100 ns) = 12.300 ns; Loc. = LC5_A21; Fanout = 5; REG Node = '74273:inst3\|13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { shixu:inst|fstate.st1 74273:inst3|13 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(2.300 ns) 18.300 ns inst14 4 COMB LC7_F23 3 " "Info: 4: + IC(3.700 ns) + CELL(2.300 ns) = 18.300 ns; Loc. = LC7_F23; Fanout = 3; COMB Node = 'inst14'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { 74273:inst3|13 inst14 } "NODE_NAME" } } { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/5.6微控/weikong.bdf" { { 728 1216 1264 792 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.000 ns) 18.900 ns 74273:inst13\|13 5 REG LC5_F23 1 " "Info: 5: + IC(0.600 ns) + CELL(0.000 ns) = 18.900 ns; Loc. = LC5_F23; Fanout = 1; REG Node = '74273:inst13\|13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { inst14 74273:inst13|13 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.300 ns ( 38.62 % ) " "Info: Total cell delay = 7.300 ns ( 38.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.600 ns ( 61.38 % ) " "Info: Total interconnect delay = 11.600 ns ( 61.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "18.900 ns" { clk shixu:inst|fstate.st1 74273:inst3|13 inst14 74273:inst13|13 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "18.900 ns" { clk {} clk~out {} shixu:inst|fstate.st1 {} 74273:inst3|13 {} inst14 {} 74273:inst13|13 {} } { 0.000ns 0.000ns 2.500ns 4.800ns 3.700ns 0.600ns } { 0.000ns 2.800ns 1.100ns 1.100ns 2.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.300 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns IR6 1 PIN PIN_33 1 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_33; Fanout = 1; PIN Node = 'IR6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR6 } "NODE_NAME" } } { "weikong.bdf" "" { Schematic "D:/quartus/大二下/计算机系统基础实验/5.6微控/weikong.bdf" { { 808 672 840 824 "IR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.200 ns) 7.300 ns 74273:inst13\|13 2 REG LC5_F23 1 " "Info: 2: + IC(2.600 ns) + CELL(1.200 ns) = 7.300 ns; Loc. = LC5_F23; Fanout = 1; REG Node = '74273:inst13\|13'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { IR6 74273:inst13|13 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/quartus/libraries/others/maxplus2/74273.bdf" { { 768 320 384 848 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.700 ns ( 64.38 % ) " "Info: Total cell delay = 4.700 ns ( 64.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.600 ns ( 35.62 % ) " "Info: Total interconnect delay = 2.600 ns ( 35.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { IR6 74273:inst13|13 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.300 ns" { IR6 {} IR6~out {} 74273:inst13|13 {} } { 0.000ns 0.000ns 2.600ns } { 0.000ns 3.500ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "18.900 ns" { clk shixu:inst|fstate.st1 74273:inst3|13 inst14 74273:inst13|13 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "18.900 ns" { clk {} clk~out {} shixu:inst|fstate.st1 {} 74273:inst3|13 {} inst14 {} 74273:inst13|13 {} } { 0.000ns 0.000ns 2.500ns 4.800ns 3.700ns 0.600ns } { 0.000ns 2.800ns 1.100ns 1.100ns 2.300ns 0.000ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { IR6 74273:inst13|13 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.300 ns" { IR6 {} IR6~out {} 74273:inst13|13 {} } { 0.000ns 0.000ns 2.600ns } { 0.000ns 3.500ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 15 18:45:32 2020 " "Info: Processing ended: Sun Mar 15 18:45:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
