Adds support for packed union in SystemVerilog when using Cadence Xcelium.
