// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="operator_float_div11,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=32.570000,HLS_SYN_LAT=1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=62,HLS_SYN_LUT=15292,HLS_VERSION=2018_2}" *)

module operator_float_div11 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r,
        ap_return
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] in_r;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [0:0] p_Repl2_2_reg_679;
wire   [22:0] new_mant_V_fu_241_p1;
wire   [0:0] tmp_1_fu_263_p2;
reg   [0:0] tmp_1_reg_689;
wire   [7:0] p_Repl2_1_fu_295_p3;
reg   [7:0] p_Repl2_1_reg_693;
reg   [1:0] q_chunk_V_0_3_i_i_reg_698;
reg   [1:0] q_chunk_V_0_4_i_i_reg_703;
reg   [3:0] r_V_ret_4_i_i_reg_708;
reg   [1:0] p_Result_16_5_i_i_reg_713;
reg   [1:0] p_Result_16_6_i_i_reg_718;
reg   [1:0] p_Result_16_7_i_i_reg_723;
reg   [1:0] p_Result_16_8_i_i_reg_728;
reg   [1:0] p_Result_16_9_i_i_reg_733;
reg   [1:0] p_Result_16_i_i_8_reg_738;
reg   [1:0] p_Result_16_10_i_i_reg_743;
reg   [1:0] p_Result_16_11_i_i_reg_748;
wire   [1:0] tmp_15_fu_594_p1;
reg   [1:0] tmp_15_reg_753;
wire   [0:0] tmp_16_fu_598_p1;
reg   [0:0] tmp_16_reg_758;
wire    grp_lut_div11_chunk_fu_127_ap_ready;
reg   [1:0] grp_lut_div11_chunk_fu_127_d_V;
reg   [3:0] grp_lut_div11_chunk_fu_127_r_in_V;
wire   [1:0] grp_lut_div11_chunk_fu_127_ap_return_0;
wire   [3:0] grp_lut_div11_chunk_fu_127_ap_return_1;
wire    grp_lut_div11_chunk_fu_134_ap_ready;
reg   [1:0] grp_lut_div11_chunk_fu_134_d_V;
wire   [1:0] grp_lut_div11_chunk_fu_134_ap_return_0;
wire   [3:0] grp_lut_div11_chunk_fu_134_ap_return_1;
wire    grp_lut_div11_chunk_fu_140_ap_ready;
reg   [1:0] grp_lut_div11_chunk_fu_140_d_V;
wire   [1:0] grp_lut_div11_chunk_fu_140_ap_return_0;
wire   [3:0] grp_lut_div11_chunk_fu_140_ap_return_1;
wire    grp_lut_div11_chunk_fu_146_ap_ready;
reg   [1:0] grp_lut_div11_chunk_fu_146_d_V;
wire   [1:0] grp_lut_div11_chunk_fu_146_ap_return_0;
wire   [3:0] grp_lut_div11_chunk_fu_146_ap_return_1;
wire    grp_lut_div11_chunk_fu_152_ap_ready;
reg   [1:0] grp_lut_div11_chunk_fu_152_d_V;
wire   [1:0] grp_lut_div11_chunk_fu_152_ap_return_0;
wire   [3:0] grp_lut_div11_chunk_fu_152_ap_return_1;
wire    call_ret_i_i_9_lut_div11_chunk_fu_158_ap_ready;
wire   [1:0] call_ret_i_i_9_lut_div11_chunk_fu_158_ap_return_0;
wire   [3:0] call_ret_i_i_9_lut_div11_chunk_fu_158_ap_return_1;
wire    call_ret_10_i_i_lut_div11_chunk_fu_164_ap_ready;
wire   [1:0] call_ret_10_i_i_lut_div11_chunk_fu_164_ap_return_0;
wire   [3:0] call_ret_10_i_i_lut_div11_chunk_fu_164_ap_return_1;
wire    call_ret_11_i_i_lut_div11_chunk_fu_170_ap_ready;
wire   [1:0] call_ret_11_i_i_lut_div11_chunk_fu_170_ap_return_0;
wire   [3:0] call_ret_11_i_i_lut_div11_chunk_fu_170_ap_return_1;
wire    call_ret_12_i_i_lut_div11_chunk_fu_176_ap_ready;
wire   [1:0] call_ret_12_i_i_lut_div11_chunk_fu_176_ap_return_0;
wire   [3:0] call_ret_12_i_i_lut_div11_chunk_fu_176_ap_return_1;
wire   [22:0] new_mant_V_1_fu_641_p13;
reg   [22:0] ap_phi_mux_p_Repl2_s_phi_fu_121_p4;
reg   [22:0] p_Repl2_s_reg_118;
wire    ap_CS_fsm_state2;
wire   [31:0] p_Val2_s_fu_219_p1;
wire   [0:0] tmp_fu_249_p2;
wire   [7:0] new_exp_V_fu_231_p4;
wire   [7:0] shift_V_cast_cast_fu_255_p3;
wire   [0:0] tmp_2_fu_269_p2;
wire   [0:0] tmp_8_fu_289_p2;
wire   [7:0] p_new_exp_V_1_fu_281_p3;
wire   [7:0] new_exp_V_1_fu_275_p2;
wire   [6:0] tmp_13_fu_315_p4;
wire   [0:0] tmp_4_fu_303_p2;
wire   [0:0] tmp_5_fu_309_p2;
wire   [0:0] sel_tmp3_demorgan_fu_343_p2;
wire   [0:0] icmp_fu_325_p2;
wire   [0:0] sel_tmp3_fu_349_p2;
wire   [0:0] sel_tmp4_fu_355_p2;
wire   [7:0] shift_V_fu_331_p2;
wire   [7:0] shift_V_1_fu_337_p2;
wire   [7:0] shift_V_2_fu_361_p3;
wire   [0:0] sel_tmp7_fu_377_p2;
wire   [0:0] sel_tmp8_fu_383_p2;
wire   [7:0] shift_V_3_fu_369_p3;
wire   [23:0] xf_V_3_cast_fu_245_p1;
wire   [23:0] tmp_9_fu_397_p3;
wire   [23:0] xf_V_1_fu_405_p3;
wire   [7:0] shift_V_4_fu_389_p3;
wire   [23:0] tmp_3_cast_fu_421_p1;
wire   [31:0] tmp_s_fu_413_p1;
wire   [31:0] tmp_3_fu_417_p1;
wire   [23:0] tmp_7_fu_425_p2;
wire   [31:0] tmp_6_fu_431_p2;
wire   [27:0] tmp_10_fu_437_p1;
wire   [27:0] tmp_14_fu_441_p1;
wire   [27:0] xf_V_2_fu_445_p3;
wire   [27:0] xf_V_fu_453_p2;
wire   [31:0] p_Result_s_fu_667_p4;
reg   [1:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
end

lut_div11_chunk grp_lut_div11_chunk_fu_127(
    .ap_ready(grp_lut_div11_chunk_fu_127_ap_ready),
    .d_V(grp_lut_div11_chunk_fu_127_d_V),
    .r_in_V(grp_lut_div11_chunk_fu_127_r_in_V),
    .ap_return_0(grp_lut_div11_chunk_fu_127_ap_return_0),
    .ap_return_1(grp_lut_div11_chunk_fu_127_ap_return_1)
);

lut_div11_chunk grp_lut_div11_chunk_fu_134(
    .ap_ready(grp_lut_div11_chunk_fu_134_ap_ready),
    .d_V(grp_lut_div11_chunk_fu_134_d_V),
    .r_in_V(grp_lut_div11_chunk_fu_127_ap_return_1),
    .ap_return_0(grp_lut_div11_chunk_fu_134_ap_return_0),
    .ap_return_1(grp_lut_div11_chunk_fu_134_ap_return_1)
);

lut_div11_chunk grp_lut_div11_chunk_fu_140(
    .ap_ready(grp_lut_div11_chunk_fu_140_ap_ready),
    .d_V(grp_lut_div11_chunk_fu_140_d_V),
    .r_in_V(grp_lut_div11_chunk_fu_134_ap_return_1),
    .ap_return_0(grp_lut_div11_chunk_fu_140_ap_return_0),
    .ap_return_1(grp_lut_div11_chunk_fu_140_ap_return_1)
);

lut_div11_chunk grp_lut_div11_chunk_fu_146(
    .ap_ready(grp_lut_div11_chunk_fu_146_ap_ready),
    .d_V(grp_lut_div11_chunk_fu_146_d_V),
    .r_in_V(grp_lut_div11_chunk_fu_140_ap_return_1),
    .ap_return_0(grp_lut_div11_chunk_fu_146_ap_return_0),
    .ap_return_1(grp_lut_div11_chunk_fu_146_ap_return_1)
);

lut_div11_chunk grp_lut_div11_chunk_fu_152(
    .ap_ready(grp_lut_div11_chunk_fu_152_ap_ready),
    .d_V(grp_lut_div11_chunk_fu_152_d_V),
    .r_in_V(grp_lut_div11_chunk_fu_146_ap_return_1),
    .ap_return_0(grp_lut_div11_chunk_fu_152_ap_return_0),
    .ap_return_1(grp_lut_div11_chunk_fu_152_ap_return_1)
);

lut_div11_chunk call_ret_i_i_9_lut_div11_chunk_fu_158(
    .ap_ready(call_ret_i_i_9_lut_div11_chunk_fu_158_ap_ready),
    .d_V(p_Result_16_i_i_8_reg_738),
    .r_in_V(grp_lut_div11_chunk_fu_152_ap_return_1),
    .ap_return_0(call_ret_i_i_9_lut_div11_chunk_fu_158_ap_return_0),
    .ap_return_1(call_ret_i_i_9_lut_div11_chunk_fu_158_ap_return_1)
);

lut_div11_chunk call_ret_10_i_i_lut_div11_chunk_fu_164(
    .ap_ready(call_ret_10_i_i_lut_div11_chunk_fu_164_ap_ready),
    .d_V(p_Result_16_10_i_i_reg_743),
    .r_in_V(call_ret_i_i_9_lut_div11_chunk_fu_158_ap_return_1),
    .ap_return_0(call_ret_10_i_i_lut_div11_chunk_fu_164_ap_return_0),
    .ap_return_1(call_ret_10_i_i_lut_div11_chunk_fu_164_ap_return_1)
);

lut_div11_chunk call_ret_11_i_i_lut_div11_chunk_fu_170(
    .ap_ready(call_ret_11_i_i_lut_div11_chunk_fu_170_ap_ready),
    .d_V(p_Result_16_11_i_i_reg_748),
    .r_in_V(call_ret_10_i_i_lut_div11_chunk_fu_164_ap_return_1),
    .ap_return_0(call_ret_11_i_i_lut_div11_chunk_fu_170_ap_return_0),
    .ap_return_1(call_ret_11_i_i_lut_div11_chunk_fu_170_ap_return_1)
);

lut_div11_chunk call_ret_12_i_i_lut_div11_chunk_fu_176(
    .ap_ready(call_ret_12_i_i_lut_div11_chunk_fu_176_ap_ready),
    .d_V(tmp_15_reg_753),
    .r_in_V(call_ret_11_i_i_lut_div11_chunk_fu_170_ap_return_1),
    .ap_return_0(call_ret_12_i_i_lut_div11_chunk_fu_176_ap_return_0),
    .ap_return_1(call_ret_12_i_i_lut_div11_chunk_fu_176_ap_return_1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (tmp_1_fu_263_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Repl2_s_reg_118 <= new_mant_V_fu_241_p1;
    end else if (((tmp_1_reg_689 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Repl2_s_reg_118 <= new_mant_V_1_fu_641_p13;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Repl2_1_reg_693 <= p_Repl2_1_fu_295_p3;
        p_Repl2_2_reg_679 <= p_Val2_s_fu_219_p1[32'd31];
        tmp_1_reg_689 <= tmp_1_fu_263_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (tmp_1_fu_263_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Result_16_10_i_i_reg_743 <= {{xf_V_fu_453_p2[5:4]}};
        p_Result_16_11_i_i_reg_748 <= {{xf_V_fu_453_p2[3:2]}};
        p_Result_16_5_i_i_reg_713 <= {{xf_V_fu_453_p2[17:16]}};
        p_Result_16_6_i_i_reg_718 <= {{xf_V_fu_453_p2[15:14]}};
        p_Result_16_7_i_i_reg_723 <= {{xf_V_fu_453_p2[13:12]}};
        p_Result_16_8_i_i_reg_728 <= {{xf_V_fu_453_p2[11:10]}};
        p_Result_16_9_i_i_reg_733 <= {{xf_V_fu_453_p2[9:8]}};
        p_Result_16_i_i_8_reg_738 <= {{xf_V_fu_453_p2[7:6]}};
        q_chunk_V_0_3_i_i_reg_698 <= grp_lut_div11_chunk_fu_146_ap_return_0;
        q_chunk_V_0_4_i_i_reg_703 <= grp_lut_div11_chunk_fu_152_ap_return_0;
        r_V_ret_4_i_i_reg_708 <= grp_lut_div11_chunk_fu_152_ap_return_1;
        tmp_15_reg_753 <= tmp_15_fu_594_p1;
        tmp_16_reg_758 <= tmp_16_fu_598_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_689 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_phi_mux_p_Repl2_s_phi_fu_121_p4 = new_mant_V_1_fu_641_p13;
    end else begin
        ap_phi_mux_p_Repl2_s_phi_fu_121_p4 = p_Repl2_s_reg_118;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_689 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div11_chunk_fu_127_d_V = p_Result_16_5_i_i_reg_713;
    end else if (((tmp_1_fu_263_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div11_chunk_fu_127_d_V = {{xf_V_fu_453_p2[27:26]}};
    end else begin
        grp_lut_div11_chunk_fu_127_d_V = 'bx;
    end
end

always @ (*) begin
    if (((tmp_1_reg_689 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div11_chunk_fu_127_r_in_V = r_V_ret_4_i_i_reg_708;
    end else if (((tmp_1_fu_263_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div11_chunk_fu_127_r_in_V = 4'd0;
    end else begin
        grp_lut_div11_chunk_fu_127_r_in_V = 'bx;
    end
end

always @ (*) begin
    if (((tmp_1_reg_689 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div11_chunk_fu_134_d_V = p_Result_16_6_i_i_reg_718;
    end else if (((tmp_1_fu_263_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div11_chunk_fu_134_d_V = {{xf_V_fu_453_p2[25:24]}};
    end else begin
        grp_lut_div11_chunk_fu_134_d_V = 'bx;
    end
end

always @ (*) begin
    if (((tmp_1_reg_689 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div11_chunk_fu_140_d_V = p_Result_16_7_i_i_reg_723;
    end else if (((tmp_1_fu_263_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div11_chunk_fu_140_d_V = {{xf_V_fu_453_p2[23:22]}};
    end else begin
        grp_lut_div11_chunk_fu_140_d_V = 'bx;
    end
end

always @ (*) begin
    if (((tmp_1_reg_689 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div11_chunk_fu_146_d_V = p_Result_16_8_i_i_reg_728;
    end else if (((tmp_1_fu_263_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div11_chunk_fu_146_d_V = {{xf_V_fu_453_p2[21:20]}};
    end else begin
        grp_lut_div11_chunk_fu_146_d_V = 'bx;
    end
end

always @ (*) begin
    if (((tmp_1_reg_689 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div11_chunk_fu_152_d_V = p_Result_16_9_i_i_reg_733;
    end else if (((tmp_1_fu_263_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div11_chunk_fu_152_d_V = {{xf_V_fu_453_p2[19:18]}};
    end else begin
        grp_lut_div11_chunk_fu_152_d_V = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_return = p_Result_s_fu_667_p4;

assign icmp_fu_325_p2 = ((tmp_13_fu_315_p4 == 7'd0) ? 1'b1 : 1'b0);

assign new_exp_V_1_fu_275_p2 = (new_exp_V_fu_231_p4 - shift_V_cast_cast_fu_255_p3);

assign new_exp_V_fu_231_p4 = {{p_Val2_s_fu_219_p1[30:23]}};

assign new_mant_V_1_fu_641_p13 = {{{{{{{{{{{{tmp_16_reg_758}, {q_chunk_V_0_3_i_i_reg_698}}, {q_chunk_V_0_4_i_i_reg_703}}, {grp_lut_div11_chunk_fu_127_ap_return_0}}, {grp_lut_div11_chunk_fu_134_ap_return_0}}, {grp_lut_div11_chunk_fu_140_ap_return_0}}, {grp_lut_div11_chunk_fu_146_ap_return_0}}, {grp_lut_div11_chunk_fu_152_ap_return_0}}, {call_ret_i_i_9_lut_div11_chunk_fu_158_ap_return_0}}, {call_ret_10_i_i_lut_div11_chunk_fu_164_ap_return_0}}, {call_ret_11_i_i_lut_div11_chunk_fu_170_ap_return_0}}, {call_ret_12_i_i_lut_div11_chunk_fu_176_ap_return_0}};

assign new_mant_V_fu_241_p1 = p_Val2_s_fu_219_p1[22:0];

assign p_Repl2_1_fu_295_p3 = ((tmp_8_fu_289_p2[0:0] === 1'b1) ? p_new_exp_V_1_fu_281_p3 : new_exp_V_1_fu_275_p2);

assign p_Result_s_fu_667_p4 = {{{p_Repl2_2_reg_679}, {p_Repl2_1_reg_693}}, {ap_phi_mux_p_Repl2_s_phi_fu_121_p4}};

assign p_Val2_s_fu_219_p1 = in_r;

assign p_new_exp_V_1_fu_281_p3 = ((tmp_1_fu_263_p2[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign sel_tmp3_demorgan_fu_343_p2 = (tmp_5_fu_309_p2 | tmp_4_fu_303_p2);

assign sel_tmp3_fu_349_p2 = (sel_tmp3_demorgan_fu_343_p2 ^ 1'd1);

assign sel_tmp4_fu_355_p2 = (sel_tmp3_fu_349_p2 & icmp_fu_325_p2);

assign sel_tmp7_fu_377_p2 = (tmp_4_fu_303_p2 ^ 1'd1);

assign sel_tmp8_fu_383_p2 = (tmp_5_fu_309_p2 & sel_tmp7_fu_377_p2);

assign shift_V_1_fu_337_p2 = ($signed(8'd255) + $signed(new_exp_V_fu_231_p4));

assign shift_V_2_fu_361_p3 = ((sel_tmp4_fu_355_p2[0:0] === 1'b1) ? shift_V_fu_331_p2 : shift_V_1_fu_337_p2);

assign shift_V_3_fu_369_p3 = ((tmp_4_fu_303_p2[0:0] === 1'b1) ? 8'd0 : shift_V_2_fu_361_p3);

assign shift_V_4_fu_389_p3 = ((sel_tmp8_fu_383_p2[0:0] === 1'b1) ? shift_V_cast_cast_fu_255_p3 : shift_V_3_fu_369_p3);

assign shift_V_cast_cast_fu_255_p3 = ((tmp_fu_249_p2[0:0] === 1'b1) ? 8'd4 : 8'd3);

assign shift_V_fu_331_p2 = (8'd1 - new_exp_V_fu_231_p4);

assign tmp_10_fu_437_p1 = tmp_7_fu_425_p2;

assign tmp_13_fu_315_p4 = {{p_Val2_s_fu_219_p1[30:24]}};

assign tmp_14_fu_441_p1 = tmp_6_fu_431_p2[27:0];

assign tmp_15_fu_594_p1 = xf_V_fu_453_p2[1:0];

assign tmp_16_fu_598_p1 = grp_lut_div11_chunk_fu_140_ap_return_0[0:0];

assign tmp_1_fu_263_p2 = ((new_exp_V_fu_231_p4 == 8'd255) ? 1'b1 : 1'b0);

assign tmp_2_fu_269_p2 = ((shift_V_cast_cast_fu_255_p3 > new_exp_V_fu_231_p4) ? 1'b1 : 1'b0);

assign tmp_3_cast_fu_421_p1 = shift_V_4_fu_389_p3;

assign tmp_3_fu_417_p1 = shift_V_4_fu_389_p3;

assign tmp_4_fu_303_p2 = ((new_exp_V_fu_231_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_5_fu_309_p2 = ((shift_V_cast_cast_fu_255_p3 < new_exp_V_fu_231_p4) ? 1'b1 : 1'b0);

assign tmp_6_fu_431_p2 = tmp_s_fu_413_p1 << tmp_3_fu_417_p1;

assign tmp_7_fu_425_p2 = xf_V_1_fu_405_p3 >> tmp_3_cast_fu_421_p1;

assign tmp_8_fu_289_p2 = (tmp_2_fu_269_p2 | tmp_1_fu_263_p2);

assign tmp_9_fu_397_p3 = {{1'd1}, {new_mant_V_fu_241_p1}};

assign tmp_fu_249_p2 = ((new_mant_V_fu_241_p1 < 23'd3145728) ? 1'b1 : 1'b0);

assign tmp_s_fu_413_p1 = xf_V_1_fu_405_p3;

assign xf_V_1_fu_405_p3 = ((tmp_4_fu_303_p2[0:0] === 1'b1) ? xf_V_3_cast_fu_245_p1 : tmp_9_fu_397_p3);

assign xf_V_2_fu_445_p3 = ((icmp_fu_325_p2[0:0] === 1'b1) ? tmp_10_fu_437_p1 : tmp_14_fu_441_p1);

assign xf_V_3_cast_fu_245_p1 = new_mant_V_fu_241_p1;

assign xf_V_fu_453_p2 = (28'd5 + xf_V_2_fu_445_p3);

endmodule //operator_float_div11
