-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 12.0 Build 178 05/31/2012 SJ Full Version"

-- DATE "09/03/2014 23:38:41"

-- 
-- Device: Altera EP2C70F896I8 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Mips IS
    PORT (
	Clk : IN std_logic;
	PC_Plus_4_IF : OUT std_logic_vector(31 DOWNTO 0);
	Instruction_IF : OUT std_logic_vector(31 DOWNTO 0);
	Next_PC_IF : OUT std_logic_vector(31 DOWNTO 0);
	Instruction_ID : OUT std_logic_vector(31 DOWNTO 0);
	Read_Address_1_ID : OUT std_logic_vector(4 DOWNTO 0);
	Read_Address_2_ID : OUT std_logic_vector(4 DOWNTO 0);
	Read_Data_1_ID : OUT std_logic_vector(31 DOWNTO 0);
	Read_Data_2_ID : OUT std_logic_vector(31 DOWNTO 0);
	RegDst_ID : OUT std_logic;
	ALUOp_ID : OUT std_logic_vector(1 DOWNTO 0);
	ALUSrc_ID : OUT std_logic;
	Branch_ID : OUT std_logic;
	MemRead_ID : OUT std_logic;
	MemWrite_ID : OUT std_logic;
	RegWrite_ID : OUT std_logic;
	MemtoReg_ID : OUT std_logic;
	Sign_Extend_Instruction_ID : OUT std_logic_vector(31 DOWNTO 0);
	Instruction_EX : OUT std_logic_vector(31 DOWNTO 0);
	ALU_Data_2_EX : OUT std_logic_vector(31 DOWNTO 0);
	ALU_Control_EX : OUT std_logic_vector(3 DOWNTO 0);
	ALU_Result_EX : OUT std_logic_vector(31 DOWNTO 0);
	Branch_Dest_EX : OUT std_logic_vector(31 DOWNTO 0);
	Write_Register_EX : OUT std_logic_vector(4 DOWNTO 0);
	Zero_EX : OUT std_logic;
	ALU_Result_MEM : OUT std_logic_vector(31 DOWNTO 0);
	Write_Data_MEM : OUT std_logic_vector(31 DOWNTO 0);
	Read_Data_MEM : OUT std_logic_vector(31 DOWNTO 0);
	PCSrc_MEM : OUT std_logic;
	Read_Data_WB : OUT std_logic_vector(31 DOWNTO 0);
	ALU_Result_WB : OUT std_logic_vector(31 DOWNTO 0);
	Write_Data_WB : OUT std_logic_vector(31 DOWNTO 0)
	);
END Mips;

-- Design Ports Information
-- PC_Plus_4_IF[0]	=>  Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[1]	=>  Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[2]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[3]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[4]	=>  Location: PIN_F27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[5]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[6]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[7]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[8]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[9]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[10]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[11]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[12]	=>  Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[13]	=>  Location: PIN_D29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[14]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[15]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[16]	=>  Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[17]	=>  Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[18]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[19]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[20]	=>  Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[21]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[22]	=>  Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[23]	=>  Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[24]	=>  Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[25]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[26]	=>  Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[27]	=>  Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[28]	=>  Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[29]	=>  Location: PIN_F28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[30]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC_Plus_4_IF[31]	=>  Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[0]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[1]	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[2]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[3]	=>  Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[4]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[5]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[6]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[7]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[8]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[9]	=>  Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[10]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[11]	=>  Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[12]	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[13]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[14]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[15]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[16]	=>  Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[17]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[18]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[19]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[20]	=>  Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[21]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[22]	=>  Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[23]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[24]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[25]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[26]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[27]	=>  Location: PIN_AH1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[28]	=>  Location: PIN_AF1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[29]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[30]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_IF[31]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[0]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[1]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[2]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[3]	=>  Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[4]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[5]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[6]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[7]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[8]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[9]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[10]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[11]	=>  Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[12]	=>  Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[13]	=>  Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[14]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[15]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[16]	=>  Location: PIN_E27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[17]	=>  Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[18]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[19]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[20]	=>  Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[21]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[22]	=>  Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[23]	=>  Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[24]	=>  Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[25]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[26]	=>  Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[27]	=>  Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[28]	=>  Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[29]	=>  Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[30]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Next_PC_IF[31]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[0]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[1]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[2]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[3]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[4]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[5]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[6]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[7]	=>  Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[8]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[9]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[10]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[11]	=>  Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[12]	=>  Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[13]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[14]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[15]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[16]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[17]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[18]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[19]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[20]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[21]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[22]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[23]	=>  Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[24]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[25]	=>  Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[26]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[27]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[28]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[29]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[30]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_ID[31]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Address_1_ID[0]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Address_1_ID[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Address_1_ID[2]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Address_1_ID[3]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Address_1_ID[4]	=>  Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Address_2_ID[0]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Address_2_ID[1]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Address_2_ID[2]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Address_2_ID[3]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Address_2_ID[4]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[0]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[1]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[2]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[3]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[4]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[5]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[6]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[7]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[8]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[9]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[10]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[11]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[12]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[13]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[14]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[15]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[16]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[17]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[18]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[19]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[20]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[21]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[22]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[23]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[24]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[25]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[26]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[27]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[28]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[29]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[30]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_1_ID[31]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[0]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[1]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[2]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[3]	=>  Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[5]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[6]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[7]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[8]	=>  Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[9]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[10]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[11]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[12]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[13]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[14]	=>  Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[15]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[16]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[17]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[18]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[19]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[20]	=>  Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[21]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[22]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[23]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[24]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[25]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[26]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[27]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[28]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[29]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[30]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_2_ID[31]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RegDst_ID	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUOp_ID[0]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUOp_ID[1]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUSrc_ID	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_ID	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemRead_ID	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemWrite_ID	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RegWrite_ID	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemtoReg_ID	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[0]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[1]	=>  Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[2]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[3]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[4]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[5]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[6]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[7]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[8]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[9]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[10]	=>  Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[11]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[12]	=>  Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[13]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[14]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[15]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[16]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[17]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[18]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[19]	=>  Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[20]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[21]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[22]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[23]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[24]	=>  Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[25]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[26]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[27]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[28]	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[29]	=>  Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[30]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Sign_Extend_Instruction_ID[31]	=>  Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[0]	=>  Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[1]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[2]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[3]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[4]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[6]	=>  Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[7]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[8]	=>  Location: PIN_AK5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[9]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[10]	=>  Location: PIN_AJ3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[11]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[12]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[13]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[14]	=>  Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[15]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[16]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[17]	=>  Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[18]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[19]	=>  Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[20]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[21]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[22]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[23]	=>  Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[24]	=>  Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[25]	=>  Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[26]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[27]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[28]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[29]	=>  Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[30]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction_EX[31]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[0]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[1]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[2]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[3]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[6]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[7]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[8]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[9]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[10]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[11]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[12]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[13]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[14]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[15]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[16]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[17]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[18]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[19]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[20]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[21]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[22]	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[23]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[24]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[25]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[26]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[27]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[28]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[29]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[30]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Data_2_EX[31]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Control_EX[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Control_EX[1]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Control_EX[2]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Control_EX[3]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[0]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[1]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[2]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[3]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[4]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[6]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[7]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[8]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[9]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[10]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[11]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[12]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[13]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[14]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[15]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[16]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[17]	=>  Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[18]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[19]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[20]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[21]	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[22]	=>  Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[23]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[24]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[25]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[26]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[27]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[28]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[29]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[30]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_EX[31]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[0]	=>  Location: PIN_C28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[1]	=>  Location: PIN_B29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[2]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[3]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[4]	=>  Location: PIN_E28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[5]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[6]	=>  Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[7]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[8]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[9]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[10]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[11]	=>  Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[12]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[13]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[14]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[15]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[16]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[17]	=>  Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[18]	=>  Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[19]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[20]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[21]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[22]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[23]	=>  Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[24]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[25]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[26]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[27]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[28]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[29]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[30]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Branch_Dest_EX[31]	=>  Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Register_EX[0]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Register_EX[1]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Register_EX[2]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Register_EX[3]	=>  Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Register_EX[4]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Zero_EX	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[0]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[1]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[2]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[3]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[4]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[5]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[6]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[7]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[8]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[9]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[10]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[11]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[12]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[13]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[14]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[15]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[16]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[17]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[18]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[19]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[20]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[21]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[22]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[23]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[24]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[25]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[26]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[27]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[28]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[29]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[30]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_MEM[31]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[0]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[1]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[2]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[3]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[4]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[5]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[6]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[7]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[8]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[9]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[10]	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[11]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[12]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[13]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[14]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[15]	=>  Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[16]	=>  Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[17]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[18]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[19]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[20]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[21]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[22]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[23]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[24]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[25]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[26]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[27]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[28]	=>  Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[29]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[30]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_MEM[31]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[0]	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[1]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[2]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[3]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[4]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[5]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[6]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[7]	=>  Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[8]	=>  Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[9]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[10]	=>  Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[11]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[12]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[13]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[14]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[15]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[16]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[17]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[18]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[19]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[20]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[21]	=>  Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[22]	=>  Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[23]	=>  Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[24]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[25]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[26]	=>  Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[27]	=>  Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[28]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[29]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[30]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_MEM[31]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PCSrc_MEM	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[0]	=>  Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[1]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[2]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[3]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[4]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[5]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[6]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[7]	=>  Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[8]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[9]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[10]	=>  Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[11]	=>  Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[12]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[13]	=>  Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[14]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[15]	=>  Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[16]	=>  Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[17]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[18]	=>  Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[19]	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[20]	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[21]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[22]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[23]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[24]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[25]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[26]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[27]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[28]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[29]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[30]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Read_Data_WB[31]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[0]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[2]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[3]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[4]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[5]	=>  Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[6]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[7]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[8]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[9]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[10]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[11]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[12]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[13]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[14]	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[15]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[16]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[18]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[19]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[20]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[21]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[22]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[23]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[24]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[25]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[26]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[27]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[28]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[29]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[30]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALU_Result_WB[31]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[0]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[1]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[2]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[3]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[4]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[5]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[7]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[8]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[9]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[10]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[11]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[12]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[13]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[14]	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[15]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[16]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[17]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[18]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[19]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[20]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[21]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[22]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[23]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[24]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[25]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[26]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[27]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[28]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[29]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[30]	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Write_Data_WB[31]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Clk	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF Mips IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_Clk : std_logic;
SIGNAL ww_PC_Plus_4_IF : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Instruction_IF : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Next_PC_IF : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Instruction_ID : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Read_Address_1_ID : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_Read_Address_2_ID : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_Read_Data_1_ID : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Read_Data_2_ID : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_RegDst_ID : std_logic;
SIGNAL ww_ALUOp_ID : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ALUSrc_ID : std_logic;
SIGNAL ww_Branch_ID : std_logic;
SIGNAL ww_MemRead_ID : std_logic;
SIGNAL ww_MemWrite_ID : std_logic;
SIGNAL ww_RegWrite_ID : std_logic;
SIGNAL ww_MemtoReg_ID : std_logic;
SIGNAL ww_Sign_Extend_Instruction_ID : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Instruction_EX : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ALU_Data_2_EX : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ALU_Control_EX : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_ALU_Result_EX : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Branch_Dest_EX : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Write_Register_EX : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_Zero_EX : std_logic;
SIGNAL ww_ALU_Result_MEM : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Write_Data_MEM : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Read_Data_MEM : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_PCSrc_MEM : std_logic;
SIGNAL ww_Read_Data_WB : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ALU_Result_WB : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Write_Data_WB : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MEM_Data_Memory|always0~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \EX_ALU|Add0~7_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~82_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~4_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~11_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~1_combout\ : std_logic;
SIGNAL \EX_ALU_Control|ALU_Control_EX[2]~6_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~6_combout\ : std_logic;
SIGNAL \EX_ALU|Mux28~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~18_combout\ : std_logic;
SIGNAL \EX_ALU|Mux22~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~30_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~39_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~42_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~45_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~48_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~51_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~54_combout\ : std_logic;
SIGNAL \EX_ALU|Mux13~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~60_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~63_combout\ : std_logic;
SIGNAL \EX_ALU|Mux10~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~66_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~72_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~75_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~81_combout\ : std_logic;
SIGNAL \EX_ALU|Mux4~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux1~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~93_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~1_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~2_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~10_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~3_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~combout\ : std_logic;
SIGNAL \MEM_Data_Memory|always1~0_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~feeder_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_1_EX[29]~feeder_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0_bypass[39]~feeder_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0_bypass[57]~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0_bypass[0]~feeder_combout\ : std_logic;
SIGNAL \Clk~combout\ : std_logic;
SIGNAL \Clk~clkctrl_outclk\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[2]~0_combout\ : std_logic;
SIGNAL \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[2]~61_combout\ : std_logic;
SIGNAL \IF_PC_Reg|PC_IF[2]~feeder_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[2]~1\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[3]~3\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[4]~4_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[4]~63_combout\ : std_logic;
SIGNAL \IF_PC_Reg|PC_IF[4]~feeder_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~13_combout\ : std_logic;
SIGNAL \IF_ID_Pipeline_Stage|Instruction_ID[22]~feeder_combout\ : std_logic;
SIGNAL \ID_Control|Decoder0~1_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|Branch_MEM~feeder_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|Branch_MEM~regout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[3]~2_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[3]~62_combout\ : std_logic;
SIGNAL \IF_PC_Reg|PC_IF[3]~feeder_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~14_combout\ : std_logic;
SIGNAL \ID_Control|Decoder0~0_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~2_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[4]~5\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[5]~6_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[5]~64_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[5]~7\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[6]~8_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[6]~65_combout\ : std_logic;
SIGNAL \IF_PC_Reg|PC_IF[6]~feeder_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[6]~9\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[7]~11\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[8]~12_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|PC_Plus_4_EX[8]~feeder_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~6_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]~feeder_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~0_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~5_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX[16]~feeder_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[3]~1\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[4]~3\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[5]~5\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[6]~7\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[7]~9\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[8]~10_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[8]~67_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[8]~13\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[9]~14_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]~feeder_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[8]~11\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[9]~12_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[9]~68_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[9]~15\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[10]~16_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[10]~69_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~1_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~3_combout\ : std_logic;
SIGNAL \EX_ALU_Control|WideOr0~0_combout\ : std_logic;
SIGNAL \EX_ALU_Control|ALU_Control_EX[0]~0_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder_combout\ : std_logic;
SIGNAL \ID_Control|Decoder0~2_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|MemRead_EX~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|MemRead_EX~regout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|MemRead_MEM~feeder_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|MemRead_MEM~regout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|MemtoReg_WB~feeder_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~10_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|Write_Register_MEM[3]~feeder_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|Write_Register_WB[3]~feeder_combout\ : std_logic;
SIGNAL \ID_Registers|register~0_combout\ : std_logic;
SIGNAL \EX_Dest_Mux|Write_Register_EX[0]~0_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|Write_Register_MEM[0]~feeder_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder_combout\ : std_logic;
SIGNAL \EX_Dest_Mux|Write_Register_EX[2]~2_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~7_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~8_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~9_combout\ : std_logic;
SIGNAL \EX_Dest_Mux|Write_Register_EX[1]~1_combout\ : std_logic;
SIGNAL \ID_Registers|always2~0_combout\ : std_logic;
SIGNAL \ID_Control|Decoder0~4_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|RegWrite_EX~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|RegWrite_EX~regout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|RegWrite_MEM~feeder_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|RegWrite_MEM~regout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|RegWrite_WB~feeder_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|RegWrite_WB~regout\ : std_logic;
SIGNAL \ID_Registers|always2~1_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0_bypass[0]~feeder_combout\ : std_logic;
SIGNAL \IF_Instruction_Memory|memory~12_combout\ : std_logic;
SIGNAL \ID_Registers|register~1_combout\ : std_logic;
SIGNAL \ID_Registers|register~2_combout\ : std_logic;
SIGNAL \ID_Registers|register~combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \EX_ALU_Control|ALU_Control_EX[1]~1_combout\ : std_logic;
SIGNAL \EX_ALU_Control|ALU_Control_EX[1]~2_combout\ : std_logic;
SIGNAL \ID_Control|Decoder0~3_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|MemWrite_EX~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|MemWrite_EX~regout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|MemWrite_MEM~regout\ : std_logic;
SIGNAL \MEM_Data_Memory|always0~0_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|always0~0clkctrl_outclk\ : std_logic;
SIGNAL \EX_ALU_Control|ALU_Control_EX[2]~5_combout\ : std_logic;
SIGNAL \ID_Control|ALUSrc_ID~0_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ : std_logic;
SIGNAL \ID_Registers|register~35_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \ID_Registers|register~69\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0_bypass[35]~feeder_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~21_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~25_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0_bypass[49]~feeder_combout\ : std_logic;
SIGNAL \ID_Registers|register~28_combout\ : std_logic;
SIGNAL \EX_ALU|Mux6~0_combout\ : std_logic;
SIGNAL \EX_ALU_Control|ALU_Control_EX[2]~3_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~33_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0_bypass[63]~feeder_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~84_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~36_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \ID_Registers|register~34_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \ID_Registers|register~67_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[31]~feeder_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\ : std_logic;
SIGNAL \EX_ALU|Mux0~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~96_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \ID_Registers|register~65_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~90_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0_bypass[67]~feeder_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \ID_Registers|register~64_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~87_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~86\ : std_logic;
SIGNAL \EX_ALU|Add0~89\ : std_logic;
SIGNAL \EX_ALU|Add0~92\ : std_logic;
SIGNAL \EX_ALU|Add0~95\ : std_logic;
SIGNAL \EX_ALU|Add0~97_combout\ : std_logic;
SIGNAL \EX_ALU|Mux0~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~38_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \ID_Registers|register~33_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_1_EX[30]~feeder_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~94_combout\ : std_logic;
SIGNAL \EX_ALU|Mux1~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \ID_Registers|register~31_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_1_EX[28]~feeder_combout\ : std_logic;
SIGNAL \EX_ALU|Mux3~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~88_combout\ : std_logic;
SIGNAL \EX_ALU|Mux3~1_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \ID_Registers|register~26_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~69_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \ID_Registers|register~22_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \ID_Registers|register~17_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~36_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~33_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \ID_Registers|register~44_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~27_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \ID_Registers|register~43_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~24_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \ID_Registers|register~40_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~15_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \ID_Registers|register~38_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~9_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~3_cout\ : std_logic;
SIGNAL \EX_ALU|Add0~5\ : std_logic;
SIGNAL \EX_ALU|Add0~8\ : std_logic;
SIGNAL \EX_ALU|Add0~11\ : std_logic;
SIGNAL \EX_ALU|Add0~14\ : std_logic;
SIGNAL \EX_ALU|Add0~17\ : std_logic;
SIGNAL \EX_ALU|Add0~20\ : std_logic;
SIGNAL \EX_ALU|Add0~23\ : std_logic;
SIGNAL \EX_ALU|Add0~26\ : std_logic;
SIGNAL \EX_ALU|Add0~29\ : std_logic;
SIGNAL \EX_ALU|Add0~32\ : std_logic;
SIGNAL \EX_ALU|Add0~35\ : std_logic;
SIGNAL \EX_ALU|Add0~38\ : std_logic;
SIGNAL \EX_ALU|Add0~41\ : std_logic;
SIGNAL \EX_ALU|Add0~44\ : std_logic;
SIGNAL \EX_ALU|Add0~47\ : std_logic;
SIGNAL \EX_ALU|Add0~50\ : std_logic;
SIGNAL \EX_ALU|Add0~53\ : std_logic;
SIGNAL \EX_ALU|Add0~56\ : std_logic;
SIGNAL \EX_ALU|Add0~59\ : std_logic;
SIGNAL \EX_ALU|Add0~62\ : std_logic;
SIGNAL \EX_ALU|Add0~65\ : std_logic;
SIGNAL \EX_ALU|Add0~68\ : std_logic;
SIGNAL \EX_ALU|Add0~71\ : std_logic;
SIGNAL \EX_ALU|Add0~74\ : std_logic;
SIGNAL \EX_ALU|Add0~77\ : std_logic;
SIGNAL \EX_ALU|Add0~80\ : std_logic;
SIGNAL \EX_ALU|Add0~83\ : std_logic;
SIGNAL \EX_ALU|Add0~85_combout\ : std_logic;
SIGNAL \EX_ALU|Mux4~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~34_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \ID_Registers|register~29_combout\ : std_logic;
SIGNAL \EX_ALU|Mux5~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux5~1_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \ID_Registers|register~61_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~78_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~79_combout\ : std_logic;
SIGNAL \EX_ALU|Mux6~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[25]~feeder_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~32_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \ID_Registers|register~59_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\ : std_logic;
SIGNAL \EX_ALU|Mux8~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~73_combout\ : std_logic;
SIGNAL \EX_ALU|Mux8~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[23]~feeder_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~30_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \ID_Registers|register~58_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\ : std_logic;
SIGNAL \EX_ALU|Mux9~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux9~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~29_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \ID_Registers|register~24_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_1_EX[21]~feeder_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~67_combout\ : std_logic;
SIGNAL \EX_ALU|Mux10~1_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \ID_Registers|register~23_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_1_EX[20]~feeder_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \ID_Registers|register~56_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\ : std_logic;
SIGNAL \EX_ALU|Mux11~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~64_combout\ : std_logic;
SIGNAL \EX_ALU|Mux11~1_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \ID_Registers|register~55_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX[19]~feeder_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\ : std_logic;
SIGNAL \EX_ALU|Mux12~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~61_combout\ : std_logic;
SIGNAL \EX_ALU|Mux12~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~26_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \ID_Registers|register~54_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~57_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~58_combout\ : std_logic;
SIGNAL \EX_ALU|Mux13~1_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \ID_Registers|register~20_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~55_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \ID_Registers|register~53_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\ : std_logic;
SIGNAL \EX_ALU|Mux14~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux14~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~24_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \ID_Registers|register~19_combout\ : std_logic;
SIGNAL \EX_ALU|Mux15~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~52_combout\ : std_logic;
SIGNAL \EX_ALU|Mux15~1_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \ID_Registers|register~18_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~49_combout\ : std_logic;
SIGNAL \EX_ALU|Mux16~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux16~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~22_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \ID_Registers|register~16_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\ : std_logic;
SIGNAL \EX_ALU|Mux18~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~43_combout\ : std_logic;
SIGNAL \EX_ALU|Mux18~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~20_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \ID_Registers|register~15_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_1_EX[12]~feeder_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\ : std_logic;
SIGNAL \EX_ALU|Mux19~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~40_combout\ : std_logic;
SIGNAL \EX_ALU|Mux19~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~19_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \ID_Registers|register~47_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\ : std_logic;
SIGNAL \EX_ALU|Mux20~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~37_combout\ : std_logic;
SIGNAL \EX_ALU|Mux20~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~18_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \ID_Registers|register~11_combout\ : std_logic;
SIGNAL \EX_ALU|Mux23~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~28_combout\ : std_logic;
SIGNAL \EX_ALU|Mux23~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~17_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \ID_Registers|register~10_combout\ : std_logic;
SIGNAL \EX_ALU|Mux24~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~25_combout\ : std_logic;
SIGNAL \EX_ALU|Mux24~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~16_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \ID_Registers|register~39_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~12_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~13_combout\ : std_logic;
SIGNAL \EX_ALU|Mux28~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~15_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \ID_Registers|register~5_combout\ : std_logic;
SIGNAL \EX_ALU|Mux29~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~10_combout\ : std_logic;
SIGNAL \EX_ALU|Mux29~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~14_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \ID_Registers|register~42_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~21_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~22_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \ID_Registers|register~9_combout\ : std_logic;
SIGNAL \EX_ALU|Mux25~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux25~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \ID_Registers|register~8_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~19_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \ID_Registers|register~41_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\ : std_logic;
SIGNAL \EX_ALU|Mux26~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux26~1_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[5]~feeder_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~2_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~0_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~4_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~12_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \ID_Registers|register~7_combout\ : std_logic;
SIGNAL \EX_ALU|Mux27~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~16_combout\ : std_logic;
SIGNAL \EX_ALU|Mux27~1_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~11_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \ID_Registers|register~36_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|Write_Data_MEM~feeder_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|Write_Data_MEM~regout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~10_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \ID_Registers|register~12_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~31_combout\ : std_logic;
SIGNAL \EX_ALU|Mux22~1_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|ALU_Result_MEM[9]~feeder_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~5_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~7_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~9_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \ID_Registers|register~4_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_1_EX[1]~feeder_combout\ : std_logic;
SIGNAL \EX_ALU|Mux30~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux30~1_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \ID_Registers|register~3_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~4_combout\ : std_logic;
SIGNAL \EX_ALU|Mux31~0_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \ID_Registers|register~30_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \ID_Registers|register~62_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \ID_Registers|register~60_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \ID_Registers|register~25_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \ID_Registers|register~52_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \ID_Registers|register~50_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \ID_Registers|register~14_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \ID_Registers|register~13_combout\ : std_logic;
SIGNAL \ID_Registers|register~45_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~1_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~3_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~5_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~7_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~9_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~11_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~13_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~15_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~17_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~19_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~21_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~23_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~25_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~27_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~29_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~31_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~33_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~35_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~37_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~39_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~41_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~43_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~45_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~47_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~49_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~51_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~53_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~55_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~57_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~59_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~61_cout\ : std_logic;
SIGNAL \EX_ALU|LessThan0~62_combout\ : std_logic;
SIGNAL \EX_ALU|ALU_Result_EX~2_combout\ : std_logic;
SIGNAL \EX_ALU|Mux31~1_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]~feeder_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~6_combout\ : std_logic;
SIGNAL \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \ID_Registers|register~27_combout\ : std_logic;
SIGNAL \EX_ALU|Mux7~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~76_combout\ : std_logic;
SIGNAL \EX_ALU|Mux7~1_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~70_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~7_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~8_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~6_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~9_combout\ : std_logic;
SIGNAL \EX_ALU|Mux2~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~91_combout\ : std_logic;
SIGNAL \EX_ALU|Mux2~1_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~11_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~0_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~3_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~4_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~5_combout\ : std_logic;
SIGNAL \EX_ALU|Equal0~12_combout\ : std_logic;
SIGNAL \EX_MEM_Pipeline_Stage|Zero_MEM~regout\ : std_logic;
SIGNAL \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[0]~60_combout\ : std_logic;
SIGNAL \IF_PC_Reg|PC_IF[0]~feeder_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[7]~66_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[7]~10_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[9]~13\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[10]~15\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[11]~16_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[11]~70_combout\ : std_logic;
SIGNAL \IF_PC_Reg|PC_IF[11]~feeder_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[10]~17\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[11]~18_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]~feeder_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[11]~17\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[12]~18_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[12]~71_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[11]~19\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[12]~20_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[12]~19\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[13]~20_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[13]~72_combout\ : std_logic;
SIGNAL \IF_PC_Reg|PC_IF[13]~feeder_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[12]~21\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[13]~22_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[13]~21\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[14]~22_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[14]~73_combout\ : std_logic;
SIGNAL \IF_PC_Reg|PC_IF[14]~feeder_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[13]~23\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[14]~24_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[15]~74_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[14]~25\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[15]~26_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[14]~23\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[15]~25\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[16]~26_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[16]~75_combout\ : std_logic;
SIGNAL \IF_PC_Reg|PC_IF[16]~feeder_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[15]~27\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[16]~28_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[17]~76_combout\ : std_logic;
SIGNAL \IF_PC_Reg|PC_IF[17]~feeder_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[16]~29\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[17]~30_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[18]~77_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[17]~31\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[18]~32_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]~feeder_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[16]~27\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[17]~29\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[18]~31\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[19]~32_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[19]~78_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[18]~33\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[19]~34_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[19]~33\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[20]~34_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[20]~79_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[19]~35\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[20]~36_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[21]~80_combout\ : std_logic;
SIGNAL \IF_PC_Reg|PC_IF[21]~feeder_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[20]~37\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[21]~38_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[22]~81_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[21]~39\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[22]~40_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[23]~82_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[22]~41\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[23]~42_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[24]~83_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[23]~43\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[24]~44_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]~feeder_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[20]~35\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[21]~37\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[22]~39\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[23]~41\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[24]~43\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[25]~44_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[25]~84_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[24]~45\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[25]~46_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|PC_Plus_4_EX[26]~feeder_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[25]~45\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[26]~46_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[26]~85_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[25]~47\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[26]~48_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[26]~47\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[27]~48_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[27]~86_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[26]~49\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[27]~50_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]~feeder_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[27]~49\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[28]~50_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[28]~87_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[27]~51\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[28]~52_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[28]~51\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[29]~52_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[29]~88_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[28]~53\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[29]~54_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[29]~53\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[30]~54_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[30]~89_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[29]~55\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[30]~56_combout\ : std_logic;
SIGNAL \IF_PC_Mux|Next_PC_IF[31]~90_combout\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[30]~57\ : std_logic;
SIGNAL \IF_PC_Add|PC_Plus_4_IF[31]~58_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \ID_Registers|register~6_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \ID_Registers|register~21_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \ID_Registers|register~32_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \ID_Registers|register~37_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \ID_Registers|register~46_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \ID_Registers|register~48_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \ID_Registers|register~49_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0_bypass[41]~feeder_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \ID_Registers|register~51_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \ID_Registers|register~57_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \ID_Registers|register~63_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_0_bypass[71]~feeder_combout\ : std_logic;
SIGNAL \ID_Registers|register_rtl_1|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \ID_Registers|register~66_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX[3]~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX[21]~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX[22]~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX[24]~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX[25]~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\ : std_logic;
SIGNAL \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\ : std_logic;
SIGNAL \EX_ALU_Control|ALU_Control_EX[2]~4_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~34_combout\ : std_logic;
SIGNAL \EX_ALU|Mux21~0_combout\ : std_logic;
SIGNAL \EX_ALU|Mux21~1_combout\ : std_logic;
SIGNAL \EX_ALU|Mux17~0_combout\ : std_logic;
SIGNAL \EX_ALU|Add0~46_combout\ : std_logic;
SIGNAL \EX_ALU|Mux17~1_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[3]~0_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[4]~2_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]~feeder_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[5]~4_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[6]~6_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]~feeder_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[7]~8_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[10]~14_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[15]~24_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[17]~28_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[18]~30_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]~feeder_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[21]~36_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[22]~38_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[23]~40_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]~feeder_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[24]~42_combout\ : std_logic;
SIGNAL \ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]~feeder_combout\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[30]~55\ : std_logic;
SIGNAL \EX_PC_Add|Branch_Dest_EX[31]~56_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~8_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~13_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~23_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~27_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~28_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~31_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~35_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \MEM_Data_Memory|memory~37_combout\ : std_logic;
SIGNAL \MEM_Branch_AND|PCSrc_MEM~combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[9]~feeder_combout\ : std_logic;
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB[14]~feeder_combout\ : std_logic;
SIGNAL \MEM_Data_Memory|memory_rtl_0_bypass\ : std_logic_vector(0 TO 84);
SIGNAL \ID_Registers|register_rtl_0_bypass\ : std_logic_vector(0 TO 74);
SIGNAL \IF_PC_Reg|PC_IF\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \IF_ID_Pipeline_Stage|PC_Plus_4_ID\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \IF_ID_Pipeline_Stage|Instruction_ID\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_2_EX\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_EX_Pipeline_Stage|Read_Data_1_EX\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_EX_Pipeline_Stage|PC_Plus_4_EX\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_EX_Pipeline_Stage|Instruction_EX\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ID_EX_Pipeline_Stage|ALUOp_EX\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \EX_MEM_Pipeline_Stage|Write_Register_MEM\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \EX_MEM_Pipeline_Stage|ALU_Result_MEM\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MEM_Data_Memory|Read_Data_MEM\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MEM_WB_Pipeline_Stage|Write_Register_WB\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \MEM_WB_Pipeline_Stage|Read_Data_WB\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \MEM_WB_Pipeline_Stage|ALU_Result_WB\ : std_logic_vector(31 DOWNTO 0);

BEGIN

ww_Clk <= Clk;
PC_Plus_4_IF <= ww_PC_Plus_4_IF;
Instruction_IF <= ww_Instruction_IF;
Next_PC_IF <= ww_Next_PC_IF;
Instruction_ID <= ww_Instruction_ID;
Read_Address_1_ID <= ww_Read_Address_1_ID;
Read_Address_2_ID <= ww_Read_Address_2_ID;
Read_Data_1_ID <= ww_Read_Data_1_ID;
Read_Data_2_ID <= ww_Read_Data_2_ID;
RegDst_ID <= ww_RegDst_ID;
ALUOp_ID <= ww_ALUOp_ID;
ALUSrc_ID <= ww_ALUSrc_ID;
Branch_ID <= ww_Branch_ID;
MemRead_ID <= ww_MemRead_ID;
MemWrite_ID <= ww_MemWrite_ID;
RegWrite_ID <= ww_RegWrite_ID;
MemtoReg_ID <= ww_MemtoReg_ID;
Sign_Extend_Instruction_ID <= ww_Sign_Extend_Instruction_ID;
Instruction_EX <= ww_Instruction_EX;
ALU_Data_2_EX <= ww_ALU_Data_2_EX;
ALU_Control_EX <= ww_ALU_Control_EX;
ALU_Result_EX <= ww_ALU_Result_EX;
Branch_Dest_EX <= ww_Branch_Dest_EX;
Write_Register_EX <= ww_Write_Register_EX;
Zero_EX <= ww_Zero_EX;
ALU_Result_MEM <= ww_ALU_Result_MEM;
Write_Data_MEM <= ww_Write_Data_MEM;
Read_Data_MEM <= ww_Read_Data_MEM;
PCSrc_MEM <= ww_PCSrc_MEM;
Read_Data_WB <= ww_Read_Data_WB;
ALU_Result_WB <= ww_ALU_Result_WB;
Write_Data_WB <= ww_Write_Data_WB;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\);

\ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \MEM_WB_Pipeline_Stage|Write_Register_WB\(3) & \MEM_WB_Pipeline_Stage|Write_Register_WB\(2) & \MEM_WB_Pipeline_Stage|Write_Register_WB\(1) & 
\MEM_WB_Pipeline_Stage|Write_Register_WB\(0));

\ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\IF_Instruction_Memory|memory~14_combout\ & \IF_Instruction_Memory|memory~2_combout\ & \IF_Instruction_Memory|memory~10_combout\ & \IF_Instruction_Memory|memory~13_combout\ & 
\IF_Instruction_Memory|memory~12_combout\);

\ID_Registers|register_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a1\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a2\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a3\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a4\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a5\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a6\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a7\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a8\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a9\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a10\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a11\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a12\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a13\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a14\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a15\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a16\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a17\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a18\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a19\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a20\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a21\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a22\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a23\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a24\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a25\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a26\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a27\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a28\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a29\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a30\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\ID_Registers|register_rtl_0|auto_generated|ram_block1a31\ <= \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\ & 
\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\ & \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\);

\ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\MEM_WB_Pipeline_Stage|Write_Register_WB\(3) & \MEM_WB_Pipeline_Stage|Write_Register_WB\(2) & \MEM_WB_Pipeline_Stage|Write_Register_WB\(1) & 
\MEM_WB_Pipeline_Stage|Write_Register_WB\(0));

\ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\IF_Instruction_Memory|memory~2_combout\ & \IF_Instruction_Memory|memory~10_combout\ & \IF_Instruction_Memory|memory~9_combout\ & \IF_Instruction_Memory|memory~5_combout\);

\ID_Registers|register_rtl_1|auto_generated|ram_block1a0~portbdataout\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a1\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a2\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a3\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a4\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a5\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a6\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a7\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a8\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a9\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a10\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a11\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a12\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a13\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a14\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a15\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a16\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a17\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a18\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a19\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a20\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a21\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a22\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a23\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a24\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a25\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a26\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a27\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a28\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a29\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a30\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\ID_Registers|register_rtl_1|auto_generated|ram_block1a31\ <= \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \EX_MEM_Pipeline_Stage|Write_Data_MEM~regout\);

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0));

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\EX_ALU|Mux22~1_combout\ & \EX_ALU|Mux23~1_combout\ & \EX_ALU|Mux24~1_combout\ & \EX_ALU|Mux25~1_combout\ & \EX_ALU|Mux26~1_combout\ & \EX_ALU|Mux27~1_combout\ & 
\EX_ALU|Mux28~1_combout\ & \EX_ALU|Mux29~1_combout\ & \EX_ALU|Mux30~1_combout\ & \EX_ALU|Mux31~1_combout\);

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a1\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a2\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a3\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0));

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\EX_ALU|Mux22~1_combout\ & \EX_ALU|Mux23~1_combout\ & \EX_ALU|Mux24~1_combout\ & \EX_ALU|Mux25~1_combout\ & \EX_ALU|Mux26~1_combout\ & \EX_ALU|Mux27~1_combout\ & 
\EX_ALU|Mux28~1_combout\ & \EX_ALU|Mux29~1_combout\ & \EX_ALU|Mux30~1_combout\ & \EX_ALU|Mux31~1_combout\);

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a4~portbdataout\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a5\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(1);
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a6\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(2);
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a7\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(3);

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0));

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\EX_ALU|Mux22~1_combout\ & \EX_ALU|Mux23~1_combout\ & \EX_ALU|Mux24~1_combout\ & \EX_ALU|Mux25~1_combout\ & \EX_ALU|Mux26~1_combout\ & \EX_ALU|Mux27~1_combout\ & 
\EX_ALU|Mux28~1_combout\ & \EX_ALU|Mux29~1_combout\ & \EX_ALU|Mux30~1_combout\ & \EX_ALU|Mux31~1_combout\);

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a8~portbdataout\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a9\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(1);
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a10\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(2);
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a11\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(3);

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0));

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\EX_ALU|Mux22~1_combout\ & \EX_ALU|Mux23~1_combout\ & \EX_ALU|Mux24~1_combout\ & \EX_ALU|Mux25~1_combout\ & \EX_ALU|Mux26~1_combout\ & \EX_ALU|Mux27~1_combout\ & 
\EX_ALU|Mux28~1_combout\ & \EX_ALU|Mux29~1_combout\ & \EX_ALU|Mux30~1_combout\ & \EX_ALU|Mux31~1_combout\);

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a12~portbdataout\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a13\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(1);
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a14\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(2);
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a15\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(3);

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0));

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\EX_ALU|Mux22~1_combout\ & \EX_ALU|Mux23~1_combout\ & \EX_ALU|Mux24~1_combout\ & \EX_ALU|Mux25~1_combout\ & \EX_ALU|Mux26~1_combout\ & \EX_ALU|Mux27~1_combout\ & 
\EX_ALU|Mux28~1_combout\ & \EX_ALU|Mux29~1_combout\ & \EX_ALU|Mux30~1_combout\ & \EX_ALU|Mux31~1_combout\);

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a16~portbdataout\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a17\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(1);
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a18\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(2);
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a19\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(3);

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0));

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\EX_ALU|Mux22~1_combout\ & \EX_ALU|Mux23~1_combout\ & \EX_ALU|Mux24~1_combout\ & \EX_ALU|Mux25~1_combout\ & \EX_ALU|Mux26~1_combout\ & \EX_ALU|Mux27~1_combout\ & 
\EX_ALU|Mux28~1_combout\ & \EX_ALU|Mux29~1_combout\ & \EX_ALU|Mux30~1_combout\ & \EX_ALU|Mux31~1_combout\);

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a20~portbdataout\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a21\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(1);
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a22\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(2);
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a23\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(3);

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0));

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\EX_ALU|Mux22~1_combout\ & \EX_ALU|Mux23~1_combout\ & \EX_ALU|Mux24~1_combout\ & \EX_ALU|Mux25~1_combout\ & \EX_ALU|Mux26~1_combout\ & \EX_ALU|Mux27~1_combout\ & 
\EX_ALU|Mux28~1_combout\ & \EX_ALU|Mux29~1_combout\ & \EX_ALU|Mux30~1_combout\ & \EX_ALU|Mux31~1_combout\);

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a24~portbdataout\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a25\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(1);
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a26\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(2);
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a27\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(3);

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2) & 
\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1) & \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0));

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\EX_ALU|Mux22~1_combout\ & \EX_ALU|Mux23~1_combout\ & \EX_ALU|Mux24~1_combout\ & \EX_ALU|Mux25~1_combout\ & \EX_ALU|Mux26~1_combout\ & \EX_ALU|Mux27~1_combout\ & 
\EX_ALU|Mux28~1_combout\ & \EX_ALU|Mux29~1_combout\ & \EX_ALU|Mux30~1_combout\ & \EX_ALU|Mux31~1_combout\);

\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a28~portbdataout\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a29\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(1);
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a30\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(2);
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a31\ <= \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(3);

\Clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \Clk~combout\);

\MEM_Data_Memory|always0~0clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \MEM_Data_Memory|always0~0_combout\);

-- Location: M4K_X37_Y33
\ID_Registers|register_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"0000003100000030000000290000002800000027000000260000002500000024000000230000002200000021000000200000001900000018000000170000001600000015000000140000001300000012000000110000001000000009000000080000000700000006000000050000000400000003000000020000000100000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ID_Registers:ID_Registers|altsyncram:register_rtl_0|altsyncram_v5h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \ID_Registers|always2~1_combout\,
	portbrewe => VCC,
	clk0 => \Clk~clkctrl_outclk\,
	portadatain => \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \ID_Registers|register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M4K_X37_Y32
\ID_Registers|register_rtl_1|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"00000015000000140000001300000012000000110000001000000009000000080000000700000006000000050000000400000003000000020000000100000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Mips.ram0_ID_Registers_ada8f4a0.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ID_Registers:ID_Registers|altsyncram:register_rtl_1|altsyncram_v5h1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 4,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \ID_Registers|always2~1_combout\,
	portbrewe => VCC,
	clk0 => \Clk~clkctrl_outclk\,
	portadatain => \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \ID_Registers|register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X34_Y31_N20
\EX_ALU|Add0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~7_combout\ = ((\EX_ALU|Add0~6_combout\ $ (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(1) $ (!\EX_ALU|Add0~5\)))) # (GND)
-- \EX_ALU|Add0~8\ = CARRY((\EX_ALU|Add0~6_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(1)) # (!\EX_ALU|Add0~5\))) # (!\EX_ALU|Add0~6_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(1) & !\EX_ALU|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~6_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(1),
	datad => VCC,
	cin => \EX_ALU|Add0~5\,
	combout => \EX_ALU|Add0~7_combout\,
	cout => \EX_ALU|Add0~8\);

-- Location: LCCOMB_X34_Y29_N6
\EX_ALU|Add0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~82_combout\ = (\EX_ALU|Add0~81_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(26) & (\EX_ALU|Add0~80\ & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(26) & (!\EX_ALU|Add0~80\)))) # (!\EX_ALU|Add0~81_combout\ & 
-- ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(26) & (!\EX_ALU|Add0~80\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(26) & ((\EX_ALU|Add0~80\) # (GND)))))
-- \EX_ALU|Add0~83\ = CARRY((\EX_ALU|Add0~81_combout\ & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(26) & !\EX_ALU|Add0~80\)) # (!\EX_ALU|Add0~81_combout\ & ((!\EX_ALU|Add0~80\) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~81_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(26),
	datad => VCC,
	cin => \EX_ALU|Add0~80\,
	combout => \EX_ALU|Add0~82_combout\,
	cout => \EX_ALU|Add0~83\);

-- Location: LCCOMB_X35_Y32_N10
\IF_Instruction_Memory|memory~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~4_combout\ = (!\IF_PC_Reg|PC_IF\(0) & ((\IF_PC_Reg|PC_IF\(2) & (!\IF_PC_Reg|PC_IF\(4) & \IF_PC_Reg|PC_IF\(3))) # (!\IF_PC_Reg|PC_IF\(2) & (\IF_PC_Reg|PC_IF\(4) & !\IF_PC_Reg|PC_IF\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(2),
	datab => \IF_PC_Reg|PC_IF\(4),
	datac => \IF_PC_Reg|PC_IF\(0),
	datad => \IF_PC_Reg|PC_IF\(3),
	combout => \IF_Instruction_Memory|memory~4_combout\);

-- Location: LCCOMB_X35_Y32_N12
\IF_Instruction_Memory|memory~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~11_combout\ = (!\IF_PC_Reg|PC_IF\(0) & ((\IF_PC_Reg|PC_IF\(2) & ((!\IF_PC_Reg|PC_IF\(3)))) # (!\IF_PC_Reg|PC_IF\(2) & (!\IF_PC_Reg|PC_IF\(4) & \IF_PC_Reg|PC_IF\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(2),
	datab => \IF_PC_Reg|PC_IF\(4),
	datac => \IF_PC_Reg|PC_IF\(0),
	datad => \IF_PC_Reg|PC_IF\(3),
	combout => \IF_Instruction_Memory|memory~11_combout\);

-- Location: LCFF_X76_Y46_N1
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(3));

-- Location: LCFF_X76_Y46_N3
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(4));

-- Location: LCFF_X76_Y46_N9
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(5));

-- Location: LCFF_X76_Y46_N11
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(6));

-- Location: LCFF_X76_Y46_N13
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(7));

-- Location: LCFF_X76_Y46_N19
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(10));

-- Location: LCFF_X76_Y46_N29
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[15]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(15));

-- Location: LCFF_X76_Y45_N1
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(17));

-- Location: LCFF_X76_Y45_N3
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(18));

-- Location: LCFF_X76_Y45_N9
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[21]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(21));

-- Location: LCFF_X76_Y45_N11
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[22]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(22));

-- Location: LCFF_X76_Y45_N13
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(23));

-- Location: LCFF_X76_Y45_N15
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[24]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(24));

-- Location: LCFF_X76_Y45_N29
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[31]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(31));

-- Location: LCFF_X36_Y32_N13
\ID_Registers|register_rtl_0_bypass[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_WB_Pipeline_Stage|Write_Register_WB\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(5));

-- Location: LCFF_X31_Y31_N13
\ID_Registers|register_rtl_0_bypass[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(27));

-- Location: LCFF_X31_Y29_N1
\ID_Registers|register_rtl_0_bypass[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|register_rtl_0_bypass[39]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(39));

-- Location: LCFF_X33_Y33_N19
\ID_Registers|register_rtl_0_bypass[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|register_rtl_0_bypass[57]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(57));

-- Location: LCFF_X31_Y31_N21
\ID_EX_Pipeline_Stage|Read_Data_2_EX[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~46_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(10));

-- Location: LCFF_X33_Y32_N31
\ID_EX_Pipeline_Stage|Read_Data_2_EX[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~48_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(12));

-- Location: LCFF_X33_Y29_N17
\ID_EX_Pipeline_Stage|Read_Data_2_EX[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|register~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(13));

-- Location: LCCOMB_X34_Y31_N12
\EX_ALU|Add0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~1_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\,
	datab => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datac => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	combout => \EX_ALU|Add0~1_combout\);

-- Location: LCCOMB_X33_Y31_N0
\EX_ALU_Control|ALU_Control_EX[2]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Control|ALU_Control_EX[2]~6_combout\ = (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datad => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	combout => \EX_ALU_Control|ALU_Control_EX[2]~6_combout\);

-- Location: LCFF_X31_Y30_N11
\ID_EX_Pipeline_Stage|Read_Data_1_EX[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_1_EX[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(29));

-- Location: LCFF_X33_Y30_N5
\ID_EX_Pipeline_Stage|Read_Data_1_EX[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|register~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(18));

-- Location: LCFF_X32_Y31_N31
\ID_EX_Pipeline_Stage|Read_Data_1_EX[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(3));

-- Location: LCCOMB_X34_Y31_N6
\EX_ALU|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~6_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	combout => \EX_ALU|Add0~6_combout\);

-- Location: LCCOMB_X35_Y31_N8
\EX_ALU|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux28~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\) # (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(3)))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\ & (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \ID_EX_Pipeline_Stage|Read_Data_1_EX\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(3),
	combout => \EX_ALU|Mux28~0_combout\);

-- Location: LCCOMB_X34_Y31_N10
\EX_ALU|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~18_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datab => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datac => \EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	combout => \EX_ALU|Add0~18_combout\);

-- Location: LCCOMB_X35_Y31_N6
\EX_ALU|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux22~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(9) & ((\EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(9) & (\EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\ & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(9),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	combout => \EX_ALU|Mux22~0_combout\);

-- Location: LCCOMB_X33_Y31_N12
\EX_ALU|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~30_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datab => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	datad => \EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\,
	combout => \EX_ALU|Add0~30_combout\);

-- Location: LCCOMB_X33_Y32_N24
\EX_ALU|Add0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~39_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\,
	datab => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datac => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	combout => \EX_ALU|Add0~39_combout\);

-- Location: LCCOMB_X33_Y29_N2
\EX_ALU|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~42_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((\EX_ALU_Control|ALU_Control_EX[2]~3_combout\ & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	datad => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	combout => \EX_ALU|Add0~42_combout\);

-- Location: LCCOMB_X33_Y31_N14
\EX_ALU|Add0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~45_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\,
	datac => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datad => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	combout => \EX_ALU|Add0~45_combout\);

-- Location: LCCOMB_X33_Y32_N6
\EX_ALU|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~48_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\,
	datab => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datac => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	combout => \EX_ALU|Add0~48_combout\);

-- Location: LCCOMB_X34_Y31_N14
\EX_ALU|Add0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~51_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datab => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datac => \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	combout => \EX_ALU|Add0~51_combout\);

-- Location: LCCOMB_X33_Y28_N0
\EX_ALU|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~54_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	combout => \EX_ALU|Add0~54_combout\);

-- Location: LCCOMB_X33_Y30_N14
\EX_ALU|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux13~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(18)) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(18) & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(18),
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux13~0_combout\);

-- Location: LCCOMB_X33_Y30_N10
\EX_ALU|Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~60_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datab => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	datad => \EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\,
	combout => \EX_ALU|Add0~60_combout\);

-- Location: LCCOMB_X33_Y30_N12
\EX_ALU|Add0~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~63_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	combout => \EX_ALU|Add0~63_combout\);

-- Location: LCCOMB_X33_Y28_N6
\EX_ALU|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux10~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(21)) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(21) & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(21),
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	combout => \EX_ALU|Mux10~0_combout\);

-- Location: LCCOMB_X33_Y28_N28
\EX_ALU|Add0~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~66_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datab => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datad => \EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\,
	combout => \EX_ALU|Add0~66_combout\);

-- Location: LCCOMB_X33_Y29_N12
\EX_ALU|Add0~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~72_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	combout => \EX_ALU|Add0~72_combout\);

-- Location: LCCOMB_X33_Y29_N8
\EX_ALU|Add0~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~75_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datab => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	datad => \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\,
	combout => \EX_ALU|Add0~75_combout\);

-- Location: LCCOMB_X33_Y29_N14
\EX_ALU|Add0~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~81_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((\EX_ALU_Control|ALU_Control_EX[2]~3_combout\ & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datac => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datad => \EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\,
	combout => \EX_ALU|Add0~81_combout\);

-- Location: LCCOMB_X33_Y32_N0
\EX_ALU|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux4~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(27)) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(27) & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(27),
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	combout => \EX_ALU|Mux4~0_combout\);

-- Location: LCCOMB_X33_Y29_N20
\EX_ALU|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux1~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(30) & ((\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(30) & (\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\ & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(30),
	datab => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datac => \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux1~0_combout\);

-- Location: LCCOMB_X33_Y29_N10
\EX_ALU|Add0~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~93_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	combout => \EX_ALU|Add0~93_combout\);

-- Location: LCFF_X75_Y46_N11
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(13));

-- Location: LCFF_X76_Y46_N7
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(14));

-- Location: LCFF_X75_Y45_N31
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(19));

-- Location: LCFF_X75_Y45_N13
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(20));

-- Location: LCCOMB_X35_Y30_N10
\EX_ALU|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~1_combout\ = (!\EX_ALU|Mux20~1_combout\ & (!\EX_ALU|Mux18~1_combout\ & (!\EX_ALU|Mux19~1_combout\ & !\EX_ALU|Mux17~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux20~1_combout\,
	datab => \EX_ALU|Mux18~1_combout\,
	datac => \EX_ALU|Mux19~1_combout\,
	datad => \EX_ALU|Mux17~1_combout\,
	combout => \EX_ALU|Equal0~1_combout\);

-- Location: LCCOMB_X36_Y31_N28
\EX_ALU|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~2_combout\ = (!\EX_ALU|Mux28~1_combout\ & !\EX_ALU|Mux27~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_ALU|Mux28~1_combout\,
	datad => \EX_ALU|Mux27~1_combout\,
	combout => \EX_ALU|Equal0~2_combout\);

-- Location: LCCOMB_X35_Y29_N16
\EX_ALU|Equal0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~10_combout\ = (!\EX_ALU|Mux4~1_combout\ & (!\EX_ALU|Mux3~1_combout\ & (!\EX_ALU|Mux5~1_combout\ & !\EX_ALU|Mux6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux4~1_combout\,
	datab => \EX_ALU|Mux3~1_combout\,
	datac => \EX_ALU|Mux5~1_combout\,
	datad => \EX_ALU|Mux6~1_combout\,
	combout => \EX_ALU|Equal0~10_combout\);

-- Location: LCFF_X74_Y46_N25
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[13]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(13));

-- Location: LCFF_X74_Y46_N27
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[14]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(14));

-- Location: LCFF_X74_Y45_N5
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[19]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(19));

-- Location: LCFF_X74_Y45_N7
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[20]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(20));

-- Location: LCCOMB_X36_Y31_N12
\MEM_Data_Memory|memory~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~3_combout\ = (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(6) & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6) & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(7) $ (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7))))) # 
-- (!\MEM_WB_Pipeline_Stage|ALU_Result_WB\(6) & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6) & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(7) $ (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(6),
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6),
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(7),
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7),
	combout => \MEM_Data_Memory|memory~3_combout\);

-- Location: LCFF_X36_Y30_N7
\MEM_Data_Memory|memory_rtl_0_bypass[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|memory_rtl_0_bypass[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|memory_rtl_0_bypass\(0));

-- Location: LCCOMB_X38_Y30_N12
\MEM_Data_Memory|memory\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~combout\ = ((\MEM_Data_Memory|memory_rtl_0_bypass\(0) & (\MEM_Data_Memory|memory~5_combout\ & \MEM_Data_Memory|memory~4_combout\))) # (!\ID_Registers|register_rtl_0_bypass\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(12),
	datab => \MEM_Data_Memory|memory_rtl_0_bypass\(0),
	datac => \MEM_Data_Memory|memory~5_combout\,
	datad => \MEM_Data_Memory|memory~4_combout\,
	combout => \MEM_Data_Memory|memory~combout\);

-- Location: LCCOMB_X36_Y28_N2
\MEM_Data_Memory|always1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|always1~0_combout\ = (\EX_MEM_Pipeline_Stage|MemWrite_MEM~regout\ & !\EX_MEM_Pipeline_Stage|MemRead_MEM~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM_Pipeline_Stage|MemWrite_MEM~regout\,
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~regout\,
	combout => \MEM_Data_Memory|always1~0_combout\);

-- Location: LCCOMB_X76_Y46_N0
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~feeder_combout\ = \EX_PC_Add|Branch_Dest_EX[3]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_PC_Add|Branch_Dest_EX[3]~0_combout\,
	combout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~feeder_combout\);

-- Location: LCCOMB_X76_Y46_N2
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~feeder_combout\ = \EX_PC_Add|Branch_Dest_EX[4]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_PC_Add|Branch_Dest_EX[4]~2_combout\,
	combout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~feeder_combout\);

-- Location: LCCOMB_X31_Y30_N10
\ID_EX_Pipeline_Stage|Read_Data_1_EX[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_1_EX[29]~feeder_combout\ = \ID_Registers|register~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_Registers|register~32_combout\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_1_EX[29]~feeder_combout\);

-- Location: LCCOMB_X31_Y29_N0
\ID_Registers|register_rtl_0_bypass[39]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register_rtl_0_bypass[39]~feeder_combout\ = \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\,
	combout => \ID_Registers|register_rtl_0_bypass[39]~feeder_combout\);

-- Location: LCCOMB_X33_Y33_N18
\ID_Registers|register_rtl_0_bypass[57]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register_rtl_0_bypass[57]~feeder_combout\ = \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\,
	combout => \ID_Registers|register_rtl_0_bypass[57]~feeder_combout\);

-- Location: LCCOMB_X75_Y46_N10
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder_combout\ = \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(13),
	combout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[13]~feeder_combout\);

-- Location: LCCOMB_X36_Y30_N6
\MEM_Data_Memory|memory_rtl_0_bypass[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory_rtl_0_bypass[0]~feeder_combout\ = \MEM_Data_Memory|always1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM_Data_Memory|always1~0_combout\,
	combout => \MEM_Data_Memory|memory_rtl_0_bypass[0]~feeder_combout\);

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\Clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_Clk,
	combout => \Clk~combout\);

-- Location: CLKCTRL_G3
\Clk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Clk~clkctrl_outclk\);

-- Location: LCCOMB_X74_Y46_N2
\IF_PC_Add|PC_Plus_4_IF[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[2]~0_combout\ = \IF_PC_Reg|PC_IF\(2) $ (VCC)
-- \IF_PC_Add|PC_Plus_4_IF[2]~1\ = CARRY(\IF_PC_Reg|PC_IF\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(2),
	datad => VCC,
	combout => \IF_PC_Add|PC_Plus_4_IF[2]~0_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[2]~1\);

-- Location: LCCOMB_X72_Y46_N20
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder_combout\ = \IF_PC_Add|PC_Plus_4_IF[2]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_PC_Add|PC_Plus_4_IF[2]~0_combout\,
	combout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder_combout\);

-- Location: LCFF_X72_Y46_N21
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(2));

-- Location: LCFF_X72_Y46_N5
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(2));

-- Location: LCFF_X72_Y46_N1
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(2));

-- Location: LCCOMB_X72_Y46_N0
\IF_PC_Mux|Next_PC_IF[2]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[2]~61_combout\ = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(2)))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & 
-- (\IF_PC_Add|PC_Plus_4_IF[2]~0_combout\)))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & (\IF_PC_Add|PC_Plus_4_IF[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Add|PC_Plus_4_IF[2]~0_combout\,
	datab => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datac => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(2),
	datad => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	combout => \IF_PC_Mux|Next_PC_IF[2]~61_combout\);

-- Location: LCCOMB_X72_Y46_N2
\IF_PC_Reg|PC_IF[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Reg|PC_IF[2]~feeder_combout\ = \IF_PC_Mux|Next_PC_IF[2]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_PC_Mux|Next_PC_IF[2]~61_combout\,
	combout => \IF_PC_Reg|PC_IF[2]~feeder_combout\);

-- Location: LCFF_X72_Y46_N3
\IF_PC_Reg|PC_IF[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Reg|PC_IF[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(2));

-- Location: LCCOMB_X74_Y46_N4
\IF_PC_Add|PC_Plus_4_IF[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[3]~2_combout\ = (\IF_PC_Reg|PC_IF\(3) & (!\IF_PC_Add|PC_Plus_4_IF[2]~1\)) # (!\IF_PC_Reg|PC_IF\(3) & ((\IF_PC_Add|PC_Plus_4_IF[2]~1\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[3]~3\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[2]~1\) # (!\IF_PC_Reg|PC_IF\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(3),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[2]~1\,
	combout => \IF_PC_Add|PC_Plus_4_IF[3]~2_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[3]~3\);

-- Location: LCCOMB_X74_Y46_N6
\IF_PC_Add|PC_Plus_4_IF[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[4]~4_combout\ = (\IF_PC_Reg|PC_IF\(4) & (\IF_PC_Add|PC_Plus_4_IF[3]~3\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(4) & (!\IF_PC_Add|PC_Plus_4_IF[3]~3\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[4]~5\ = CARRY((\IF_PC_Reg|PC_IF\(4) & !\IF_PC_Add|PC_Plus_4_IF[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(4),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[3]~3\,
	combout => \IF_PC_Add|PC_Plus_4_IF[4]~4_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[4]~5\);

-- Location: LCCOMB_X72_Y46_N10
\IF_PC_Mux|Next_PC_IF[4]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[4]~63_combout\ = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(4))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & 
-- ((\IF_PC_Add|PC_Plus_4_IF[4]~4_combout\))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & (((\IF_PC_Add|PC_Plus_4_IF[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(4),
	datab => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datac => \IF_PC_Add|PC_Plus_4_IF[4]~4_combout\,
	datad => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	combout => \IF_PC_Mux|Next_PC_IF[4]~63_combout\);

-- Location: LCCOMB_X72_Y46_N14
\IF_PC_Reg|PC_IF[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Reg|PC_IF[4]~feeder_combout\ = \IF_PC_Mux|Next_PC_IF[4]~63_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_PC_Mux|Next_PC_IF[4]~63_combout\,
	combout => \IF_PC_Reg|PC_IF[4]~feeder_combout\);

-- Location: LCFF_X72_Y46_N15
\IF_PC_Reg|PC_IF[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Reg|PC_IF[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(4));

-- Location: LCCOMB_X35_Y32_N20
\IF_Instruction_Memory|memory~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~13_combout\ = (\IF_Instruction_Memory|memory~1_combout\ & (!\IF_PC_Reg|PC_IF\(4) & \IF_PC_Reg|PC_IF\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_Instruction_Memory|memory~1_combout\,
	datab => \IF_PC_Reg|PC_IF\(4),
	datad => \IF_PC_Reg|PC_IF\(3),
	combout => \IF_Instruction_Memory|memory~13_combout\);

-- Location: LCCOMB_X35_Y32_N0
\IF_ID_Pipeline_Stage|Instruction_ID[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_ID_Pipeline_Stage|Instruction_ID[22]~feeder_combout\ = \IF_Instruction_Memory|memory~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_Instruction_Memory|memory~13_combout\,
	combout => \IF_ID_Pipeline_Stage|Instruction_ID[22]~feeder_combout\);

-- Location: LCFF_X35_Y32_N1
\IF_ID_Pipeline_Stage|Instruction_ID[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_ID_Pipeline_Stage|Instruction_ID[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(22));

-- Location: LCCOMB_X38_Y29_N6
\ID_Control|Decoder0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Control|Decoder0~1_combout\ = (!\IF_ID_Pipeline_Stage|Instruction_ID\(18) & (\IF_ID_Pipeline_Stage|Instruction_ID\(25) & !\IF_ID_Pipeline_Stage|Instruction_ID\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	datab => \IF_ID_Pipeline_Stage|Instruction_ID\(25),
	datac => \IF_ID_Pipeline_Stage|Instruction_ID\(22),
	combout => \ID_Control|Decoder0~1_combout\);

-- Location: LCFF_X33_Y31_N11
\ID_EX_Pipeline_Stage|ALUOp_EX[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Control|Decoder0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|ALUOp_EX\(0));

-- Location: LCCOMB_X72_Y45_N0
\EX_MEM_Pipeline_Stage|Branch_MEM~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_MEM_Pipeline_Stage|Branch_MEM~feeder_combout\ = \ID_EX_Pipeline_Stage|ALUOp_EX\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX_Pipeline_Stage|ALUOp_EX\(0),
	combout => \EX_MEM_Pipeline_Stage|Branch_MEM~feeder_combout\);

-- Location: LCFF_X72_Y45_N1
\EX_MEM_Pipeline_Stage|Branch_MEM\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_MEM_Pipeline_Stage|Branch_MEM~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\);

-- Location: LCCOMB_X72_Y46_N30
\IF_PC_Mux|Next_PC_IF[3]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[3]~62_combout\ = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(3))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & 
-- ((\IF_PC_Add|PC_Plus_4_IF[3]~2_combout\))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (((\IF_PC_Add|PC_Plus_4_IF[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(3),
	datab => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	datac => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datad => \IF_PC_Add|PC_Plus_4_IF[3]~2_combout\,
	combout => \IF_PC_Mux|Next_PC_IF[3]~62_combout\);

-- Location: LCCOMB_X72_Y46_N18
\IF_PC_Reg|PC_IF[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Reg|PC_IF[3]~feeder_combout\ = \IF_PC_Mux|Next_PC_IF[3]~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_PC_Mux|Next_PC_IF[3]~62_combout\,
	combout => \IF_PC_Reg|PC_IF[3]~feeder_combout\);

-- Location: LCFF_X72_Y46_N19
\IF_PC_Reg|PC_IF[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Reg|PC_IF[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(3));

-- Location: LCCOMB_X35_Y32_N22
\IF_Instruction_Memory|memory~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~14_combout\ = (\IF_Instruction_Memory|memory~1_combout\ & (!\IF_PC_Reg|PC_IF\(3) & (!\IF_PC_Reg|PC_IF\(2) & \IF_PC_Reg|PC_IF\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_Instruction_Memory|memory~1_combout\,
	datab => \IF_PC_Reg|PC_IF\(3),
	datac => \IF_PC_Reg|PC_IF\(2),
	datad => \IF_PC_Reg|PC_IF\(4),
	combout => \IF_Instruction_Memory|memory~14_combout\);

-- Location: LCFF_X35_Y32_N23
\IF_ID_Pipeline_Stage|Instruction_ID[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_Instruction_Memory|memory~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(25));

-- Location: LCCOMB_X38_Y29_N20
\ID_Control|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Control|Decoder0~0_combout\ = (!\IF_ID_Pipeline_Stage|Instruction_ID\(18) & (!\IF_ID_Pipeline_Stage|Instruction_ID\(25) & !\IF_ID_Pipeline_Stage|Instruction_ID\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	datab => \IF_ID_Pipeline_Stage|Instruction_ID\(25),
	datac => \IF_ID_Pipeline_Stage|Instruction_ID\(22),
	combout => \ID_Control|Decoder0~0_combout\);

-- Location: LCFF_X33_Y31_N3
\ID_EX_Pipeline_Stage|ALUOp_EX[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Control|Decoder0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|ALUOp_EX\(1));

-- Location: LCCOMB_X35_Y32_N14
\IF_Instruction_Memory|memory~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~2_combout\ = (\IF_Instruction_Memory|memory~1_combout\ & (!\IF_PC_Reg|PC_IF\(3) & (\IF_PC_Reg|PC_IF\(2) & \IF_PC_Reg|PC_IF\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_Instruction_Memory|memory~1_combout\,
	datab => \IF_PC_Reg|PC_IF\(3),
	datac => \IF_PC_Reg|PC_IF\(2),
	datad => \IF_PC_Reg|PC_IF\(4),
	combout => \IF_Instruction_Memory|memory~2_combout\);

-- Location: LCFF_X35_Y32_N25
\IF_ID_Pipeline_Stage|Instruction_ID[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_Instruction_Memory|memory~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(1));

-- Location: LCFF_X33_Y31_N1
\ID_EX_Pipeline_Stage|Instruction_EX[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(14));

-- Location: LCCOMB_X74_Y46_N8
\IF_PC_Add|PC_Plus_4_IF[5]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[5]~6_combout\ = (\IF_PC_Reg|PC_IF\(5) & (!\IF_PC_Add|PC_Plus_4_IF[4]~5\)) # (!\IF_PC_Reg|PC_IF\(5) & ((\IF_PC_Add|PC_Plus_4_IF[4]~5\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[5]~7\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[4]~5\) # (!\IF_PC_Reg|PC_IF\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(5),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[4]~5\,
	combout => \IF_PC_Add|PC_Plus_4_IF[5]~6_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[5]~7\);

-- Location: LCCOMB_X72_Y46_N26
\IF_PC_Mux|Next_PC_IF[5]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[5]~64_combout\ = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(5))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & 
-- ((\IF_PC_Add|PC_Plus_4_IF[5]~6_combout\))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & (((\IF_PC_Add|PC_Plus_4_IF[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(5),
	datab => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datac => \IF_PC_Add|PC_Plus_4_IF[5]~6_combout\,
	datad => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	combout => \IF_PC_Mux|Next_PC_IF[5]~64_combout\);

-- Location: LCFF_X72_Y46_N27
\IF_PC_Reg|PC_IF[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Mux|Next_PC_IF[5]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(5));

-- Location: LCCOMB_X74_Y46_N10
\IF_PC_Add|PC_Plus_4_IF[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[6]~8_combout\ = (\IF_PC_Reg|PC_IF\(6) & (\IF_PC_Add|PC_Plus_4_IF[5]~7\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(6) & (!\IF_PC_Add|PC_Plus_4_IF[5]~7\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[6]~9\ = CARRY((\IF_PC_Reg|PC_IF\(6) & !\IF_PC_Add|PC_Plus_4_IF[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(6),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[5]~7\,
	combout => \IF_PC_Add|PC_Plus_4_IF[6]~8_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[6]~9\);

-- Location: LCCOMB_X72_Y46_N12
\IF_PC_Mux|Next_PC_IF[6]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[6]~65_combout\ = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(6))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & 
-- ((\IF_PC_Add|PC_Plus_4_IF[6]~8_combout\))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & (((\IF_PC_Add|PC_Plus_4_IF[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(6),
	datab => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datac => \IF_PC_Add|PC_Plus_4_IF[6]~8_combout\,
	datad => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	combout => \IF_PC_Mux|Next_PC_IF[6]~65_combout\);

-- Location: LCCOMB_X72_Y46_N28
\IF_PC_Reg|PC_IF[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Reg|PC_IF[6]~feeder_combout\ = \IF_PC_Mux|Next_PC_IF[6]~65_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_PC_Mux|Next_PC_IF[6]~65_combout\,
	combout => \IF_PC_Reg|PC_IF[6]~feeder_combout\);

-- Location: LCFF_X72_Y46_N29
\IF_PC_Reg|PC_IF[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Reg|PC_IF[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(6));

-- Location: LCCOMB_X74_Y46_N12
\IF_PC_Add|PC_Plus_4_IF[7]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[7]~10_combout\ = (\IF_PC_Reg|PC_IF\(7) & (!\IF_PC_Add|PC_Plus_4_IF[6]~9\)) # (!\IF_PC_Reg|PC_IF\(7) & ((\IF_PC_Add|PC_Plus_4_IF[6]~9\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[7]~11\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[6]~9\) # (!\IF_PC_Reg|PC_IF\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(7),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[6]~9\,
	combout => \IF_PC_Add|PC_Plus_4_IF[7]~10_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[7]~11\);

-- Location: LCCOMB_X74_Y46_N14
\IF_PC_Add|PC_Plus_4_IF[8]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[8]~12_combout\ = (\IF_PC_Reg|PC_IF\(8) & (\IF_PC_Add|PC_Plus_4_IF[7]~11\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(8) & (!\IF_PC_Add|PC_Plus_4_IF[7]~11\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[8]~13\ = CARRY((\IF_PC_Reg|PC_IF\(8) & !\IF_PC_Add|PC_Plus_4_IF[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(8),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[7]~11\,
	combout => \IF_PC_Add|PC_Plus_4_IF[8]~12_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[8]~13\);

-- Location: LCFF_X74_Y46_N15
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[8]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(8));

-- Location: LCCOMB_X75_Y46_N4
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|PC_Plus_4_EX[8]~feeder_combout\ = \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(8),
	combout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[8]~feeder_combout\);

-- Location: LCFF_X75_Y46_N5
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(8));

-- Location: LCCOMB_X35_Y32_N24
\IF_Instruction_Memory|memory~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~6_combout\ = (\IF_PC_Reg|PC_IF\(2) & (!\IF_PC_Reg|PC_IF\(3) & \IF_Instruction_Memory|memory~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(2),
	datab => \IF_PC_Reg|PC_IF\(3),
	datad => \IF_Instruction_Memory|memory~1_combout\,
	combout => \IF_Instruction_Memory|memory~6_combout\);

-- Location: LCFF_X35_Y32_N21
\IF_ID_Pipeline_Stage|Instruction_ID[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_Instruction_Memory|memory~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(5));

-- Location: LCFF_X33_Y31_N7
\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(5));

-- Location: LCFF_X74_Y46_N11
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(6));

-- Location: LCCOMB_X75_Y46_N24
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]~feeder_combout\ = \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(6),
	combout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]~feeder_combout\);

-- Location: LCFF_X75_Y46_N25
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(6));

-- Location: LCCOMB_X72_Y46_N16
\IF_Instruction_Memory|memory~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~0_combout\ = (!\IF_PC_Reg|PC_IF\(7) & (!\IF_PC_Reg|PC_IF\(6) & (!\IF_PC_Reg|PC_IF\(8) & !\IF_PC_Reg|PC_IF\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(7),
	datab => \IF_PC_Reg|PC_IF\(6),
	datac => \IF_PC_Reg|PC_IF\(8),
	datad => \IF_PC_Reg|PC_IF\(5),
	combout => \IF_Instruction_Memory|memory~0_combout\);

-- Location: LCCOMB_X35_Y32_N2
\IF_Instruction_Memory|memory~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~5_combout\ = (\IF_Instruction_Memory|memory~4_combout\ & (!\IF_PC_Reg|PC_IF\(10) & (!\IF_PC_Reg|PC_IF\(9) & \IF_Instruction_Memory|memory~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_Instruction_Memory|memory~4_combout\,
	datab => \IF_PC_Reg|PC_IF\(10),
	datac => \IF_PC_Reg|PC_IF\(9),
	datad => \IF_Instruction_Memory|memory~0_combout\,
	combout => \IF_Instruction_Memory|memory~5_combout\);

-- Location: LCFF_X35_Y32_N3
\IF_ID_Pipeline_Stage|Instruction_ID[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_Instruction_Memory|memory~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(3));

-- Location: LCCOMB_X35_Y31_N0
\ID_EX_Pipeline_Stage|Instruction_EX[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Instruction_EX[16]~feeder_combout\ = \IF_ID_Pipeline_Stage|Instruction_ID\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(3),
	combout => \ID_EX_Pipeline_Stage|Instruction_EX[16]~feeder_combout\);

-- Location: LCFF_X35_Y31_N1
\ID_EX_Pipeline_Stage|Instruction_EX[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Instruction_EX[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(16));

-- Location: LCFF_X74_Y46_N7
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(4));

-- Location: LCFF_X75_Y46_N17
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(4));

-- Location: LCFF_X74_Y46_N5
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(3));

-- Location: LCFF_X76_Y46_N5
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(3));

-- Location: LCCOMB_X76_Y46_N4
\EX_PC_Add|Branch_Dest_EX[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[3]~0_combout\ = (\ID_EX_Pipeline_Stage|Instruction_EX\(14) & (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(3) $ (VCC))) # (!\ID_EX_Pipeline_Stage|Instruction_EX\(14) & (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(3) & VCC))
-- \EX_PC_Add|Branch_Dest_EX[3]~1\ = CARRY((\ID_EX_Pipeline_Stage|Instruction_EX\(14) & \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(14),
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(3),
	datad => VCC,
	combout => \EX_PC_Add|Branch_Dest_EX[3]~0_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[3]~1\);

-- Location: LCCOMB_X76_Y46_N6
\EX_PC_Add|Branch_Dest_EX[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[4]~2_combout\ = (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(4) & (\EX_PC_Add|Branch_Dest_EX[3]~1\ & VCC)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(4) & 
-- (!\EX_PC_Add|Branch_Dest_EX[3]~1\)))) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(4) & (!\EX_PC_Add|Branch_Dest_EX[3]~1\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(4) & ((\EX_PC_Add|Branch_Dest_EX[3]~1\) 
-- # (GND)))))
-- \EX_PC_Add|Branch_Dest_EX[4]~3\ = CARRY((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(4) & !\EX_PC_Add|Branch_Dest_EX[3]~1\)) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & 
-- ((!\EX_PC_Add|Branch_Dest_EX[3]~1\) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(4),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[3]~1\,
	combout => \EX_PC_Add|Branch_Dest_EX[4]~2_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[4]~3\);

-- Location: LCCOMB_X76_Y46_N8
\EX_PC_Add|Branch_Dest_EX[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[5]~4_combout\ = ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(5) $ (\ID_EX_Pipeline_Stage|Instruction_EX\(16) $ (!\EX_PC_Add|Branch_Dest_EX[4]~3\)))) # (GND)
-- \EX_PC_Add|Branch_Dest_EX[5]~5\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(5) & ((\ID_EX_Pipeline_Stage|Instruction_EX\(16)) # (!\EX_PC_Add|Branch_Dest_EX[4]~3\))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(5) & (\ID_EX_Pipeline_Stage|Instruction_EX\(16) & 
-- !\EX_PC_Add|Branch_Dest_EX[4]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(5),
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(16),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[4]~3\,
	combout => \EX_PC_Add|Branch_Dest_EX[5]~4_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[5]~5\);

-- Location: LCCOMB_X76_Y46_N10
\EX_PC_Add|Branch_Dest_EX[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[6]~6_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(6) & (!\EX_PC_Add|Branch_Dest_EX[5]~5\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(6) & ((\EX_PC_Add|Branch_Dest_EX[5]~5\) # (GND)))
-- \EX_PC_Add|Branch_Dest_EX[6]~7\ = CARRY((!\EX_PC_Add|Branch_Dest_EX[5]~5\) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(6),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[5]~5\,
	combout => \EX_PC_Add|Branch_Dest_EX[6]~6_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[6]~7\);

-- Location: LCCOMB_X76_Y46_N12
\EX_PC_Add|Branch_Dest_EX[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[7]~8_combout\ = ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(7) $ (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(5) $ (!\EX_PC_Add|Branch_Dest_EX[6]~7\)))) # (GND)
-- \EX_PC_Add|Branch_Dest_EX[7]~9\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(7) & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(5)) # (!\EX_PC_Add|Branch_Dest_EX[6]~7\))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(7) & 
-- (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(5) & !\EX_PC_Add|Branch_Dest_EX[6]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(7),
	datab => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(5),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[6]~7\,
	combout => \EX_PC_Add|Branch_Dest_EX[7]~8_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[7]~9\);

-- Location: LCCOMB_X76_Y46_N14
\EX_PC_Add|Branch_Dest_EX[8]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[8]~10_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(8) & (!\EX_PC_Add|Branch_Dest_EX[7]~9\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(8) & ((\EX_PC_Add|Branch_Dest_EX[7]~9\) # (GND)))
-- \EX_PC_Add|Branch_Dest_EX[8]~11\ = CARRY((!\EX_PC_Add|Branch_Dest_EX[7]~9\) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(8),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[7]~9\,
	combout => \EX_PC_Add|Branch_Dest_EX[8]~10_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[8]~11\);

-- Location: LCFF_X76_Y46_N15
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(8));

-- Location: LCCOMB_X72_Y46_N8
\IF_PC_Mux|Next_PC_IF[8]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[8]~67_combout\ = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(8)))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & 
-- (\IF_PC_Add|PC_Plus_4_IF[8]~12_combout\)))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (\IF_PC_Add|PC_Plus_4_IF[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Add|PC_Plus_4_IF[8]~12_combout\,
	datab => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	datac => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datad => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(8),
	combout => \IF_PC_Mux|Next_PC_IF[8]~67_combout\);

-- Location: LCFF_X72_Y46_N9
\IF_PC_Reg|PC_IF[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Mux|Next_PC_IF[8]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(8));

-- Location: LCCOMB_X74_Y46_N16
\IF_PC_Add|PC_Plus_4_IF[9]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[9]~14_combout\ = (\IF_PC_Reg|PC_IF\(9) & (!\IF_PC_Add|PC_Plus_4_IF[8]~13\)) # (!\IF_PC_Reg|PC_IF\(9) & ((\IF_PC_Add|PC_Plus_4_IF[8]~13\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[9]~15\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[8]~13\) # (!\IF_PC_Reg|PC_IF\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(9),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[8]~13\,
	combout => \IF_PC_Add|PC_Plus_4_IF[9]~14_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[9]~15\);

-- Location: LCFF_X74_Y46_N17
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(9));

-- Location: LCCOMB_X75_Y46_N26
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]~feeder_combout\ = \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(9),
	combout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]~feeder_combout\);

-- Location: LCFF_X75_Y46_N27
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(9));

-- Location: LCCOMB_X76_Y46_N16
\EX_PC_Add|Branch_Dest_EX[9]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[9]~12_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(9) & (\EX_PC_Add|Branch_Dest_EX[8]~11\ $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(9) & (!\EX_PC_Add|Branch_Dest_EX[8]~11\ & VCC))
-- \EX_PC_Add|Branch_Dest_EX[9]~13\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(9) & !\EX_PC_Add|Branch_Dest_EX[8]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(9),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[8]~11\,
	combout => \EX_PC_Add|Branch_Dest_EX[9]~12_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[9]~13\);

-- Location: LCFF_X76_Y46_N17
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(9));

-- Location: LCCOMB_X72_Y46_N24
\IF_PC_Mux|Next_PC_IF[9]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[9]~68_combout\ = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(9)))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & 
-- (\IF_PC_Add|PC_Plus_4_IF[9]~14_combout\)))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (\IF_PC_Add|PC_Plus_4_IF[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Add|PC_Plus_4_IF[9]~14_combout\,
	datab => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	datac => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datad => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(9),
	combout => \IF_PC_Mux|Next_PC_IF[9]~68_combout\);

-- Location: LCFF_X72_Y46_N25
\IF_PC_Reg|PC_IF[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Mux|Next_PC_IF[9]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(9));

-- Location: LCCOMB_X74_Y46_N18
\IF_PC_Add|PC_Plus_4_IF[10]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[10]~16_combout\ = (\IF_PC_Reg|PC_IF\(10) & (\IF_PC_Add|PC_Plus_4_IF[9]~15\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(10) & (!\IF_PC_Add|PC_Plus_4_IF[9]~15\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[10]~17\ = CARRY((\IF_PC_Reg|PC_IF\(10) & !\IF_PC_Add|PC_Plus_4_IF[9]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(10),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[9]~15\,
	combout => \IF_PC_Add|PC_Plus_4_IF[10]~16_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[10]~17\);

-- Location: LCCOMB_X72_Y46_N22
\IF_PC_Mux|Next_PC_IF[10]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[10]~69_combout\ = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(10))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & 
-- ((\IF_PC_Add|PC_Plus_4_IF[10]~16_combout\))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (((\IF_PC_Add|PC_Plus_4_IF[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(10),
	datab => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	datac => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datad => \IF_PC_Add|PC_Plus_4_IF[10]~16_combout\,
	combout => \IF_PC_Mux|Next_PC_IF[10]~69_combout\);

-- Location: LCFF_X72_Y46_N23
\IF_PC_Reg|PC_IF[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Mux|Next_PC_IF[10]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(10));

-- Location: LCCOMB_X35_Y32_N6
\IF_Instruction_Memory|memory~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~1_combout\ = (!\IF_PC_Reg|PC_IF\(9) & (!\IF_PC_Reg|PC_IF\(10) & (!\IF_PC_Reg|PC_IF\(0) & \IF_Instruction_Memory|memory~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(9),
	datab => \IF_PC_Reg|PC_IF\(10),
	datac => \IF_PC_Reg|PC_IF\(0),
	datad => \IF_Instruction_Memory|memory~0_combout\,
	combout => \IF_Instruction_Memory|memory~1_combout\);

-- Location: LCCOMB_X36_Y32_N8
\IF_Instruction_Memory|memory~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~3_combout\ = (!\IF_PC_Reg|PC_IF\(2) & (\IF_PC_Reg|PC_IF\(3) & (\IF_Instruction_Memory|memory~1_combout\ & !\IF_PC_Reg|PC_IF\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(2),
	datab => \IF_PC_Reg|PC_IF\(3),
	datac => \IF_Instruction_Memory|memory~1_combout\,
	datad => \IF_PC_Reg|PC_IF\(4),
	combout => \IF_Instruction_Memory|memory~3_combout\);

-- Location: LCFF_X36_Y32_N9
\IF_ID_Pipeline_Stage|Instruction_ID[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_Instruction_Memory|memory~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(2));

-- Location: LCFF_X33_Y31_N15
\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2));

-- Location: LCCOMB_X35_Y31_N30
\EX_ALU_Control|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Control|WideOr0~0_combout\ = (!\ID_EX_Pipeline_Stage|Instruction_EX\(16) & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(5) & ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2)) # (!\ID_EX_Pipeline_Stage|Instruction_EX\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(16),
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(14),
	datac => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datad => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(5),
	combout => \EX_ALU_Control|WideOr0~0_combout\);

-- Location: LCCOMB_X35_Y31_N24
\EX_ALU_Control|ALU_Control_EX[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Control|ALU_Control_EX[0]~0_combout\ = (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & ((\ID_EX_Pipeline_Stage|ALUOp_EX\(0)) # (!\EX_ALU_Control|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUOp_EX\(0),
	datac => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datad => \EX_ALU_Control|WideOr0~0_combout\,
	combout => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\);

-- Location: LCFF_X34_Y29_N29
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24));

-- Location: LCCOMB_X33_Y33_N4
\MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder_combout\);

-- Location: LCFF_X33_Y33_N5
\MEM_WB_Pipeline_Stage|ALU_Result_WB[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(24));

-- Location: LCCOMB_X38_Y29_N18
\ID_Control|Decoder0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Control|Decoder0~2_combout\ = (!\IF_ID_Pipeline_Stage|Instruction_ID\(18) & (!\IF_ID_Pipeline_Stage|Instruction_ID\(25) & \IF_ID_Pipeline_Stage|Instruction_ID\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	datab => \IF_ID_Pipeline_Stage|Instruction_ID\(25),
	datac => \IF_ID_Pipeline_Stage|Instruction_ID\(22),
	combout => \ID_Control|Decoder0~2_combout\);

-- Location: LCCOMB_X38_Y29_N30
\ID_EX_Pipeline_Stage|MemRead_EX~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|MemRead_EX~feeder_combout\ = \ID_Control|Decoder0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_Control|Decoder0~2_combout\,
	combout => \ID_EX_Pipeline_Stage|MemRead_EX~feeder_combout\);

-- Location: LCFF_X38_Y29_N31
\ID_EX_Pipeline_Stage|MemRead_EX\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|MemRead_EX~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|MemRead_EX~regout\);

-- Location: LCCOMB_X36_Y28_N10
\EX_MEM_Pipeline_Stage|MemRead_MEM~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_MEM_Pipeline_Stage|MemRead_MEM~feeder_combout\ = \ID_EX_Pipeline_Stage|MemRead_EX~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX_Pipeline_Stage|MemRead_EX~regout\,
	combout => \EX_MEM_Pipeline_Stage|MemRead_MEM~feeder_combout\);

-- Location: LCFF_X36_Y28_N11
\EX_MEM_Pipeline_Stage|MemRead_MEM\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_MEM_Pipeline_Stage|MemRead_MEM~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|MemRead_MEM~regout\);

-- Location: LCCOMB_X38_Y30_N6
\MEM_WB_Pipeline_Stage|MemtoReg_WB~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|MemtoReg_WB~feeder_combout\ = \EX_MEM_Pipeline_Stage|MemRead_MEM~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|MemRead_MEM~regout\,
	combout => \MEM_WB_Pipeline_Stage|MemtoReg_WB~feeder_combout\);

-- Location: LCFF_X38_Y30_N7
\MEM_WB_Pipeline_Stage|MemtoReg_WB\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|MemtoReg_WB~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\);

-- Location: LCCOMB_X33_Y33_N30
\WB_MemtoReg_Mux|Write_Data_WB[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(24))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Read_Data_WB\(24),
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(24),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\);

-- Location: LCFF_X33_Y33_N31
\ID_Registers|register_rtl_0_bypass[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(59));

-- Location: LCFF_X38_Y30_N1
\ID_Registers|register_rtl_0_bypass[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(11));

-- Location: LCCOMB_X36_Y32_N0
\IF_Instruction_Memory|memory~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~10_combout\ = (\IF_PC_Reg|PC_IF\(2) & (\IF_PC_Reg|PC_IF\(3) & (\IF_Instruction_Memory|memory~1_combout\ & !\IF_PC_Reg|PC_IF\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(2),
	datab => \IF_PC_Reg|PC_IF\(3),
	datac => \IF_Instruction_Memory|memory~1_combout\,
	datad => \IF_PC_Reg|PC_IF\(4),
	combout => \IF_Instruction_Memory|memory~10_combout\);

-- Location: LCFF_X36_Y32_N19
\IF_ID_Pipeline_Stage|Instruction_ID[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_Instruction_Memory|memory~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(18));

-- Location: LCCOMB_X35_Y33_N10
\EX_MEM_Pipeline_Stage|Write_Register_MEM[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_MEM_Pipeline_Stage|Write_Register_MEM[3]~feeder_combout\ = \ID_EX_Pipeline_Stage|Instruction_EX\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX_Pipeline_Stage|Instruction_EX\(14),
	combout => \EX_MEM_Pipeline_Stage|Write_Register_MEM[3]~feeder_combout\);

-- Location: LCFF_X35_Y33_N11
\EX_MEM_Pipeline_Stage|Write_Register_MEM[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_MEM_Pipeline_Stage|Write_Register_MEM[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Register_MEM\(3));

-- Location: LCCOMB_X35_Y33_N14
\MEM_WB_Pipeline_Stage|Write_Register_WB[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|Write_Register_WB[3]~feeder_combout\ = \EX_MEM_Pipeline_Stage|Write_Register_MEM\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|Write_Register_MEM\(3),
	combout => \MEM_WB_Pipeline_Stage|Write_Register_WB[3]~feeder_combout\);

-- Location: LCFF_X35_Y33_N15
\MEM_WB_Pipeline_Stage|Write_Register_WB[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|Write_Register_WB[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Write_Register_WB\(3));

-- Location: LCFF_X36_Y32_N27
\ID_Registers|register_rtl_0_bypass[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_WB_Pipeline_Stage|Write_Register_WB\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(7));

-- Location: LCCOMB_X36_Y32_N26
\ID_Registers|register~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~0_combout\ = (\ID_Registers|register_rtl_0_bypass\(5) & (\IF_ID_Pipeline_Stage|Instruction_ID\(18) & (\ID_Registers|register_rtl_0_bypass\(7) $ (!\IF_ID_Pipeline_Stage|Instruction_ID\(1))))) # 
-- (!\ID_Registers|register_rtl_0_bypass\(5) & (!\IF_ID_Pipeline_Stage|Instruction_ID\(18) & (\ID_Registers|register_rtl_0_bypass\(7) $ (!\IF_ID_Pipeline_Stage|Instruction_ID\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(5),
	datab => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	datac => \ID_Registers|register_rtl_0_bypass\(7),
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(1),
	combout => \ID_Registers|register~0_combout\);

-- Location: LCCOMB_X36_Y32_N18
\EX_Dest_Mux|Write_Register_EX[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_Dest_Mux|Write_Register_EX[0]~0_combout\ = (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & (\ID_EX_Pipeline_Stage|Instruction_EX\(11))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & ((\ID_EX_Pipeline_Stage|Instruction_EX\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(11),
	datab => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datad => \ID_EX_Pipeline_Stage|Instruction_EX\(16),
	combout => \EX_Dest_Mux|Write_Register_EX[0]~0_combout\);

-- Location: LCCOMB_X36_Y32_N22
\EX_MEM_Pipeline_Stage|Write_Register_MEM[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_MEM_Pipeline_Stage|Write_Register_MEM[0]~feeder_combout\ = \EX_Dest_Mux|Write_Register_EX[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_Dest_Mux|Write_Register_EX[0]~0_combout\,
	combout => \EX_MEM_Pipeline_Stage|Write_Register_MEM[0]~feeder_combout\);

-- Location: LCFF_X36_Y32_N23
\EX_MEM_Pipeline_Stage|Write_Register_MEM[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_MEM_Pipeline_Stage|Write_Register_MEM[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Register_MEM\(0));

-- Location: LCCOMB_X36_Y32_N24
\MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder_combout\ = \EX_MEM_Pipeline_Stage|Write_Register_MEM\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|Write_Register_MEM\(0),
	combout => \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder_combout\);

-- Location: LCFF_X36_Y32_N25
\MEM_WB_Pipeline_Stage|Write_Register_WB[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Write_Register_WB\(0));

-- Location: LCCOMB_X36_Y32_N10
\ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder_combout\ = \IF_ID_Pipeline_Stage|Instruction_ID\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	combout => \ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder_combout\);

-- Location: LCFF_X36_Y32_N11
\ID_EX_Pipeline_Stage|Instruction_EX[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(18));

-- Location: LCCOMB_X36_Y32_N30
\EX_Dest_Mux|Write_Register_EX[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_Dest_Mux|Write_Register_EX[2]~2_combout\ = (!\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & \ID_EX_Pipeline_Stage|Instruction_EX\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datad => \ID_EX_Pipeline_Stage|Instruction_EX\(18),
	combout => \EX_Dest_Mux|Write_Register_EX[2]~2_combout\);

-- Location: LCFF_X36_Y32_N31
\EX_MEM_Pipeline_Stage|Write_Register_MEM[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_Dest_Mux|Write_Register_EX[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Register_MEM\(2));

-- Location: LCCOMB_X36_Y32_N20
\MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder_combout\ = \EX_MEM_Pipeline_Stage|Write_Register_MEM\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|Write_Register_MEM\(2),
	combout => \MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder_combout\);

-- Location: LCFF_X36_Y32_N21
\MEM_WB_Pipeline_Stage|Write_Register_WB[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Write_Register_WB\(2));

-- Location: LCCOMB_X36_Y32_N2
\IF_Instruction_Memory|memory~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~7_combout\ = (\IF_PC_Reg|PC_IF\(2) & (!\IF_PC_Reg|PC_IF\(3) & (\IF_Instruction_Memory|memory~1_combout\ & !\IF_PC_Reg|PC_IF\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(2),
	datab => \IF_PC_Reg|PC_IF\(3),
	datac => \IF_Instruction_Memory|memory~1_combout\,
	datad => \IF_PC_Reg|PC_IF\(4),
	combout => \IF_Instruction_Memory|memory~7_combout\);

-- Location: LCFF_X36_Y32_N3
\IF_ID_Pipeline_Stage|Instruction_ID[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_Instruction_Memory|memory~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(11));

-- Location: LCFF_X33_Y32_N23
\ID_EX_Pipeline_Stage|Instruction_EX[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(11));

-- Location: LCCOMB_X35_Y32_N16
\IF_Instruction_Memory|memory~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~8_combout\ = (!\IF_PC_Reg|PC_IF\(0) & (\IF_PC_Reg|PC_IF\(3) $ (((\IF_PC_Reg|PC_IF\(2)) # (\IF_PC_Reg|PC_IF\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(2),
	datab => \IF_PC_Reg|PC_IF\(4),
	datac => \IF_PC_Reg|PC_IF\(0),
	datad => \IF_PC_Reg|PC_IF\(3),
	combout => \IF_Instruction_Memory|memory~8_combout\);

-- Location: LCCOMB_X35_Y32_N26
\IF_Instruction_Memory|memory~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~9_combout\ = (!\IF_PC_Reg|PC_IF\(9) & (!\IF_PC_Reg|PC_IF\(10) & (\IF_Instruction_Memory|memory~8_combout\ & \IF_Instruction_Memory|memory~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(9),
	datab => \IF_PC_Reg|PC_IF\(10),
	datac => \IF_Instruction_Memory|memory~8_combout\,
	datad => \IF_Instruction_Memory|memory~0_combout\,
	combout => \IF_Instruction_Memory|memory~9_combout\);

-- Location: LCFF_X35_Y32_N27
\IF_ID_Pipeline_Stage|Instruction_ID[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_Instruction_Memory|memory~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(17));

-- Location: LCFF_X35_Y32_N29
\ID_EX_Pipeline_Stage|Instruction_EX[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(17));

-- Location: LCCOMB_X36_Y32_N4
\EX_Dest_Mux|Write_Register_EX[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_Dest_Mux|Write_Register_EX[1]~1_combout\ = (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & (\ID_EX_Pipeline_Stage|Instruction_EX\(11))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & ((\ID_EX_Pipeline_Stage|Instruction_EX\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datac => \ID_EX_Pipeline_Stage|Instruction_EX\(11),
	datad => \ID_EX_Pipeline_Stage|Instruction_EX\(17),
	combout => \EX_Dest_Mux|Write_Register_EX[1]~1_combout\);

-- Location: LCFF_X36_Y32_N5
\EX_MEM_Pipeline_Stage|Write_Register_MEM[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_Dest_Mux|Write_Register_EX[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Register_MEM\(1));

-- Location: LCFF_X36_Y32_N7
\MEM_WB_Pipeline_Stage|Write_Register_WB[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Register_MEM\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Write_Register_WB\(1));

-- Location: LCCOMB_X36_Y33_N10
\ID_Registers|always2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|always2~0_combout\ = (\MEM_WB_Pipeline_Stage|Write_Register_WB\(3)) # ((\MEM_WB_Pipeline_Stage|Write_Register_WB\(0)) # ((\MEM_WB_Pipeline_Stage|Write_Register_WB\(2)) # (\MEM_WB_Pipeline_Stage|Write_Register_WB\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Write_Register_WB\(3),
	datab => \MEM_WB_Pipeline_Stage|Write_Register_WB\(0),
	datac => \MEM_WB_Pipeline_Stage|Write_Register_WB\(2),
	datad => \MEM_WB_Pipeline_Stage|Write_Register_WB\(1),
	combout => \ID_Registers|always2~0_combout\);

-- Location: LCCOMB_X38_Y29_N2
\ID_Control|Decoder0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Control|Decoder0~4_combout\ = (!\IF_ID_Pipeline_Stage|Instruction_ID\(25) & !\IF_ID_Pipeline_Stage|Instruction_ID\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IF_ID_Pipeline_Stage|Instruction_ID\(25),
	datac => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	combout => \ID_Control|Decoder0~4_combout\);

-- Location: LCCOMB_X38_Y29_N10
\ID_EX_Pipeline_Stage|RegWrite_EX~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|RegWrite_EX~feeder_combout\ = \ID_Control|Decoder0~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_Control|Decoder0~4_combout\,
	combout => \ID_EX_Pipeline_Stage|RegWrite_EX~feeder_combout\);

-- Location: LCFF_X38_Y29_N11
\ID_EX_Pipeline_Stage|RegWrite_EX\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|RegWrite_EX~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|RegWrite_EX~regout\);

-- Location: LCCOMB_X38_Y29_N12
\EX_MEM_Pipeline_Stage|RegWrite_MEM~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_MEM_Pipeline_Stage|RegWrite_MEM~feeder_combout\ = \ID_EX_Pipeline_Stage|RegWrite_EX~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX_Pipeline_Stage|RegWrite_EX~regout\,
	combout => \EX_MEM_Pipeline_Stage|RegWrite_MEM~feeder_combout\);

-- Location: LCFF_X38_Y29_N13
\EX_MEM_Pipeline_Stage|RegWrite_MEM\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_MEM_Pipeline_Stage|RegWrite_MEM~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|RegWrite_MEM~regout\);

-- Location: LCCOMB_X38_Y29_N0
\MEM_WB_Pipeline_Stage|RegWrite_WB~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|RegWrite_WB~feeder_combout\ = \EX_MEM_Pipeline_Stage|RegWrite_MEM~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|RegWrite_MEM~regout\,
	combout => \MEM_WB_Pipeline_Stage|RegWrite_WB~feeder_combout\);

-- Location: LCFF_X38_Y29_N1
\MEM_WB_Pipeline_Stage|RegWrite_WB\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|RegWrite_WB~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|RegWrite_WB~regout\);

-- Location: LCCOMB_X35_Y33_N12
\ID_Registers|always2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|always2~1_combout\ = (\ID_Registers|always2~0_combout\ & \MEM_WB_Pipeline_Stage|RegWrite_WB~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ID_Registers|always2~0_combout\,
	datad => \MEM_WB_Pipeline_Stage|RegWrite_WB~regout\,
	combout => \ID_Registers|always2~1_combout\);

-- Location: LCCOMB_X35_Y33_N4
\ID_Registers|register_rtl_0_bypass[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register_rtl_0_bypass[0]~feeder_combout\ = \ID_Registers|always2~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_Registers|always2~1_combout\,
	combout => \ID_Registers|register_rtl_0_bypass[0]~feeder_combout\);

-- Location: LCFF_X35_Y33_N5
\ID_Registers|register_rtl_0_bypass[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|register_rtl_0_bypass[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(0));

-- Location: LCCOMB_X35_Y32_N4
\IF_Instruction_Memory|memory~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_Instruction_Memory|memory~12_combout\ = (\IF_Instruction_Memory|memory~11_combout\ & (!\IF_PC_Reg|PC_IF\(10) & (!\IF_PC_Reg|PC_IF\(9) & \IF_Instruction_Memory|memory~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_Instruction_Memory|memory~11_combout\,
	datab => \IF_PC_Reg|PC_IF\(10),
	datac => \IF_PC_Reg|PC_IF\(9),
	datad => \IF_Instruction_Memory|memory~0_combout\,
	combout => \IF_Instruction_Memory|memory~12_combout\);

-- Location: LCFF_X35_Y32_N5
\IF_ID_Pipeline_Stage|Instruction_ID[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_Instruction_Memory|memory~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|Instruction_ID\(21));

-- Location: LCFF_X35_Y32_N19
\ID_Registers|register_rtl_0_bypass[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_WB_Pipeline_Stage|Write_Register_WB\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(1));

-- Location: LCFF_X35_Y32_N31
\ID_Registers|register_rtl_0_bypass[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \MEM_WB_Pipeline_Stage|Write_Register_WB\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(3));

-- Location: LCCOMB_X35_Y32_N18
\ID_Registers|register~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~1_combout\ = (\IF_ID_Pipeline_Stage|Instruction_ID\(22) & (\ID_Registers|register_rtl_0_bypass\(3) & (\IF_ID_Pipeline_Stage|Instruction_ID\(21) $ (!\ID_Registers|register_rtl_0_bypass\(1))))) # 
-- (!\IF_ID_Pipeline_Stage|Instruction_ID\(22) & (!\ID_Registers|register_rtl_0_bypass\(3) & (\IF_ID_Pipeline_Stage|Instruction_ID\(21) $ (!\ID_Registers|register_rtl_0_bypass\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(22),
	datab => \IF_ID_Pipeline_Stage|Instruction_ID\(21),
	datac => \ID_Registers|register_rtl_0_bypass\(1),
	datad => \ID_Registers|register_rtl_0_bypass\(3),
	combout => \ID_Registers|register~1_combout\);

-- Location: LCCOMB_X35_Y32_N28
\ID_Registers|register~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~2_combout\ = (\ID_Registers|register~1_combout\ & !\IF_ID_Pipeline_Stage|Instruction_ID\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~1_combout\,
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(25),
	combout => \ID_Registers|register~2_combout\);

-- Location: LCCOMB_X34_Y32_N0
\ID_Registers|register\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~combout\ = ((\ID_Registers|register~0_combout\ & (\ID_Registers|register_rtl_0_bypass\(0) & \ID_Registers|register~2_combout\))) # (!\ID_Registers|register_rtl_0_bypass\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(12),
	datab => \ID_Registers|register~0_combout\,
	datac => \ID_Registers|register_rtl_0_bypass\(0),
	datad => \ID_Registers|register~2_combout\,
	combout => \ID_Registers|register~combout\);

-- Location: LCCOMB_X38_Y30_N20
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X33_Y31_N6
\EX_ALU_Control|ALU_Control_EX[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Control|ALU_Control_EX[1]~1_combout\ = (\ID_EX_Pipeline_Stage|ALUOp_EX\(0)) # ((\ID_EX_Pipeline_Stage|Instruction_EX\(14)) # ((!\ID_EX_Pipeline_Stage|ALUOp_EX\(1)) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUOp_EX\(0),
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(14),
	datac => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(5),
	datad => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	combout => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\);

-- Location: LCCOMB_X35_Y31_N22
\EX_ALU_Control|ALU_Control_EX[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Control|ALU_Control_EX[1]~2_combout\ = (\EX_ALU_Control|ALU_Control_EX[1]~1_combout\) # ((\ID_EX_Pipeline_Stage|Instruction_EX\(16)) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_ALU_Control|ALU_Control_EX[1]~1_combout\,
	datac => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datad => \ID_EX_Pipeline_Stage|Instruction_EX\(16),
	combout => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\);

-- Location: LCFF_X36_Y30_N5
\ID_Registers|register_rtl_0_bypass[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(13));

-- Location: LCCOMB_X38_Y29_N28
\ID_Control|Decoder0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Control|Decoder0~3_combout\ = (\IF_ID_Pipeline_Stage|Instruction_ID\(18) & (!\IF_ID_Pipeline_Stage|Instruction_ID\(25) & \IF_ID_Pipeline_Stage|Instruction_ID\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	datab => \IF_ID_Pipeline_Stage|Instruction_ID\(25),
	datac => \IF_ID_Pipeline_Stage|Instruction_ID\(22),
	combout => \ID_Control|Decoder0~3_combout\);

-- Location: LCCOMB_X38_Y29_N16
\ID_EX_Pipeline_Stage|MemWrite_EX~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|MemWrite_EX~feeder_combout\ = \ID_Control|Decoder0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_Control|Decoder0~3_combout\,
	combout => \ID_EX_Pipeline_Stage|MemWrite_EX~feeder_combout\);

-- Location: LCFF_X38_Y29_N17
\ID_EX_Pipeline_Stage|MemWrite_EX\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|MemWrite_EX~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|MemWrite_EX~regout\);

-- Location: LCCOMB_X29_Y28_N12
\EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder_combout\ = \ID_EX_Pipeline_Stage|MemWrite_EX~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX_Pipeline_Stage|MemWrite_EX~regout\,
	combout => \EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder_combout\);

-- Location: LCFF_X29_Y28_N13
\EX_MEM_Pipeline_Stage|MemWrite_MEM\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~combout\,
	datain => \EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|MemWrite_MEM~regout\);

-- Location: LCCOMB_X29_Y28_N18
\MEM_Data_Memory|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|always0~0_combout\ = (\EX_MEM_Pipeline_Stage|MemRead_MEM~regout\ & !\EX_MEM_Pipeline_Stage|MemWrite_MEM~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \EX_MEM_Pipeline_Stage|MemRead_MEM~regout\,
	datad => \EX_MEM_Pipeline_Stage|MemWrite_MEM~regout\,
	combout => \MEM_Data_Memory|always0~0_combout\);

-- Location: CLKCTRL_G2
\MEM_Data_Memory|always0~0clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \MEM_Data_Memory|always0~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \MEM_Data_Memory|always0~0clkctrl_outclk\);

-- Location: LCFF_X33_Y28_N25
\ID_Registers|register_rtl_0_bypass[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(19));

-- Location: LCCOMB_X33_Y31_N26
\EX_ALU_Control|ALU_Control_EX[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Control|ALU_Control_EX[2]~5_combout\ = (\ID_EX_Pipeline_Stage|ALUOp_EX\(0) & !\ID_EX_Pipeline_Stage|ALUOp_EX\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUOp_EX\(0),
	datad => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	combout => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\);

-- Location: LCCOMB_X38_Y29_N8
\ID_Control|ALUSrc_ID~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Control|ALUSrc_ID~0_combout\ = (\IF_ID_Pipeline_Stage|Instruction_ID\(22) & !\IF_ID_Pipeline_Stage|Instruction_ID\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \IF_ID_Pipeline_Stage|Instruction_ID\(22),
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(25),
	combout => \ID_Control|ALUSrc_ID~0_combout\);

-- Location: LCFF_X33_Y31_N21
\ID_EX_Pipeline_Stage|ALUSrc_EX\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Control|ALUSrc_ID~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\);

-- Location: LCCOMB_X35_Y32_N30
\ID_Registers|register~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~35_combout\ = (\ID_Registers|register_rtl_0_bypass\(1) & (\IF_ID_Pipeline_Stage|Instruction_ID\(3) & (\IF_ID_Pipeline_Stage|Instruction_ID\(17) $ (!\ID_Registers|register_rtl_0_bypass\(3))))) # 
-- (!\ID_Registers|register_rtl_0_bypass\(1) & (!\IF_ID_Pipeline_Stage|Instruction_ID\(3) & (\IF_ID_Pipeline_Stage|Instruction_ID\(17) $ (!\ID_Registers|register_rtl_0_bypass\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(1),
	datab => \IF_ID_Pipeline_Stage|Instruction_ID\(17),
	datac => \ID_Registers|register_rtl_0_bypass\(3),
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(3),
	combout => \ID_Registers|register~35_combout\);

-- Location: LCCOMB_X38_Y30_N2
\ID_Registers|register_rtl_0_bypass[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register_rtl_0_bypass[12]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \ID_Registers|register_rtl_0_bypass[12]~feeder_combout\);

-- Location: LCFF_X38_Y30_N3
\ID_Registers|register_rtl_0_bypass[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|register_rtl_0_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(12));

-- Location: LCCOMB_X34_Y32_N4
\ID_Registers|register~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~69\ = ((\ID_Registers|register_rtl_0_bypass\(0) & (\ID_Registers|register~35_combout\ & \ID_Registers|register~0_combout\))) # (!\ID_Registers|register_rtl_0_bypass\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(0),
	datab => \ID_Registers|register~35_combout\,
	datac => \ID_Registers|register~0_combout\,
	datad => \ID_Registers|register_rtl_0_bypass\(12),
	combout => \ID_Registers|register~69\);

-- Location: LCFF_X38_Y31_N25
\ID_Registers|register_rtl_0_bypass[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(15));

-- Location: LCFF_X33_Y32_N17
\ID_Registers|register_rtl_0_bypass[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(33));

-- Location: LCCOMB_X34_Y32_N16
\ID_Registers|register_rtl_0_bypass[35]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register_rtl_0_bypass[35]~feeder_combout\ = \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\,
	combout => \ID_Registers|register_rtl_0_bypass[35]~feeder_combout\);

-- Location: LCFF_X34_Y32_N17
\ID_Registers|register_rtl_0_bypass[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|register_rtl_0_bypass[35]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(35));

-- Location: M4K_X55_Y30
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a12\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F",
	mem_init0 => X"F00FF00F0FFF0FF0FFFF0FF000000F0FF000FF000000F0F0F0FFFFFF00F0F0F0F000F0F000FFF0FF00FF0F00000FF0000FF0F000FF00000FF0F0FF00FF000F00F00F000FF00FF0F0FFF00FF0F0FFFF0FFF0FF00F00FF0F0F0FF00FF0FF000F000FF00F0000000FF00FF0000FF000000000F0FF0FF0FFF00F0F00F00000FFFFFFFF00FF00FFFFFF0FFFF0F0FFF0000FF0F0FF0FFFFF000F0FFFFFFF0F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MEM_Data_Memory:MEM_Data_Memory|altsyncram:memory_rtl_0|altsyncram_2fh1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 513,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 513,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MEM_Data_Memory|always1~0_combout\,
	portbrewe => VCC,
	clk0 => \Clk~clkctrl_outclk\,
	portadatain => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y30_N12
\MEM_Data_Memory|memory~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~21_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a14\ & ((!\MEM_Data_Memory|memory~4_combout\) # (!\MEM_Data_Memory|memory~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|memory~7_combout\,
	datab => \ID_Registers|register_rtl_0_bypass\(12),
	datac => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a14\,
	datad => \MEM_Data_Memory|memory~4_combout\,
	combout => \MEM_Data_Memory|memory~21_combout\);

-- Location: LCCOMB_X56_Y30_N4
\MEM_Data_Memory|Read_Data_MEM[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(14) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~21_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(14),
	datac => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	datad => \MEM_Data_Memory|memory~21_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(14));

-- Location: LCFF_X56_Y30_N5
\MEM_WB_Pipeline_Stage|Read_Data_WB[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(14));

-- Location: LCCOMB_X31_Y29_N12
\WB_MemtoReg_Mux|Write_Data_WB[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(14)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(14),
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(14),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\);

-- Location: LCFF_X35_Y31_N21
\ID_Registers|register_rtl_0_bypass[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(43));

-- Location: LCFF_X33_Y28_N19
\ID_Registers|register_rtl_0_bypass[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(45));

-- Location: M4K_X55_Y29
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F",
	mem_init0 => X"F00FF00F0FFF0FF0FFFF0FF000000F0FF000FF000000F0F0F0FFFFFF00F0F0F0F000F0F000FFF0FF00FF0F00000FF0000FF0F000FF00000FF0F0FF00FF000F00F00F000FF00FF0F0FFF00FF0F0FFFF0FFF0FF00F00FF0F0F0FF00FF0FF000F000FF00F0000000FF00FF0000FF000000000F0FF0FF0FFF00F0F00F00000FFFFFFFF00FF00FFFFFF0FFFF0F0FFF0000FF0F0FF0FFFFF000F0FFFFFFF0F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MEM_Data_Memory:MEM_Data_Memory|altsyncram:memory_rtl_0|altsyncram_2fh1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 513,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 16,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 513,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MEM_Data_Memory|always1~0_combout\,
	portbrewe => VCC,
	clk0 => \Clk~clkctrl_outclk\,
	portadatain => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y29_N12
\MEM_Data_Memory|memory~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~25_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a18\ & ((!\MEM_Data_Memory|memory~4_combout\) # (!\MEM_Data_Memory|memory~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|memory~7_combout\,
	datab => \ID_Registers|register_rtl_0_bypass\(12),
	datac => \MEM_Data_Memory|memory~4_combout\,
	datad => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a18\,
	combout => \MEM_Data_Memory|memory~25_combout\);

-- Location: LCCOMB_X56_Y29_N4
\MEM_Data_Memory|Read_Data_MEM[18]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(18) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~25_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(18),
	datac => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	datad => \MEM_Data_Memory|memory~25_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(18));

-- Location: LCFF_X56_Y29_N5
\MEM_WB_Pipeline_Stage|Read_Data_WB[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(18));

-- Location: LCFF_X32_Y29_N21
\ID_Registers|register_rtl_0_bypass[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(47));

-- Location: LCCOMB_X34_Y33_N18
\ID_Registers|register_rtl_0_bypass[49]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register_rtl_0_bypass[49]~feeder_combout\ = \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\,
	combout => \ID_Registers|register_rtl_0_bypass[49]~feeder_combout\);

-- Location: LCFF_X34_Y33_N19
\ID_Registers|register_rtl_0_bypass[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|register_rtl_0_bypass[49]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(49));

-- Location: LCFF_X33_Y30_N1
\ID_Registers|register_rtl_0_bypass[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(51));

-- Location: LCFF_X32_Y29_N19
\ID_Registers|register_rtl_0_bypass[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(61));

-- Location: LCCOMB_X32_Y29_N24
\ID_Registers|register~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~28_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(61)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0|auto_generated|ram_block1a25\,
	datab => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0_bypass\(61),
	combout => \ID_Registers|register~28_combout\);

-- Location: LCFF_X32_Y29_N9
\ID_EX_Pipeline_Stage|Read_Data_1_EX[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~28_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(25));

-- Location: LCCOMB_X33_Y29_N6
\EX_ALU|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux6~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(25)) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(25) & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(25),
	datac => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux6~0_combout\);

-- Location: LCCOMB_X33_Y31_N2
\EX_ALU_Control|ALU_Control_EX[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Control|ALU_Control_EX[2]~3_combout\ = (!\ID_EX_Pipeline_Stage|ALUOp_EX\(0) & (\ID_EX_Pipeline_Stage|Instruction_EX\(14) & (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUOp_EX\(0),
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(14),
	datac => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datad => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(5),
	combout => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\);

-- Location: M4K_X37_Y28
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a24\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F",
	mem_init0 => X"F00FF00F0FFF0FF0FFFF0FF000000F0FF000FF000000F0F0F0FFFFFF00F0F0F0F000F0F000FFF0FF00FF0F00000FF0000FF0F000FF00000FF0F0FF00FF000F00F00F000FF00FF0F0FFF00FF0F0FFFF0FFF0FF00F00FF0F0F0FF00FF0FF000F000FF00F0000000FF00FF0000FF000000000F0FF0FF0FFF00F0F00F00000FFFFFFFF00FF00FFFFFF0FFFF0F0FFF0000FF0F0FF0FFFFF000F0FFFFFFF0F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MEM_Data_Memory:MEM_Data_Memory|altsyncram:memory_rtl_0|altsyncram_2fh1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 513,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 24,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 513,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MEM_Data_Memory|always1~0_combout\,
	portbrewe => VCC,
	clk0 => \Clk~clkctrl_outclk\,
	portadatain => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X36_Y28_N12
\MEM_Data_Memory|memory~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~33_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a26\ & ((!\MEM_Data_Memory|memory~4_combout\) # (!\MEM_Data_Memory|memory~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(12),
	datab => \MEM_Data_Memory|memory~7_combout\,
	datac => \MEM_Data_Memory|memory~4_combout\,
	datad => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a26\,
	combout => \MEM_Data_Memory|memory~33_combout\);

-- Location: LCCOMB_X36_Y28_N0
\MEM_Data_Memory|Read_Data_MEM[26]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(26) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~33_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(26),
	datac => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	datad => \MEM_Data_Memory|memory~33_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(26));

-- Location: LCFF_X36_Y28_N1
\MEM_WB_Pipeline_Stage|Read_Data_WB[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(26));

-- Location: LCCOMB_X34_Y32_N2
\ID_Registers|register_rtl_0_bypass[63]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register_rtl_0_bypass[63]~feeder_combout\ = \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\,
	combout => \ID_Registers|register_rtl_0_bypass[63]~feeder_combout\);

-- Location: LCFF_X34_Y32_N3
\ID_Registers|register_rtl_0_bypass[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|register_rtl_0_bypass[63]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(63));

-- Location: LCCOMB_X33_Y32_N14
\EX_ALU|Add0~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~84_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\,
	datab => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datac => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	combout => \EX_ALU|Add0~84_combout\);

-- Location: M4K_X37_Y29
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a28\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F",
	mem_init0 => X"F00FF00F0FFF0FF0FFFF0FF000000F0FF000FF000000F0F0F0FFFFFF00F0F0F0F000F0F000FFF0FF00FF0F00000FF0000FF0F000FF00000FF0F0FF00FF000F00F00F000FF00FF0F0FFF00FF0F0FFFF0FFF0FF00F00FF0F0F0FF00FF0FF000F000FF00F0000000FF00FF0000FF000000000F0FF0FF0FFF00F0F00F00000FFFFFFFF00FF00FFFFFF0FFFF0F0FFF0000FF0F0FF0FFFFF000F0FFFFFFF0F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MEM_Data_Memory:MEM_Data_Memory|altsyncram:memory_rtl_0|altsyncram_2fh1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 513,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 28,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 513,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MEM_Data_Memory|always1~0_combout\,
	portbrewe => VCC,
	clk0 => \Clk~clkctrl_outclk\,
	portadatain => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y29_N26
\MEM_Data_Memory|memory~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~36_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a29\ & ((!\MEM_Data_Memory|memory~7_combout\) # (!\MEM_Data_Memory|memory~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(12),
	datab => \MEM_Data_Memory|memory~4_combout\,
	datac => \MEM_Data_Memory|memory~7_combout\,
	datad => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a29\,
	combout => \MEM_Data_Memory|memory~36_combout\);

-- Location: LCCOMB_X38_Y29_N14
\MEM_Data_Memory|Read_Data_MEM[29]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(29) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~36_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(29),
	datac => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	datad => \MEM_Data_Memory|memory~36_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(29));

-- Location: LCFF_X38_Y29_N15
\MEM_WB_Pipeline_Stage|Read_Data_WB[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(29));

-- Location: LCCOMB_X31_Y29_N4
\WB_MemtoReg_Mux|Write_Data_WB[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(29)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(29),
	datab => \MEM_WB_Pipeline_Stage|Read_Data_WB\(29),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\);

-- Location: LCCOMB_X36_Y29_N0
\ID_Registers|register~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~34_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(73))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(73),
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a31\,
	combout => \ID_Registers|register~34_combout\);

-- Location: LCFF_X36_Y29_N1
\ID_EX_Pipeline_Stage|Read_Data_1_EX[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|register~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(31));

-- Location: LCFF_X36_Y29_N31
\ID_Registers|register_rtl_0_bypass[73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(73));

-- Location: LCCOMB_X36_Y29_N30
\ID_Registers|register~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~67_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(73))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~69\,
	datac => \ID_Registers|register_rtl_0_bypass\(73),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a31\,
	combout => \ID_Registers|register~67_combout\);

-- Location: LCCOMB_X36_Y29_N4
\ID_EX_Pipeline_Stage|Read_Data_2_EX[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[31]~feeder_combout\ = \ID_Registers|register~67_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_Registers|register~67_combout\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[31]~feeder_combout\);

-- Location: LCFF_X36_Y29_N5
\ID_EX_Pipeline_Stage|Read_Data_2_EX[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(31));

-- Location: LCCOMB_X36_Y29_N16
\EX_ALU_Mux|ALU_Data_2_EX[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\ = (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(31) & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(31),
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\);

-- Location: LCCOMB_X36_Y29_N26
\EX_ALU|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux0~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(31) & ((\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(31) & (\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\ & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(31),
	datac => \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux0~0_combout\);

-- Location: LCCOMB_X33_Y28_N22
\EX_ALU|Add0~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~96_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((\EX_ALU_Control|ALU_Control_EX[2]~3_combout\ & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	datac => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datad => \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\,
	combout => \EX_ALU|Add0~96_combout\);

-- Location: LCFF_X31_Y29_N29
\ID_Registers|register_rtl_0_bypass[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(69));

-- Location: LCCOMB_X31_Y30_N14
\ID_Registers|register~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~65_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(69))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~69\,
	datac => \ID_Registers|register_rtl_0_bypass\(69),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a29\,
	combout => \ID_Registers|register~65_combout\);

-- Location: LCFF_X31_Y30_N29
\ID_EX_Pipeline_Stage|Read_Data_2_EX[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~65_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(29));

-- Location: LCCOMB_X31_Y30_N28
\EX_ALU_Mux|ALU_Data_2_EX[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \ID_EX_Pipeline_Stage|Read_Data_2_EX\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(29),
	combout => \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\);

-- Location: LCCOMB_X33_Y29_N18
\EX_ALU|Add0~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~90_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\,
	datac => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datad => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	combout => \EX_ALU|Add0~90_combout\);

-- Location: LCCOMB_X31_Y29_N18
\ID_Registers|register_rtl_0_bypass[67]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register_rtl_0_bypass[67]~feeder_combout\ = \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\,
	combout => \ID_Registers|register_rtl_0_bypass[67]~feeder_combout\);

-- Location: LCFF_X31_Y29_N19
\ID_Registers|register_rtl_0_bypass[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|register_rtl_0_bypass[67]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(67));

-- Location: LCCOMB_X31_Y29_N24
\ID_Registers|register~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~64_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(67))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(67),
	datac => \ID_Registers|register~69\,
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a28\,
	combout => \ID_Registers|register~64_combout\);

-- Location: LCFF_X31_Y29_N23
\ID_EX_Pipeline_Stage|Read_Data_2_EX[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~64_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(28));

-- Location: LCCOMB_X31_Y29_N22
\EX_ALU_Mux|ALU_Data_2_EX[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \ID_EX_Pipeline_Stage|Read_Data_2_EX\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(28),
	combout => \EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\);

-- Location: LCCOMB_X33_Y29_N22
\EX_ALU|Add0~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~87_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	datab => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datac => \EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	combout => \EX_ALU|Add0~87_combout\);

-- Location: LCCOMB_X34_Y29_N8
\EX_ALU|Add0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~85_combout\ = ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(27) $ (\EX_ALU|Add0~84_combout\ $ (!\EX_ALU|Add0~83\)))) # (GND)
-- \EX_ALU|Add0~86\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(27) & ((\EX_ALU|Add0~84_combout\) # (!\EX_ALU|Add0~83\))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(27) & (\EX_ALU|Add0~84_combout\ & !\EX_ALU|Add0~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(27),
	datab => \EX_ALU|Add0~84_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~83\,
	combout => \EX_ALU|Add0~85_combout\,
	cout => \EX_ALU|Add0~86\);

-- Location: LCCOMB_X34_Y29_N10
\EX_ALU|Add0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~88_combout\ = (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(28) & ((\EX_ALU|Add0~87_combout\ & (\EX_ALU|Add0~86\ & VCC)) # (!\EX_ALU|Add0~87_combout\ & (!\EX_ALU|Add0~86\)))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(28) & ((\EX_ALU|Add0~87_combout\ 
-- & (!\EX_ALU|Add0~86\)) # (!\EX_ALU|Add0~87_combout\ & ((\EX_ALU|Add0~86\) # (GND)))))
-- \EX_ALU|Add0~89\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(28) & (!\EX_ALU|Add0~87_combout\ & !\EX_ALU|Add0~86\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(28) & ((!\EX_ALU|Add0~86\) # (!\EX_ALU|Add0~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(28),
	datab => \EX_ALU|Add0~87_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~86\,
	combout => \EX_ALU|Add0~88_combout\,
	cout => \EX_ALU|Add0~89\);

-- Location: LCCOMB_X34_Y29_N12
\EX_ALU|Add0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~91_combout\ = ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(29) $ (\EX_ALU|Add0~90_combout\ $ (!\EX_ALU|Add0~89\)))) # (GND)
-- \EX_ALU|Add0~92\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(29) & ((\EX_ALU|Add0~90_combout\) # (!\EX_ALU|Add0~89\))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(29) & (\EX_ALU|Add0~90_combout\ & !\EX_ALU|Add0~89\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(29),
	datab => \EX_ALU|Add0~90_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~89\,
	combout => \EX_ALU|Add0~91_combout\,
	cout => \EX_ALU|Add0~92\);

-- Location: LCCOMB_X34_Y29_N14
\EX_ALU|Add0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~94_combout\ = (\EX_ALU|Add0~93_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(30) & (\EX_ALU|Add0~92\ & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(30) & (!\EX_ALU|Add0~92\)))) # (!\EX_ALU|Add0~93_combout\ & 
-- ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(30) & (!\EX_ALU|Add0~92\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(30) & ((\EX_ALU|Add0~92\) # (GND)))))
-- \EX_ALU|Add0~95\ = CARRY((\EX_ALU|Add0~93_combout\ & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(30) & !\EX_ALU|Add0~92\)) # (!\EX_ALU|Add0~93_combout\ & ((!\EX_ALU|Add0~92\) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~93_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(30),
	datad => VCC,
	cin => \EX_ALU|Add0~92\,
	combout => \EX_ALU|Add0~94_combout\,
	cout => \EX_ALU|Add0~95\);

-- Location: LCCOMB_X34_Y29_N16
\EX_ALU|Add0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~97_combout\ = \ID_EX_Pipeline_Stage|Read_Data_1_EX\(31) $ (\EX_ALU|Add0~95\ $ (!\EX_ALU|Add0~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(31),
	datad => \EX_ALU|Add0~96_combout\,
	cin => \EX_ALU|Add0~95\,
	combout => \EX_ALU|Add0~97_combout\);

-- Location: LCCOMB_X35_Y29_N2
\EX_ALU|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux0~1_combout\ = (\EX_ALU|Mux0~0_combout\) # ((\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU|Add0~97_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU|Mux0~0_combout\,
	datad => \EX_ALU|Add0~97_combout\,
	combout => \EX_ALU|Mux0~1_combout\);

-- Location: LCFF_X35_Y29_N3
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(31));

-- Location: LCFF_X36_Y29_N15
\MEM_WB_Pipeline_Stage|ALU_Result_WB[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(31));

-- Location: LCCOMB_X36_Y29_N24
\MEM_Data_Memory|memory~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~38_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a31\ & ((!\MEM_Data_Memory|memory~4_combout\) # (!\MEM_Data_Memory|memory~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(12),
	datab => \MEM_Data_Memory|memory~7_combout\,
	datac => \MEM_Data_Memory|memory~4_combout\,
	datad => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a31\,
	combout => \MEM_Data_Memory|memory~38_combout\);

-- Location: LCCOMB_X36_Y29_N20
\MEM_Data_Memory|Read_Data_MEM[31]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(31) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~38_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM\(31),
	datac => \MEM_Data_Memory|memory~38_combout\,
	datad => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(31));

-- Location: LCFF_X36_Y29_N21
\MEM_WB_Pipeline_Stage|Read_Data_WB[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(31));

-- Location: LCCOMB_X36_Y29_N18
\WB_MemtoReg_Mux|Write_Data_WB[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(31)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(31),
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(31),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\);

-- Location: LCCOMB_X32_Y29_N28
\ID_Registers|register~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~33_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(71))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(71),
	datab => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a30\,
	combout => \ID_Registers|register~33_combout\);

-- Location: LCCOMB_X32_Y29_N0
\ID_EX_Pipeline_Stage|Read_Data_1_EX[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_1_EX[30]~feeder_combout\ = \ID_Registers|register~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_Registers|register~33_combout\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_1_EX[30]~feeder_combout\);

-- Location: LCFF_X32_Y29_N1
\ID_EX_Pipeline_Stage|Read_Data_1_EX[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_1_EX[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(30));

-- Location: LCCOMB_X34_Y29_N18
\EX_ALU|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux1~1_combout\ = (\EX_ALU|Mux1~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU|Add0~94_combout\ & \EX_ALU_Control|ALU_Control_EX[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux1~0_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU|Add0~94_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	combout => \EX_ALU|Mux1~1_combout\);

-- Location: LCFF_X34_Y29_N19
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30));

-- Location: LCCOMB_X31_Y29_N14
\MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder_combout\);

-- Location: LCFF_X31_Y29_N15
\MEM_WB_Pipeline_Stage|ALU_Result_WB[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(30));

-- Location: LCCOMB_X31_Y29_N6
\WB_MemtoReg_Mux|Write_Data_WB[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(30))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Read_Data_WB\(30),
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(30),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\);

-- Location: LCCOMB_X32_Y29_N18
\ID_Registers|register~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~31_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(67))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(67),
	datab => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a28\,
	combout => \ID_Registers|register~31_combout\);

-- Location: LCCOMB_X32_Y29_N2
\ID_EX_Pipeline_Stage|Read_Data_1_EX[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_1_EX[28]~feeder_combout\ = \ID_Registers|register~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_Registers|register~31_combout\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_1_EX[28]~feeder_combout\);

-- Location: LCFF_X32_Y29_N3
\ID_EX_Pipeline_Stage|Read_Data_1_EX[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_1_EX[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(28));

-- Location: LCCOMB_X33_Y29_N4
\EX_ALU|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux3~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(28)) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(28) & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(28),
	datac => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux3~0_combout\);

-- Location: LCCOMB_X34_Y29_N22
\EX_ALU|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux3~1_combout\ = (\EX_ALU|Mux3~0_combout\) # ((\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU|Add0~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU|Mux3~0_combout\,
	datad => \EX_ALU|Add0~88_combout\,
	combout => \EX_ALU|Mux3~1_combout\);

-- Location: LCFF_X34_Y29_N23
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(28));

-- Location: LCFF_X31_Y29_N3
\MEM_WB_Pipeline_Stage|ALU_Result_WB[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(28));

-- Location: LCCOMB_X31_Y29_N26
\WB_MemtoReg_Mux|Write_Data_WB[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(28))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Read_Data_WB\(28),
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(28),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\);

-- Location: LCCOMB_X33_Y33_N20
\ID_Registers|register~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~26_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(57))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(57),
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a23\,
	datad => \ID_Registers|register~combout\,
	combout => \ID_Registers|register~26_combout\);

-- Location: LCFF_X33_Y33_N21
\ID_EX_Pipeline_Stage|Read_Data_1_EX[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|register~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(23));

-- Location: LCCOMB_X33_Y30_N6
\EX_ALU|Add0~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~69_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	combout => \EX_ALU|Add0~69_combout\);

-- Location: LCCOMB_X34_Y33_N8
\ID_Registers|register~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~22_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(49))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(49),
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a19\,
	datad => \ID_Registers|register~combout\,
	combout => \ID_Registers|register~22_combout\);

-- Location: LCFF_X32_Y30_N1
\ID_EX_Pipeline_Stage|Read_Data_1_EX[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~22_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(19));

-- Location: LCCOMB_X32_Y29_N6
\ID_Registers|register~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~17_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(39))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(39),
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a14\,
	combout => \ID_Registers|register~17_combout\);

-- Location: LCFF_X32_Y29_N27
\ID_EX_Pipeline_Stage|Read_Data_1_EX[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~17_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(14));

-- Location: LCCOMB_X33_Y32_N10
\EX_ALU|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~36_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\,
	datab => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datac => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	combout => \EX_ALU|Add0~36_combout\);

-- Location: LCCOMB_X31_Y31_N10
\EX_ALU_Mux|ALU_Data_2_EX[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\ = (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(10) & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(10),
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\);

-- Location: LCCOMB_X33_Y31_N18
\EX_ALU|Add0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~33_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datab => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	datad => \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\,
	combout => \EX_ALU|Add0~33_combout\);

-- Location: LCCOMB_X31_Y31_N2
\ID_Registers|register~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~44_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(27))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(27),
	datab => \ID_Registers|register~69\,
	datac => \ID_Registers|register_rtl_1|auto_generated|ram_block1a8\,
	combout => \ID_Registers|register~44_combout\);

-- Location: LCFF_X31_Y31_N29
\ID_EX_Pipeline_Stage|Read_Data_2_EX[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(8));

-- Location: LCCOMB_X31_Y31_N14
\EX_ALU_Mux|ALU_Data_2_EX[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\ = (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(8) & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(8),
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\);

-- Location: LCCOMB_X33_Y31_N22
\EX_ALU|Add0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~27_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datab => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	datad => \EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\,
	combout => \EX_ALU|Add0~27_combout\);

-- Location: LCFF_X38_Y31_N21
\ID_Registers|register_rtl_0_bypass[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(25));

-- Location: LCCOMB_X34_Y32_N30
\ID_Registers|register~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~43_combout\ = (\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_0_bypass\(25)))) # (!\ID_Registers|register~69\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~69\,
	datac => \ID_Registers|register_rtl_1|auto_generated|ram_block1a7\,
	datad => \ID_Registers|register_rtl_0_bypass\(25),
	combout => \ID_Registers|register~43_combout\);

-- Location: LCFF_X34_Y31_N23
\ID_EX_Pipeline_Stage|Read_Data_2_EX[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~43_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(7));

-- Location: LCCOMB_X33_Y31_N10
\EX_ALU_Mux|ALU_Data_2_EX[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \ID_EX_Pipeline_Stage|Read_Data_2_EX\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(7),
	combout => \EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\);

-- Location: LCCOMB_X33_Y31_N24
\EX_ALU|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~24_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datab => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	datad => \EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\,
	combout => \EX_ALU|Add0~24_combout\);

-- Location: LCCOMB_X33_Y28_N8
\ID_Registers|register~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~40_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(19))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(19),
	datac => \ID_Registers|register_rtl_1|auto_generated|ram_block1a4\,
	datad => \ID_Registers|register~69\,
	combout => \ID_Registers|register~40_combout\);

-- Location: LCFF_X31_Y31_N27
\ID_EX_Pipeline_Stage|Read_Data_2_EX[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~40_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(4));

-- Location: LCCOMB_X31_Y31_N26
\EX_ALU_Mux|ALU_Data_2_EX[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \ID_EX_Pipeline_Stage|Read_Data_2_EX\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(4),
	combout => \EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\);

-- Location: LCCOMB_X34_Y31_N4
\EX_ALU|Add0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~15_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datab => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datac => \EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	combout => \EX_ALU|Add0~15_combout\);

-- Location: LCCOMB_X36_Y32_N28
\ID_Registers|register~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~38_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(15))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(15),
	datac => \ID_Registers|register~69\,
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a2\,
	combout => \ID_Registers|register~38_combout\);

-- Location: LCFF_X33_Y31_N29
\ID_EX_Pipeline_Stage|Read_Data_2_EX[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~38_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(2));

-- Location: LCCOMB_X33_Y31_N28
\EX_ALU_Mux|ALU_Data_2_EX[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2)))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(2),
	datad => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	combout => \EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\);

-- Location: LCCOMB_X34_Y31_N8
\EX_ALU|Add0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~9_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	combout => \EX_ALU|Add0~9_combout\);

-- Location: LCCOMB_X34_Y31_N16
\EX_ALU|Add0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~3_cout\ = CARRY((\EX_ALU_Control|ALU_Control_EX[2]~6_combout\) # (\EX_ALU_Control|ALU_Control_EX[2]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[2]~6_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	datad => VCC,
	cout => \EX_ALU|Add0~3_cout\);

-- Location: LCCOMB_X34_Y31_N18
\EX_ALU|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~4_combout\ = (\EX_ALU|Add0~1_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(0) & (\EX_ALU|Add0~3_cout\ & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(0) & (!\EX_ALU|Add0~3_cout\)))) # (!\EX_ALU|Add0~1_combout\ & 
-- ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(0) & (!\EX_ALU|Add0~3_cout\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(0) & ((\EX_ALU|Add0~3_cout\) # (GND)))))
-- \EX_ALU|Add0~5\ = CARRY((\EX_ALU|Add0~1_combout\ & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(0) & !\EX_ALU|Add0~3_cout\)) # (!\EX_ALU|Add0~1_combout\ & ((!\EX_ALU|Add0~3_cout\) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~1_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(0),
	datad => VCC,
	cin => \EX_ALU|Add0~3_cout\,
	combout => \EX_ALU|Add0~4_combout\,
	cout => \EX_ALU|Add0~5\);

-- Location: LCCOMB_X34_Y31_N22
\EX_ALU|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~10_combout\ = (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(2) & ((\EX_ALU|Add0~9_combout\ & (\EX_ALU|Add0~8\ & VCC)) # (!\EX_ALU|Add0~9_combout\ & (!\EX_ALU|Add0~8\)))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(2) & ((\EX_ALU|Add0~9_combout\ & 
-- (!\EX_ALU|Add0~8\)) # (!\EX_ALU|Add0~9_combout\ & ((\EX_ALU|Add0~8\) # (GND)))))
-- \EX_ALU|Add0~11\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(2) & (!\EX_ALU|Add0~9_combout\ & !\EX_ALU|Add0~8\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(2) & ((!\EX_ALU|Add0~8\) # (!\EX_ALU|Add0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(2),
	datab => \EX_ALU|Add0~9_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~8\,
	combout => \EX_ALU|Add0~10_combout\,
	cout => \EX_ALU|Add0~11\);

-- Location: LCCOMB_X34_Y31_N24
\EX_ALU|Add0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~13_combout\ = ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(3) $ (\EX_ALU|Add0~12_combout\ $ (!\EX_ALU|Add0~11\)))) # (GND)
-- \EX_ALU|Add0~14\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(3) & ((\EX_ALU|Add0~12_combout\) # (!\EX_ALU|Add0~11\))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(3) & (\EX_ALU|Add0~12_combout\ & !\EX_ALU|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(3),
	datab => \EX_ALU|Add0~12_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~11\,
	combout => \EX_ALU|Add0~13_combout\,
	cout => \EX_ALU|Add0~14\);

-- Location: LCCOMB_X34_Y31_N26
\EX_ALU|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~16_combout\ = (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(4) & ((\EX_ALU|Add0~15_combout\ & (\EX_ALU|Add0~14\ & VCC)) # (!\EX_ALU|Add0~15_combout\ & (!\EX_ALU|Add0~14\)))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(4) & ((\EX_ALU|Add0~15_combout\ & 
-- (!\EX_ALU|Add0~14\)) # (!\EX_ALU|Add0~15_combout\ & ((\EX_ALU|Add0~14\) # (GND)))))
-- \EX_ALU|Add0~17\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(4) & (!\EX_ALU|Add0~15_combout\ & !\EX_ALU|Add0~14\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(4) & ((!\EX_ALU|Add0~14\) # (!\EX_ALU|Add0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(4),
	datab => \EX_ALU|Add0~15_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~14\,
	combout => \EX_ALU|Add0~16_combout\,
	cout => \EX_ALU|Add0~17\);

-- Location: LCCOMB_X34_Y31_N28
\EX_ALU|Add0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~19_combout\ = ((\EX_ALU|Add0~18_combout\ $ (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(5) $ (!\EX_ALU|Add0~17\)))) # (GND)
-- \EX_ALU|Add0~20\ = CARRY((\EX_ALU|Add0~18_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(5)) # (!\EX_ALU|Add0~17\))) # (!\EX_ALU|Add0~18_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(5) & !\EX_ALU|Add0~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~18_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(5),
	datad => VCC,
	cin => \EX_ALU|Add0~17\,
	combout => \EX_ALU|Add0~19_combout\,
	cout => \EX_ALU|Add0~20\);

-- Location: LCCOMB_X34_Y31_N30
\EX_ALU|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~22_combout\ = (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(6) & ((\EX_ALU|Add0~21_combout\ & (\EX_ALU|Add0~20\ & VCC)) # (!\EX_ALU|Add0~21_combout\ & (!\EX_ALU|Add0~20\)))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(6) & ((\EX_ALU|Add0~21_combout\ & 
-- (!\EX_ALU|Add0~20\)) # (!\EX_ALU|Add0~21_combout\ & ((\EX_ALU|Add0~20\) # (GND)))))
-- \EX_ALU|Add0~23\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(6) & (!\EX_ALU|Add0~21_combout\ & !\EX_ALU|Add0~20\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(6) & ((!\EX_ALU|Add0~20\) # (!\EX_ALU|Add0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(6),
	datab => \EX_ALU|Add0~21_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~20\,
	combout => \EX_ALU|Add0~22_combout\,
	cout => \EX_ALU|Add0~23\);

-- Location: LCCOMB_X34_Y30_N0
\EX_ALU|Add0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~25_combout\ = ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(7) $ (\EX_ALU|Add0~24_combout\ $ (!\EX_ALU|Add0~23\)))) # (GND)
-- \EX_ALU|Add0~26\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(7) & ((\EX_ALU|Add0~24_combout\) # (!\EX_ALU|Add0~23\))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(7) & (\EX_ALU|Add0~24_combout\ & !\EX_ALU|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(7),
	datab => \EX_ALU|Add0~24_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~23\,
	combout => \EX_ALU|Add0~25_combout\,
	cout => \EX_ALU|Add0~26\);

-- Location: LCCOMB_X34_Y30_N2
\EX_ALU|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~28_combout\ = (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(8) & ((\EX_ALU|Add0~27_combout\ & (\EX_ALU|Add0~26\ & VCC)) # (!\EX_ALU|Add0~27_combout\ & (!\EX_ALU|Add0~26\)))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(8) & ((\EX_ALU|Add0~27_combout\ & 
-- (!\EX_ALU|Add0~26\)) # (!\EX_ALU|Add0~27_combout\ & ((\EX_ALU|Add0~26\) # (GND)))))
-- \EX_ALU|Add0~29\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(8) & (!\EX_ALU|Add0~27_combout\ & !\EX_ALU|Add0~26\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(8) & ((!\EX_ALU|Add0~26\) # (!\EX_ALU|Add0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(8),
	datab => \EX_ALU|Add0~27_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~26\,
	combout => \EX_ALU|Add0~28_combout\,
	cout => \EX_ALU|Add0~29\);

-- Location: LCCOMB_X34_Y30_N4
\EX_ALU|Add0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~31_combout\ = ((\EX_ALU|Add0~30_combout\ $ (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(9) $ (!\EX_ALU|Add0~29\)))) # (GND)
-- \EX_ALU|Add0~32\ = CARRY((\EX_ALU|Add0~30_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(9)) # (!\EX_ALU|Add0~29\))) # (!\EX_ALU|Add0~30_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(9) & !\EX_ALU|Add0~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~30_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(9),
	datad => VCC,
	cin => \EX_ALU|Add0~29\,
	combout => \EX_ALU|Add0~31_combout\,
	cout => \EX_ALU|Add0~32\);

-- Location: LCCOMB_X34_Y30_N6
\EX_ALU|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~34_combout\ = (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(10) & ((\EX_ALU|Add0~33_combout\ & (\EX_ALU|Add0~32\ & VCC)) # (!\EX_ALU|Add0~33_combout\ & (!\EX_ALU|Add0~32\)))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(10) & ((\EX_ALU|Add0~33_combout\ 
-- & (!\EX_ALU|Add0~32\)) # (!\EX_ALU|Add0~33_combout\ & ((\EX_ALU|Add0~32\) # (GND)))))
-- \EX_ALU|Add0~35\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(10) & (!\EX_ALU|Add0~33_combout\ & !\EX_ALU|Add0~32\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(10) & ((!\EX_ALU|Add0~32\) # (!\EX_ALU|Add0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(10),
	datab => \EX_ALU|Add0~33_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~32\,
	combout => \EX_ALU|Add0~34_combout\,
	cout => \EX_ALU|Add0~35\);

-- Location: LCCOMB_X34_Y30_N8
\EX_ALU|Add0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~37_combout\ = ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(11) $ (\EX_ALU|Add0~36_combout\ $ (!\EX_ALU|Add0~35\)))) # (GND)
-- \EX_ALU|Add0~38\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(11) & ((\EX_ALU|Add0~36_combout\) # (!\EX_ALU|Add0~35\))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(11) & (\EX_ALU|Add0~36_combout\ & !\EX_ALU|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(11),
	datab => \EX_ALU|Add0~36_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~35\,
	combout => \EX_ALU|Add0~37_combout\,
	cout => \EX_ALU|Add0~38\);

-- Location: LCCOMB_X34_Y30_N10
\EX_ALU|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~40_combout\ = (\EX_ALU|Add0~39_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(12) & (\EX_ALU|Add0~38\ & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(12) & (!\EX_ALU|Add0~38\)))) # (!\EX_ALU|Add0~39_combout\ & 
-- ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(12) & (!\EX_ALU|Add0~38\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(12) & ((\EX_ALU|Add0~38\) # (GND)))))
-- \EX_ALU|Add0~41\ = CARRY((\EX_ALU|Add0~39_combout\ & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(12) & !\EX_ALU|Add0~38\)) # (!\EX_ALU|Add0~39_combout\ & ((!\EX_ALU|Add0~38\) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~39_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(12),
	datad => VCC,
	cin => \EX_ALU|Add0~38\,
	combout => \EX_ALU|Add0~40_combout\,
	cout => \EX_ALU|Add0~41\);

-- Location: LCCOMB_X34_Y30_N12
\EX_ALU|Add0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~43_combout\ = ((\EX_ALU|Add0~42_combout\ $ (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(13) $ (!\EX_ALU|Add0~41\)))) # (GND)
-- \EX_ALU|Add0~44\ = CARRY((\EX_ALU|Add0~42_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(13)) # (!\EX_ALU|Add0~41\))) # (!\EX_ALU|Add0~42_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(13) & !\EX_ALU|Add0~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~42_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(13),
	datad => VCC,
	cin => \EX_ALU|Add0~41\,
	combout => \EX_ALU|Add0~43_combout\,
	cout => \EX_ALU|Add0~44\);

-- Location: LCCOMB_X34_Y30_N14
\EX_ALU|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~46_combout\ = (\EX_ALU|Add0~45_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(14) & (\EX_ALU|Add0~44\ & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(14) & (!\EX_ALU|Add0~44\)))) # (!\EX_ALU|Add0~45_combout\ & 
-- ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(14) & (!\EX_ALU|Add0~44\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(14) & ((\EX_ALU|Add0~44\) # (GND)))))
-- \EX_ALU|Add0~47\ = CARRY((\EX_ALU|Add0~45_combout\ & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(14) & !\EX_ALU|Add0~44\)) # (!\EX_ALU|Add0~45_combout\ & ((!\EX_ALU|Add0~44\) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~45_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(14),
	datad => VCC,
	cin => \EX_ALU|Add0~44\,
	combout => \EX_ALU|Add0~46_combout\,
	cout => \EX_ALU|Add0~47\);

-- Location: LCCOMB_X34_Y30_N16
\EX_ALU|Add0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~49_combout\ = ((\EX_ALU|Add0~48_combout\ $ (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(15) $ (!\EX_ALU|Add0~47\)))) # (GND)
-- \EX_ALU|Add0~50\ = CARRY((\EX_ALU|Add0~48_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(15)) # (!\EX_ALU|Add0~47\))) # (!\EX_ALU|Add0~48_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(15) & !\EX_ALU|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~48_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(15),
	datad => VCC,
	cin => \EX_ALU|Add0~47\,
	combout => \EX_ALU|Add0~49_combout\,
	cout => \EX_ALU|Add0~50\);

-- Location: LCCOMB_X34_Y30_N18
\EX_ALU|Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~52_combout\ = (\EX_ALU|Add0~51_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(16) & (\EX_ALU|Add0~50\ & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(16) & (!\EX_ALU|Add0~50\)))) # (!\EX_ALU|Add0~51_combout\ & 
-- ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(16) & (!\EX_ALU|Add0~50\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(16) & ((\EX_ALU|Add0~50\) # (GND)))))
-- \EX_ALU|Add0~53\ = CARRY((\EX_ALU|Add0~51_combout\ & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(16) & !\EX_ALU|Add0~50\)) # (!\EX_ALU|Add0~51_combout\ & ((!\EX_ALU|Add0~50\) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~51_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(16),
	datad => VCC,
	cin => \EX_ALU|Add0~50\,
	combout => \EX_ALU|Add0~52_combout\,
	cout => \EX_ALU|Add0~53\);

-- Location: LCCOMB_X34_Y30_N20
\EX_ALU|Add0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~55_combout\ = ((\EX_ALU|Add0~54_combout\ $ (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(17) $ (!\EX_ALU|Add0~53\)))) # (GND)
-- \EX_ALU|Add0~56\ = CARRY((\EX_ALU|Add0~54_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(17)) # (!\EX_ALU|Add0~53\))) # (!\EX_ALU|Add0~54_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(17) & !\EX_ALU|Add0~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~54_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(17),
	datad => VCC,
	cin => \EX_ALU|Add0~53\,
	combout => \EX_ALU|Add0~55_combout\,
	cout => \EX_ALU|Add0~56\);

-- Location: LCCOMB_X34_Y30_N22
\EX_ALU|Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~58_combout\ = (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(18) & ((\EX_ALU|Add0~57_combout\ & (\EX_ALU|Add0~56\ & VCC)) # (!\EX_ALU|Add0~57_combout\ & (!\EX_ALU|Add0~56\)))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(18) & ((\EX_ALU|Add0~57_combout\ 
-- & (!\EX_ALU|Add0~56\)) # (!\EX_ALU|Add0~57_combout\ & ((\EX_ALU|Add0~56\) # (GND)))))
-- \EX_ALU|Add0~59\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(18) & (!\EX_ALU|Add0~57_combout\ & !\EX_ALU|Add0~56\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(18) & ((!\EX_ALU|Add0~56\) # (!\EX_ALU|Add0~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(18),
	datab => \EX_ALU|Add0~57_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~56\,
	combout => \EX_ALU|Add0~58_combout\,
	cout => \EX_ALU|Add0~59\);

-- Location: LCCOMB_X34_Y30_N24
\EX_ALU|Add0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~61_combout\ = ((\EX_ALU|Add0~60_combout\ $ (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(19) $ (!\EX_ALU|Add0~59\)))) # (GND)
-- \EX_ALU|Add0~62\ = CARRY((\EX_ALU|Add0~60_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(19)) # (!\EX_ALU|Add0~59\))) # (!\EX_ALU|Add0~60_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(19) & !\EX_ALU|Add0~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~60_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(19),
	datad => VCC,
	cin => \EX_ALU|Add0~59\,
	combout => \EX_ALU|Add0~61_combout\,
	cout => \EX_ALU|Add0~62\);

-- Location: LCCOMB_X34_Y30_N26
\EX_ALU|Add0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~64_combout\ = (\EX_ALU|Add0~63_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(20) & (\EX_ALU|Add0~62\ & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(20) & (!\EX_ALU|Add0~62\)))) # (!\EX_ALU|Add0~63_combout\ & 
-- ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(20) & (!\EX_ALU|Add0~62\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(20) & ((\EX_ALU|Add0~62\) # (GND)))))
-- \EX_ALU|Add0~65\ = CARRY((\EX_ALU|Add0~63_combout\ & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(20) & !\EX_ALU|Add0~62\)) # (!\EX_ALU|Add0~63_combout\ & ((!\EX_ALU|Add0~62\) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~63_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(20),
	datad => VCC,
	cin => \EX_ALU|Add0~62\,
	combout => \EX_ALU|Add0~64_combout\,
	cout => \EX_ALU|Add0~65\);

-- Location: LCCOMB_X34_Y30_N28
\EX_ALU|Add0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~67_combout\ = ((\EX_ALU|Add0~66_combout\ $ (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(21) $ (!\EX_ALU|Add0~65\)))) # (GND)
-- \EX_ALU|Add0~68\ = CARRY((\EX_ALU|Add0~66_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(21)) # (!\EX_ALU|Add0~65\))) # (!\EX_ALU|Add0~66_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(21) & !\EX_ALU|Add0~65\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~66_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(21),
	datad => VCC,
	cin => \EX_ALU|Add0~65\,
	combout => \EX_ALU|Add0~67_combout\,
	cout => \EX_ALU|Add0~68\);

-- Location: LCCOMB_X34_Y30_N30
\EX_ALU|Add0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~70_combout\ = (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(22) & ((\EX_ALU|Add0~69_combout\ & (\EX_ALU|Add0~68\ & VCC)) # (!\EX_ALU|Add0~69_combout\ & (!\EX_ALU|Add0~68\)))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(22) & ((\EX_ALU|Add0~69_combout\ 
-- & (!\EX_ALU|Add0~68\)) # (!\EX_ALU|Add0~69_combout\ & ((\EX_ALU|Add0~68\) # (GND)))))
-- \EX_ALU|Add0~71\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(22) & (!\EX_ALU|Add0~69_combout\ & !\EX_ALU|Add0~68\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(22) & ((!\EX_ALU|Add0~68\) # (!\EX_ALU|Add0~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(22),
	datab => \EX_ALU|Add0~69_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~68\,
	combout => \EX_ALU|Add0~70_combout\,
	cout => \EX_ALU|Add0~71\);

-- Location: LCCOMB_X34_Y29_N0
\EX_ALU|Add0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~73_combout\ = ((\EX_ALU|Add0~72_combout\ $ (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(23) $ (!\EX_ALU|Add0~71\)))) # (GND)
-- \EX_ALU|Add0~74\ = CARRY((\EX_ALU|Add0~72_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(23)) # (!\EX_ALU|Add0~71\))) # (!\EX_ALU|Add0~72_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(23) & !\EX_ALU|Add0~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~72_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(23),
	datad => VCC,
	cin => \EX_ALU|Add0~71\,
	combout => \EX_ALU|Add0~73_combout\,
	cout => \EX_ALU|Add0~74\);

-- Location: LCCOMB_X34_Y29_N2
\EX_ALU|Add0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~76_combout\ = (\EX_ALU|Add0~75_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(24) & (\EX_ALU|Add0~74\ & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(24) & (!\EX_ALU|Add0~74\)))) # (!\EX_ALU|Add0~75_combout\ & 
-- ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(24) & (!\EX_ALU|Add0~74\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(24) & ((\EX_ALU|Add0~74\) # (GND)))))
-- \EX_ALU|Add0~77\ = CARRY((\EX_ALU|Add0~75_combout\ & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(24) & !\EX_ALU|Add0~74\)) # (!\EX_ALU|Add0~75_combout\ & ((!\EX_ALU|Add0~74\) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~75_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(24),
	datad => VCC,
	cin => \EX_ALU|Add0~74\,
	combout => \EX_ALU|Add0~76_combout\,
	cout => \EX_ALU|Add0~77\);

-- Location: LCCOMB_X34_Y29_N4
\EX_ALU|Add0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~79_combout\ = ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(25) $ (\EX_ALU|Add0~78_combout\ $ (!\EX_ALU|Add0~77\)))) # (GND)
-- \EX_ALU|Add0~80\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(25) & ((\EX_ALU|Add0~78_combout\) # (!\EX_ALU|Add0~77\))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(25) & (\EX_ALU|Add0~78_combout\ & !\EX_ALU|Add0~77\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(25),
	datab => \EX_ALU|Add0~78_combout\,
	datad => VCC,
	cin => \EX_ALU|Add0~77\,
	combout => \EX_ALU|Add0~79_combout\,
	cout => \EX_ALU|Add0~80\);

-- Location: LCCOMB_X34_Y29_N20
\EX_ALU|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux4~1_combout\ = (\EX_ALU|Mux4~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU|Add0~85_combout\ & \EX_ALU_Control|ALU_Control_EX[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux4~0_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU|Add0~85_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	combout => \EX_ALU|Mux4~1_combout\);

-- Location: LCFF_X34_Y29_N21
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27));

-- Location: LCFF_X34_Y32_N23
\MEM_WB_Pipeline_Stage|ALU_Result_WB[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(27));

-- Location: LCCOMB_X36_Y28_N4
\MEM_Data_Memory|memory~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~34_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a27\ & ((!\MEM_Data_Memory|memory~4_combout\) # (!\MEM_Data_Memory|memory~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(12),
	datab => \MEM_Data_Memory|memory~7_combout\,
	datac => \MEM_Data_Memory|memory~4_combout\,
	datad => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a27\,
	combout => \MEM_Data_Memory|memory~34_combout\);

-- Location: LCCOMB_X36_Y28_N8
\MEM_Data_Memory|Read_Data_MEM[27]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(27) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~34_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(27),
	datac => \MEM_Data_Memory|memory~34_combout\,
	datad => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(27));

-- Location: LCFF_X36_Y28_N9
\MEM_WB_Pipeline_Stage|Read_Data_WB[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(27));

-- Location: LCCOMB_X34_Y32_N10
\WB_MemtoReg_Mux|Write_Data_WB[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(27)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(27),
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(27),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\);

-- Location: LCCOMB_X34_Y32_N8
\ID_Registers|register~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~29_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(63))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(63),
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a26\,
	combout => \ID_Registers|register~29_combout\);

-- Location: LCFF_X34_Y32_N9
\ID_EX_Pipeline_Stage|Read_Data_1_EX[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|register~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(26));

-- Location: LCCOMB_X34_Y32_N28
\EX_ALU|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux5~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(26)) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(26) & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(26),
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	combout => \EX_ALU|Mux5~0_combout\);

-- Location: LCCOMB_X34_Y29_N30
\EX_ALU|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux5~1_combout\ = (\EX_ALU|Mux5~0_combout\) # ((\EX_ALU|Add0~82_combout\ & (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU_Control|ALU_Control_EX[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~82_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU|Mux5~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	combout => \EX_ALU|Mux5~1_combout\);

-- Location: LCFF_X34_Y29_N31
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(26));

-- Location: LCFF_X34_Y32_N25
\MEM_WB_Pipeline_Stage|ALU_Result_WB[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(26));

-- Location: LCCOMB_X34_Y32_N14
\WB_MemtoReg_Mux|Write_Data_WB[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(26))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|Read_Data_WB\(26),
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(26),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\);

-- Location: LCCOMB_X32_Y29_N14
\ID_Registers|register~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~61_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(61))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(61),
	datac => \ID_Registers|register~69\,
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a25\,
	combout => \ID_Registers|register~61_combout\);

-- Location: LCFF_X32_Y29_N13
\ID_EX_Pipeline_Stage|Read_Data_2_EX[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~61_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(25));

-- Location: LCCOMB_X32_Y29_N12
\EX_ALU_Mux|ALU_Data_2_EX[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\ = (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(25) & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(25),
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\);

-- Location: LCCOMB_X33_Y29_N24
\EX_ALU|Add0~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~78_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datab => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	datad => \EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\,
	combout => \EX_ALU|Add0~78_combout\);

-- Location: LCCOMB_X35_Y29_N12
\EX_ALU|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux6~1_combout\ = (\EX_ALU|Mux6~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & \EX_ALU|Add0~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU|Mux6~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datad => \EX_ALU|Add0~79_combout\,
	combout => \EX_ALU|Mux6~1_combout\);

-- Location: LCFF_X35_Y29_N13
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25));

-- Location: LCCOMB_X32_Y29_N4
\MEM_WB_Pipeline_Stage|ALU_Result_WB[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[25]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[25]~feeder_combout\);

-- Location: LCFF_X32_Y29_N5
\MEM_WB_Pipeline_Stage|ALU_Result_WB[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(25));

-- Location: LCCOMB_X36_Y28_N20
\MEM_Data_Memory|memory~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~32_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a25\ & ((!\MEM_Data_Memory|memory~7_combout\) # (!\MEM_Data_Memory|memory~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(12),
	datab => \MEM_Data_Memory|memory~4_combout\,
	datac => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a25\,
	datad => \MEM_Data_Memory|memory~7_combout\,
	combout => \MEM_Data_Memory|memory~32_combout\);

-- Location: LCCOMB_X36_Y28_N30
\MEM_Data_Memory|Read_Data_MEM[25]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(25) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~32_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(25),
	datac => \MEM_Data_Memory|memory~32_combout\,
	datad => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(25));

-- Location: LCFF_X36_Y28_N31
\MEM_WB_Pipeline_Stage|Read_Data_WB[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(25));

-- Location: LCCOMB_X32_Y29_N26
\WB_MemtoReg_Mux|Write_Data_WB[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(25)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(25),
	datad => \MEM_WB_Pipeline_Stage|Read_Data_WB\(25),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\);

-- Location: LCCOMB_X33_Y33_N8
\ID_Registers|register~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~59_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(57))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(57),
	datac => \ID_Registers|register_rtl_1|auto_generated|ram_block1a23\,
	datad => \ID_Registers|register~69\,
	combout => \ID_Registers|register~59_combout\);

-- Location: LCFF_X33_Y33_N29
\ID_EX_Pipeline_Stage|Read_Data_2_EX[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~59_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(23));

-- Location: LCCOMB_X33_Y33_N28
\EX_ALU_Mux|ALU_Data_2_EX[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \ID_EX_Pipeline_Stage|Read_Data_2_EX\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(23),
	combout => \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\);

-- Location: LCCOMB_X33_Y33_N6
\EX_ALU|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux8~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(23) & ((\EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(23) & (\EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\ & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(23),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	combout => \EX_ALU|Mux8~0_combout\);

-- Location: LCCOMB_X34_Y29_N26
\EX_ALU|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux8~1_combout\ = (\EX_ALU|Mux8~0_combout\) # ((\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU|Add0~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU|Mux8~0_combout\,
	datad => \EX_ALU|Add0~73_combout\,
	combout => \EX_ALU|Mux8~1_combout\);

-- Location: LCFF_X34_Y29_N27
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(23));

-- Location: LCCOMB_X32_Y33_N16
\MEM_WB_Pipeline_Stage|ALU_Result_WB[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[23]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(23),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[23]~feeder_combout\);

-- Location: LCFF_X32_Y33_N17
\MEM_WB_Pipeline_Stage|ALU_Result_WB[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(23));

-- Location: M4K_X37_Y27
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a20\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F",
	mem_init0 => X"F00FF00F0FFF0FF0FFFF0FF000000F0FF000FF000000F0F0F0FFFFFF00F0F0F0F000F0F000FFF0FF00FF0F00000FF0000FF0F000FF00000FF0F0FF00FF000F00F00F000FF00FF0F0FFF00FF0F0FFFF0FFF0FF00F00FF0F0F0FF00FF0FF000F000FF00F0000000FF00FF0000FF000000000F0FF0FF0FFF00F0F00F00000FFFFFFFF00FF00FFFFFF0FFFF0F0FFF0000FF0F0FF0FFFFF000F0FFFFFFF0F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MEM_Data_Memory:MEM_Data_Memory|altsyncram:memory_rtl_0|altsyncram_2fh1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 513,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 20,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 513,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MEM_Data_Memory|always1~0_combout\,
	portbrewe => VCC,
	clk0 => \Clk~clkctrl_outclk\,
	portadatain => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X36_Y27_N14
\MEM_Data_Memory|memory~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~30_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a23\ & ((!\MEM_Data_Memory|memory~4_combout\) # (!\MEM_Data_Memory|memory~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|memory~7_combout\,
	datab => \ID_Registers|register_rtl_0_bypass\(12),
	datac => \MEM_Data_Memory|memory~4_combout\,
	datad => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a23\,
	combout => \MEM_Data_Memory|memory~30_combout\);

-- Location: LCCOMB_X36_Y27_N20
\MEM_Data_Memory|Read_Data_MEM[23]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(23) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~30_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM\(23),
	datac => \MEM_Data_Memory|memory~30_combout\,
	datad => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(23));

-- Location: LCFF_X36_Y27_N21
\MEM_WB_Pipeline_Stage|Read_Data_WB[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(23));

-- Location: LCCOMB_X33_Y33_N26
\WB_MemtoReg_Mux|Write_Data_WB[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(23)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(23),
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(23),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\);

-- Location: LCCOMB_X33_Y33_N14
\ID_Registers|register~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~58_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(55))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(55),
	datac => \ID_Registers|register_rtl_1|auto_generated|ram_block1a22\,
	datad => \ID_Registers|register~69\,
	combout => \ID_Registers|register~58_combout\);

-- Location: LCFF_X33_Y33_N3
\ID_EX_Pipeline_Stage|Read_Data_2_EX[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~58_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(22));

-- Location: LCCOMB_X33_Y33_N2
\EX_ALU_Mux|ALU_Data_2_EX[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \ID_EX_Pipeline_Stage|Read_Data_2_EX\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(22),
	combout => \EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\);

-- Location: LCCOMB_X33_Y33_N24
\EX_ALU|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux9~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(22) & ((\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(22) & (\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\ & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(22),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	combout => \EX_ALU|Mux9~0_combout\);

-- Location: LCCOMB_X35_Y29_N18
\EX_ALU|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux9~1_combout\ = (\EX_ALU|Mux9~0_combout\) # ((\EX_ALU|Add0~70_combout\ & (\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & !\EX_ALU_Control|ALU_Control_EX[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~70_combout\,
	datab => \EX_ALU|Mux9~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux9~1_combout\);

-- Location: LCFF_X35_Y29_N19
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux9~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22));

-- Location: LCCOMB_X35_Y29_N26
\MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder_combout\);

-- Location: LCFF_X35_Y29_N27
\MEM_WB_Pipeline_Stage|ALU_Result_WB[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(22));

-- Location: LCCOMB_X36_Y27_N8
\MEM_Data_Memory|memory~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~29_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a22\ & ((!\MEM_Data_Memory|memory~7_combout\) # (!\MEM_Data_Memory|memory~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(12),
	datab => \MEM_Data_Memory|memory~4_combout\,
	datac => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a22\,
	datad => \MEM_Data_Memory|memory~7_combout\,
	combout => \MEM_Data_Memory|memory~29_combout\);

-- Location: LCCOMB_X36_Y27_N10
\MEM_Data_Memory|Read_Data_MEM[22]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(22) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~29_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM\(22),
	datac => \MEM_Data_Memory|memory~29_combout\,
	datad => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(22));

-- Location: LCFF_X36_Y27_N11
\MEM_WB_Pipeline_Stage|Read_Data_WB[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(22));

-- Location: LCCOMB_X34_Y33_N16
\WB_MemtoReg_Mux|Write_Data_WB[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(22)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(22),
	datad => \MEM_WB_Pipeline_Stage|Read_Data_WB\(22),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\);

-- Location: LCFF_X33_Y28_N31
\ID_Registers|register_rtl_0_bypass[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(53));

-- Location: LCCOMB_X33_Y28_N24
\ID_Registers|register~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~24_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(53)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~combout\,
	datab => \ID_Registers|register_rtl_0|auto_generated|ram_block1a21\,
	datad => \ID_Registers|register_rtl_0_bypass\(53),
	combout => \ID_Registers|register~24_combout\);

-- Location: LCCOMB_X33_Y28_N26
\ID_EX_Pipeline_Stage|Read_Data_1_EX[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_1_EX[21]~feeder_combout\ = \ID_Registers|register~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_Registers|register~24_combout\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_1_EX[21]~feeder_combout\);

-- Location: LCFF_X33_Y28_N27
\ID_EX_Pipeline_Stage|Read_Data_1_EX[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_1_EX[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(21));

-- Location: LCCOMB_X35_Y29_N4
\EX_ALU|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux10~1_combout\ = (\EX_ALU|Mux10~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & \EX_ALU|Add0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux10~0_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datad => \EX_ALU|Add0~67_combout\,
	combout => \EX_ALU|Mux10~1_combout\);

-- Location: LCFF_X35_Y29_N5
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(21));

-- Location: LCFF_X35_Y29_N25
\MEM_WB_Pipeline_Stage|ALU_Result_WB[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(21));

-- Location: LCCOMB_X33_Y28_N30
\WB_MemtoReg_Mux|Write_Data_WB[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(21))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Read_Data_WB\(21),
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(21),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\);

-- Location: LCCOMB_X31_Y30_N26
\ID_Registers|register~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~23_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(51))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~combout\,
	datac => \ID_Registers|register_rtl_0_bypass\(51),
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a20\,
	combout => \ID_Registers|register~23_combout\);

-- Location: LCCOMB_X31_Y30_N0
\ID_EX_Pipeline_Stage|Read_Data_1_EX[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_1_EX[20]~feeder_combout\ = \ID_Registers|register~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_Registers|register~23_combout\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_1_EX[20]~feeder_combout\);

-- Location: LCFF_X31_Y30_N1
\ID_EX_Pipeline_Stage|Read_Data_1_EX[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_1_EX[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(20));

-- Location: LCCOMB_X33_Y30_N8
\ID_Registers|register~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~56_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(51))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a20\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~69\,
	datab => \ID_Registers|register_rtl_0_bypass\(51),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a20\,
	combout => \ID_Registers|register~56_combout\);

-- Location: LCFF_X33_Y30_N31
\ID_EX_Pipeline_Stage|Read_Data_2_EX[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~56_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(20));

-- Location: LCCOMB_X33_Y30_N30
\EX_ALU_Mux|ALU_Data_2_EX[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\ = (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(20) & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(20),
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\);

-- Location: LCCOMB_X35_Y30_N30
\EX_ALU|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux11~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(20)) # (\EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\))) # 
-- (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(20) & \EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(20),
	datac => \EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	combout => \EX_ALU|Mux11~0_combout\);

-- Location: LCCOMB_X35_Y30_N16
\EX_ALU|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux11~1_combout\ = (\EX_ALU|Mux11~0_combout\) # ((\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU|Add0~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datab => \EX_ALU|Mux11~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU|Add0~64_combout\,
	combout => \EX_ALU|Mux11~1_combout\);

-- Location: LCFF_X35_Y30_N17
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(20));

-- Location: LCFF_X33_Y30_N27
\MEM_WB_Pipeline_Stage|ALU_Result_WB[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(20));

-- Location: LCCOMB_X33_Y30_N18
\WB_MemtoReg_Mux|Write_Data_WB[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(20))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Read_Data_WB\(20),
	datab => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datad => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(20),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\);

-- Location: LCCOMB_X34_Y33_N22
\ID_Registers|register~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~55_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(49))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(49),
	datac => \ID_Registers|register~69\,
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a19\,
	combout => \ID_Registers|register~55_combout\);

-- Location: LCCOMB_X33_Y30_N2
\ID_EX_Pipeline_Stage|Read_Data_2_EX[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_2_EX[19]~feeder_combout\ = \ID_Registers|register~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_Registers|register~55_combout\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_2_EX[19]~feeder_combout\);

-- Location: LCFF_X33_Y30_N3
\ID_EX_Pipeline_Stage|Read_Data_2_EX[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_2_EX[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(19));

-- Location: LCCOMB_X33_Y30_N26
\EX_ALU_Mux|ALU_Data_2_EX[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\ = (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(19) & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(19),
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\);

-- Location: LCCOMB_X35_Y30_N26
\EX_ALU|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux12~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(19) & ((\EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(19) & (\EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\ & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(19),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	combout => \EX_ALU|Mux12~0_combout\);

-- Location: LCCOMB_X35_Y30_N8
\EX_ALU|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux12~1_combout\ = (\EX_ALU|Mux12~0_combout\) # ((\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU|Add0~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datab => \EX_ALU|Mux12~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU|Add0~61_combout\,
	combout => \EX_ALU|Mux12~1_combout\);

-- Location: LCFF_X35_Y30_N9
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(19));

-- Location: LCFF_X34_Y33_N27
\MEM_WB_Pipeline_Stage|ALU_Result_WB[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(19));

-- Location: LCCOMB_X56_Y29_N26
\MEM_Data_Memory|memory~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~26_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a19\ & ((!\MEM_Data_Memory|memory~4_combout\) # (!\MEM_Data_Memory|memory~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|memory~7_combout\,
	datab => \ID_Registers|register_rtl_0_bypass\(12),
	datac => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a19\,
	datad => \MEM_Data_Memory|memory~4_combout\,
	combout => \MEM_Data_Memory|memory~26_combout\);

-- Location: LCCOMB_X56_Y29_N14
\MEM_Data_Memory|Read_Data_MEM[19]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(19) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~26_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(19),
	datac => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	datad => \MEM_Data_Memory|memory~26_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(19));

-- Location: LCFF_X56_Y29_N15
\MEM_WB_Pipeline_Stage|Read_Data_WB[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(19));

-- Location: LCCOMB_X34_Y33_N6
\WB_MemtoReg_Mux|Write_Data_WB[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(19)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(19),
	datac => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datad => \MEM_WB_Pipeline_Stage|Read_Data_WB\(19),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\);

-- Location: LCCOMB_X36_Y29_N6
\ID_Registers|register~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~54_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(47))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(47),
	datac => \ID_Registers|register~69\,
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a18\,
	combout => \ID_Registers|register~54_combout\);

-- Location: LCFF_X33_Y30_N23
\ID_EX_Pipeline_Stage|Read_Data_2_EX[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~54_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(18));

-- Location: LCCOMB_X33_Y30_N22
\EX_ALU_Mux|ALU_Data_2_EX[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\ = (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(18) & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(18),
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\);

-- Location: LCCOMB_X33_Y30_N28
\EX_ALU|Add0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~57_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	combout => \EX_ALU|Add0~57_combout\);

-- Location: LCCOMB_X33_Y30_N16
\EX_ALU|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux13~1_combout\ = (\EX_ALU|Mux13~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & \EX_ALU|Add0~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux13~0_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datad => \EX_ALU|Add0~58_combout\,
	combout => \EX_ALU|Mux13~1_combout\);

-- Location: LCFF_X33_Y30_N17
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux13~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(18));

-- Location: LCFF_X33_Y30_N9
\MEM_WB_Pipeline_Stage|ALU_Result_WB[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(18));

-- Location: LCCOMB_X32_Y29_N22
\WB_MemtoReg_Mux|Write_Data_WB[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(18))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datab => \MEM_WB_Pipeline_Stage|Read_Data_WB\(18),
	datad => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(18),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\);

-- Location: LCCOMB_X33_Y28_N4
\ID_Registers|register~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~20_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(45))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~combout\,
	datab => \ID_Registers|register_rtl_0_bypass\(45),
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a17\,
	combout => \ID_Registers|register~20_combout\);

-- Location: LCFF_X32_Y30_N15
\ID_EX_Pipeline_Stage|Read_Data_1_EX[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(17));

-- Location: LCCOMB_X33_Y28_N14
\ID_Registers|register~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~53_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(45))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(45),
	datac => \ID_Registers|register_rtl_1|auto_generated|ram_block1a17\,
	datad => \ID_Registers|register~69\,
	combout => \ID_Registers|register~53_combout\);

-- Location: LCFF_X33_Y28_N11
\ID_EX_Pipeline_Stage|Read_Data_2_EX[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~53_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(17));

-- Location: LCCOMB_X33_Y28_N10
\EX_ALU_Mux|ALU_Data_2_EX[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\ = (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(17) & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(17),
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\);

-- Location: LCCOMB_X36_Y29_N28
\EX_ALU|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux14~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(17) & ((\EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(17) & (\EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\ & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(17),
	datac => \EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux14~0_combout\);

-- Location: LCCOMB_X35_Y29_N6
\EX_ALU|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux14~1_combout\ = (\EX_ALU|Mux14~0_combout\) # ((\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU|Add0~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU|Add0~55_combout\,
	datad => \EX_ALU|Mux14~0_combout\,
	combout => \EX_ALU|Mux14~1_combout\);

-- Location: LCFF_X35_Y29_N7
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17));

-- Location: LCCOMB_X33_Y28_N16
\MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder_combout\);

-- Location: LCFF_X33_Y28_N17
\MEM_WB_Pipeline_Stage|ALU_Result_WB[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(17));

-- Location: LCCOMB_X56_Y29_N6
\MEM_Data_Memory|memory~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~24_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a17\ & ((!\MEM_Data_Memory|memory~4_combout\) # (!\MEM_Data_Memory|memory~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|memory~7_combout\,
	datab => \ID_Registers|register_rtl_0_bypass\(12),
	datac => \MEM_Data_Memory|memory~4_combout\,
	datad => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a17\,
	combout => \MEM_Data_Memory|memory~24_combout\);

-- Location: LCCOMB_X56_Y29_N22
\MEM_Data_Memory|Read_Data_MEM[17]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(17) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~24_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(17),
	datac => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	datad => \MEM_Data_Memory|memory~24_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(17));

-- Location: LCFF_X56_Y29_N23
\MEM_WB_Pipeline_Stage|Read_Data_WB[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(17));

-- Location: LCCOMB_X33_Y28_N18
\WB_MemtoReg_Mux|Write_Data_WB[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(17)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(17),
	datad => \MEM_WB_Pipeline_Stage|Read_Data_WB\(17),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\);

-- Location: LCCOMB_X31_Y30_N4
\ID_Registers|register~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~19_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(43))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~combout\,
	datab => \ID_Registers|register_rtl_0_bypass\(43),
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a16\,
	combout => \ID_Registers|register~19_combout\);

-- Location: LCFF_X31_Y30_N23
\ID_EX_Pipeline_Stage|Read_Data_1_EX[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(16));

-- Location: LCCOMB_X35_Y31_N14
\EX_ALU|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux15~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(16)) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(16) & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(16),
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	combout => \EX_ALU|Mux15~0_combout\);

-- Location: LCCOMB_X35_Y30_N0
\EX_ALU|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux15~1_combout\ = (\EX_ALU|Mux15~0_combout\) # ((\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU|Add0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datab => \EX_ALU|Mux15~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU|Add0~52_combout\,
	combout => \EX_ALU|Mux15~1_combout\);

-- Location: LCFF_X35_Y30_N1
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux15~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(16));

-- Location: LCFF_X36_Y30_N1
\MEM_WB_Pipeline_Stage|ALU_Result_WB[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(16));

-- Location: LCCOMB_X36_Y30_N28
\WB_MemtoReg_Mux|Write_Data_WB[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(16))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Read_Data_WB\(16),
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(16),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\);

-- Location: LCCOMB_X33_Y33_N22
\ID_Registers|register~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~18_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(41))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(41),
	datab => \ID_Registers|register_rtl_0|auto_generated|ram_block1a15\,
	datad => \ID_Registers|register~combout\,
	combout => \ID_Registers|register~18_combout\);

-- Location: LCFF_X33_Y33_N23
\ID_EX_Pipeline_Stage|Read_Data_1_EX[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|register~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(15));

-- Location: LCCOMB_X36_Y30_N2
\EX_ALU|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux16~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(15)) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(15) & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(15),
	datac => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux16~0_combout\);

-- Location: LCCOMB_X35_Y30_N14
\EX_ALU|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux16~1_combout\ = (\EX_ALU|Mux16~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU|Add0~49_combout\ & \EX_ALU_Control|ALU_Control_EX[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU|Add0~49_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datad => \EX_ALU|Mux16~0_combout\,
	combout => \EX_ALU|Mux16~1_combout\);

-- Location: LCFF_X35_Y30_N15
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(15));

-- Location: LCFF_X34_Y33_N1
\MEM_WB_Pipeline_Stage|ALU_Result_WB[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(15));

-- Location: LCCOMB_X56_Y30_N22
\MEM_Data_Memory|memory~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~22_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a15\ & ((!\MEM_Data_Memory|memory~4_combout\) # (!\MEM_Data_Memory|memory~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|memory~7_combout\,
	datab => \ID_Registers|register_rtl_0_bypass\(12),
	datac => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a15\,
	datad => \MEM_Data_Memory|memory~4_combout\,
	combout => \MEM_Data_Memory|memory~22_combout\);

-- Location: LCCOMB_X56_Y30_N14
\MEM_Data_Memory|Read_Data_MEM[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(15) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~22_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(15),
	datac => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	datad => \MEM_Data_Memory|memory~22_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(15));

-- Location: LCFF_X56_Y30_N15
\MEM_WB_Pipeline_Stage|Read_Data_WB[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(15));

-- Location: LCCOMB_X34_Y33_N12
\WB_MemtoReg_Mux|Write_Data_WB[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(15)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(15),
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(15),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\);

-- Location: LCCOMB_X36_Y33_N26
\ID_Registers|register~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~16_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(37))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(37),
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a13\,
	combout => \ID_Registers|register~16_combout\);

-- Location: LCFF_X32_Y31_N21
\ID_EX_Pipeline_Stage|Read_Data_1_EX[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~16_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(13));

-- Location: LCCOMB_X33_Y29_N26
\EX_ALU_Mux|ALU_Data_2_EX[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\ = (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(13) & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(13),
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\);

-- Location: LCCOMB_X34_Y32_N6
\EX_ALU|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux18~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(13)) # (\EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\))) # 
-- (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(13) & \EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(13),
	datad => \EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\,
	combout => \EX_ALU|Mux18~0_combout\);

-- Location: LCCOMB_X35_Y30_N22
\EX_ALU|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux18~1_combout\ = (\EX_ALU|Mux18~0_combout\) # ((\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU|Add0~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datab => \EX_ALU|Mux18~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU|Add0~43_combout\,
	combout => \EX_ALU|Mux18~1_combout\);

-- Location: LCFF_X35_Y30_N23
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux18~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(13));

-- Location: LCFF_X32_Y29_N25
\MEM_WB_Pipeline_Stage|ALU_Result_WB[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(13));

-- Location: LCCOMB_X56_Y30_N10
\MEM_Data_Memory|memory~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~20_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a13\ & ((!\MEM_Data_Memory|memory~4_combout\) # (!\MEM_Data_Memory|memory~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|memory~7_combout\,
	datab => \ID_Registers|register_rtl_0_bypass\(12),
	datac => \MEM_Data_Memory|memory~4_combout\,
	datad => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a13\,
	combout => \MEM_Data_Memory|memory~20_combout\);

-- Location: LCCOMB_X56_Y30_N18
\MEM_Data_Memory|Read_Data_MEM[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(13) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~20_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(13),
	datac => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	datad => \MEM_Data_Memory|memory~20_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(13));

-- Location: LCFF_X56_Y30_N19
\MEM_WB_Pipeline_Stage|Read_Data_WB[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(13));

-- Location: LCCOMB_X32_Y29_N10
\WB_MemtoReg_Mux|Write_Data_WB[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(13)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(13),
	datad => \MEM_WB_Pipeline_Stage|Read_Data_WB\(13),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\);

-- Location: LCCOMB_X33_Y33_N0
\ID_Registers|register~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~15_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(35))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(35),
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a12\,
	datad => \ID_Registers|register~combout\,
	combout => \ID_Registers|register~15_combout\);

-- Location: LCCOMB_X33_Y33_N10
\ID_EX_Pipeline_Stage|Read_Data_1_EX[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_1_EX[12]~feeder_combout\ = \ID_Registers|register~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_Registers|register~15_combout\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_1_EX[12]~feeder_combout\);

-- Location: LCFF_X33_Y33_N11
\ID_EX_Pipeline_Stage|Read_Data_1_EX[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_1_EX[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(12));

-- Location: LCCOMB_X33_Y32_N16
\EX_ALU_Mux|ALU_Data_2_EX[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\ID_EX_Pipeline_Stage|Instruction_EX\(11)))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(12),
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(11),
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\);

-- Location: LCCOMB_X35_Y30_N18
\EX_ALU|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux19~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(12)) # (\EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\))) # 
-- (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(12) & \EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(12),
	datac => \EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	combout => \EX_ALU|Mux19~0_combout\);

-- Location: LCCOMB_X35_Y30_N20
\EX_ALU|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux19~1_combout\ = (\EX_ALU|Mux19~0_combout\) # ((\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU|Add0~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datab => \EX_ALU|Mux19~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU|Add0~40_combout\,
	combout => \EX_ALU|Mux19~1_combout\);

-- Location: LCFF_X35_Y30_N21
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux19~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(12));

-- Location: LCFF_X34_Y32_N27
\MEM_WB_Pipeline_Stage|ALU_Result_WB[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(12));

-- Location: LCCOMB_X56_Y30_N28
\MEM_Data_Memory|memory~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~19_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a12~portbdataout\ & ((!\MEM_Data_Memory|memory~4_combout\) # (!\MEM_Data_Memory|memory~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|memory~7_combout\,
	datab => \ID_Registers|register_rtl_0_bypass\(12),
	datac => \MEM_Data_Memory|memory~4_combout\,
	datad => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a12~portbdataout\,
	combout => \MEM_Data_Memory|memory~19_combout\);

-- Location: LCCOMB_X56_Y30_N8
\MEM_Data_Memory|Read_Data_MEM[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(12) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~19_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(12),
	datac => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	datad => \MEM_Data_Memory|memory~19_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(12));

-- Location: LCFF_X56_Y30_N9
\MEM_WB_Pipeline_Stage|Read_Data_WB[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(12));

-- Location: LCCOMB_X34_Y32_N12
\WB_MemtoReg_Mux|Write_Data_WB[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(12)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(12),
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(12),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\);

-- Location: LCCOMB_X33_Y32_N8
\ID_Registers|register~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~47_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(33))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~69\,
	datab => \ID_Registers|register_rtl_0_bypass\(33),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a11\,
	combout => \ID_Registers|register~47_combout\);

-- Location: LCFF_X33_Y32_N19
\ID_EX_Pipeline_Stage|Read_Data_2_EX[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~47_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(11));

-- Location: LCCOMB_X33_Y32_N28
\EX_ALU_Mux|ALU_Data_2_EX[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|Instruction_EX\(11))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(11),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(11),
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\);

-- Location: LCCOMB_X35_Y31_N4
\EX_ALU|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux20~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(11) & ((\EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(11) & (\EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\ & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(11),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	combout => \EX_ALU|Mux20~0_combout\);

-- Location: LCCOMB_X35_Y30_N24
\EX_ALU|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux20~1_combout\ = (\EX_ALU|Mux20~0_combout\) # ((\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU|Add0~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datab => \EX_ALU|Mux20~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU|Add0~37_combout\,
	combout => \EX_ALU|Mux20~1_combout\);

-- Location: LCFF_X35_Y30_N25
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux20~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11));

-- Location: LCCOMB_X32_Y32_N16
\MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder_combout\);

-- Location: LCFF_X32_Y32_N17
\MEM_WB_Pipeline_Stage|ALU_Result_WB[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(11));

-- Location: M4K_X55_Y31
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F",
	mem_init0 => X"E00FF01F1EFE1EE0FEEE1EF011001F1FF001EF100010E1E0E0FFEEEF10F0E1E0F001E1E010FFF1EE00EE1E01000FF1010FE1F110EE11000EF0F0FF00EF100F10E11F110EE11EE1E1FFF00EF1F1FEFE1FFE0FE01E00EE1E1F0EF01FF1FF000E101FF10E0111010FF00FF0010EE000001000F0EF0EE1FFF11E1E00E11010FEFFFEEF00FE00EFEFFF0FEEE0E0EEE0110FF0E0FE0FEEEE101F0FEFEEEE1E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MEM_Data_Memory:MEM_Data_Memory|altsyncram:memory_rtl_0|altsyncram_2fh1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 513,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 513,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MEM_Data_Memory|always1~0_combout\,
	portbrewe => VCC,
	clk0 => \Clk~clkctrl_outclk\,
	portadatain => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X56_Y31_N22
\MEM_Data_Memory|memory~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~18_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a11\ & ((!\MEM_Data_Memory|memory~4_combout\) # (!\MEM_Data_Memory|memory~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|memory~7_combout\,
	datab => \ID_Registers|register_rtl_0_bypass\(12),
	datac => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a11\,
	datad => \MEM_Data_Memory|memory~4_combout\,
	combout => \MEM_Data_Memory|memory~18_combout\);

-- Location: LCCOMB_X56_Y31_N10
\MEM_Data_Memory|Read_Data_MEM[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(11) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~18_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM\(11),
	datac => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	datad => \MEM_Data_Memory|memory~18_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(11));

-- Location: LCFF_X56_Y31_N11
\MEM_WB_Pipeline_Stage|Read_Data_WB[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(11));

-- Location: LCCOMB_X33_Y32_N30
\WB_MemtoReg_Mux|Write_Data_WB[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(11)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(11),
	datad => \MEM_WB_Pipeline_Stage|Read_Data_WB\(11),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\);

-- Location: LCCOMB_X31_Y31_N6
\ID_Registers|register~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~11_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(27))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a8\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(27),
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a8\,
	combout => \ID_Registers|register~11_combout\);

-- Location: LCFF_X32_Y31_N3
\ID_EX_Pipeline_Stage|Read_Data_1_EX[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(8));

-- Location: LCCOMB_X36_Y30_N22
\EX_ALU|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux23~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(8)) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(8) & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(8),
	datac => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux23~0_combout\);

-- Location: LCCOMB_X36_Y30_N16
\EX_ALU|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux23~1_combout\ = (\EX_ALU|Mux23~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & \EX_ALU|Add0~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU|Mux23~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datad => \EX_ALU|Add0~28_combout\,
	combout => \EX_ALU|Mux23~1_combout\);

-- Location: LCFF_X36_Y30_N29
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_ALU|Mux23~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8));

-- Location: LCCOMB_X56_Y31_N12
\MEM_Data_Memory|memory~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~17_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a10\ & ((!\MEM_Data_Memory|memory~4_combout\) # (!\MEM_Data_Memory|memory~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|memory~7_combout\,
	datab => \ID_Registers|register_rtl_0_bypass\(12),
	datac => \MEM_Data_Memory|memory~4_combout\,
	datad => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a10\,
	combout => \MEM_Data_Memory|memory~17_combout\);

-- Location: LCCOMB_X56_Y31_N24
\MEM_Data_Memory|Read_Data_MEM[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(10) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~17_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM\(10),
	datac => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	datad => \MEM_Data_Memory|memory~17_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(10));

-- Location: LCFF_X56_Y31_N25
\MEM_WB_Pipeline_Stage|Read_Data_WB[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(10));

-- Location: LCCOMB_X31_Y31_N20
\WB_MemtoReg_Mux|Write_Data_WB[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(10)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(10),
	datab => \MEM_WB_Pipeline_Stage|Read_Data_WB\(10),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\);

-- Location: LCCOMB_X36_Y33_N22
\ID_Registers|register~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~10_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(25)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~combout\,
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a7\,
	datad => \ID_Registers|register_rtl_0_bypass\(25),
	combout => \ID_Registers|register~10_combout\);

-- Location: LCFF_X34_Y31_N19
\ID_EX_Pipeline_Stage|Read_Data_1_EX[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(7));

-- Location: LCCOMB_X35_Y31_N12
\EX_ALU|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux24~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(7)) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(7) & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(7),
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	combout => \EX_ALU|Mux24~0_combout\);

-- Location: LCCOMB_X36_Y31_N18
\EX_ALU|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux24~1_combout\ = (\EX_ALU|Mux24~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & \EX_ALU|Add0~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datac => \EX_ALU|Mux24~0_combout\,
	datad => \EX_ALU|Add0~25_combout\,
	combout => \EX_ALU|Mux24~1_combout\);

-- Location: LCFF_X36_Y31_N19
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7));

-- Location: LCCOMB_X56_Y31_N18
\MEM_Data_Memory|memory~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~16_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a9\ & ((!\MEM_Data_Memory|memory~4_combout\) # (!\MEM_Data_Memory|memory~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|memory~7_combout\,
	datab => \ID_Registers|register_rtl_0_bypass\(12),
	datac => \MEM_Data_Memory|memory~4_combout\,
	datad => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a9\,
	combout => \MEM_Data_Memory|memory~16_combout\);

-- Location: LCCOMB_X56_Y31_N14
\MEM_Data_Memory|Read_Data_MEM[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(9) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~16_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(9),
	datac => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	datad => \MEM_Data_Memory|memory~16_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(9));

-- Location: LCFF_X56_Y31_N15
\MEM_WB_Pipeline_Stage|Read_Data_WB[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(9));

-- Location: LCCOMB_X31_Y31_N24
\WB_MemtoReg_Mux|Write_Data_WB[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(9)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(9),
	datab => \MEM_WB_Pipeline_Stage|Read_Data_WB\(9),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\);

-- Location: LCCOMB_X35_Y31_N18
\ID_Registers|register~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~39_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(17))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(17),
	datab => \ID_Registers|register~69\,
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a3\,
	combout => \ID_Registers|register~39_combout\);

-- Location: LCFF_X35_Y31_N11
\ID_EX_Pipeline_Stage|Read_Data_2_EX[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~39_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(3));

-- Location: LCCOMB_X35_Y31_N10
\EX_ALU_Mux|ALU_Data_2_EX[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|Instruction_EX\(16))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(16),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(3),
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\);

-- Location: LCCOMB_X34_Y31_N2
\EX_ALU|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~12_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datab => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	datac => \EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	combout => \EX_ALU|Add0~12_combout\);

-- Location: LCCOMB_X36_Y31_N26
\EX_ALU|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux28~1_combout\ = (\EX_ALU|Mux28~0_combout\) # ((\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & (\EX_ALU|Add0~13_combout\ & !\EX_ALU_Control|ALU_Control_EX[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux28~0_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datac => \EX_ALU|Add0~13_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux28~1_combout\);

-- Location: LCFF_X36_Y31_N27
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux28~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3));

-- Location: LCCOMB_X56_Y31_N0
\MEM_Data_Memory|memory~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~15_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a8~portbdataout\ & ((!\MEM_Data_Memory|memory~4_combout\) # (!\MEM_Data_Memory|memory~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|memory~7_combout\,
	datab => \ID_Registers|register_rtl_0_bypass\(12),
	datac => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a8~portbdataout\,
	datad => \MEM_Data_Memory|memory~4_combout\,
	combout => \MEM_Data_Memory|memory~15_combout\);

-- Location: LCCOMB_X56_Y31_N8
\MEM_Data_Memory|Read_Data_MEM[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(8) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~15_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(8),
	datac => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	datad => \MEM_Data_Memory|memory~15_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(8));

-- Location: LCFF_X56_Y31_N9
\MEM_WB_Pipeline_Stage|Read_Data_WB[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(8));

-- Location: LCCOMB_X31_Y31_N28
\WB_MemtoReg_Mux|Write_Data_WB[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(8)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(8),
	datab => \MEM_WB_Pipeline_Stage|Read_Data_WB\(8),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\);

-- Location: LCCOMB_X36_Y33_N2
\ID_Registers|register~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~5_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(15))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a2\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(15),
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a2\,
	combout => \ID_Registers|register~5_combout\);

-- Location: LCFF_X32_Y31_N7
\ID_EX_Pipeline_Stage|Read_Data_1_EX[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(2));

-- Location: LCCOMB_X35_Y30_N28
\EX_ALU|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux29~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(2)) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(2) & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(2),
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	combout => \EX_ALU|Mux29~0_combout\);

-- Location: LCCOMB_X35_Y30_N6
\EX_ALU|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux29~1_combout\ = (\EX_ALU|Mux29~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU|Add0~10_combout\ & \EX_ALU_Control|ALU_Control_EX[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU|Mux29~0_combout\,
	datac => \EX_ALU|Add0~10_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	combout => \EX_ALU|Mux29~1_combout\);

-- Location: LCFF_X35_Y30_N7
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux29~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2));

-- Location: M4K_X37_Y31
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E",
	mem_init0 => X"8CDAB6A587B8885C79664A122B7655C160BC10854971C6B2C613B69BB25446C8225081B20EEFECCF9933AF13286EF915F5FC26E3A5465F65D461F93F6B77D348E9CD555570CA35EDD2147BBAEA7B9E9186BD8A956C3BCD28ED6BEDD054EE0C9648A9AF565B32076ABE8EA69A8139180C9865FD7D60C2ECCA55399DC0B97B92DC147E0BEBA41BB291FC9E3B786C01C7BE51C172B3CB7B3F2FE9630A6600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MEM_Data_Memory:MEM_Data_Memory|altsyncram:memory_rtl_0|altsyncram_2fh1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 513,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 513,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MEM_Data_Memory|always1~0_combout\,
	portbrewe => VCC,
	clk0 => \Clk~clkctrl_outclk\,
	portadatain => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y31_N22
\MEM_Data_Memory|memory~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~14_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a7\ & ((!\MEM_Data_Memory|memory~4_combout\) # (!\MEM_Data_Memory|memory~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(12),
	datab => \MEM_Data_Memory|memory~7_combout\,
	datac => \MEM_Data_Memory|memory~4_combout\,
	datad => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a7\,
	combout => \MEM_Data_Memory|memory~14_combout\);

-- Location: LCCOMB_X38_Y31_N14
\MEM_Data_Memory|Read_Data_MEM[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(7) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~14_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(7),
	datac => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	datad => \MEM_Data_Memory|memory~14_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(7));

-- Location: LCFF_X38_Y31_N15
\MEM_WB_Pipeline_Stage|Read_Data_WB[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(7));

-- Location: LCFF_X36_Y31_N13
\MEM_WB_Pipeline_Stage|ALU_Result_WB[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(7));

-- Location: LCCOMB_X38_Y31_N12
\WB_MemtoReg_Mux|Write_Data_WB[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(7))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datab => \MEM_WB_Pipeline_Stage|Read_Data_WB\(7),
	datad => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(7),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\);

-- Location: LCCOMB_X36_Y32_N16
\ID_Registers|register~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~42_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(23))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(23),
	datac => \ID_Registers|register~69\,
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a6\,
	combout => \ID_Registers|register~42_combout\);

-- Location: LCFF_X33_Y31_N31
\ID_EX_Pipeline_Stage|Read_Data_2_EX[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~42_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(6));

-- Location: LCCOMB_X33_Y31_N20
\EX_ALU_Mux|ALU_Data_2_EX[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \ID_EX_Pipeline_Stage|Read_Data_2_EX\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(6),
	combout => \EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\);

-- Location: LCCOMB_X34_Y31_N0
\EX_ALU|Add0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Add0~21_combout\ = \EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\ $ (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout\) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2) & \EX_ALU_Control|ALU_Control_EX[2]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	datab => \EX_ALU_Control|ALU_Control_EX[2]~5_combout\,
	datac => \EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	combout => \EX_ALU|Add0~21_combout\);

-- Location: LCFF_X36_Y29_N17
\ID_Registers|register_rtl_0_bypass[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(23));

-- Location: LCCOMB_X36_Y33_N16
\ID_Registers|register~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~9_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(23))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a6\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(23),
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a6\,
	combout => \ID_Registers|register~9_combout\);

-- Location: LCFF_X32_Y31_N15
\ID_EX_Pipeline_Stage|Read_Data_1_EX[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(6));

-- Location: LCCOMB_X35_Y31_N28
\EX_ALU|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux25~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(6)) # (\EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\))) # 
-- (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(6) & \EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(6),
	datad => \EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\,
	combout => \EX_ALU|Mux25~0_combout\);

-- Location: LCCOMB_X35_Y31_N2
\EX_ALU|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux25~1_combout\ = (\EX_ALU|Mux25~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & \EX_ALU|Add0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datac => \EX_ALU|Add0~22_combout\,
	datad => \EX_ALU|Mux25~0_combout\,
	combout => \EX_ALU|Mux25~1_combout\);

-- Location: LCFF_X36_Y31_N29
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_ALU|Mux25~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6));

-- Location: LCCOMB_X36_Y31_N10
\MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder_combout\);

-- Location: LCFF_X36_Y31_N11
\MEM_WB_Pipeline_Stage|ALU_Result_WB[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(6));

-- Location: LCCOMB_X36_Y29_N8
\WB_MemtoReg_Mux|Write_Data_WB[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(6))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Read_Data_WB\(6),
	datac => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datad => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(6),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\);

-- Location: LCFF_X38_Y31_N11
\ID_Registers|register_rtl_0_bypass[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(21));

-- Location: LCCOMB_X36_Y33_N30
\ID_Registers|register~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~8_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(21)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~combout\,
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a5\,
	datad => \ID_Registers|register_rtl_0_bypass\(21),
	combout => \ID_Registers|register~8_combout\);

-- Location: LCFF_X32_Y31_N19
\ID_EX_Pipeline_Stage|Read_Data_1_EX[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(5));

-- Location: LCCOMB_X36_Y32_N14
\ID_Registers|register~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~41_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(21))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(21),
	datac => \ID_Registers|register~69\,
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a5\,
	combout => \ID_Registers|register~41_combout\);

-- Location: LCFF_X34_Y31_N31
\ID_EX_Pipeline_Stage|Read_Data_2_EX[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~41_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(5));

-- Location: LCCOMB_X33_Y31_N16
\EX_ALU_Mux|ALU_Data_2_EX[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(5))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(5),
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(5),
	combout => \EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\);

-- Location: LCCOMB_X35_Y31_N26
\EX_ALU|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux26~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\) # (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(5)))) # 
-- (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\ & \ID_EX_Pipeline_Stage|Read_Data_1_EX\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\,
	datac => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(5),
	datad => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	combout => \EX_ALU|Mux26~0_combout\);

-- Location: LCCOMB_X36_Y31_N8
\EX_ALU|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux26~1_combout\ = (\EX_ALU|Mux26~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & \EX_ALU|Add0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datac => \EX_ALU|Add0~19_combout\,
	datad => \EX_ALU|Mux26~0_combout\,
	combout => \EX_ALU|Mux26~1_combout\);

-- Location: LCFF_X36_Y31_N9
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux26~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5));

-- Location: LCCOMB_X36_Y31_N20
\MEM_WB_Pipeline_Stage|ALU_Result_WB[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[5]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[5]~feeder_combout\);

-- Location: LCFF_X36_Y31_N21
\MEM_WB_Pipeline_Stage|ALU_Result_WB[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(5));

-- Location: LCCOMB_X36_Y31_N2
\MEM_Data_Memory|memory~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~2_combout\ = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4) & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(4) & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5) $ (!\MEM_WB_Pipeline_Stage|ALU_Result_WB\(5))))) # 
-- (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4) & (!\MEM_WB_Pipeline_Stage|ALU_Result_WB\(4) & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5) $ (!\MEM_WB_Pipeline_Stage|ALU_Result_WB\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4),
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5),
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(4),
	datad => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(5),
	combout => \MEM_Data_Memory|memory~2_combout\);

-- Location: LCFF_X35_Y31_N19
\MEM_WB_Pipeline_Stage|ALU_Result_WB[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(2));

-- Location: LCFF_X36_Y31_N5
\MEM_WB_Pipeline_Stage|ALU_Result_WB[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(3));

-- Location: LCCOMB_X36_Y31_N4
\MEM_Data_Memory|memory~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~1_combout\ = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3) & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(3) & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(2) $ (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2))))) # 
-- (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3) & (!\MEM_WB_Pipeline_Stage|ALU_Result_WB\(3) & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(2) $ (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3),
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(2),
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(3),
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2),
	combout => \MEM_Data_Memory|memory~1_combout\);

-- Location: LCCOMB_X36_Y31_N0
\MEM_Data_Memory|memory~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~0_combout\ = (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(0) & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0) & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1) $ (!\MEM_WB_Pipeline_Stage|ALU_Result_WB\(1))))) # 
-- (!\MEM_WB_Pipeline_Stage|ALU_Result_WB\(0) & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0) & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1) $ (!\MEM_WB_Pipeline_Stage|ALU_Result_WB\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(0),
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1),
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(1),
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0),
	combout => \MEM_Data_Memory|memory~0_combout\);

-- Location: LCCOMB_X36_Y31_N16
\MEM_Data_Memory|memory~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~4_combout\ = (\MEM_Data_Memory|memory~3_combout\ & (\MEM_Data_Memory|memory~2_combout\ & (\MEM_Data_Memory|memory~1_combout\ & \MEM_Data_Memory|memory~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|memory~3_combout\,
	datab => \MEM_Data_Memory|memory~2_combout\,
	datac => \MEM_Data_Memory|memory~1_combout\,
	datad => \MEM_Data_Memory|memory~0_combout\,
	combout => \MEM_Data_Memory|memory~4_combout\);

-- Location: LCCOMB_X38_Y31_N28
\MEM_Data_Memory|memory~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~12_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a5\ & ((!\MEM_Data_Memory|memory~4_combout\) # (!\MEM_Data_Memory|memory~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(12),
	datab => \MEM_Data_Memory|memory~7_combout\,
	datac => \MEM_Data_Memory|memory~4_combout\,
	datad => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a5\,
	combout => \MEM_Data_Memory|memory~12_combout\);

-- Location: LCCOMB_X38_Y31_N4
\MEM_Data_Memory|Read_Data_MEM[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(5) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~12_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(5),
	datac => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	datad => \MEM_Data_Memory|memory~12_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(5));

-- Location: LCFF_X38_Y31_N5
\MEM_WB_Pipeline_Stage|Read_Data_WB[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(5));

-- Location: LCCOMB_X38_Y31_N6
\WB_MemtoReg_Mux|Write_Data_WB[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(5))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datab => \MEM_WB_Pipeline_Stage|Read_Data_WB\(5),
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(5),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\);

-- Location: LCCOMB_X34_Y32_N18
\ID_Registers|register~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~7_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(19))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(19),
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a4\,
	combout => \ID_Registers|register~7_combout\);

-- Location: LCFF_X34_Y31_N17
\ID_EX_Pipeline_Stage|Read_Data_1_EX[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(4));

-- Location: LCCOMB_X36_Y31_N30
\EX_ALU|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux27~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(4) & ((\EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(4) & (\EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\ & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(4),
	datac => \EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux27~0_combout\);

-- Location: LCCOMB_X36_Y31_N24
\EX_ALU|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux27~1_combout\ = (\EX_ALU|Mux27~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU|Add0~16_combout\ & \EX_ALU_Control|ALU_Control_EX[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU|Mux27~0_combout\,
	datac => \EX_ALU|Add0~16_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	combout => \EX_ALU|Mux27~1_combout\);

-- Location: LCFF_X36_Y31_N25
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux27~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4));

-- Location: LCFF_X36_Y31_N3
\MEM_WB_Pipeline_Stage|ALU_Result_WB[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(4));

-- Location: LCCOMB_X38_Y31_N26
\MEM_Data_Memory|memory~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~11_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a4~portbdataout\ & ((!\MEM_Data_Memory|memory~4_combout\) # (!\MEM_Data_Memory|memory~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(12),
	datab => \MEM_Data_Memory|memory~7_combout\,
	datac => \MEM_Data_Memory|memory~4_combout\,
	datad => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a4~portbdataout\,
	combout => \MEM_Data_Memory|memory~11_combout\);

-- Location: LCCOMB_X38_Y31_N18
\MEM_Data_Memory|Read_Data_MEM[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(4) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~11_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(4),
	datac => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	datad => \MEM_Data_Memory|memory~11_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(4));

-- Location: LCFF_X38_Y31_N19
\MEM_WB_Pipeline_Stage|Read_Data_WB[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(4));

-- Location: LCCOMB_X30_Y28_N0
\WB_MemtoReg_Mux|Write_Data_WB[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(4)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(4),
	datac => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datad => \MEM_WB_Pipeline_Stage|Read_Data_WB\(4),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\);

-- Location: LCCOMB_X36_Y33_N24
\ID_Registers|register~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~36_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(11))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a0~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~69\,
	datab => \ID_Registers|register_rtl_0_bypass\(11),
	datac => \ID_Registers|register_rtl_1|auto_generated|ram_block1a0~portbdataout\,
	combout => \ID_Registers|register~36_combout\);

-- Location: LCFF_X33_Y31_N27
\ID_EX_Pipeline_Stage|Read_Data_2_EX[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~36_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(0));

-- Location: LCCOMB_X38_Y30_N8
\EX_MEM_Pipeline_Stage|Write_Data_MEM~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_MEM_Pipeline_Stage|Write_Data_MEM~feeder_combout\ = \ID_EX_Pipeline_Stage|Read_Data_2_EX\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(0),
	combout => \EX_MEM_Pipeline_Stage|Write_Data_MEM~feeder_combout\);

-- Location: LCFF_X38_Y30_N9
\EX_MEM_Pipeline_Stage|Write_Data_MEM\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Write_Data_MEM~regout\);

-- Location: M4K_X37_Y30
\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005",
	mem_init0 => X"C85D571EDFB0B21D3C084EC3A1E0D9F0B7322B0FAA0C9C3EF19CC501F8AA1B1720E4C172DC7115B90431C07774B1C153345911D787183E14BE185C01E91D88E0131272972188CF4AEDC65DD15DDEC28220966233569AFCA2AF8634B7111E500E7D89142828D738B9E4F897194E47390D87C9806616E91C773375E1886B08656061671DFCA92798D3049BA09DE130FE35006CECCC60A813F7585CE52600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009876543210",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/Mips.ram0_MEM_Data_Memory_3250c012.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MEM_Data_Memory:MEM_Data_Memory|altsyncram:memory_rtl_0|altsyncram_2fh1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 513,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 4,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 513,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \MEM_Data_Memory|always1~0_combout\,
	portbrewe => VCC,
	clk0 => \Clk~clkctrl_outclk\,
	portadatain => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X38_Y30_N22
\MEM_Data_Memory|memory~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~10_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a3\ & ((!\MEM_Data_Memory|memory~4_combout\) # (!\MEM_Data_Memory|memory~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(12),
	datab => \MEM_Data_Memory|memory~7_combout\,
	datac => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a3\,
	datad => \MEM_Data_Memory|memory~4_combout\,
	combout => \MEM_Data_Memory|memory~10_combout\);

-- Location: LCCOMB_X38_Y30_N24
\MEM_Data_Memory|Read_Data_MEM[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(3) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~10_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM\(3),
	datac => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	datad => \MEM_Data_Memory|memory~10_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(3));

-- Location: LCFF_X38_Y30_N25
\MEM_WB_Pipeline_Stage|Read_Data_WB[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(3));

-- Location: LCCOMB_X35_Y33_N16
\WB_MemtoReg_Mux|Write_Data_WB[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(3)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(3),
	datac => \MEM_WB_Pipeline_Stage|Read_Data_WB\(3),
	datad => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	combout => \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\);

-- Location: LCCOMB_X31_Y31_N30
\ID_Registers|register~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~12_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(29))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(29),
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a9\,
	combout => \ID_Registers|register~12_combout\);

-- Location: LCFF_X32_Y31_N27
\ID_EX_Pipeline_Stage|Read_Data_1_EX[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(9));

-- Location: LCCOMB_X36_Y30_N8
\EX_ALU|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux22~1_combout\ = (\EX_ALU|Mux22~0_combout\) # ((\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & (\EX_ALU|Add0~31_combout\ & !\EX_ALU_Control|ALU_Control_EX[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux22~0_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datac => \EX_ALU|Add0~31_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux22~1_combout\);

-- Location: LCCOMB_X36_Y30_N18
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_MEM_Pipeline_Stage|ALU_Result_MEM[9]~feeder_combout\ = \EX_ALU|Mux22~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_ALU|Mux22~1_combout\,
	combout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM[9]~feeder_combout\);

-- Location: LCFF_X36_Y30_N19
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9));

-- Location: LCFF_X36_Y30_N27
\MEM_WB_Pipeline_Stage|ALU_Result_WB[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(8));

-- Location: LCCOMB_X36_Y30_N26
\MEM_Data_Memory|memory~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~5_combout\ = (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(9) & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9) & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(8) $ (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8))))) # 
-- (!\MEM_WB_Pipeline_Stage|ALU_Result_WB\(9) & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9) & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(8) $ (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(9),
	datab => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9),
	datac => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(8),
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8),
	combout => \MEM_Data_Memory|memory~5_combout\);

-- Location: LCCOMB_X36_Y30_N4
\MEM_Data_Memory|memory~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~7_combout\ = (\MEM_Data_Memory|memory_rtl_0_bypass\(0) & \MEM_Data_Memory|memory~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|memory_rtl_0_bypass\(0),
	datad => \MEM_Data_Memory|memory~5_combout\,
	combout => \MEM_Data_Memory|memory~7_combout\);

-- Location: LCCOMB_X38_Y30_N28
\MEM_Data_Memory|memory~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~9_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a2\ & ((!\MEM_Data_Memory|memory~4_combout\) # (!\MEM_Data_Memory|memory~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(12),
	datab => \MEM_Data_Memory|memory~7_combout\,
	datac => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a2\,
	datad => \MEM_Data_Memory|memory~4_combout\,
	combout => \MEM_Data_Memory|memory~9_combout\);

-- Location: LCCOMB_X38_Y30_N30
\MEM_Data_Memory|Read_Data_MEM[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(2) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~9_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(2),
	datac => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	datad => \MEM_Data_Memory|memory~9_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(2));

-- Location: LCFF_X38_Y30_N31
\MEM_WB_Pipeline_Stage|Read_Data_WB[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(2));

-- Location: LCCOMB_X38_Y31_N8
\WB_MemtoReg_Mux|Write_Data_WB[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(2))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datab => \MEM_WB_Pipeline_Stage|Read_Data_WB\(2),
	datad => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(2),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\);

-- Location: LCCOMB_X31_Y31_N12
\ID_Registers|register~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~4_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(13))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~combout\,
	datab => \ID_Registers|register_rtl_0_bypass\(13),
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a1\,
	combout => \ID_Registers|register~4_combout\);

-- Location: LCCOMB_X31_Y31_N22
\ID_EX_Pipeline_Stage|Read_Data_1_EX[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Read_Data_1_EX[1]~feeder_combout\ = \ID_Registers|register~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ID_Registers|register~4_combout\,
	combout => \ID_EX_Pipeline_Stage|Read_Data_1_EX[1]~feeder_combout\);

-- Location: LCFF_X31_Y31_N23
\ID_EX_Pipeline_Stage|Read_Data_1_EX[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Read_Data_1_EX[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(1));

-- Location: LCCOMB_X36_Y30_N30
\EX_ALU|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux30~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(1)) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(1) & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(1),
	datac => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux30~0_combout\);

-- Location: LCCOMB_X36_Y30_N24
\EX_ALU|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux30~1_combout\ = (\EX_ALU|Mux30~0_combout\) # ((\EX_ALU|Add0~7_combout\ & (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU_Control|ALU_Control_EX[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Add0~7_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datad => \EX_ALU|Mux30~0_combout\,
	combout => \EX_ALU|Mux30~1_combout\);

-- Location: LCFF_X36_Y30_N13
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_ALU|Mux30~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1));

-- Location: LCFF_X36_Y31_N1
\MEM_WB_Pipeline_Stage|ALU_Result_WB[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(1));

-- Location: LCCOMB_X36_Y30_N12
\WB_MemtoReg_Mux|Write_Data_WB[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|Read_Data_WB\(1))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_WB_Pipeline_Stage|Read_Data_WB\(1),
	datab => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datad => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(1),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\);

-- Location: LCCOMB_X36_Y33_N20
\ID_Registers|register~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~3_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(11))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a0~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(11),
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \ID_Registers|register~3_combout\);

-- Location: LCFF_X32_Y31_N17
\ID_EX_Pipeline_Stage|Read_Data_1_EX[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(0));

-- Location: LCCOMB_X33_Y29_N28
\EX_ALU|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux31~0_combout\ = (\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(0) & !\EX_ALU_Control|ALU_Control_EX[1]~2_combout\)))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\ & (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(0)) # (\EX_ALU_Control|ALU_Control_EX[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(0),
	datac => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux31~0_combout\);

-- Location: LCCOMB_X33_Y32_N26
\ID_Registers|register~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~30_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(65))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(65),
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a27\,
	combout => \ID_Registers|register~30_combout\);

-- Location: LCFF_X33_Y32_N27
\ID_EX_Pipeline_Stage|Read_Data_1_EX[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|register~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(27));

-- Location: LCCOMB_X34_Y32_N20
\ID_Registers|register~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~62_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(63))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a26\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(63),
	datac => \ID_Registers|register~69\,
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a26\,
	combout => \ID_Registers|register~62_combout\);

-- Location: LCFF_X33_Y30_N19
\ID_EX_Pipeline_Stage|Read_Data_2_EX[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~62_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(26));

-- Location: LCCOMB_X33_Y30_N0
\EX_ALU_Mux|ALU_Data_2_EX[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\ = (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(26) & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(26),
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\);

-- Location: LCCOMB_X33_Y30_N20
\ID_Registers|register~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~60_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(59))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(59),
	datac => \ID_Registers|register~69\,
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a24\,
	combout => \ID_Registers|register~60_combout\);

-- Location: LCFF_X33_Y30_N25
\ID_EX_Pipeline_Stage|Read_Data_2_EX[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~60_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(24));

-- Location: LCCOMB_X33_Y30_N24
\EX_ALU_Mux|ALU_Data_2_EX[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\ = (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(24) & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(24),
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\);

-- Location: LCFF_X34_Y33_N15
\ID_Registers|register_rtl_0_bypass[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(55));

-- Location: LCCOMB_X33_Y33_N16
\ID_Registers|register~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~25_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(55))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~combout\,
	datac => \ID_Registers|register_rtl_0_bypass\(55),
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a22\,
	combout => \ID_Registers|register~25_combout\);

-- Location: LCFF_X33_Y33_N17
\ID_EX_Pipeline_Stage|Read_Data_1_EX[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|register~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(22));

-- Location: LCCOMB_X35_Y31_N20
\ID_Registers|register~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~52_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(43))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~69\,
	datac => \ID_Registers|register_rtl_0_bypass\(43),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a16\,
	combout => \ID_Registers|register~52_combout\);

-- Location: LCFF_X35_Y31_N17
\ID_EX_Pipeline_Stage|Read_Data_2_EX[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~52_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(16));

-- Location: LCCOMB_X35_Y31_N16
\EX_ALU_Mux|ALU_Data_2_EX[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\ = (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(16) & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(16),
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\);

-- Location: LCCOMB_X32_Y29_N20
\ID_Registers|register~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~50_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(39))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(39),
	datab => \ID_Registers|register~69\,
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a14\,
	combout => \ID_Registers|register~50_combout\);

-- Location: LCFF_X32_Y29_N23
\ID_EX_Pipeline_Stage|Read_Data_2_EX[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~50_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(14));

-- Location: LCCOMB_X33_Y31_N8
\EX_ALU_Mux|ALU_Data_2_EX[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|Instruction_EX\(14))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(14),
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(14),
	combout => \EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\);

-- Location: LCCOMB_X36_Y33_N0
\ID_Registers|register~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~14_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(33))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(33),
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a11\,
	combout => \ID_Registers|register~14_combout\);

-- Location: LCFF_X32_Y31_N1
\ID_EX_Pipeline_Stage|Read_Data_1_EX[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(11));

-- Location: LCFF_X31_Y31_N17
\ID_Registers|register_rtl_0_bypass[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(31));

-- Location: LCCOMB_X31_Y31_N8
\ID_Registers|register~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~13_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(31))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~combout\,
	datab => \ID_Registers|register_rtl_0_bypass\(31),
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a10\,
	combout => \ID_Registers|register~13_combout\);

-- Location: LCFF_X31_Y31_N25
\ID_EX_Pipeline_Stage|Read_Data_1_EX[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(10));

-- Location: LCFF_X31_Y31_N9
\ID_Registers|register_rtl_0_bypass[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(29));

-- Location: LCCOMB_X31_Y31_N4
\ID_Registers|register~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~45_combout\ = (\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_0_bypass\(29)))) # (!\ID_Registers|register~69\ & (\ID_Registers|register_rtl_1|auto_generated|ram_block1a9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_1|auto_generated|ram_block1a9\,
	datab => \ID_Registers|register~69\,
	datad => \ID_Registers|register_rtl_0_bypass\(29),
	combout => \ID_Registers|register~45_combout\);

-- Location: LCFF_X31_Y31_N1
\ID_EX_Pipeline_Stage|Read_Data_2_EX[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~45_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(9));

-- Location: LCCOMB_X31_Y31_N18
\EX_ALU_Mux|ALU_Data_2_EX[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\ = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \ID_EX_Pipeline_Stage|Read_Data_2_EX\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datad => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(9),
	combout => \EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\);

-- Location: LCCOMB_X33_Y31_N30
\EX_ALU_Mux|ALU_Data_2_EX[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\ = (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(0) & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(0),
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\);

-- Location: LCCOMB_X32_Y31_N0
\EX_ALU|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~1_cout\ = CARRY((!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(0) & \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(0),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\,
	datad => VCC,
	cout => \EX_ALU|LessThan0~1_cout\);

-- Location: LCCOMB_X32_Y31_N2
\EX_ALU|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~3_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(1) & !\EX_ALU|LessThan0~1_cout\)) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(1)) # 
-- (!\EX_ALU|LessThan0~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(1),
	datad => VCC,
	cin => \EX_ALU|LessThan0~1_cout\,
	cout => \EX_ALU|LessThan0~3_cout\);

-- Location: LCCOMB_X32_Y31_N4
\EX_ALU|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~5_cout\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(2) & (\EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\ & !\EX_ALU|LessThan0~3_cout\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(2) & ((\EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\) # 
-- (!\EX_ALU|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(2),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~3_cout\,
	cout => \EX_ALU|LessThan0~5_cout\);

-- Location: LCCOMB_X32_Y31_N6
\EX_ALU|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~7_cout\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(3) & ((!\EX_ALU|LessThan0~5_cout\) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(3) & (!\EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\ & 
-- !\EX_ALU|LessThan0~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(3),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~5_cout\,
	cout => \EX_ALU|LessThan0~7_cout\);

-- Location: LCCOMB_X32_Y31_N8
\EX_ALU|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~9_cout\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(4) & (\EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\ & !\EX_ALU|LessThan0~7_cout\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(4) & ((\EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\) # 
-- (!\EX_ALU|LessThan0~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(4),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~7_cout\,
	cout => \EX_ALU|LessThan0~9_cout\);

-- Location: LCCOMB_X32_Y31_N10
\EX_ALU|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~11_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(5) & !\EX_ALU|LessThan0~9_cout\)) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(5)) # 
-- (!\EX_ALU|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(5),
	datad => VCC,
	cin => \EX_ALU|LessThan0~9_cout\,
	cout => \EX_ALU|LessThan0~11_cout\);

-- Location: LCCOMB_X32_Y31_N12
\EX_ALU|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~13_cout\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(6) & (\EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\ & !\EX_ALU|LessThan0~11_cout\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(6) & ((\EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\) # 
-- (!\EX_ALU|LessThan0~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(6),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~11_cout\,
	cout => \EX_ALU|LessThan0~13_cout\);

-- Location: LCCOMB_X32_Y31_N14
\EX_ALU|LessThan0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~15_cout\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(7) & ((!\EX_ALU|LessThan0~13_cout\) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(7) & (!\EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\ & 
-- !\EX_ALU|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(7),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~13_cout\,
	cout => \EX_ALU|LessThan0~15_cout\);

-- Location: LCCOMB_X32_Y31_N16
\EX_ALU|LessThan0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~17_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\ & ((!\EX_ALU|LessThan0~15_cout\) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(8)))) # (!\EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\ & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(8) & 
-- !\EX_ALU|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(8),
	datad => VCC,
	cin => \EX_ALU|LessThan0~15_cout\,
	cout => \EX_ALU|LessThan0~17_cout\);

-- Location: LCCOMB_X32_Y31_N18
\EX_ALU|LessThan0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~19_cout\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(9) & ((!\EX_ALU|LessThan0~17_cout\) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(9) & (!\EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\ & 
-- !\EX_ALU|LessThan0~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(9),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~17_cout\,
	cout => \EX_ALU|LessThan0~19_cout\);

-- Location: LCCOMB_X32_Y31_N20
\EX_ALU|LessThan0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~21_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\ & ((!\EX_ALU|LessThan0~19_cout\) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(10)))) # (!\EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\ & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(10) & 
-- !\EX_ALU|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(10),
	datad => VCC,
	cin => \EX_ALU|LessThan0~19_cout\,
	cout => \EX_ALU|LessThan0~21_cout\);

-- Location: LCCOMB_X32_Y31_N22
\EX_ALU|LessThan0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~23_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(11) & !\EX_ALU|LessThan0~21_cout\)) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(11)) # 
-- (!\EX_ALU|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(11),
	datad => VCC,
	cin => \EX_ALU|LessThan0~21_cout\,
	cout => \EX_ALU|LessThan0~23_cout\);

-- Location: LCCOMB_X32_Y31_N24
\EX_ALU|LessThan0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~25_cout\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(12) & (\EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\ & !\EX_ALU|LessThan0~23_cout\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(12) & ((\EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\) # 
-- (!\EX_ALU|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(12),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~23_cout\,
	cout => \EX_ALU|LessThan0~25_cout\);

-- Location: LCCOMB_X32_Y31_N26
\EX_ALU|LessThan0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~27_cout\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(13) & ((!\EX_ALU|LessThan0~25_cout\) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(13) & (!\EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\ & 
-- !\EX_ALU|LessThan0~25_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(13),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~25_cout\,
	cout => \EX_ALU|LessThan0~27_cout\);

-- Location: LCCOMB_X32_Y31_N28
\EX_ALU|LessThan0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~29_cout\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(14) & (\EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\ & !\EX_ALU|LessThan0~27_cout\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(14) & ((\EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\) # 
-- (!\EX_ALU|LessThan0~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(14),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~27_cout\,
	cout => \EX_ALU|LessThan0~29_cout\);

-- Location: LCCOMB_X32_Y31_N30
\EX_ALU|LessThan0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~31_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(15) & !\EX_ALU|LessThan0~29_cout\)) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(15)) # 
-- (!\EX_ALU|LessThan0~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(15),
	datad => VCC,
	cin => \EX_ALU|LessThan0~29_cout\,
	cout => \EX_ALU|LessThan0~31_cout\);

-- Location: LCCOMB_X32_Y30_N0
\EX_ALU|LessThan0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~33_cout\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(16) & (\EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\ & !\EX_ALU|LessThan0~31_cout\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(16) & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\) # 
-- (!\EX_ALU|LessThan0~31_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(16),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~31_cout\,
	cout => \EX_ALU|LessThan0~33_cout\);

-- Location: LCCOMB_X32_Y30_N2
\EX_ALU|LessThan0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~35_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(17) & !\EX_ALU|LessThan0~33_cout\)) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(17)) # 
-- (!\EX_ALU|LessThan0~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(17),
	datad => VCC,
	cin => \EX_ALU|LessThan0~33_cout\,
	cout => \EX_ALU|LessThan0~35_cout\);

-- Location: LCCOMB_X32_Y30_N4
\EX_ALU|LessThan0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~37_cout\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(18) & (\EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\ & !\EX_ALU|LessThan0~35_cout\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(18) & ((\EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\) # 
-- (!\EX_ALU|LessThan0~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(18),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~35_cout\,
	cout => \EX_ALU|LessThan0~37_cout\);

-- Location: LCCOMB_X32_Y30_N6
\EX_ALU|LessThan0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~39_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(19) & !\EX_ALU|LessThan0~37_cout\)) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(19)) # 
-- (!\EX_ALU|LessThan0~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(19),
	datad => VCC,
	cin => \EX_ALU|LessThan0~37_cout\,
	cout => \EX_ALU|LessThan0~39_cout\);

-- Location: LCCOMB_X32_Y30_N8
\EX_ALU|LessThan0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~41_cout\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(20) & (\EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\ & !\EX_ALU|LessThan0~39_cout\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(20) & ((\EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\) # 
-- (!\EX_ALU|LessThan0~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(20),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~39_cout\,
	cout => \EX_ALU|LessThan0~41_cout\);

-- Location: LCCOMB_X32_Y30_N10
\EX_ALU|LessThan0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~43_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(21) & !\EX_ALU|LessThan0~41_cout\)) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(21)) # 
-- (!\EX_ALU|LessThan0~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(21),
	datad => VCC,
	cin => \EX_ALU|LessThan0~41_cout\,
	cout => \EX_ALU|LessThan0~43_cout\);

-- Location: LCCOMB_X32_Y30_N12
\EX_ALU|LessThan0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~45_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\ & ((!\EX_ALU|LessThan0~43_cout\) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(22)))) # (!\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\ & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(22) & 
-- !\EX_ALU|LessThan0~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(22),
	datad => VCC,
	cin => \EX_ALU|LessThan0~43_cout\,
	cout => \EX_ALU|LessThan0~45_cout\);

-- Location: LCCOMB_X32_Y30_N14
\EX_ALU|LessThan0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~47_cout\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(23) & ((!\EX_ALU|LessThan0~45_cout\) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(23) & (!\EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\ & 
-- !\EX_ALU|LessThan0~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(23),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~45_cout\,
	cout => \EX_ALU|LessThan0~47_cout\);

-- Location: LCCOMB_X32_Y30_N16
\EX_ALU|LessThan0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~49_cout\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(24) & (\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\ & !\EX_ALU|LessThan0~47_cout\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(24) & ((\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\) # 
-- (!\EX_ALU|LessThan0~47_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(24),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~47_cout\,
	cout => \EX_ALU|LessThan0~49_cout\);

-- Location: LCCOMB_X32_Y30_N18
\EX_ALU|LessThan0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~51_cout\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(25) & ((!\EX_ALU|LessThan0~49_cout\) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(25) & (!\EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\ & 
-- !\EX_ALU|LessThan0~49_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(25),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~49_cout\,
	cout => \EX_ALU|LessThan0~51_cout\);

-- Location: LCCOMB_X32_Y30_N20
\EX_ALU|LessThan0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~53_cout\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(26) & (\EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\ & !\EX_ALU|LessThan0~51_cout\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(26) & ((\EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\) # 
-- (!\EX_ALU|LessThan0~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(26),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~51_cout\,
	cout => \EX_ALU|LessThan0~53_cout\);

-- Location: LCCOMB_X32_Y30_N22
\EX_ALU|LessThan0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~55_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(27) & !\EX_ALU|LessThan0~53_cout\)) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(27)) # 
-- (!\EX_ALU|LessThan0~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(27),
	datad => VCC,
	cin => \EX_ALU|LessThan0~53_cout\,
	cout => \EX_ALU|LessThan0~55_cout\);

-- Location: LCCOMB_X32_Y30_N24
\EX_ALU|LessThan0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~57_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\ & ((!\EX_ALU|LessThan0~55_cout\) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(28)))) # (!\EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\ & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(28) & 
-- !\EX_ALU|LessThan0~55_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(28),
	datad => VCC,
	cin => \EX_ALU|LessThan0~55_cout\,
	cout => \EX_ALU|LessThan0~57_cout\);

-- Location: LCCOMB_X32_Y30_N26
\EX_ALU|LessThan0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~59_cout\ = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(29) & ((!\EX_ALU|LessThan0~57_cout\) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(29) & (!\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\ & 
-- !\EX_ALU|LessThan0~57_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(29),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\,
	datad => VCC,
	cin => \EX_ALU|LessThan0~57_cout\,
	cout => \EX_ALU|LessThan0~59_cout\);

-- Location: LCCOMB_X32_Y30_N28
\EX_ALU|LessThan0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~61_cout\ = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\ & ((!\EX_ALU|LessThan0~59_cout\) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(30)))) # (!\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\ & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(30) & 
-- !\EX_ALU|LessThan0~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(30),
	datad => VCC,
	cin => \EX_ALU|LessThan0~59_cout\,
	cout => \EX_ALU|LessThan0~61_cout\);

-- Location: LCCOMB_X32_Y30_N30
\EX_ALU|LessThan0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|LessThan0~62_combout\ = (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(31) & (\EX_ALU|LessThan0~61_cout\ & \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(31) & ((\EX_ALU|LessThan0~61_cout\) # 
-- (\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(31),
	datad => \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\,
	cin => \EX_ALU|LessThan0~61_cout\,
	combout => \EX_ALU|LessThan0~62_combout\);

-- Location: LCCOMB_X36_Y29_N22
\EX_ALU|ALU_Result_EX~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|ALU_Result_EX~2_combout\ = \EX_ALU|LessThan0~62_combout\ $ (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(31) $ (((!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & \ID_EX_Pipeline_Stage|Read_Data_2_EX\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(31),
	datac => \EX_ALU|LessThan0~62_combout\,
	datad => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(31),
	combout => \EX_ALU|ALU_Result_EX~2_combout\);

-- Location: LCCOMB_X36_Y29_N10
\EX_ALU|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux31~1_combout\ = (\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\EX_ALU|Mux31~0_combout\ & ((!\EX_ALU|ALU_Result_EX~2_combout\))) # (!\EX_ALU|Mux31~0_combout\ & (\EX_ALU|Add0~4_combout\)))) # (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & 
-- (((\EX_ALU|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datab => \EX_ALU|Add0~4_combout\,
	datac => \EX_ALU|Mux31~0_combout\,
	datad => \EX_ALU|ALU_Result_EX~2_combout\,
	combout => \EX_ALU|Mux31~1_combout\);

-- Location: LCCOMB_X36_Y29_N2
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]~feeder_combout\ = \EX_ALU|Mux31~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_ALU|Mux31~1_combout\,
	combout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]~feeder_combout\);

-- Location: LCFF_X36_Y29_N3
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0));

-- Location: LCCOMB_X36_Y31_N6
\MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder_combout\);

-- Location: LCFF_X36_Y31_N7
\MEM_WB_Pipeline_Stage|ALU_Result_WB[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(0));

-- Location: LCFF_X38_Y30_N27
\MEM_Data_Memory|memory_rtl_0_bypass[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|Write_Data_MEM~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_Data_Memory|memory_rtl_0_bypass\(21));

-- Location: LCCOMB_X38_Y30_N26
\MEM_Data_Memory|memory~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~6_combout\ = (\MEM_Data_Memory|memory~combout\ & (\MEM_Data_Memory|memory_rtl_0_bypass\(21))) # (!\MEM_Data_Memory|memory~combout\ & ((\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|memory~combout\,
	datac => \MEM_Data_Memory|memory_rtl_0_bypass\(21),
	datad => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \MEM_Data_Memory|memory~6_combout\);

-- Location: LCCOMB_X38_Y30_N14
\MEM_Data_Memory|Read_Data_MEM[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(0) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~6_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(0),
	datac => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	datad => \MEM_Data_Memory|memory~6_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(0));

-- Location: LCFF_X38_Y30_N15
\MEM_WB_Pipeline_Stage|Read_Data_WB[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(0));

-- Location: LCCOMB_X38_Y30_N4
\WB_MemtoReg_Mux|Write_Data_WB[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\ = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & ((\MEM_WB_Pipeline_Stage|Read_Data_WB\(0)))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\ & (\MEM_WB_Pipeline_Stage|ALU_Result_WB\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(0),
	datac => \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout\,
	datad => \MEM_WB_Pipeline_Stage|Read_Data_WB\(0),
	combout => \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\);

-- Location: LCCOMB_X33_Y33_N12
\ID_Registers|register~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~27_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(59))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a24\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(59),
	datac => \ID_Registers|register_rtl_0|auto_generated|ram_block1a24\,
	datad => \ID_Registers|register~combout\,
	combout => \ID_Registers|register~27_combout\);

-- Location: LCFF_X33_Y33_N13
\ID_EX_Pipeline_Stage|Read_Data_1_EX[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|register~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(24));

-- Location: LCCOMB_X33_Y29_N30
\EX_ALU|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux7~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(24)) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\ & (\ID_EX_Pipeline_Stage|Read_Data_1_EX\(24) & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(24),
	datac => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux7~0_combout\);

-- Location: LCCOMB_X34_Y29_N28
\EX_ALU|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux7~1_combout\ = (\EX_ALU|Mux7~0_combout\) # ((\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU|Add0~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU|Mux7~0_combout\,
	datad => \EX_ALU|Add0~76_combout\,
	combout => \EX_ALU|Mux7~1_combout\);

-- Location: LCCOMB_X35_Y29_N10
\EX_ALU|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~7_combout\ = (\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\EX_ALU|Add0~70_combout\) # (\EX_ALU|Add0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datac => \EX_ALU|Add0~70_combout\,
	datad => \EX_ALU|Add0~67_combout\,
	combout => \EX_ALU|Equal0~7_combout\);

-- Location: LCCOMB_X35_Y29_N8
\EX_ALU|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~8_combout\ = (!\EX_ALU|Mux10~0_combout\ & (!\EX_ALU|Mux9~0_combout\ & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\) # (!\EX_ALU|Equal0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux10~0_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU|Mux9~0_combout\,
	datad => \EX_ALU|Equal0~7_combout\,
	combout => \EX_ALU|Equal0~8_combout\);

-- Location: LCCOMB_X35_Y29_N28
\EX_ALU|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~6_combout\ = (!\EX_ALU|Mux14~1_combout\ & (!\EX_ALU|Mux13~1_combout\ & (!\EX_ALU|Mux11~1_combout\ & !\EX_ALU|Mux12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux14~1_combout\,
	datab => \EX_ALU|Mux13~1_combout\,
	datac => \EX_ALU|Mux11~1_combout\,
	datad => \EX_ALU|Mux12~1_combout\,
	combout => \EX_ALU|Equal0~6_combout\);

-- Location: LCCOMB_X35_Y29_N30
\EX_ALU|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~9_combout\ = (!\EX_ALU|Mux8~1_combout\ & (!\EX_ALU|Mux7~1_combout\ & (\EX_ALU|Equal0~8_combout\ & \EX_ALU|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux8~1_combout\,
	datab => \EX_ALU|Mux7~1_combout\,
	datac => \EX_ALU|Equal0~8_combout\,
	datad => \EX_ALU|Equal0~6_combout\,
	combout => \EX_ALU|Equal0~9_combout\);

-- Location: LCCOMB_X33_Y29_N0
\EX_ALU|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux2~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(29) & ((\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(29) & (\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\ & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(29),
	datab => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datac => \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux2~0_combout\);

-- Location: LCCOMB_X34_Y29_N24
\EX_ALU|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux2~1_combout\ = (\EX_ALU|Mux2~0_combout\) # ((\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU|Add0~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datab => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datac => \EX_ALU|Mux2~0_combout\,
	datad => \EX_ALU|Add0~91_combout\,
	combout => \EX_ALU|Mux2~1_combout\);

-- Location: LCCOMB_X35_Y29_N14
\EX_ALU|Equal0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~11_combout\ = (!\EX_ALU|Mux0~1_combout\ & (!\EX_ALU|Mux1~1_combout\ & !\EX_ALU|Mux2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \EX_ALU|Mux0~1_combout\,
	datac => \EX_ALU|Mux1~1_combout\,
	datad => \EX_ALU|Mux2~1_combout\,
	combout => \EX_ALU|Equal0~11_combout\);

-- Location: LCCOMB_X36_Y29_N12
\EX_ALU|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~0_combout\ = (!\EX_ALU|Mux23~1_combout\ & (!\EX_ALU|Mux26~1_combout\ & (!\EX_ALU|Mux25~1_combout\ & !\EX_ALU|Mux24~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux23~1_combout\,
	datab => \EX_ALU|Mux26~1_combout\,
	datac => \EX_ALU|Mux25~1_combout\,
	datad => \EX_ALU|Mux24~1_combout\,
	combout => \EX_ALU|Equal0~0_combout\);

-- Location: LCCOMB_X36_Y30_N20
\EX_ALU|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~3_combout\ = (!\EX_ALU|Mux21~1_combout\ & (!\EX_ALU|Mux22~1_combout\ & (!\EX_ALU|Mux30~1_combout\ & !\EX_ALU|Mux29~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Mux21~1_combout\,
	datab => \EX_ALU|Mux22~1_combout\,
	datac => \EX_ALU|Mux30~1_combout\,
	datad => \EX_ALU|Mux29~1_combout\,
	combout => \EX_ALU|Equal0~3_combout\);

-- Location: LCCOMB_X35_Y29_N0
\EX_ALU|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~4_combout\ = (\EX_ALU|Equal0~2_combout\ & (!\EX_ALU|Mux16~1_combout\ & (!\EX_ALU|Mux15~1_combout\ & \EX_ALU|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Equal0~2_combout\,
	datab => \EX_ALU|Mux16~1_combout\,
	datac => \EX_ALU|Mux15~1_combout\,
	datad => \EX_ALU|Equal0~3_combout\,
	combout => \EX_ALU|Equal0~4_combout\);

-- Location: LCCOMB_X35_Y29_N22
\EX_ALU|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~5_combout\ = (\EX_ALU|Equal0~1_combout\ & (\EX_ALU|Equal0~0_combout\ & (!\EX_ALU|Mux31~1_combout\ & \EX_ALU|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Equal0~1_combout\,
	datab => \EX_ALU|Equal0~0_combout\,
	datac => \EX_ALU|Mux31~1_combout\,
	datad => \EX_ALU|Equal0~4_combout\,
	combout => \EX_ALU|Equal0~5_combout\);

-- Location: LCCOMB_X35_Y29_N20
\EX_ALU|Equal0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Equal0~12_combout\ = (\EX_ALU|Equal0~10_combout\ & (\EX_ALU|Equal0~9_combout\ & (\EX_ALU|Equal0~11_combout\ & \EX_ALU|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU|Equal0~10_combout\,
	datab => \EX_ALU|Equal0~9_combout\,
	datac => \EX_ALU|Equal0~11_combout\,
	datad => \EX_ALU|Equal0~5_combout\,
	combout => \EX_ALU|Equal0~12_combout\);

-- Location: LCFF_X35_Y29_N21
\EX_MEM_Pipeline_Stage|Zero_MEM\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\);

-- Location: LCCOMB_X77_Y46_N20
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout\ = \IF_PC_Reg|PC_IF\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_PC_Reg|PC_IF\(0),
	combout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout\);

-- Location: LCFF_X77_Y46_N21
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(0));

-- Location: LCFF_X77_Y46_N15
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(0));

-- Location: LCFF_X77_Y46_N7
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(0));

-- Location: LCCOMB_X77_Y46_N6
\IF_PC_Mux|Next_PC_IF[0]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[0]~60_combout\ = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(0))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & ((\IF_PC_Reg|PC_IF\(0)))))) # 
-- (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (((\IF_PC_Reg|PC_IF\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	datab => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datac => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(0),
	datad => \IF_PC_Reg|PC_IF\(0),
	combout => \IF_PC_Mux|Next_PC_IF[0]~60_combout\);

-- Location: LCCOMB_X77_Y46_N8
\IF_PC_Reg|PC_IF[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Reg|PC_IF[0]~feeder_combout\ = \IF_PC_Mux|Next_PC_IF[0]~60_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_PC_Mux|Next_PC_IF[0]~60_combout\,
	combout => \IF_PC_Reg|PC_IF[0]~feeder_combout\);

-- Location: LCFF_X77_Y46_N9
\IF_PC_Reg|PC_IF[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Reg|PC_IF[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(0));

-- Location: LCCOMB_X72_Y46_N6
\IF_PC_Mux|Next_PC_IF[7]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[7]~66_combout\ = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(7))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & 
-- ((\IF_PC_Add|PC_Plus_4_IF[7]~10_combout\))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (((\IF_PC_Add|PC_Plus_4_IF[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(7),
	datab => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	datac => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datad => \IF_PC_Add|PC_Plus_4_IF[7]~10_combout\,
	combout => \IF_PC_Mux|Next_PC_IF[7]~66_combout\);

-- Location: LCFF_X72_Y46_N7
\IF_PC_Reg|PC_IF[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Mux|Next_PC_IF[7]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(7));

-- Location: LCFF_X74_Y46_N21
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[11]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(11));

-- Location: LCFF_X75_Y46_N23
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(11));

-- Location: LCCOMB_X76_Y46_N18
\EX_PC_Add|Branch_Dest_EX[10]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[10]~14_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(10) & (!\EX_PC_Add|Branch_Dest_EX[9]~13\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(10) & ((\EX_PC_Add|Branch_Dest_EX[9]~13\) # (GND)))
-- \EX_PC_Add|Branch_Dest_EX[10]~15\ = CARRY((!\EX_PC_Add|Branch_Dest_EX[9]~13\) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(10),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[9]~13\,
	combout => \EX_PC_Add|Branch_Dest_EX[10]~14_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[10]~15\);

-- Location: LCCOMB_X76_Y46_N20
\EX_PC_Add|Branch_Dest_EX[11]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[11]~16_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(11) & (\EX_PC_Add|Branch_Dest_EX[10]~15\ $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(11) & (!\EX_PC_Add|Branch_Dest_EX[10]~15\ & VCC))
-- \EX_PC_Add|Branch_Dest_EX[11]~17\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(11) & !\EX_PC_Add|Branch_Dest_EX[10]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(11),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[10]~15\,
	combout => \EX_PC_Add|Branch_Dest_EX[11]~16_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[11]~17\);

-- Location: LCFF_X76_Y46_N21
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[11]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(11));

-- Location: LCCOMB_X77_Y46_N30
\IF_PC_Mux|Next_PC_IF[11]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[11]~70_combout\ = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(11))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & 
-- ((\IF_PC_Add|PC_Plus_4_IF[11]~18_combout\))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (((\IF_PC_Add|PC_Plus_4_IF[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	datab => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datac => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(11),
	datad => \IF_PC_Add|PC_Plus_4_IF[11]~18_combout\,
	combout => \IF_PC_Mux|Next_PC_IF[11]~70_combout\);

-- Location: LCCOMB_X77_Y46_N2
\IF_PC_Reg|PC_IF[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Reg|PC_IF[11]~feeder_combout\ = \IF_PC_Mux|Next_PC_IF[11]~70_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_PC_Mux|Next_PC_IF[11]~70_combout\,
	combout => \IF_PC_Reg|PC_IF[11]~feeder_combout\);

-- Location: LCFF_X77_Y46_N3
\IF_PC_Reg|PC_IF[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Reg|PC_IF[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(11));

-- Location: LCCOMB_X74_Y46_N20
\IF_PC_Add|PC_Plus_4_IF[11]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[11]~18_combout\ = (\IF_PC_Reg|PC_IF\(11) & (!\IF_PC_Add|PC_Plus_4_IF[10]~17\)) # (!\IF_PC_Reg|PC_IF\(11) & ((\IF_PC_Add|PC_Plus_4_IF[10]~17\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[11]~19\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[10]~17\) # (!\IF_PC_Reg|PC_IF\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(11),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[10]~17\,
	combout => \IF_PC_Add|PC_Plus_4_IF[11]~18_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[11]~19\);

-- Location: LCFF_X74_Y46_N23
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[12]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(12));

-- Location: LCCOMB_X75_Y46_N28
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]~feeder_combout\ = \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(12),
	combout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]~feeder_combout\);

-- Location: LCFF_X75_Y46_N29
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(12));

-- Location: LCCOMB_X76_Y46_N22
\EX_PC_Add|Branch_Dest_EX[12]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[12]~18_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(12) & (!\EX_PC_Add|Branch_Dest_EX[11]~17\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(12) & ((\EX_PC_Add|Branch_Dest_EX[11]~17\) # (GND)))
-- \EX_PC_Add|Branch_Dest_EX[12]~19\ = CARRY((!\EX_PC_Add|Branch_Dest_EX[11]~17\) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(12),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[11]~17\,
	combout => \EX_PC_Add|Branch_Dest_EX[12]~18_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[12]~19\);

-- Location: LCFF_X76_Y46_N23
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[12]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(12));

-- Location: LCCOMB_X77_Y46_N24
\IF_PC_Mux|Next_PC_IF[12]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[12]~71_combout\ = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(12))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & 
-- ((\IF_PC_Add|PC_Plus_4_IF[12]~20_combout\))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (((\IF_PC_Add|PC_Plus_4_IF[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	datab => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(12),
	datac => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datad => \IF_PC_Add|PC_Plus_4_IF[12]~20_combout\,
	combout => \IF_PC_Mux|Next_PC_IF[12]~71_combout\);

-- Location: LCFF_X74_Y46_N3
\IF_PC_Reg|PC_IF[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Mux|Next_PC_IF[12]~71_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(12));

-- Location: LCCOMB_X74_Y46_N22
\IF_PC_Add|PC_Plus_4_IF[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[12]~20_combout\ = (\IF_PC_Reg|PC_IF\(12) & (\IF_PC_Add|PC_Plus_4_IF[11]~19\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(12) & (!\IF_PC_Add|PC_Plus_4_IF[11]~19\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[12]~21\ = CARRY((\IF_PC_Reg|PC_IF\(12) & !\IF_PC_Add|PC_Plus_4_IF[11]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(12),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[11]~19\,
	combout => \IF_PC_Add|PC_Plus_4_IF[12]~20_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[12]~21\);

-- Location: LCCOMB_X76_Y46_N24
\EX_PC_Add|Branch_Dest_EX[13]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[13]~20_combout\ = ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(13) $ (\ID_EX_Pipeline_Stage|Instruction_EX\(11) $ (!\EX_PC_Add|Branch_Dest_EX[12]~19\)))) # (GND)
-- \EX_PC_Add|Branch_Dest_EX[13]~21\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(13) & ((\ID_EX_Pipeline_Stage|Instruction_EX\(11)) # (!\EX_PC_Add|Branch_Dest_EX[12]~19\))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(13) & 
-- (\ID_EX_Pipeline_Stage|Instruction_EX\(11) & !\EX_PC_Add|Branch_Dest_EX[12]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(13),
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(11),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[12]~19\,
	combout => \EX_PC_Add|Branch_Dest_EX[13]~20_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[13]~21\);

-- Location: LCFF_X76_Y46_N25
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(13));

-- Location: LCCOMB_X77_Y46_N26
\IF_PC_Mux|Next_PC_IF[13]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[13]~72_combout\ = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(13))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & 
-- ((\IF_PC_Add|PC_Plus_4_IF[13]~22_combout\))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (((\IF_PC_Add|PC_Plus_4_IF[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	datab => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(13),
	datac => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datad => \IF_PC_Add|PC_Plus_4_IF[13]~22_combout\,
	combout => \IF_PC_Mux|Next_PC_IF[13]~72_combout\);

-- Location: LCCOMB_X77_Y46_N16
\IF_PC_Reg|PC_IF[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Reg|PC_IF[13]~feeder_combout\ = \IF_PC_Mux|Next_PC_IF[13]~72_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_PC_Mux|Next_PC_IF[13]~72_combout\,
	combout => \IF_PC_Reg|PC_IF[13]~feeder_combout\);

-- Location: LCFF_X77_Y46_N17
\IF_PC_Reg|PC_IF[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Reg|PC_IF[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(13));

-- Location: LCCOMB_X74_Y46_N24
\IF_PC_Add|PC_Plus_4_IF[13]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[13]~22_combout\ = (\IF_PC_Reg|PC_IF\(13) & (!\IF_PC_Add|PC_Plus_4_IF[12]~21\)) # (!\IF_PC_Reg|PC_IF\(13) & ((\IF_PC_Add|PC_Plus_4_IF[12]~21\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[13]~23\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[12]~21\) # (!\IF_PC_Reg|PC_IF\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(13),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[12]~21\,
	combout => \IF_PC_Add|PC_Plus_4_IF[13]~22_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[13]~23\);

-- Location: LCCOMB_X76_Y46_N26
\EX_PC_Add|Branch_Dest_EX[14]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[14]~22_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(14) & ((\ID_EX_Pipeline_Stage|Instruction_EX\(11) & (\EX_PC_Add|Branch_Dest_EX[13]~21\ & VCC)) # (!\ID_EX_Pipeline_Stage|Instruction_EX\(11) & 
-- (!\EX_PC_Add|Branch_Dest_EX[13]~21\)))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(14) & ((\ID_EX_Pipeline_Stage|Instruction_EX\(11) & (!\EX_PC_Add|Branch_Dest_EX[13]~21\)) # (!\ID_EX_Pipeline_Stage|Instruction_EX\(11) & ((\EX_PC_Add|Branch_Dest_EX[13]~21\) 
-- # (GND)))))
-- \EX_PC_Add|Branch_Dest_EX[14]~23\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(14) & (!\ID_EX_Pipeline_Stage|Instruction_EX\(11) & !\EX_PC_Add|Branch_Dest_EX[13]~21\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(14) & ((!\EX_PC_Add|Branch_Dest_EX[13]~21\) # 
-- (!\ID_EX_Pipeline_Stage|Instruction_EX\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(14),
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(11),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[13]~21\,
	combout => \EX_PC_Add|Branch_Dest_EX[14]~22_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[14]~23\);

-- Location: LCFF_X76_Y46_N27
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[14]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(14));

-- Location: LCCOMB_X77_Y46_N28
\IF_PC_Mux|Next_PC_IF[14]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[14]~73_combout\ = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(14))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & 
-- ((\IF_PC_Add|PC_Plus_4_IF[14]~24_combout\))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (((\IF_PC_Add|PC_Plus_4_IF[14]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	datab => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(14),
	datac => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datad => \IF_PC_Add|PC_Plus_4_IF[14]~24_combout\,
	combout => \IF_PC_Mux|Next_PC_IF[14]~73_combout\);

-- Location: LCCOMB_X77_Y46_N10
\IF_PC_Reg|PC_IF[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Reg|PC_IF[14]~feeder_combout\ = \IF_PC_Mux|Next_PC_IF[14]~73_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_PC_Mux|Next_PC_IF[14]~73_combout\,
	combout => \IF_PC_Reg|PC_IF[14]~feeder_combout\);

-- Location: LCFF_X77_Y46_N11
\IF_PC_Reg|PC_IF[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Reg|PC_IF[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(14));

-- Location: LCCOMB_X74_Y46_N26
\IF_PC_Add|PC_Plus_4_IF[14]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[14]~24_combout\ = (\IF_PC_Reg|PC_IF\(14) & (\IF_PC_Add|PC_Plus_4_IF[13]~23\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(14) & (!\IF_PC_Add|PC_Plus_4_IF[13]~23\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[14]~25\ = CARRY((\IF_PC_Reg|PC_IF\(14) & !\IF_PC_Add|PC_Plus_4_IF[13]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(14),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[13]~23\,
	combout => \IF_PC_Add|PC_Plus_4_IF[14]~24_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[14]~25\);

-- Location: LCCOMB_X74_Y46_N0
\IF_PC_Mux|Next_PC_IF[15]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[15]~74_combout\ = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(15))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & 
-- ((\IF_PC_Add|PC_Plus_4_IF[15]~26_combout\))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & (((\IF_PC_Add|PC_Plus_4_IF[15]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(15),
	datab => \IF_PC_Add|PC_Plus_4_IF[15]~26_combout\,
	datac => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datad => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	combout => \IF_PC_Mux|Next_PC_IF[15]~74_combout\);

-- Location: LCFF_X74_Y46_N1
\IF_PC_Reg|PC_IF[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Mux|Next_PC_IF[15]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(15));

-- Location: LCCOMB_X74_Y46_N28
\IF_PC_Add|PC_Plus_4_IF[15]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[15]~26_combout\ = (\IF_PC_Reg|PC_IF\(15) & (!\IF_PC_Add|PC_Plus_4_IF[14]~25\)) # (!\IF_PC_Reg|PC_IF\(15) & ((\IF_PC_Add|PC_Plus_4_IF[14]~25\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[15]~27\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[14]~25\) # (!\IF_PC_Reg|PC_IF\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(15),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[14]~25\,
	combout => \IF_PC_Add|PC_Plus_4_IF[15]~26_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[15]~27\);

-- Location: LCFF_X74_Y46_N31
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(16));

-- Location: LCFF_X75_Y46_N3
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(16));

-- Location: LCCOMB_X76_Y46_N28
\EX_PC_Add|Branch_Dest_EX[15]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[15]~24_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(15) & (\EX_PC_Add|Branch_Dest_EX[14]~23\ $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(15) & (!\EX_PC_Add|Branch_Dest_EX[14]~23\ & VCC))
-- \EX_PC_Add|Branch_Dest_EX[15]~25\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(15) & !\EX_PC_Add|Branch_Dest_EX[14]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(15),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[14]~23\,
	combout => \EX_PC_Add|Branch_Dest_EX[15]~24_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[15]~25\);

-- Location: LCCOMB_X76_Y46_N30
\EX_PC_Add|Branch_Dest_EX[16]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[16]~26_combout\ = (\ID_EX_Pipeline_Stage|Instruction_EX\(14) & ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(16) & (\EX_PC_Add|Branch_Dest_EX[15]~25\ & VCC)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(16) & 
-- (!\EX_PC_Add|Branch_Dest_EX[15]~25\)))) # (!\ID_EX_Pipeline_Stage|Instruction_EX\(14) & ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(16) & (!\EX_PC_Add|Branch_Dest_EX[15]~25\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(16) & ((\EX_PC_Add|Branch_Dest_EX[15]~25\) # 
-- (GND)))))
-- \EX_PC_Add|Branch_Dest_EX[16]~27\ = CARRY((\ID_EX_Pipeline_Stage|Instruction_EX\(14) & (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(16) & !\EX_PC_Add|Branch_Dest_EX[15]~25\)) # (!\ID_EX_Pipeline_Stage|Instruction_EX\(14) & ((!\EX_PC_Add|Branch_Dest_EX[15]~25\) # 
-- (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Instruction_EX\(14),
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(16),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[15]~25\,
	combout => \EX_PC_Add|Branch_Dest_EX[16]~26_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[16]~27\);

-- Location: LCFF_X76_Y46_N31
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(16));

-- Location: LCCOMB_X77_Y46_N22
\IF_PC_Mux|Next_PC_IF[16]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[16]~75_combout\ = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(16))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & 
-- ((\IF_PC_Add|PC_Plus_4_IF[16]~28_combout\))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (((\IF_PC_Add|PC_Plus_4_IF[16]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	datab => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datac => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(16),
	datad => \IF_PC_Add|PC_Plus_4_IF[16]~28_combout\,
	combout => \IF_PC_Mux|Next_PC_IF[16]~75_combout\);

-- Location: LCCOMB_X77_Y46_N12
\IF_PC_Reg|PC_IF[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Reg|PC_IF[16]~feeder_combout\ = \IF_PC_Mux|Next_PC_IF[16]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_PC_Mux|Next_PC_IF[16]~75_combout\,
	combout => \IF_PC_Reg|PC_IF[16]~feeder_combout\);

-- Location: LCFF_X77_Y46_N13
\IF_PC_Reg|PC_IF[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Reg|PC_IF[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(16));

-- Location: LCCOMB_X74_Y46_N30
\IF_PC_Add|PC_Plus_4_IF[16]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[16]~28_combout\ = (\IF_PC_Reg|PC_IF\(16) & (\IF_PC_Add|PC_Plus_4_IF[15]~27\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(16) & (!\IF_PC_Add|PC_Plus_4_IF[15]~27\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[16]~29\ = CARRY((\IF_PC_Reg|PC_IF\(16) & !\IF_PC_Add|PC_Plus_4_IF[15]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(16),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[15]~27\,
	combout => \IF_PC_Add|PC_Plus_4_IF[16]~28_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[16]~29\);

-- Location: LCCOMB_X77_Y45_N12
\IF_PC_Mux|Next_PC_IF[17]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[17]~76_combout\ = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(17))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & 
-- ((\IF_PC_Add|PC_Plus_4_IF[17]~30_combout\))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (((\IF_PC_Add|PC_Plus_4_IF[17]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(17),
	datab => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	datac => \IF_PC_Add|PC_Plus_4_IF[17]~30_combout\,
	datad => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	combout => \IF_PC_Mux|Next_PC_IF[17]~76_combout\);

-- Location: LCCOMB_X77_Y45_N8
\IF_PC_Reg|PC_IF[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Reg|PC_IF[17]~feeder_combout\ = \IF_PC_Mux|Next_PC_IF[17]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_PC_Mux|Next_PC_IF[17]~76_combout\,
	combout => \IF_PC_Reg|PC_IF[17]~feeder_combout\);

-- Location: LCFF_X77_Y45_N9
\IF_PC_Reg|PC_IF[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Reg|PC_IF[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(17));

-- Location: LCCOMB_X74_Y45_N0
\IF_PC_Add|PC_Plus_4_IF[17]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[17]~30_combout\ = (\IF_PC_Reg|PC_IF\(17) & (!\IF_PC_Add|PC_Plus_4_IF[16]~29\)) # (!\IF_PC_Reg|PC_IF\(17) & ((\IF_PC_Add|PC_Plus_4_IF[16]~29\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[17]~31\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[16]~29\) # (!\IF_PC_Reg|PC_IF\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(17),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[16]~29\,
	combout => \IF_PC_Add|PC_Plus_4_IF[17]~30_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[17]~31\);

-- Location: LCCOMB_X77_Y45_N22
\IF_PC_Mux|Next_PC_IF[18]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[18]~77_combout\ = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(18))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & 
-- ((\IF_PC_Add|PC_Plus_4_IF[18]~32_combout\))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & (((\IF_PC_Add|PC_Plus_4_IF[18]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(18),
	datab => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datac => \IF_PC_Add|PC_Plus_4_IF[18]~32_combout\,
	datad => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	combout => \IF_PC_Mux|Next_PC_IF[18]~77_combout\);

-- Location: LCFF_X77_Y45_N23
\IF_PC_Reg|PC_IF[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Mux|Next_PC_IF[18]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(18));

-- Location: LCCOMB_X74_Y45_N2
\IF_PC_Add|PC_Plus_4_IF[18]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[18]~32_combout\ = (\IF_PC_Reg|PC_IF\(18) & (\IF_PC_Add|PC_Plus_4_IF[17]~31\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(18) & (!\IF_PC_Add|PC_Plus_4_IF[17]~31\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[18]~33\ = CARRY((\IF_PC_Reg|PC_IF\(18) & !\IF_PC_Add|PC_Plus_4_IF[17]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(18),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[17]~31\,
	combout => \IF_PC_Add|PC_Plus_4_IF[18]~32_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[18]~33\);

-- Location: LCFF_X74_Y45_N3
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[18]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(18));

-- Location: LCCOMB_X75_Y45_N16
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]~feeder_combout\ = \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(18),
	combout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]~feeder_combout\);

-- Location: LCFF_X75_Y45_N17
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(18));

-- Location: LCFF_X77_Y45_N31
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_PC_Add|PC_Plus_4_IF[17]~30_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(17));

-- Location: LCCOMB_X76_Y45_N30
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]~feeder_combout\ = \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(17),
	combout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]~feeder_combout\);

-- Location: LCFF_X76_Y45_N31
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(17));

-- Location: LCCOMB_X76_Y45_N0
\EX_PC_Add|Branch_Dest_EX[17]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[17]~28_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(17) & (\EX_PC_Add|Branch_Dest_EX[16]~27\ $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(17) & (!\EX_PC_Add|Branch_Dest_EX[16]~27\ & VCC))
-- \EX_PC_Add|Branch_Dest_EX[17]~29\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(17) & !\EX_PC_Add|Branch_Dest_EX[16]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(17),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[16]~27\,
	combout => \EX_PC_Add|Branch_Dest_EX[17]~28_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[17]~29\);

-- Location: LCCOMB_X76_Y45_N2
\EX_PC_Add|Branch_Dest_EX[18]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[18]~30_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(18) & (!\EX_PC_Add|Branch_Dest_EX[17]~29\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(18) & ((\EX_PC_Add|Branch_Dest_EX[17]~29\) # (GND)))
-- \EX_PC_Add|Branch_Dest_EX[18]~31\ = CARRY((!\EX_PC_Add|Branch_Dest_EX[17]~29\) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(18),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[17]~29\,
	combout => \EX_PC_Add|Branch_Dest_EX[18]~30_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[18]~31\);

-- Location: LCCOMB_X76_Y45_N4
\EX_PC_Add|Branch_Dest_EX[19]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[19]~32_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(19) & (\EX_PC_Add|Branch_Dest_EX[18]~31\ $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(19) & (!\EX_PC_Add|Branch_Dest_EX[18]~31\ & VCC))
-- \EX_PC_Add|Branch_Dest_EX[19]~33\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(19) & !\EX_PC_Add|Branch_Dest_EX[18]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(19),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[18]~31\,
	combout => \EX_PC_Add|Branch_Dest_EX[19]~32_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[19]~33\);

-- Location: LCFF_X76_Y45_N5
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[19]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(19));

-- Location: LCCOMB_X77_Y45_N24
\IF_PC_Mux|Next_PC_IF[19]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[19]~78_combout\ = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(19))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & 
-- ((\IF_PC_Add|PC_Plus_4_IF[19]~34_combout\))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (((\IF_PC_Add|PC_Plus_4_IF[19]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	datab => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datac => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(19),
	datad => \IF_PC_Add|PC_Plus_4_IF[19]~34_combout\,
	combout => \IF_PC_Mux|Next_PC_IF[19]~78_combout\);

-- Location: LCFF_X77_Y45_N25
\IF_PC_Reg|PC_IF[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Mux|Next_PC_IF[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(19));

-- Location: LCCOMB_X74_Y45_N4
\IF_PC_Add|PC_Plus_4_IF[19]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[19]~34_combout\ = (\IF_PC_Reg|PC_IF\(19) & (!\IF_PC_Add|PC_Plus_4_IF[18]~33\)) # (!\IF_PC_Reg|PC_IF\(19) & ((\IF_PC_Add|PC_Plus_4_IF[18]~33\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[19]~35\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[18]~33\) # (!\IF_PC_Reg|PC_IF\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(19),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[18]~33\,
	combout => \IF_PC_Add|PC_Plus_4_IF[19]~34_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[19]~35\);

-- Location: LCCOMB_X76_Y45_N6
\EX_PC_Add|Branch_Dest_EX[20]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[20]~34_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(20) & (!\EX_PC_Add|Branch_Dest_EX[19]~33\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(20) & ((\EX_PC_Add|Branch_Dest_EX[19]~33\) # (GND)))
-- \EX_PC_Add|Branch_Dest_EX[20]~35\ = CARRY((!\EX_PC_Add|Branch_Dest_EX[19]~33\) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(20),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[19]~33\,
	combout => \EX_PC_Add|Branch_Dest_EX[20]~34_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[20]~35\);

-- Location: LCFF_X76_Y45_N7
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(20));

-- Location: LCCOMB_X75_Y45_N20
\IF_PC_Mux|Next_PC_IF[20]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[20]~79_combout\ = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(20)))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & 
-- (\IF_PC_Add|PC_Plus_4_IF[20]~36_combout\)))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (\IF_PC_Add|PC_Plus_4_IF[20]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	datab => \IF_PC_Add|PC_Plus_4_IF[20]~36_combout\,
	datac => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datad => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(20),
	combout => \IF_PC_Mux|Next_PC_IF[20]~79_combout\);

-- Location: LCFF_X75_Y45_N21
\IF_PC_Reg|PC_IF[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Mux|Next_PC_IF[20]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(20));

-- Location: LCCOMB_X74_Y45_N6
\IF_PC_Add|PC_Plus_4_IF[20]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[20]~36_combout\ = (\IF_PC_Reg|PC_IF\(20) & (\IF_PC_Add|PC_Plus_4_IF[19]~35\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(20) & (!\IF_PC_Add|PC_Plus_4_IF[19]~35\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[20]~37\ = CARRY((\IF_PC_Reg|PC_IF\(20) & !\IF_PC_Add|PC_Plus_4_IF[19]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(20),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[19]~35\,
	combout => \IF_PC_Add|PC_Plus_4_IF[20]~36_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[20]~37\);

-- Location: LCCOMB_X77_Y45_N18
\IF_PC_Mux|Next_PC_IF[21]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[21]~80_combout\ = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(21))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & 
-- ((\IF_PC_Add|PC_Plus_4_IF[21]~38_combout\))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & (((\IF_PC_Add|PC_Plus_4_IF[21]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(21),
	datab => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datac => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	datad => \IF_PC_Add|PC_Plus_4_IF[21]~38_combout\,
	combout => \IF_PC_Mux|Next_PC_IF[21]~80_combout\);

-- Location: LCCOMB_X77_Y45_N10
\IF_PC_Reg|PC_IF[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Reg|PC_IF[21]~feeder_combout\ = \IF_PC_Mux|Next_PC_IF[21]~80_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_PC_Mux|Next_PC_IF[21]~80_combout\,
	combout => \IF_PC_Reg|PC_IF[21]~feeder_combout\);

-- Location: LCFF_X77_Y45_N11
\IF_PC_Reg|PC_IF[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Reg|PC_IF[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(21));

-- Location: LCCOMB_X74_Y45_N8
\IF_PC_Add|PC_Plus_4_IF[21]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[21]~38_combout\ = (\IF_PC_Reg|PC_IF\(21) & (!\IF_PC_Add|PC_Plus_4_IF[20]~37\)) # (!\IF_PC_Reg|PC_IF\(21) & ((\IF_PC_Add|PC_Plus_4_IF[20]~37\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[21]~39\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[20]~37\) # (!\IF_PC_Reg|PC_IF\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(21),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[20]~37\,
	combout => \IF_PC_Add|PC_Plus_4_IF[21]~38_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[21]~39\);

-- Location: LCCOMB_X77_Y45_N4
\IF_PC_Mux|Next_PC_IF[22]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[22]~81_combout\ = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(22))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & 
-- ((\IF_PC_Add|PC_Plus_4_IF[22]~40_combout\))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & (((\IF_PC_Add|PC_Plus_4_IF[22]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(22),
	datab => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datac => \IF_PC_Add|PC_Plus_4_IF[22]~40_combout\,
	datad => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	combout => \IF_PC_Mux|Next_PC_IF[22]~81_combout\);

-- Location: LCFF_X77_Y45_N5
\IF_PC_Reg|PC_IF[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Mux|Next_PC_IF[22]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(22));

-- Location: LCCOMB_X74_Y45_N10
\IF_PC_Add|PC_Plus_4_IF[22]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[22]~40_combout\ = (\IF_PC_Reg|PC_IF\(22) & (\IF_PC_Add|PC_Plus_4_IF[21]~39\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(22) & (!\IF_PC_Add|PC_Plus_4_IF[21]~39\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[22]~41\ = CARRY((\IF_PC_Reg|PC_IF\(22) & !\IF_PC_Add|PC_Plus_4_IF[21]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(22),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[21]~39\,
	combout => \IF_PC_Add|PC_Plus_4_IF[22]~40_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[22]~41\);

-- Location: LCCOMB_X77_Y45_N14
\IF_PC_Mux|Next_PC_IF[23]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[23]~82_combout\ = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(23))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & 
-- ((\IF_PC_Add|PC_Plus_4_IF[23]~42_combout\))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & (((\IF_PC_Add|PC_Plus_4_IF[23]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(23),
	datab => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datac => \IF_PC_Add|PC_Plus_4_IF[23]~42_combout\,
	datad => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	combout => \IF_PC_Mux|Next_PC_IF[23]~82_combout\);

-- Location: LCFF_X77_Y45_N15
\IF_PC_Reg|PC_IF[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Mux|Next_PC_IF[23]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(23));

-- Location: LCCOMB_X74_Y45_N12
\IF_PC_Add|PC_Plus_4_IF[23]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[23]~42_combout\ = (\IF_PC_Reg|PC_IF\(23) & (!\IF_PC_Add|PC_Plus_4_IF[22]~41\)) # (!\IF_PC_Reg|PC_IF\(23) & ((\IF_PC_Add|PC_Plus_4_IF[22]~41\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[23]~43\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[22]~41\) # (!\IF_PC_Reg|PC_IF\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(23),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[22]~41\,
	combout => \IF_PC_Add|PC_Plus_4_IF[23]~42_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[23]~43\);

-- Location: LCCOMB_X77_Y45_N0
\IF_PC_Mux|Next_PC_IF[24]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[24]~83_combout\ = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(24))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & 
-- ((\IF_PC_Add|PC_Plus_4_IF[24]~44_combout\))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & (((\IF_PC_Add|PC_Plus_4_IF[24]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(24),
	datab => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datac => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	datad => \IF_PC_Add|PC_Plus_4_IF[24]~44_combout\,
	combout => \IF_PC_Mux|Next_PC_IF[24]~83_combout\);

-- Location: LCFF_X77_Y45_N1
\IF_PC_Reg|PC_IF[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Mux|Next_PC_IF[24]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(24));

-- Location: LCCOMB_X74_Y45_N14
\IF_PC_Add|PC_Plus_4_IF[24]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[24]~44_combout\ = (\IF_PC_Reg|PC_IF\(24) & (\IF_PC_Add|PC_Plus_4_IF[23]~43\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(24) & (!\IF_PC_Add|PC_Plus_4_IF[23]~43\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[24]~45\ = CARRY((\IF_PC_Reg|PC_IF\(24) & !\IF_PC_Add|PC_Plus_4_IF[23]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(24),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[23]~43\,
	combout => \IF_PC_Add|PC_Plus_4_IF[24]~44_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[24]~45\);

-- Location: LCFF_X74_Y45_N17
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[25]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(25));

-- Location: LCCOMB_X75_Y45_N26
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]~feeder_combout\ = \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(25),
	combout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]~feeder_combout\);

-- Location: LCFF_X75_Y45_N27
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(25));

-- Location: LCFF_X74_Y45_N13
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[23]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(23));

-- Location: LCCOMB_X75_Y45_N18
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]~feeder_combout\ = \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(23),
	combout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]~feeder_combout\);

-- Location: LCFF_X75_Y45_N19
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(23));

-- Location: LCCOMB_X76_Y45_N8
\EX_PC_Add|Branch_Dest_EX[21]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[21]~36_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(21) & (\EX_PC_Add|Branch_Dest_EX[20]~35\ $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(21) & (!\EX_PC_Add|Branch_Dest_EX[20]~35\ & VCC))
-- \EX_PC_Add|Branch_Dest_EX[21]~37\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(21) & !\EX_PC_Add|Branch_Dest_EX[20]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(21),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[20]~35\,
	combout => \EX_PC_Add|Branch_Dest_EX[21]~36_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[21]~37\);

-- Location: LCCOMB_X76_Y45_N10
\EX_PC_Add|Branch_Dest_EX[22]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[22]~38_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(22) & (!\EX_PC_Add|Branch_Dest_EX[21]~37\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(22) & ((\EX_PC_Add|Branch_Dest_EX[21]~37\) # (GND)))
-- \EX_PC_Add|Branch_Dest_EX[22]~39\ = CARRY((!\EX_PC_Add|Branch_Dest_EX[21]~37\) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(22),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[21]~37\,
	combout => \EX_PC_Add|Branch_Dest_EX[22]~38_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[22]~39\);

-- Location: LCCOMB_X76_Y45_N12
\EX_PC_Add|Branch_Dest_EX[23]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[23]~40_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(23) & (\EX_PC_Add|Branch_Dest_EX[22]~39\ $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(23) & (!\EX_PC_Add|Branch_Dest_EX[22]~39\ & VCC))
-- \EX_PC_Add|Branch_Dest_EX[23]~41\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(23) & !\EX_PC_Add|Branch_Dest_EX[22]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(23),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[22]~39\,
	combout => \EX_PC_Add|Branch_Dest_EX[23]~40_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[23]~41\);

-- Location: LCCOMB_X76_Y45_N14
\EX_PC_Add|Branch_Dest_EX[24]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[24]~42_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(24) & (!\EX_PC_Add|Branch_Dest_EX[23]~41\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(24) & ((\EX_PC_Add|Branch_Dest_EX[23]~41\) # (GND)))
-- \EX_PC_Add|Branch_Dest_EX[24]~43\ = CARRY((!\EX_PC_Add|Branch_Dest_EX[23]~41\) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(24),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[23]~41\,
	combout => \EX_PC_Add|Branch_Dest_EX[24]~42_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[24]~43\);

-- Location: LCCOMB_X76_Y45_N16
\EX_PC_Add|Branch_Dest_EX[25]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[25]~44_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(25) & (\EX_PC_Add|Branch_Dest_EX[24]~43\ $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(25) & (!\EX_PC_Add|Branch_Dest_EX[24]~43\ & VCC))
-- \EX_PC_Add|Branch_Dest_EX[25]~45\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(25) & !\EX_PC_Add|Branch_Dest_EX[24]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(25),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[24]~43\,
	combout => \EX_PC_Add|Branch_Dest_EX[25]~44_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[25]~45\);

-- Location: LCFF_X76_Y45_N17
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[25]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(25));

-- Location: LCCOMB_X77_Y45_N2
\IF_PC_Mux|Next_PC_IF[25]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[25]~84_combout\ = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(25)))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & 
-- (\IF_PC_Add|PC_Plus_4_IF[25]~46_combout\)))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (((\IF_PC_Add|PC_Plus_4_IF[25]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	datab => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datac => \IF_PC_Add|PC_Plus_4_IF[25]~46_combout\,
	datad => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(25),
	combout => \IF_PC_Mux|Next_PC_IF[25]~84_combout\);

-- Location: LCFF_X77_Y45_N3
\IF_PC_Reg|PC_IF[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Mux|Next_PC_IF[25]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(25));

-- Location: LCCOMB_X74_Y45_N16
\IF_PC_Add|PC_Plus_4_IF[25]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[25]~46_combout\ = (\IF_PC_Reg|PC_IF\(25) & (!\IF_PC_Add|PC_Plus_4_IF[24]~45\)) # (!\IF_PC_Reg|PC_IF\(25) & ((\IF_PC_Add|PC_Plus_4_IF[24]~45\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[25]~47\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[24]~45\) # (!\IF_PC_Reg|PC_IF\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Reg|PC_IF\(25),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[24]~45\,
	combout => \IF_PC_Add|PC_Plus_4_IF[25]~46_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[25]~47\);

-- Location: LCFF_X74_Y45_N19
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[26]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(26));

-- Location: LCCOMB_X75_Y45_N24
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|PC_Plus_4_EX[26]~feeder_combout\ = \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(26),
	combout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[26]~feeder_combout\);

-- Location: LCFF_X75_Y45_N25
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(26));

-- Location: LCCOMB_X76_Y45_N18
\EX_PC_Add|Branch_Dest_EX[26]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[26]~46_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(26) & (!\EX_PC_Add|Branch_Dest_EX[25]~45\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(26) & ((\EX_PC_Add|Branch_Dest_EX[25]~45\) # (GND)))
-- \EX_PC_Add|Branch_Dest_EX[26]~47\ = CARRY((!\EX_PC_Add|Branch_Dest_EX[25]~45\) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(26),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[25]~45\,
	combout => \EX_PC_Add|Branch_Dest_EX[26]~46_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[26]~47\);

-- Location: LCFF_X76_Y45_N19
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[26]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(26));

-- Location: LCCOMB_X77_Y45_N28
\IF_PC_Mux|Next_PC_IF[26]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[26]~85_combout\ = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(26))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & 
-- ((\IF_PC_Add|PC_Plus_4_IF[26]~48_combout\))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & (((\IF_PC_Add|PC_Plus_4_IF[26]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datab => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(26),
	datac => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	datad => \IF_PC_Add|PC_Plus_4_IF[26]~48_combout\,
	combout => \IF_PC_Mux|Next_PC_IF[26]~85_combout\);

-- Location: LCFF_X77_Y45_N29
\IF_PC_Reg|PC_IF[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Mux|Next_PC_IF[26]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(26));

-- Location: LCCOMB_X74_Y45_N18
\IF_PC_Add|PC_Plus_4_IF[26]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[26]~48_combout\ = (\IF_PC_Reg|PC_IF\(26) & (\IF_PC_Add|PC_Plus_4_IF[25]~47\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(26) & (!\IF_PC_Add|PC_Plus_4_IF[25]~47\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[26]~49\ = CARRY((\IF_PC_Reg|PC_IF\(26) & !\IF_PC_Add|PC_Plus_4_IF[25]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(26),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[25]~47\,
	combout => \IF_PC_Add|PC_Plus_4_IF[26]~48_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[26]~49\);

-- Location: LCFF_X74_Y45_N21
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[27]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(27));

-- Location: LCFF_X75_Y45_N23
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(27));

-- Location: LCCOMB_X76_Y45_N20
\EX_PC_Add|Branch_Dest_EX[27]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[27]~48_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(27) & (\EX_PC_Add|Branch_Dest_EX[26]~47\ $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(27) & (!\EX_PC_Add|Branch_Dest_EX[26]~47\ & VCC))
-- \EX_PC_Add|Branch_Dest_EX[27]~49\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(27) & !\EX_PC_Add|Branch_Dest_EX[26]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(27),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[26]~47\,
	combout => \EX_PC_Add|Branch_Dest_EX[27]~48_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[27]~49\);

-- Location: LCFF_X76_Y45_N21
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[27]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(27));

-- Location: LCCOMB_X77_Y45_N26
\IF_PC_Mux|Next_PC_IF[27]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[27]~86_combout\ = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(27)))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & 
-- (\IF_PC_Add|PC_Plus_4_IF[27]~50_combout\)))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (\IF_PC_Add|PC_Plus_4_IF[27]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IF_PC_Add|PC_Plus_4_IF[27]~50_combout\,
	datab => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	datac => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(27),
	datad => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	combout => \IF_PC_Mux|Next_PC_IF[27]~86_combout\);

-- Location: LCFF_X77_Y45_N27
\IF_PC_Reg|PC_IF[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Mux|Next_PC_IF[27]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(27));

-- Location: LCCOMB_X74_Y45_N20
\IF_PC_Add|PC_Plus_4_IF[27]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[27]~50_combout\ = (\IF_PC_Reg|PC_IF\(27) & (!\IF_PC_Add|PC_Plus_4_IF[26]~49\)) # (!\IF_PC_Reg|PC_IF\(27) & ((\IF_PC_Add|PC_Plus_4_IF[26]~49\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[27]~51\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[26]~49\) # (!\IF_PC_Reg|PC_IF\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(27),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[26]~49\,
	combout => \IF_PC_Add|PC_Plus_4_IF[27]~50_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[27]~51\);

-- Location: LCFF_X74_Y45_N23
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[28]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(28));

-- Location: LCCOMB_X75_Y45_N28
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]~feeder_combout\ = \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(28),
	combout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]~feeder_combout\);

-- Location: LCFF_X75_Y45_N29
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(28));

-- Location: LCCOMB_X76_Y45_N22
\EX_PC_Add|Branch_Dest_EX[28]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[28]~50_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(28) & (!\EX_PC_Add|Branch_Dest_EX[27]~49\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(28) & ((\EX_PC_Add|Branch_Dest_EX[27]~49\) # (GND)))
-- \EX_PC_Add|Branch_Dest_EX[28]~51\ = CARRY((!\EX_PC_Add|Branch_Dest_EX[27]~49\) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(28),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[27]~49\,
	combout => \EX_PC_Add|Branch_Dest_EX[28]~50_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[28]~51\);

-- Location: LCFF_X76_Y45_N23
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[28]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(28));

-- Location: LCCOMB_X77_Y45_N16
\IF_PC_Mux|Next_PC_IF[28]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[28]~87_combout\ = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(28))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & 
-- ((\IF_PC_Add|PC_Plus_4_IF[28]~52_combout\))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (((\IF_PC_Add|PC_Plus_4_IF[28]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	datab => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(28),
	datac => \IF_PC_Add|PC_Plus_4_IF[28]~52_combout\,
	datad => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	combout => \IF_PC_Mux|Next_PC_IF[28]~87_combout\);

-- Location: LCFF_X77_Y45_N17
\IF_PC_Reg|PC_IF[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Mux|Next_PC_IF[28]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(28));

-- Location: LCCOMB_X74_Y45_N22
\IF_PC_Add|PC_Plus_4_IF[28]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[28]~52_combout\ = (\IF_PC_Reg|PC_IF\(28) & (\IF_PC_Add|PC_Plus_4_IF[27]~51\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(28) & (!\IF_PC_Add|PC_Plus_4_IF[27]~51\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[28]~53\ = CARRY((\IF_PC_Reg|PC_IF\(28) & !\IF_PC_Add|PC_Plus_4_IF[27]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(28),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[27]~51\,
	combout => \IF_PC_Add|PC_Plus_4_IF[28]~52_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[28]~53\);

-- Location: LCFF_X74_Y45_N25
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[29]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(29));

-- Location: LCFF_X75_Y45_N7
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(29));

-- Location: LCCOMB_X76_Y45_N24
\EX_PC_Add|Branch_Dest_EX[29]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[29]~52_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(29) & (\EX_PC_Add|Branch_Dest_EX[28]~51\ $ (GND))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(29) & (!\EX_PC_Add|Branch_Dest_EX[28]~51\ & VCC))
-- \EX_PC_Add|Branch_Dest_EX[29]~53\ = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(29) & !\EX_PC_Add|Branch_Dest_EX[28]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(29),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[28]~51\,
	combout => \EX_PC_Add|Branch_Dest_EX[29]~52_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[29]~53\);

-- Location: LCFF_X76_Y45_N25
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[29]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(29));

-- Location: LCCOMB_X77_Y45_N6
\IF_PC_Mux|Next_PC_IF[29]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[29]~88_combout\ = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(29))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & 
-- ((\IF_PC_Add|PC_Plus_4_IF[29]~54_combout\))))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (((\IF_PC_Add|PC_Plus_4_IF[29]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	datab => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(29),
	datac => \IF_PC_Add|PC_Plus_4_IF[29]~54_combout\,
	datad => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	combout => \IF_PC_Mux|Next_PC_IF[29]~88_combout\);

-- Location: LCFF_X77_Y45_N7
\IF_PC_Reg|PC_IF[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Mux|Next_PC_IF[29]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(29));

-- Location: LCCOMB_X74_Y45_N24
\IF_PC_Add|PC_Plus_4_IF[29]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[29]~54_combout\ = (\IF_PC_Reg|PC_IF\(29) & (!\IF_PC_Add|PC_Plus_4_IF[28]~53\)) # (!\IF_PC_Reg|PC_IF\(29) & ((\IF_PC_Add|PC_Plus_4_IF[28]~53\) # (GND)))
-- \IF_PC_Add|PC_Plus_4_IF[29]~55\ = CARRY((!\IF_PC_Add|PC_Plus_4_IF[28]~53\) # (!\IF_PC_Reg|PC_IF\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(29),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[28]~53\,
	combout => \IF_PC_Add|PC_Plus_4_IF[29]~54_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[29]~55\);

-- Location: LCFF_X74_Y45_N27
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[30]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(30));

-- Location: LCCOMB_X75_Y45_N4
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder_combout\ = \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(30),
	combout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder_combout\);

-- Location: LCFF_X75_Y45_N5
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(30));

-- Location: LCCOMB_X76_Y45_N26
\EX_PC_Add|Branch_Dest_EX[30]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[30]~54_combout\ = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(30) & (!\EX_PC_Add|Branch_Dest_EX[29]~53\)) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(30) & ((\EX_PC_Add|Branch_Dest_EX[29]~53\) # (GND)))
-- \EX_PC_Add|Branch_Dest_EX[30]~55\ = CARRY((!\EX_PC_Add|Branch_Dest_EX[29]~53\) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(30),
	datad => VCC,
	cin => \EX_PC_Add|Branch_Dest_EX[29]~53\,
	combout => \EX_PC_Add|Branch_Dest_EX[30]~54_combout\,
	cout => \EX_PC_Add|Branch_Dest_EX[30]~55\);

-- Location: LCFF_X76_Y45_N27
\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_PC_Add|Branch_Dest_EX[30]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(30));

-- Location: LCCOMB_X75_Y45_N10
\IF_PC_Mux|Next_PC_IF[30]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[30]~89_combout\ = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(30))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & 
-- ((\IF_PC_Add|PC_Plus_4_IF[30]~56_combout\))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & (((\IF_PC_Add|PC_Plus_4_IF[30]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datab => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	datac => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(30),
	datad => \IF_PC_Add|PC_Plus_4_IF[30]~56_combout\,
	combout => \IF_PC_Mux|Next_PC_IF[30]~89_combout\);

-- Location: LCFF_X75_Y45_N11
\IF_PC_Reg|PC_IF[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Mux|Next_PC_IF[30]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(30));

-- Location: LCCOMB_X74_Y45_N26
\IF_PC_Add|PC_Plus_4_IF[30]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[30]~56_combout\ = (\IF_PC_Reg|PC_IF\(30) & (\IF_PC_Add|PC_Plus_4_IF[29]~55\ $ (GND))) # (!\IF_PC_Reg|PC_IF\(30) & (!\IF_PC_Add|PC_Plus_4_IF[29]~55\ & VCC))
-- \IF_PC_Add|PC_Plus_4_IF[30]~57\ = CARRY((\IF_PC_Reg|PC_IF\(30) & !\IF_PC_Add|PC_Plus_4_IF[29]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \IF_PC_Reg|PC_IF\(30),
	datad => VCC,
	cin => \IF_PC_Add|PC_Plus_4_IF[29]~55\,
	combout => \IF_PC_Add|PC_Plus_4_IF[30]~56_combout\,
	cout => \IF_PC_Add|PC_Plus_4_IF[30]~57\);

-- Location: LCCOMB_X77_Y45_N20
\IF_PC_Mux|Next_PC_IF[31]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Mux|Next_PC_IF[31]~90_combout\ = (\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & ((\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(31))) # (!\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & 
-- ((\IF_PC_Add|PC_Plus_4_IF[31]~58_combout\))))) # (!\EX_MEM_Pipeline_Stage|Zero_MEM~regout\ & (((\IF_PC_Add|PC_Plus_4_IF[31]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Branch_Dest_MEM\(31),
	datab => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	datac => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	datad => \IF_PC_Add|PC_Plus_4_IF[31]~58_combout\,
	combout => \IF_PC_Mux|Next_PC_IF[31]~90_combout\);

-- Location: LCFF_X77_Y45_N21
\IF_PC_Reg|PC_IF[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Mux|Next_PC_IF[31]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_PC_Reg|PC_IF\(31));

-- Location: LCCOMB_X74_Y45_N28
\IF_PC_Add|PC_Plus_4_IF[31]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \IF_PC_Add|PC_Plus_4_IF[31]~58_combout\ = \IF_PC_Add|PC_Plus_4_IF[30]~57\ $ (\IF_PC_Reg|PC_IF\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \IF_PC_Reg|PC_IF\(31),
	cin => \IF_PC_Add|PC_Plus_4_IF[30]~57\,
	combout => \IF_PC_Add|PC_Plus_4_IF[31]~58_combout\);

-- Location: LCFF_X35_Y33_N23
\ID_Registers|register_rtl_0_bypass[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(17));

-- Location: LCCOMB_X36_Y33_N8
\ID_Registers|register~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~6_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(17))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(17),
	datac => \ID_Registers|register~combout\,
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a3\,
	combout => \ID_Registers|register~6_combout\);

-- Location: LCCOMB_X33_Y30_N4
\ID_Registers|register~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~21_combout\ = (\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0_bypass\(47)))) # (!\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0|auto_generated|ram_block1a18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~combout\,
	datab => \ID_Registers|register_rtl_0|auto_generated|ram_block1a18\,
	datad => \ID_Registers|register_rtl_0_bypass\(47),
	combout => \ID_Registers|register~21_combout\);

-- Location: LCCOMB_X31_Y30_N12
\ID_Registers|register~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~32_combout\ = (\ID_Registers|register~combout\ & (\ID_Registers|register_rtl_0_bypass\(69))) # (!\ID_Registers|register~combout\ & ((\ID_Registers|register_rtl_0|auto_generated|ram_block1a29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~combout\,
	datac => \ID_Registers|register_rtl_0_bypass\(69),
	datad => \ID_Registers|register_rtl_0|auto_generated|ram_block1a29\,
	combout => \ID_Registers|register~32_combout\);

-- Location: LCCOMB_X36_Y30_N0
\ID_Registers|register~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~37_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(13))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register~69\,
	datab => \ID_Registers|register_rtl_0_bypass\(13),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a1\,
	combout => \ID_Registers|register~37_combout\);

-- Location: LCCOMB_X31_Y31_N16
\ID_Registers|register~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~46_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(31))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register~69\,
	datac => \ID_Registers|register_rtl_0_bypass\(31),
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a10\,
	combout => \ID_Registers|register~46_combout\);

-- Location: LCCOMB_X33_Y32_N22
\ID_Registers|register~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~48_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(35))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a12\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(35),
	datab => \ID_Registers|register_rtl_1|auto_generated|ram_block1a12\,
	datad => \ID_Registers|register~69\,
	combout => \ID_Registers|register~48_combout\);

-- Location: LCFF_X32_Y29_N29
\ID_Registers|register_rtl_0_bypass[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(37));

-- Location: LCCOMB_X33_Y29_N16
\ID_Registers|register~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~49_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(37))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(37),
	datac => \ID_Registers|register~69\,
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a13\,
	combout => \ID_Registers|register~49_combout\);

-- Location: LCCOMB_X34_Y33_N28
\ID_Registers|register_rtl_0_bypass[41]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register_rtl_0_bypass[41]~feeder_combout\ = \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\,
	combout => \ID_Registers|register_rtl_0_bypass[41]~feeder_combout\);

-- Location: LCFF_X34_Y33_N29
\ID_Registers|register_rtl_0_bypass[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|register_rtl_0_bypass[41]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(41));

-- Location: LCCOMB_X34_Y33_N24
\ID_Registers|register~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~51_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(41))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(41),
	datac => \ID_Registers|register~69\,
	datad => \ID_Registers|register_rtl_1|auto_generated|ram_block1a15\,
	combout => \ID_Registers|register~51_combout\);

-- Location: LCCOMB_X33_Y28_N20
\ID_Registers|register~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~57_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(53))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_Registers|register_rtl_0_bypass\(53),
	datac => \ID_Registers|register_rtl_1|auto_generated|ram_block1a21\,
	datad => \ID_Registers|register~69\,
	combout => \ID_Registers|register~57_combout\);

-- Location: LCFF_X34_Y32_N11
\ID_Registers|register_rtl_0_bypass[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(65));

-- Location: LCCOMB_X33_Y32_N20
\ID_Registers|register~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~63_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(65))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(65),
	datac => \ID_Registers|register_rtl_1|auto_generated|ram_block1a27\,
	datad => \ID_Registers|register~69\,
	combout => \ID_Registers|register~63_combout\);

-- Location: LCCOMB_X31_Y29_N30
\ID_Registers|register_rtl_0_bypass[71]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register_rtl_0_bypass[71]~feeder_combout\ = \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\,
	combout => \ID_Registers|register_rtl_0_bypass[71]~feeder_combout\);

-- Location: LCFF_X31_Y29_N31
\ID_Registers|register_rtl_0_bypass[71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_Registers|register_rtl_0_bypass[71]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_Registers|register_rtl_0_bypass\(71));

-- Location: LCCOMB_X32_Y29_N16
\ID_Registers|register~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_Registers|register~66_combout\ = (\ID_Registers|register~69\ & (\ID_Registers|register_rtl_0_bypass\(71))) # (!\ID_Registers|register~69\ & ((\ID_Registers|register_rtl_1|auto_generated|ram_block1a30\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(71),
	datab => \ID_Registers|register~69\,
	datac => \ID_Registers|register_rtl_1|auto_generated|ram_block1a30\,
	combout => \ID_Registers|register~66_combout\);

-- Location: LCCOMB_X87_Y45_N0
\ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder_combout\ = \IF_ID_Pipeline_Stage|Instruction_ID\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(1),
	combout => \ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder_combout\);

-- Location: LCFF_X87_Y45_N1
\ID_EX_Pipeline_Stage|Instruction_EX[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(1));

-- Location: LCCOMB_X1_Y39_N12
\ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder_combout\ = \IF_ID_Pipeline_Stage|Instruction_ID\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(2),
	combout => \ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder_combout\);

-- Location: LCFF_X1_Y39_N13
\ID_EX_Pipeline_Stage|Instruction_EX[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(2));

-- Location: LCCOMB_X35_Y32_N8
\ID_EX_Pipeline_Stage|Instruction_EX[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Instruction_EX[3]~feeder_combout\ = \IF_ID_Pipeline_Stage|Instruction_ID\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(3),
	combout => \ID_EX_Pipeline_Stage|Instruction_EX[3]~feeder_combout\);

-- Location: LCFF_X35_Y32_N9
\ID_EX_Pipeline_Stage|Instruction_EX[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Instruction_EX[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(3));

-- Location: LCCOMB_X26_Y31_N28
\ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout\ = \IF_ID_Pipeline_Stage|Instruction_ID\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(5),
	combout => \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout\);

-- Location: LCFF_X26_Y31_N29
\ID_EX_Pipeline_Stage|Instruction_EX[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(5));

-- Location: LCCOMB_X1_Y49_N16
\ID_EX_Pipeline_Stage|Instruction_EX[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Instruction_EX[21]~feeder_combout\ = \IF_ID_Pipeline_Stage|Instruction_ID\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(21),
	combout => \ID_EX_Pipeline_Stage|Instruction_EX[21]~feeder_combout\);

-- Location: LCFF_X1_Y49_N17
\ID_EX_Pipeline_Stage|Instruction_EX[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Instruction_EX[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(21));

-- Location: LCCOMB_X94_Y4_N0
\ID_EX_Pipeline_Stage|Instruction_EX[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Instruction_EX[22]~feeder_combout\ = \IF_ID_Pipeline_Stage|Instruction_ID\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(22),
	combout => \ID_EX_Pipeline_Stage|Instruction_EX[22]~feeder_combout\);

-- Location: LCFF_X94_Y4_N1
\ID_EX_Pipeline_Stage|Instruction_EX[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Instruction_EX[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(22));

-- Location: LCFF_X38_Y29_N5
\ID_EX_Pipeline_Stage|Instruction_EX[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(23));

-- Location: LCCOMB_X87_Y45_N18
\ID_EX_Pipeline_Stage|Instruction_EX[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Instruction_EX[24]~feeder_combout\ = \IF_ID_Pipeline_Stage|Instruction_ID\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(1),
	combout => \ID_EX_Pipeline_Stage|Instruction_EX[24]~feeder_combout\);

-- Location: LCFF_X87_Y45_N19
\ID_EX_Pipeline_Stage|Instruction_EX[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Instruction_EX[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(24));

-- Location: LCCOMB_X59_Y29_N20
\ID_EX_Pipeline_Stage|Instruction_EX[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Instruction_EX[25]~feeder_combout\ = \IF_ID_Pipeline_Stage|Instruction_ID\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(25),
	combout => \ID_EX_Pipeline_Stage|Instruction_EX[25]~feeder_combout\);

-- Location: LCFF_X59_Y29_N21
\ID_EX_Pipeline_Stage|Instruction_EX[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Instruction_EX[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(25));

-- Location: LCCOMB_X94_Y4_N6
\ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder_combout\ = \IF_ID_Pipeline_Stage|Instruction_ID\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(22),
	combout => \ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder_combout\);

-- Location: LCFF_X94_Y4_N7
\ID_EX_Pipeline_Stage|Instruction_EX[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(26));

-- Location: LCCOMB_X94_Y4_N16
\ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder_combout\ = \IF_ID_Pipeline_Stage|Instruction_ID\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(22),
	combout => \ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder_combout\);

-- Location: LCFF_X94_Y4_N17
\ID_EX_Pipeline_Stage|Instruction_EX[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(27));

-- Location: LCCOMB_X38_Y29_N22
\ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder_combout\ = \IF_ID_Pipeline_Stage|Instruction_ID\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(25),
	combout => \ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder_combout\);

-- Location: LCFF_X38_Y29_N23
\ID_EX_Pipeline_Stage|Instruction_EX[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(28));

-- Location: LCFF_X38_Y29_N25
\ID_EX_Pipeline_Stage|Instruction_EX[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(29));

-- Location: LCCOMB_X94_Y4_N14
\ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder_combout\ = \IF_ID_Pipeline_Stage|Instruction_ID\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|Instruction_ID\(22),
	combout => \ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder_combout\);

-- Location: LCFF_X94_Y4_N15
\ID_EX_Pipeline_Stage|Instruction_EX[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Instruction_EX\(31));

-- Location: LCFF_X33_Y31_N5
\ID_EX_Pipeline_Stage|Read_Data_2_EX[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~37_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(1));

-- Location: LCCOMB_X33_Y31_N4
\EX_ALU_Mux|ALU_Data_2_EX[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\ = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & (\ID_EX_Pipeline_Stage|Instruction_EX\(14))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\ & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ID_EX_Pipeline_Stage|Instruction_EX\(14),
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(1),
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\);

-- Location: LCFF_X33_Y32_N13
\ID_EX_Pipeline_Stage|Read_Data_2_EX[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~51_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(15));

-- Location: LCCOMB_X33_Y32_N12
\EX_ALU_Mux|ALU_Data_2_EX[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\ = (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(15) & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(15),
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\);

-- Location: LCFF_X33_Y28_N13
\ID_EX_Pipeline_Stage|Read_Data_2_EX[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~57_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(21));

-- Location: LCCOMB_X33_Y28_N12
\EX_ALU_Mux|ALU_Data_2_EX[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\ = (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(21) & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(21),
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\);

-- Location: LCFF_X33_Y32_N3
\ID_EX_Pipeline_Stage|Read_Data_2_EX[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~63_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(27));

-- Location: LCCOMB_X33_Y32_N2
\EX_ALU_Mux|ALU_Data_2_EX[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\ = (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(27) & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(27),
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\);

-- Location: LCFF_X32_Y29_N31
\ID_EX_Pipeline_Stage|Read_Data_2_EX[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \ID_Registers|register~66_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(30));

-- Location: LCCOMB_X32_Y29_N30
\EX_ALU_Mux|ALU_Data_2_EX[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\ = (\ID_EX_Pipeline_Stage|Read_Data_2_EX\(30) & !\ID_EX_Pipeline_Stage|ALUSrc_EX~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ID_EX_Pipeline_Stage|Read_Data_2_EX\(30),
	datad => \ID_EX_Pipeline_Stage|ALUSrc_EX~regout\,
	combout => \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\);

-- Location: LCCOMB_X33_Y32_N4
\EX_ALU_Control|ALU_Control_EX[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU_Control|ALU_Control_EX[2]~4_combout\ = (\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & (((\EX_ALU_Control|ALU_Control_EX[2]~3_combout\ & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2))))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX\(1) & 
-- ((\ID_EX_Pipeline_Stage|ALUOp_EX\(0)) # ((\EX_ALU_Control|ALU_Control_EX[2]~3_combout\ & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|ALUOp_EX\(1),
	datab => \ID_EX_Pipeline_Stage|ALUOp_EX\(0),
	datac => \EX_ALU_Control|ALU_Control_EX[2]~3_combout\,
	datad => \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX\(2),
	combout => \EX_ALU_Control|ALU_Control_EX[2]~4_combout\);

-- Location: LCCOMB_X35_Y30_N4
\EX_ALU|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux21~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(10) & ((\EX_ALU_Control|ALU_Control_EX[0]~0_combout\) # (\EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\))) # 
-- (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(10) & (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datab => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(10),
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\,
	combout => \EX_ALU|Mux21~0_combout\);

-- Location: LCCOMB_X35_Y30_N2
\EX_ALU|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux21~1_combout\ = (\EX_ALU|Mux21~0_combout\) # ((!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & (\EX_ALU|Add0~34_combout\ & \EX_ALU_Control|ALU_Control_EX[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datab => \EX_ALU|Add0~34_combout\,
	datac => \EX_ALU|Mux21~0_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	combout => \EX_ALU|Mux21~1_combout\);

-- Location: LCCOMB_X36_Y30_N14
\EX_ALU|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux17~0_combout\ = (!\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX\(14) & ((\EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\) # (\EX_ALU_Control|ALU_Control_EX[0]~0_combout\))) # 
-- (!\ID_EX_Pipeline_Stage|Read_Data_1_EX\(14) & (\EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\ & \EX_ALU_Control|ALU_Control_EX[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_EX_Pipeline_Stage|Read_Data_1_EX\(14),
	datab => \EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datad => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	combout => \EX_ALU|Mux17~0_combout\);

-- Location: LCCOMB_X35_Y30_N12
\EX_ALU|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_ALU|Mux17~1_combout\ = (\EX_ALU|Mux17~0_combout\) # ((\EX_ALU_Control|ALU_Control_EX[1]~2_combout\ & (!\EX_ALU_Control|ALU_Control_EX[0]~0_combout\ & \EX_ALU|Add0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	datab => \EX_ALU|Mux17~0_combout\,
	datac => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	datad => \EX_ALU|Add0~46_combout\,
	combout => \EX_ALU|Mux17~1_combout\);

-- Location: LCFF_X74_Y46_N9
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(5));

-- Location: LCCOMB_X75_Y46_N30
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]~feeder_combout\ = \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(5),
	combout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]~feeder_combout\);

-- Location: LCFF_X75_Y46_N31
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(5));

-- Location: LCFF_X74_Y46_N13
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(7));

-- Location: LCCOMB_X75_Y46_N14
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]~feeder_combout\ = \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(7),
	combout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]~feeder_combout\);

-- Location: LCFF_X75_Y46_N15
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(7));

-- Location: LCFF_X74_Y46_N19
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(10));

-- Location: LCCOMB_X75_Y46_N20
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder_combout\ = \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(10),
	combout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder_combout\);

-- Location: LCFF_X75_Y46_N21
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(10));

-- Location: LCFF_X74_Y46_N29
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[15]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(15));

-- Location: LCCOMB_X75_Y46_N12
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder_combout\ = \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(15),
	combout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder_combout\);

-- Location: LCFF_X75_Y46_N13
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(15));

-- Location: LCFF_X74_Y45_N9
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[21]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(21));

-- Location: LCCOMB_X75_Y45_N14
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]~feeder_combout\ = \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(21),
	combout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]~feeder_combout\);

-- Location: LCFF_X75_Y45_N15
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(21));

-- Location: LCFF_X74_Y45_N11
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[22]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(22));

-- Location: LCFF_X75_Y45_N9
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(22));

-- Location: LCFF_X74_Y45_N15
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[24]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(24));

-- Location: LCCOMB_X75_Y45_N0
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]~feeder_combout\ = \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(24),
	combout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]~feeder_combout\);

-- Location: LCFF_X75_Y45_N1
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(24));

-- Location: LCFF_X74_Y45_N29
\IF_ID_Pipeline_Stage|PC_Plus_4_ID[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \IF_PC_Add|PC_Plus_4_IF[31]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(31));

-- Location: LCCOMB_X75_Y45_N2
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]~feeder_combout\ = \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \IF_ID_Pipeline_Stage|PC_Plus_4_ID\(31),
	combout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]~feeder_combout\);

-- Location: LCFF_X75_Y45_N3
\ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \ID_EX_Pipeline_Stage|PC_Plus_4_EX[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(31));

-- Location: LCCOMB_X76_Y45_N28
\EX_PC_Add|Branch_Dest_EX[31]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \EX_PC_Add|Branch_Dest_EX[31]~56_combout\ = \EX_PC_Add|Branch_Dest_EX[30]~55\ $ (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(31),
	cin => \EX_PC_Add|Branch_Dest_EX[30]~55\,
	combout => \EX_PC_Add|Branch_Dest_EX[31]~56_combout\);

-- Location: LCFF_X35_Y30_N3
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux21~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(10));

-- Location: LCFF_X35_Y30_N13
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux17~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14));

-- Location: LCFF_X34_Y29_N25
\EX_MEM_Pipeline_Stage|ALU_Result_MEM[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \EX_ALU|Mux2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(29));

-- Location: LCCOMB_X38_Y30_N18
\MEM_Data_Memory|memory~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~8_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a1\ & ((!\MEM_Data_Memory|memory~7_combout\) # (!\MEM_Data_Memory|memory~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|memory~4_combout\,
	datab => \MEM_Data_Memory|memory~7_combout\,
	datac => \ID_Registers|register_rtl_0_bypass\(12),
	datad => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a1\,
	combout => \MEM_Data_Memory|memory~8_combout\);

-- Location: LCCOMB_X38_Y30_N16
\MEM_Data_Memory|Read_Data_MEM[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(1) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~8_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM\(1),
	datac => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	datad => \MEM_Data_Memory|memory~8_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(1));

-- Location: LCCOMB_X36_Y31_N14
\MEM_Data_Memory|memory~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~13_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a6\ & ((!\MEM_Data_Memory|memory~7_combout\) # (!\MEM_Data_Memory|memory~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(12),
	datab => \MEM_Data_Memory|memory~4_combout\,
	datac => \MEM_Data_Memory|memory~7_combout\,
	datad => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a6\,
	combout => \MEM_Data_Memory|memory~13_combout\);

-- Location: LCCOMB_X36_Y31_N22
\MEM_Data_Memory|Read_Data_MEM[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(6) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~13_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(6),
	datac => \MEM_Data_Memory|memory~13_combout\,
	datad => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(6));

-- Location: LCCOMB_X56_Y29_N28
\MEM_Data_Memory|memory~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~23_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a16~portbdataout\ & ((!\MEM_Data_Memory|memory~4_combout\) # (!\MEM_Data_Memory|memory~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|memory~7_combout\,
	datab => \ID_Registers|register_rtl_0_bypass\(12),
	datac => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a16~portbdataout\,
	datad => \MEM_Data_Memory|memory~4_combout\,
	combout => \MEM_Data_Memory|memory~23_combout\);

-- Location: LCCOMB_X56_Y29_N0
\MEM_Data_Memory|Read_Data_MEM[16]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(16) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~23_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(16),
	datac => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	datad => \MEM_Data_Memory|memory~23_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(16));

-- Location: LCCOMB_X38_Y27_N30
\MEM_Data_Memory|memory~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~27_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a20~portbdataout\ & ((!\MEM_Data_Memory|memory~4_combout\) # (!\MEM_Data_Memory|memory~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|memory~7_combout\,
	datab => \ID_Registers|register_rtl_0_bypass\(12),
	datac => \MEM_Data_Memory|memory~4_combout\,
	datad => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a20~portbdataout\,
	combout => \MEM_Data_Memory|memory~27_combout\);

-- Location: LCCOMB_X38_Y27_N8
\MEM_Data_Memory|Read_Data_MEM[20]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(20) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~27_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(20),
	datac => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	datad => \MEM_Data_Memory|memory~27_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(20));

-- Location: LCCOMB_X36_Y27_N18
\MEM_Data_Memory|memory~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~28_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a21\ & ((!\MEM_Data_Memory|memory~4_combout\) # (!\MEM_Data_Memory|memory~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|memory~7_combout\,
	datab => \ID_Registers|register_rtl_0_bypass\(12),
	datac => \MEM_Data_Memory|memory~4_combout\,
	datad => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a21\,
	combout => \MEM_Data_Memory|memory~28_combout\);

-- Location: LCCOMB_X36_Y27_N0
\MEM_Data_Memory|Read_Data_MEM[21]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(21) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~28_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(21),
	datac => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	datad => \MEM_Data_Memory|memory~28_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(21));

-- Location: LCCOMB_X36_Y28_N14
\MEM_Data_Memory|memory~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~31_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a24~portbdataout\ & ((!\MEM_Data_Memory|memory~4_combout\) # (!\MEM_Data_Memory|memory~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(12),
	datab => \MEM_Data_Memory|memory~7_combout\,
	datac => \MEM_Data_Memory|memory~4_combout\,
	datad => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a24~portbdataout\,
	combout => \MEM_Data_Memory|memory~31_combout\);

-- Location: LCCOMB_X36_Y28_N22
\MEM_Data_Memory|Read_Data_MEM[24]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(24) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~31_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM_Data_Memory|Read_Data_MEM\(24),
	datac => \MEM_Data_Memory|memory~31_combout\,
	datad => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(24));

-- Location: LCCOMB_X36_Y28_N28
\MEM_Data_Memory|memory~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~35_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a28~portbdataout\ & ((!\MEM_Data_Memory|memory~4_combout\) # (!\MEM_Data_Memory|memory~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(12),
	datab => \MEM_Data_Memory|memory~7_combout\,
	datac => \MEM_Data_Memory|memory~4_combout\,
	datad => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a28~portbdataout\,
	combout => \MEM_Data_Memory|memory~35_combout\);

-- Location: LCCOMB_X36_Y28_N24
\MEM_Data_Memory|Read_Data_MEM[28]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(28) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~35_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM\(28),
	datac => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	datad => \MEM_Data_Memory|memory~35_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(28));

-- Location: LCCOMB_X36_Y28_N26
\MEM_Data_Memory|memory~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|memory~37_combout\ = (\ID_Registers|register_rtl_0_bypass\(12) & (\MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a30\ & ((!\MEM_Data_Memory|memory~4_combout\) # (!\MEM_Data_Memory|memory~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ID_Registers|register_rtl_0_bypass\(12),
	datab => \MEM_Data_Memory|memory~7_combout\,
	datac => \MEM_Data_Memory|memory_rtl_0|auto_generated|ram_block1a30\,
	datad => \MEM_Data_Memory|memory~4_combout\,
	combout => \MEM_Data_Memory|memory~37_combout\);

-- Location: LCCOMB_X36_Y28_N16
\MEM_Data_Memory|Read_Data_MEM[30]\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Data_Memory|Read_Data_MEM\(30) = (GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & ((\MEM_Data_Memory|memory~37_combout\))) # (!GLOBAL(\MEM_Data_Memory|always0~0clkctrl_outclk\) & (\MEM_Data_Memory|Read_Data_MEM\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM_Data_Memory|Read_Data_MEM\(30),
	datac => \MEM_Data_Memory|always0~0clkctrl_outclk\,
	datad => \MEM_Data_Memory|memory~37_combout\,
	combout => \MEM_Data_Memory|Read_Data_MEM\(30));

-- Location: LCCOMB_X77_Y46_N0
\MEM_Branch_AND|PCSrc_MEM\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_Branch_AND|PCSrc_MEM~combout\ = (\EX_MEM_Pipeline_Stage|Branch_MEM~regout\ & \EX_MEM_Pipeline_Stage|Zero_MEM~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \EX_MEM_Pipeline_Stage|Branch_MEM~regout\,
	datac => \EX_MEM_Pipeline_Stage|Zero_MEM~regout\,
	combout => \MEM_Branch_AND|PCSrc_MEM~combout\);

-- Location: LCFF_X38_Y30_N17
\MEM_WB_Pipeline_Stage|Read_Data_WB[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(1));

-- Location: LCFF_X36_Y31_N23
\MEM_WB_Pipeline_Stage|Read_Data_WB[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(6));

-- Location: LCFF_X56_Y29_N1
\MEM_WB_Pipeline_Stage|Read_Data_WB[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(16));

-- Location: LCFF_X38_Y27_N9
\MEM_WB_Pipeline_Stage|Read_Data_WB[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(20));

-- Location: LCFF_X36_Y27_N1
\MEM_WB_Pipeline_Stage|Read_Data_WB[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(21));

-- Location: LCFF_X36_Y28_N23
\MEM_WB_Pipeline_Stage|Read_Data_WB[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(24));

-- Location: LCFF_X36_Y28_N25
\MEM_WB_Pipeline_Stage|Read_Data_WB[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(28));

-- Location: LCFF_X36_Y28_N17
\MEM_WB_Pipeline_Stage|Read_Data_WB[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_Data_Memory|Read_Data_MEM\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|Read_Data_WB\(30));

-- Location: LCCOMB_X36_Y30_N10
\MEM_WB_Pipeline_Stage|ALU_Result_WB[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[9]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[9]~feeder_combout\);

-- Location: LCFF_X36_Y30_N11
\MEM_WB_Pipeline_Stage|ALU_Result_WB[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(9));

-- Location: LCFF_X31_Y31_N5
\MEM_WB_Pipeline_Stage|ALU_Result_WB[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(10));

-- Location: LCCOMB_X31_Y29_N20
\MEM_WB_Pipeline_Stage|ALU_Result_WB[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM_WB_Pipeline_Stage|ALU_Result_WB[14]~feeder_combout\ = \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14),
	combout => \MEM_WB_Pipeline_Stage|ALU_Result_WB[14]~feeder_combout\);

-- Location: LCFF_X31_Y29_N21
\MEM_WB_Pipeline_Stage|ALU_Result_WB[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(14));

-- Location: LCFF_X31_Y29_N17
\MEM_WB_Pipeline_Stage|ALU_Result_WB[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \Clk~clkctrl_outclk\,
	sdata => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(29));

-- Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Reg|PC_IF\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(0));

-- Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Reg|PC_IF\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(1));

-- Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(2));

-- Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(3));

-- Location: PIN_F27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(4));

-- Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[5]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(5));

-- Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(6));

-- Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[7]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(7));

-- Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[8]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(8));

-- Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(9));

-- Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[10]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(10));

-- Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[11]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(11));

-- Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[12]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(12));

-- Location: PIN_D29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[13]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(13));

-- Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[14]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(14));

-- Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[15]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(15));

-- Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[16]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(16));

-- Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[17]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(17));

-- Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[18]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(18));

-- Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[19]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(19));

-- Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[20]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(20));

-- Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[21]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(21));

-- Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[22]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(22));

-- Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[23]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(23));

-- Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[24]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(24));

-- Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[25]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(25));

-- Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[26]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(26));

-- Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[27]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(27));

-- Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[28]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(28));

-- Location: PIN_F28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[29]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(29));

-- Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[30]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(30));

-- Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC_Plus_4_IF[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Add|PC_Plus_4_IF[31]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC_Plus_4_IF(31));

-- Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(0));

-- Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(1));

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(2));

-- Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(3));

-- Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(4));

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(5));

-- Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(6));

-- Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(7));

-- Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(8));

-- Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(9));

-- Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(10));

-- Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(11));

-- Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(12));

-- Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(13));

-- Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(14));

-- Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(15));

-- Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(16));

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(17));

-- Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(18));

-- Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(19));

-- Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(20));

-- Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(21));

-- Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(22));

-- Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(23));

-- Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(24));

-- Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(25));

-- Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(26));

-- Location: PIN_AH1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(27));

-- Location: PIN_AF1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(28));

-- Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(29));

-- Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(30));

-- Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_IF[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_Instruction_Memory|memory~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_IF(31));

-- Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[0]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(0));

-- Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[0]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(1));

-- Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[2]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(2));

-- Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[3]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(3));

-- Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[4]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(4));

-- Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[5]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(5));

-- Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[6]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(6));

-- Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[7]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(7));

-- Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[8]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(8));

-- Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[9]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(9));

-- Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[10]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(10));

-- Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[11]~70_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(11));

-- Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[12]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(12));

-- Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[13]~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(13));

-- Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[14]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(14));

-- Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[15]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(15));

-- Location: PIN_E27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[16]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(16));

-- Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[17]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(17));

-- Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[18]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(18));

-- Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[19]~78_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(19));

-- Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[20]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(20));

-- Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[21]~80_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(21));

-- Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[22]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(22));

-- Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[23]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(23));

-- Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[24]~83_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(24));

-- Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[25]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(25));

-- Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[26]~85_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(26));

-- Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[27]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(27));

-- Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[28]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(28));

-- Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[29]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(29));

-- Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[30]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(30));

-- Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Next_PC_IF[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_PC_Mux|Next_PC_IF[31]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Next_PC_IF(31));

-- Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(0));

-- Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(1));

-- Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(2));

-- Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(3));

-- Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(4));

-- Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(5));

-- Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(6));

-- Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(7));

-- Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(8));

-- Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(9));

-- Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(10));

-- Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(11));

-- Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(12));

-- Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(13));

-- Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(14));

-- Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(15));

-- Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(16));

-- Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(17));

-- Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(18));

-- Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(19));

-- Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(20));

-- Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(21));

-- Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(22));

-- Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(23));

-- Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(24));

-- Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(25));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(26));

-- Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(27));

-- Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(28));

-- Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(29));

-- Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(30));

-- Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_ID[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_ID(31));

-- Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Address_1_ID[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Address_1_ID(0));

-- Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Address_1_ID[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Address_1_ID(1));

-- Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Address_1_ID[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Address_1_ID(2));

-- Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Address_1_ID[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Address_1_ID(3));

-- Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Address_1_ID[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Address_1_ID(4));

-- Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Address_2_ID[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Address_2_ID(0));

-- Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Address_2_ID[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Address_2_ID(1));

-- Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Address_2_ID[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Address_2_ID(2));

-- Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Address_2_ID[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Address_2_ID(3));

-- Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Address_2_ID[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Address_2_ID(4));

-- Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(0));

-- Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(1));

-- Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(2));

-- Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(3));

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(4));

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(5));

-- Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(6));

-- Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(7));

-- Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(8));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(9));

-- Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(10));

-- Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(11));

-- Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(12));

-- Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(13));

-- Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(14));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(15));

-- Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(16));

-- Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(17));

-- Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(18));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(19));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(20));

-- Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(21));

-- Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(22));

-- Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(23));

-- Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(24));

-- Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(25));

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(26));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(27));

-- Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(28));

-- Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(29));

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(30));

-- Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_1_ID[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_1_ID(31));

-- Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(0));

-- Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(1));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(2));

-- Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(3));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(4));

-- Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(5));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(6));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(7));

-- Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(8));

-- Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(9));

-- Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(10));

-- Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(11));

-- Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(12));

-- Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(13));

-- Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(14));

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(15));

-- Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(16));

-- Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(17));

-- Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(18));

-- Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(19));

-- Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(20));

-- Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(21));

-- Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(22));

-- Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(23));

-- Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(24));

-- Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(25));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(26));

-- Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(27));

-- Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(28));

-- Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(29));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(30));

-- Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_2_ID[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Registers|register~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_2_ID(31));

-- Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RegDst_ID~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Control|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RegDst_ID);

-- Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUOp_ID[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Control|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUOp_ID(0));

-- Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUOp_ID[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Control|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUOp_ID(1));

-- Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUSrc_ID~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Control|ALUSrc_ID~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUSrc_ID);

-- Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_ID~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Control|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_ID);

-- Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemRead_ID~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Control|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemRead_ID);

-- Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemWrite_ID~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Control|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemWrite_ID);

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RegWrite_ID~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Control|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RegWrite_ID);

-- Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemtoReg_ID~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_Control|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemtoReg_ID);

-- Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(0));

-- Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(1));

-- Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(2));

-- Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(3));

-- Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(4));

-- Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(5));

-- Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(6));

-- Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(7));

-- Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(8));

-- Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(9));

-- Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(10));

-- Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(11));

-- Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(12));

-- Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(13));

-- Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \IF_ID_Pipeline_Stage|Instruction_ID\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(14));

-- Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(15));

-- Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(16));

-- Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(17));

-- Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(18));

-- Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(19));

-- Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(20));

-- Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(21));

-- Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(22));

-- Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(23));

-- Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(24));

-- Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(25));

-- Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(26));

-- Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(27));

-- Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(28));

-- Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(29));

-- Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(30));

-- Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Sign_Extend_Instruction_ID[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Sign_Extend_Instruction_ID(31));

-- Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(0));

-- Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(1));

-- Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(2));

-- Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(3));

-- Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(4));

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(5));

-- Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(6));

-- Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(7));

-- Location: PIN_AK5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(8));

-- Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(9));

-- Location: PIN_AJ3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(10));

-- Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(11));

-- Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(12));

-- Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(13));

-- Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(14));

-- Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(15));

-- Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(16));

-- Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(17));

-- Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(18));

-- Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(19));

-- Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(20));

-- Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(21));

-- Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(22));

-- Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(23));

-- Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(24));

-- Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(25));

-- Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(26));

-- Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(27));

-- Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(28));

-- Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(29));

-- Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(30));

-- Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction_EX[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction_EX(31));

-- Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(0));

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(1));

-- Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(2));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(3));

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(4));

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(5));

-- Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(6));

-- Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(7));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(8));

-- Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(9));

-- Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(10));

-- Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(11));

-- Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(12));

-- Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(13));

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(14));

-- Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(15));

-- Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(16));

-- Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(17));

-- Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(18));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(19));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(20));

-- Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(21));

-- Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(22));

-- Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(23));

-- Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(24));

-- Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[25]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(25));

-- Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(26));

-- Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(27));

-- Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[28]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(28));

-- Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(29));

-- Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(30));

-- Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Data_2_EX[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Data_2_EX(31));

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Control_EX[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Control|ALU_Control_EX[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Control_EX(0));

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Control_EX[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Control|ALU_Control_EX[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Control_EX(1));

-- Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Control_EX[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU_Control|ALU_Control_EX[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Control_EX(2));

-- Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Control_EX[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Control_EX(3));

-- Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(0));

-- Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux30~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(1));

-- Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux29~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(2));

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux28~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(3));

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux27~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(4));

-- Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux26~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(5));

-- Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux25~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(6));

-- Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(7));

-- Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(8));

-- Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux22~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(9));

-- Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux21~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(10));

-- Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux20~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(11));

-- Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux19~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(12));

-- Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux18~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(13));

-- Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux17~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(14));

-- Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(15));

-- Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux15~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(16));

-- Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(17));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux13~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(18));

-- Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(19));

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(20));

-- Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(21));

-- Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux9~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(22));

-- Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(23));

-- Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(24));

-- Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(25));

-- Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(26));

-- Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(27));

-- Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(28));

-- Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(29));

-- Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(30));

-- Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_EX[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_EX(31));

-- Location: PIN_C28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(0));

-- Location: PIN_B29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(1));

-- Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|PC_Plus_4_EX\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(2));

-- Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(3));

-- Location: PIN_E28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[4]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(4));

-- Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(5));

-- Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(6));

-- Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(7));

-- Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[8]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(8));

-- Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[9]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(9));

-- Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[10]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(10));

-- Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[11]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(11));

-- Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[12]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(12));

-- Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[13]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(13));

-- Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[14]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(14));

-- Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[15]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(15));

-- Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[16]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(16));

-- Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[17]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(17));

-- Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[18]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(18));

-- Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[19]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(19));

-- Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[20]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(20));

-- Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[21]~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(21));

-- Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[22]~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(22));

-- Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[23]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(23));

-- Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[24]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(24));

-- Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[25]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(25));

-- Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[26]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(26));

-- Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[27]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(27));

-- Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[28]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(28));

-- Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[29]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(29));

-- Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[30]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(30));

-- Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch_Dest_EX[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_PC_Add|Branch_Dest_EX[31]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch_Dest_EX(31));

-- Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Register_EX[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_Dest_Mux|Write_Register_EX[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Register_EX(0));

-- Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Register_EX[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_Dest_Mux|Write_Register_EX[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Register_EX(1));

-- Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Register_EX[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_Dest_Mux|Write_Register_EX[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Register_EX(2));

-- Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Register_EX[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ID_EX_Pipeline_Stage|Instruction_EX\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Register_EX(3));

-- Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Register_EX[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Register_EX(4));

-- Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Zero_EX~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_ALU|Equal0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Zero_EX);

-- Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(0));

-- Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(1));

-- Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(2));

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(3));

-- Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(4));

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(5));

-- Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(6));

-- Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(7));

-- Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(8));

-- Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(9));

-- Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(10));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(11));

-- Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(12));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(13));

-- Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(14));

-- Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(15));

-- Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(16));

-- Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(17));

-- Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(18));

-- Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(19));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(20));

-- Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(21));

-- Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(22));

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(23));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(24));

-- Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(25));

-- Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(26));

-- Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(27));

-- Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(28));

-- Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(29));

-- Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(30));

-- Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_MEM[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|ALU_Result_MEM\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_MEM(31));

-- Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \EX_MEM_Pipeline_Stage|Write_Data_MEM~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(0));

-- Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(1));

-- Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(2));

-- Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(3));

-- Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(4));

-- Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(5));

-- Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(6));

-- Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(7));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(8));

-- Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(9));

-- Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(10));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(11));

-- Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(12));

-- Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(13));

-- Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(14));

-- Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(15));

-- Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(16));

-- Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(17));

-- Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(18));

-- Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(19));

-- Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(20));

-- Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(21));

-- Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(22));

-- Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(23));

-- Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(24));

-- Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(25));

-- Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(26));

-- Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(27));

-- Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(28));

-- Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(29));

-- Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(30));

-- Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_MEM[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_MEM(31));

-- Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(0));

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(1));

-- Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(2));

-- Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(3));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(4));

-- Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(5));

-- Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(6));

-- Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(7));

-- Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(8));

-- Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(9));

-- Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(10));

-- Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(11));

-- Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(12));

-- Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(13));

-- Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(14));

-- Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(15));

-- Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(16));

-- Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(17));

-- Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(18));

-- Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(19));

-- Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(20));

-- Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(21));

-- Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(22));

-- Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(23));

-- Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(24));

-- Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(25));

-- Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(26));

-- Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(27));

-- Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(28));

-- Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(29));

-- Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(30));

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_MEM[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Data_Memory|Read_Data_MEM\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_MEM(31));

-- Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PCSrc_MEM~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_Branch_AND|PCSrc_MEM~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PCSrc_MEM);

-- Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(0));

-- Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(1));

-- Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(2));

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(3));

-- Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(4));

-- Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(5));

-- Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(6));

-- Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(7));

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(8));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(9));

-- Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(10));

-- Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(11));

-- Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(12));

-- Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(13));

-- Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(14));

-- Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(15));

-- Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(16));

-- Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(17));

-- Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(18));

-- Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(19));

-- Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(20));

-- Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(21));

-- Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(22));

-- Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(23));

-- Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(24));

-- Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(25));

-- Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(26));

-- Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(27));

-- Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(28));

-- Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(29));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(30));

-- Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Read_Data_WB[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|Read_Data_WB\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Read_Data_WB(31));

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(0));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(1));

-- Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(2));

-- Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(3));

-- Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(4));

-- Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(5));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(6));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(7));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(8));

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(9));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(10));

-- Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(11));

-- Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(12));

-- Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(13));

-- Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(14));

-- Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(15));

-- Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(16));

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(17));

-- Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(18));

-- Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(19));

-- Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(20));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(21));

-- Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(22));

-- Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(23));

-- Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(24));

-- Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(25));

-- Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(26));

-- Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(27));

-- Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(28));

-- Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(29));

-- Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(30));

-- Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALU_Result_WB[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM_WB_Pipeline_Stage|ALU_Result_WB\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALU_Result_WB(31));

-- Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(0));

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(1));

-- Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(2));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(3));

-- Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(4));

-- Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(5));

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(6));

-- Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(7));

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(8));

-- Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(9));

-- Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(10));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(11));

-- Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(12));

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(13));

-- Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(14));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(15));

-- Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(16));

-- Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(17));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(18));

-- Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(19));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(20));

-- Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(21));

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(22));

-- Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(23));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(24));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(25));

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(26));

-- Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(27));

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(28));

-- Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(29));

-- Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(30));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Write_Data_WB[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Write_Data_WB(31));
END structure;


