Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: block_input.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "block_input.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "block_input"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : block_input
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\LuanVan\Xlinx\Noc_prj\Noc_prj\input_flow_control.v" into library work
Parsing module <input_flow_control>.
Analyzing Verilog file "D:\LuanVan\Xlinx\Noc_prj\Noc_prj\input_controler.v" into library work
Parsing module <input_controler>.
Analyzing Verilog file "D:\LuanVan\Xlinx\Noc_prj\Noc_prj\FIFO_Buffer.v" into library work
Parsing module <FIFO_Buffer>.
Analyzing Verilog file "D:\LuanVan\Xlinx\Noc_prj\Noc_prj\block_input.v" into library work
Parsing module <block_input>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <block_input>.

Elaborating module <input_flow_control>.

Elaborating module <FIFO_Buffer>.
WARNING:HDLCompiler:413 - "D:\LuanVan\Xlinx\Noc_prj\Noc_prj\FIFO_Buffer.v" Line 74: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\LuanVan\Xlinx\Noc_prj\Noc_prj\FIFO_Buffer.v" Line 75: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <input_controler>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <block_input>.
    Related source file is "D:\LuanVan\Xlinx\Noc_prj\Noc_prj\block_input.v".
        DATA_WIDTH = 8
        N_REGISTER = 3
        N_ADD = 2
    Summary:
	no macro.
Unit <block_input> synthesized.

Synthesizing Unit <input_flow_control>.
    Related source file is "D:\LuanVan\Xlinx\Noc_prj\Noc_prj\input_flow_control.v".
    Summary:
	no macro.
Unit <input_flow_control> synthesized.

Synthesizing Unit <FIFO_Buffer>.
    Related source file is "D:\LuanVan\Xlinx\Noc_prj\Noc_prj\FIFO_Buffer.v".
        DATA_WIDTH = 8
        ADD_BIT = 2
    Found 4x8-bit dual-port RAM <Mram_fifo> for signal <fifo>.
    Found 1-bit register for signal <empty_reg>.
    Found 2-bit register for signal <wr_ptr_reg>.
    Found 2-bit register for signal <rd_ptr_reg>.
    Found 1-bit register for signal <full_reg>.
    Found 2-bit adder for signal <rd_ptr_succ> created at line 74.
    Found 2-bit adder for signal <wr_ptr_succ> created at line 75.
    Found 2-bit comparator not equal for signal <rd_ptr_reg[1]_wr_ptr_reg[1]_equal_8_o> created at line 88
    Found 2-bit comparator not equal for signal <wr_ptr_reg[1]_rd_ptr_reg[1]_equal_10_o> created at line 96
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <FIFO_Buffer> synthesized.

Synthesizing Unit <input_controler>.
    Related source file is "D:\LuanVan\Xlinx\Noc_prj\Noc_prj\input_controler.v".
        DATA_WIDTH = 8
        N_REGISTER = 3
        N_ADD = 2
    Found 3-bit register for signal <register>.
    Found 8-bit register for signal <Data_out>.
WARNING:Xst:737 - Found 1-bit latch for signal <x_add_cur<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <x_add_cur<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y_add_cur<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <y_add_cur<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 2-bit comparator equal for signal <Data_in[1]_x_add_cur[1]_equal_1_o> created at line 57
    Found 2-bit comparator equal for signal <Data_in[3]_y_add_cur[1]_equal_2_o> created at line 59
    Found 2-bit comparator lessequal for signal <y_add_cur[1]_Data_in[3]_LessThan_3_o> created at line 63
    Found 2-bit comparator greater for signal <Data_in[3]_y_add_cur[1]_LessThan_5_o> created at line 65
    Found 2-bit comparator lessequal for signal <x_add_cur[1]_Data_in[1]_LessThan_8_o> created at line 71
    Found 2-bit comparator greater for signal <Data_in[1]_x_add_cur[1]_LessThan_10_o> created at line 73
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred   6 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <input_controler> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x8-bit dual-port RAM                                 : 1
# Adders/Subtractors                                   : 2
 2-bit adder                                           : 2
# Registers                                            : 6
 1-bit register                                        : 2
 2-bit register                                        : 2
 3-bit register                                        : 1
 8-bit register                                        : 1
# Latches                                              : 4
 1-bit latch                                           : 4
# Comparators                                          : 8
 2-bit comparator equal                                : 2
 2-bit comparator greater                              : 2
 2-bit comparator lessequal                            : 2
 2-bit comparator not equal                            : 2
# Multiplexers                                         : 4
 3-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <FIFO_Buffer>.
The following registers are absorbed into counter <wr_ptr_reg>: 1 register on signal <wr_ptr_reg>.
The following registers are absorbed into counter <rd_ptr_reg>: 1 register on signal <rd_ptr_reg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_fifo> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_ptr_reg>    |          |
    |     diA            | connected to signal <Data_in>       |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     addrB          | connected to signal <rd_ptr_reg>    |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <FIFO_Buffer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x8-bit dual-port distributed RAM                     : 1
# Adders/Subtractors                                   : 2
 2-bit adder                                           : 2
# Counters                                             : 2
 2-bit up counter                                      : 2
# Registers                                            : 13
 Flip-Flops                                            : 13
# Comparators                                          : 8
 2-bit comparator equal                                : 2
 2-bit comparator greater                              : 2
 2-bit comparator lessequal                            : 2
 2-bit comparator not equal                            : 2
# Multiplexers                                         : 4
 3-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <block_input> ...

Optimizing unit <input_controler> ...

Optimizing unit <FIFO_Buffer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block block_input, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 17
 Flip-Flops                                            : 17

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : block_input.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 28
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 13
#      LUT3                        : 2
#      LUT4                        : 1
#      LUT5                        : 2
#      LUT6                        : 5
#      MUXF7                       : 2
# FlipFlops/Latches                : 21
#      FDC                         : 8
#      FDCE                        : 5
#      FDP                         : 3
#      FDPE                        : 1
#      LD                          : 4
# RAMS                             : 3
#      RAM32M                      : 1
#      RAM32X1D                    : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 14
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              17  out of  126800     0%  
 Number of Slice LUTs:                   33  out of  63400     0%  
    Number used as Logic:                25  out of  63400     0%  
    Number used as Memory:                8  out of  19000     0%  
       Number used as RAM:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     33
   Number with an unused Flip Flop:      16  out of     33    48%  
   Number with an unused LUT:             0  out of     33     0%  
   Number of fully used LUT-FF pairs:    17  out of     33    51%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    210    12%  
    IOB Flip Flops/Latches:               4

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 20    |
rst                                | IBUF+BUFG              | 4     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.320ns (Maximum Frequency: 431.109MHz)
   Minimum input arrival time before clock: 1.563ns
   Maximum output required time after clock: 0.663ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.320ns (frequency: 431.109MHz)
  Total number of paths / destination ports: 124 / 36
-------------------------------------------------------------------------
Delay:               2.320ns (Levels of Logic = 2)
  Source:            BUFFER/Mram_fifo1 (RAM)
  Destination:       RC/register_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: BUFFER/Mram_fifo1 to RC/register_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32M:WCLK->DOA0     4   1.345   0.393  BUFFER/Mram_fifo1 (Data_bus<0>)
     LUT5:I3->O            1   0.097   0.379  RC/Mmux_PWR_4_o_register[2]_mux_13_OUT121_SW0 (N6)
     LUT6:I4->O            1   0.097   0.000  RC/Mmux_PWR_4_o_register[2]_mux_13_OUT21 (RC/PWR_4_o_register[2]_mux_13_OUT<1>)
     FDP:D                     0.008          RC/register_1
    ----------------------------------------
    Total                      2.320ns (1.547ns logic, 0.773ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 40 / 36
-------------------------------------------------------------------------
Offset:              1.563ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       BUFFER/full_reg (FF)
  Destination Clock: clk rising

  Data Path: rst to BUFFER/full_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.001   0.467  rst_IBUF (rst_IBUF)
     LUT2:I0->O            3   0.097   0.289  RC/read1 (read_wire)
     MUXF7:S->O            1   0.335   0.279  BUFFER/_n0094_inv1 (BUFFER/_n0094_inv)
     FDCE:CE                   0.095          BUFFER/full_reg
    ----------------------------------------
    Total                      1.563ns (0.528ns logic, 1.035ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.280ns (Levels of Logic = 1)
  Source:            Y_cur<0> (PAD)
  Destination:       RC/y_add_cur_0 (LATCH)
  Destination Clock: rst falling

  Data Path: Y_cur<0> to RC/y_add_cur_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  Y_cur_0_IBUF (Y_cur_0_IBUF)
     LD:D                     -0.028          RC/y_add_cur_0
    ----------------------------------------
    Total                      0.280ns (0.001ns logic, 0.279ns route)
                                       (0.4% logic, 99.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              0.663ns (Levels of Logic = 1)
  Source:            BUFFER/full_reg (FF)
  Destination:       ret (PAD)
  Source Clock:      clk rising

  Data Path: BUFFER/full_reg to ret
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.361   0.302  BUFFER/full_reg (BUFFER/full_reg)
     OBUF:I->O                 0.000          ret_OBUF (ret)
    ----------------------------------------
    Total                      0.663ns (0.361ns logic, 0.302ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.320|         |         |         |
rst            |         |    1.746|         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.22 secs
 
--> 

Total memory usage is 4690624 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    1 (   0 filtered)

