LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY INSTRUCTIONMEMORY IS
	GENERIC(	N : INTEGER := 32;
				M : integer := 64
	);
	
	PORT(	PC 				: IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);
			REG_IN, CLOCK 	: IN STD_LOGIC;
			SAIDA 			: OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0) 
	);
END INSTRUCTIONMEMORY ;


ARCHITECTURE Behavior OF INSTRUCTIONMEMORY IS
BEGIN
	PROCESS (CLOCK, REG_IN)
	BEGIN
		IF (CLOCK'EVENT AND CLOCK = '1') THEN		
			IF REG_IN = '1' THEN
				SAIDA <= ENTRADA;
			END IF ;
		END IF;
	END PROCESS ;
END Behavior ;
