#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001bc1b13a620 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001bc1b0fc2e0 .scope module, "tb" "tb" 3 45;
 .timescale -12 -12;
L_000001bc1b13da00 .functor NOT 1, L_000001bc1b1fd480, C4<0>, C4<0>, C4<0>;
L_000001bc1b13e090 .functor XOR 2, L_000001bc1b1b2310, L_000001bc1b1fc300, C4<00>, C4<00>;
L_000001bc1b14d080 .functor XOR 2, L_000001bc1b13e090, L_000001bc1b1fd5c0, C4<00>, C4<00>;
v000001bc1b1b1d70_0 .net *"_ivl_10", 1 0, L_000001bc1b1fd5c0;  1 drivers
v000001bc1b1b2590_0 .net *"_ivl_12", 1 0, L_000001bc1b14d080;  1 drivers
v000001bc1b1b1190_0 .net *"_ivl_2", 1 0, L_000001bc1b1b0f10;  1 drivers
v000001bc1b1b21d0_0 .net *"_ivl_4", 1 0, L_000001bc1b1b2310;  1 drivers
v000001bc1b1b0970_0 .net *"_ivl_6", 1 0, L_000001bc1b1fc300;  1 drivers
v000001bc1b1b1a50_0 .net *"_ivl_8", 1 0, L_000001bc1b13e090;  1 drivers
v000001bc1b1b26d0_0 .net "a", 0 0, v000001bc1b1b19b0_0;  1 drivers
v000001bc1b1b0fb0_0 .net "b", 0 0, v000001bc1b1b1870_0;  1 drivers
v000001bc1b1b0a10_0 .net "cin", 0 0, v000001bc1b1b2450_0;  1 drivers
v000001bc1b1b2090_0 .var "clk", 0 0;
v000001bc1b1b1b90_0 .net "cout_dut", 0 0, L_000001bc1b13ddf0;  1 drivers
v000001bc1b1b0d30_0 .net "cout_ref", 0 0, L_000001bc1b1b1730;  1 drivers
v000001bc1b1b1f50_0 .var/2u "stats1", 223 0;
v000001bc1b1b0e70_0 .var/2u "strobe", 0 0;
v000001bc1b1b1410_0 .net "sum_dut", 0 0, L_000001bc1b13db50;  1 drivers
v000001bc1b1b10f0_0 .net "sum_ref", 0 0, L_000001bc1b1b17d0;  1 drivers
v000001bc1b1b1370_0 .net "tb_match", 0 0, L_000001bc1b1fd480;  1 drivers
v000001bc1b1b2270_0 .net "tb_mismatch", 0 0, L_000001bc1b13da00;  1 drivers
v000001bc1b1b1e10_0 .net "wavedrom_enable", 0 0, v000001bc1b1b1230_0;  1 drivers
v000001bc1b1b1690_0 .net "wavedrom_title", 511 0, v000001bc1b1b1ff0_0;  1 drivers
L_000001bc1b1b0f10 .concat [ 1 1 0 0], L_000001bc1b1b17d0, L_000001bc1b1b1730;
L_000001bc1b1b2310 .concat [ 1 1 0 0], L_000001bc1b1b17d0, L_000001bc1b1b1730;
L_000001bc1b1fc300 .concat [ 1 1 0 0], L_000001bc1b13db50, L_000001bc1b13ddf0;
L_000001bc1b1fd5c0 .concat [ 1 1 0 0], L_000001bc1b1b17d0, L_000001bc1b1b1730;
L_000001bc1b1fd480 .cmp/eeq 2, L_000001bc1b1b0f10, L_000001bc1b14d080;
S_000001bc1b149ae0 .scope module, "good1" "RefModule" 3 92, 4 2 0, S_000001bc1b0fc2e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001bc1b1b3990 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bc1b13cbb0_0 .net *"_ivl_10", 0 0, L_000001bc1b1b3990;  1 drivers
v000001bc1b13c750_0 .net *"_ivl_11", 1 0, L_000001bc1b1b0bf0;  1 drivers
v000001bc1b13c7f0_0 .net *"_ivl_13", 1 0, L_000001bc1b1b0dd0;  1 drivers
L_000001bc1b1b39d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bc1b13d150_0 .net *"_ivl_16", 0 0, L_000001bc1b1b39d8;  1 drivers
v000001bc1b13c890_0 .net *"_ivl_17", 1 0, L_000001bc1b1b1eb0;  1 drivers
v000001bc1b13d1f0_0 .net *"_ivl_3", 1 0, L_000001bc1b1b1c30;  1 drivers
L_000001bc1b1b3948 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001bc1b13cd90_0 .net *"_ivl_6", 0 0, L_000001bc1b1b3948;  1 drivers
v000001bc1b13c2f0_0 .net *"_ivl_7", 1 0, L_000001bc1b1b0ab0;  1 drivers
v000001bc1b13c430_0 .net "a", 0 0, v000001bc1b1b19b0_0;  alias, 1 drivers
v000001bc1b13cc50_0 .net "b", 0 0, v000001bc1b1b1870_0;  alias, 1 drivers
v000001bc1b1b2770_0 .net "cin", 0 0, v000001bc1b1b2450_0;  alias, 1 drivers
v000001bc1b1b2810_0 .net "cout", 0 0, L_000001bc1b1b1730;  alias, 1 drivers
v000001bc1b1b15f0_0 .net "sum", 0 0, L_000001bc1b1b17d0;  alias, 1 drivers
L_000001bc1b1b1730 .part L_000001bc1b1b1eb0, 1, 1;
L_000001bc1b1b17d0 .part L_000001bc1b1b1eb0, 0, 1;
L_000001bc1b1b1c30 .concat [ 1 1 0 0], v000001bc1b1b19b0_0, L_000001bc1b1b3948;
L_000001bc1b1b0ab0 .concat [ 1 1 0 0], v000001bc1b1b1870_0, L_000001bc1b1b3990;
L_000001bc1b1b0bf0 .arith/sum 2, L_000001bc1b1b1c30, L_000001bc1b1b0ab0;
L_000001bc1b1b0dd0 .concat [ 1 1 0 0], v000001bc1b1b2450_0, L_000001bc1b1b39d8;
L_000001bc1b1b1eb0 .arith/sum 2, L_000001bc1b1b0bf0, L_000001bc1b1b0dd0;
S_000001bc1b149c70 .scope module, "stim1" "stimulus_gen" 3 86, 3 6 0, S_000001bc1b0fc2e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "cin";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v000001bc1b1b19b0_0 .var "a", 0 0;
v000001bc1b1b1870_0 .var "b", 0 0;
v000001bc1b1b2450_0 .var "cin", 0 0;
v000001bc1b1b0b50_0 .net "clk", 0 0, v000001bc1b1b2090_0;  1 drivers
v000001bc1b1b1230_0 .var "wavedrom_enable", 0 0;
v000001bc1b1b1ff0_0 .var "wavedrom_title", 511 0;
E_000001bc1b15e730/0 .event negedge, v000001bc1b1b0b50_0;
E_000001bc1b15e730/1 .event posedge, v000001bc1b1b0b50_0;
E_000001bc1b15e730 .event/or E_000001bc1b15e730/0, E_000001bc1b15e730/1;
E_000001bc1b15e1b0 .event negedge, v000001bc1b1b0b50_0;
E_000001bc1b15e230 .event posedge, v000001bc1b1b0b50_0;
S_000001bc1b149e00 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_000001bc1b149c70;
 .timescale -12 -12;
v000001bc1b1b1550_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001bc1b157a50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_000001bc1b149c70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001bc1b157be0 .scope module, "top_module1" "TopModule" 3 99, 5 3 0, S_000001bc1b0fc2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_000001bc1b13df40 .functor XOR 1, v000001bc1b1b19b0_0, v000001bc1b1b1870_0, C4<0>, C4<0>;
L_000001bc1b13db50 .functor XOR 1, L_000001bc1b13df40, v000001bc1b1b2450_0, C4<0>, C4<0>;
L_000001bc1b13e1e0 .functor AND 1, v000001bc1b1b19b0_0, v000001bc1b1b1870_0, C4<1>, C4<1>;
L_000001bc1b13dbc0 .functor NOT 1, v000001bc1b1b19b0_0, C4<0>, C4<0>, C4<0>;
L_000001bc1b13d6f0 .functor NOT 1, v000001bc1b1b1870_0, C4<0>, C4<0>, C4<0>;
L_000001bc1b13d4c0 .functor OR 1, L_000001bc1b13dbc0, L_000001bc1b13d6f0, C4<0>, C4<0>;
L_000001bc1b13dd80 .functor AND 1, v000001bc1b1b2450_0, L_000001bc1b13d4c0, C4<1>, C4<1>;
L_000001bc1b13ddf0 .functor OR 1, L_000001bc1b13e1e0, L_000001bc1b13dd80, C4<0>, C4<0>;
v000001bc1b1b2130_0 .net *"_ivl_0", 0 0, L_000001bc1b13df40;  1 drivers
v000001bc1b1b1cd0_0 .net *"_ivl_10", 0 0, L_000001bc1b13d4c0;  1 drivers
v000001bc1b1b1910_0 .net *"_ivl_12", 0 0, L_000001bc1b13dd80;  1 drivers
v000001bc1b1b14b0_0 .net *"_ivl_4", 0 0, L_000001bc1b13e1e0;  1 drivers
v000001bc1b1b0c90_0 .net *"_ivl_6", 0 0, L_000001bc1b13dbc0;  1 drivers
v000001bc1b1b12d0_0 .net *"_ivl_8", 0 0, L_000001bc1b13d6f0;  1 drivers
v000001bc1b1b23b0_0 .net "a", 0 0, v000001bc1b1b19b0_0;  alias, 1 drivers
v000001bc1b1b1af0_0 .net "b", 0 0, v000001bc1b1b1870_0;  alias, 1 drivers
v000001bc1b1b2630_0 .net "cin", 0 0, v000001bc1b1b2450_0;  alias, 1 drivers
v000001bc1b1b1050_0 .net "cout", 0 0, L_000001bc1b13ddf0;  alias, 1 drivers
v000001bc1b1b24f0_0 .net "sum", 0 0, L_000001bc1b13db50;  alias, 1 drivers
S_000001bc1b157d70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_000001bc1b0fc2e0;
 .timescale -12 -12;
E_000001bc1b15e6f0 .event edge, v000001bc1b1b0e70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001bc1b1b0e70_0;
    %nor/r;
    %assign/vec4 v000001bc1b1b0e70_0, 0;
    %wait E_000001bc1b15e6f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001bc1b149c70;
T_3 ;
    %wait E_000001bc1b15e230;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001bc1b1b2450_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc1b1b1870_0, 0;
    %assign/vec4 v000001bc1b1b19b0_0, 0;
    %wait E_000001bc1b15e230;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001bc1b1b2450_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc1b1b1870_0, 0;
    %assign/vec4 v000001bc1b1b19b0_0, 0;
    %wait E_000001bc1b15e230;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001bc1b1b2450_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc1b1b1870_0, 0;
    %assign/vec4 v000001bc1b1b19b0_0, 0;
    %wait E_000001bc1b15e230;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001bc1b1b2450_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc1b1b1870_0, 0;
    %assign/vec4 v000001bc1b1b19b0_0, 0;
    %wait E_000001bc1b15e230;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001bc1b1b2450_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc1b1b1870_0, 0;
    %assign/vec4 v000001bc1b1b19b0_0, 0;
    %wait E_000001bc1b15e230;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001bc1b1b2450_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc1b1b1870_0, 0;
    %assign/vec4 v000001bc1b1b19b0_0, 0;
    %wait E_000001bc1b15e230;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001bc1b1b2450_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc1b1b1870_0, 0;
    %assign/vec4 v000001bc1b1b19b0_0, 0;
    %wait E_000001bc1b15e1b0;
    %fork TD_tb.stim1.wavedrom_stop, S_000001bc1b157a50;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001bc1b15e730;
    %vpi_func 3 39 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v000001bc1b1b2450_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001bc1b1b1870_0, 0;
    %assign/vec4 v000001bc1b1b19b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 40 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001bc1b0fc2e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc1b1b2090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bc1b1b0e70_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000001bc1b0fc2e0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000001bc1b1b2090_0;
    %inv;
    %store/vec4 v000001bc1b1b2090_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001bc1b0fc2e0;
T_6 ;
    %vpi_call/w 3 78 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 79 "$dumpvars", 32'sb00000000000000000000000000000001, v000001bc1b1b0b50_0, v000001bc1b1b2270_0, v000001bc1b1b26d0_0, v000001bc1b1b0fb0_0, v000001bc1b1b0a10_0, v000001bc1b1b0d30_0, v000001bc1b1b1b90_0, v000001bc1b1b10f0_0, v000001bc1b1b1410_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001bc1b0fc2e0;
T_7 ;
    %load/vec4 v000001bc1b1b1f50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "cout", &PV<v000001bc1b1b1f50_0, 128, 32>, &PV<v000001bc1b1b1f50_0, 96, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "cout" {0 0 0};
T_7.1 ;
    %load/vec4 v000001bc1b1b1f50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", &PV<v000001bc1b1b1f50_0, 64, 32>, &PV<v000001bc1b1b1f50_0, 32, 32> {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 120 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_7.3 ;
    %vpi_call/w 3 122 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001bc1b1b1f50_0, 192, 32>, &PV<v000001bc1b1b1f50_0, 0, 32> {0 0 0};
    %vpi_call/w 3 123 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 124 "$display", "Mismatches: %1d in %1d samples", &PV<v000001bc1b1b1f50_0, 192, 32>, &PV<v000001bc1b1b1f50_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_000001bc1b0fc2e0;
T_8 ;
    %wait E_000001bc1b15e730;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001bc1b1b1f50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bc1b1b1f50_0, 4, 32;
    %load/vec4 v000001bc1b1b1370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001bc1b1b1f50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bc1b1b1f50_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001bc1b1b1f50_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bc1b1b1f50_0, 4, 32;
T_8.0 ;
    %load/vec4 v000001bc1b1b0d30_0;
    %load/vec4 v000001bc1b1b0d30_0;
    %load/vec4 v000001bc1b1b1b90_0;
    %xor;
    %load/vec4 v000001bc1b1b0d30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v000001bc1b1b1f50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 139 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bc1b1b1f50_0, 4, 32;
T_8.6 ;
    %load/vec4 v000001bc1b1b1f50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bc1b1b1f50_0, 4, 32;
T_8.4 ;
    %load/vec4 v000001bc1b1b10f0_0;
    %load/vec4 v000001bc1b1b10f0_0;
    %load/vec4 v000001bc1b1b1410_0;
    %xor;
    %load/vec4 v000001bc1b1b10f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v000001bc1b1b1f50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bc1b1b1f50_0, 4, 32;
T_8.10 ;
    %load/vec4 v000001bc1b1b1f50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001bc1b1b1f50_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001bc1b0fc2e0;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 150 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 151 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob027_fadd_test.sv";
    "dataset_code-complete-iccad2023/Prob027_fadd_ref.sv";
    "results\llama3.2_3b_0shot_temp0.0\Prob027_fadd/Prob027_fadd_sample01.sv";
