Reading timing models for corner nom_fast_1p32V_m40C…
Reading timing library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib'…
Reading timing models for corner nom_slow_1p08V_125C…
Reading timing library for the 'nom_slow_1p08V_125C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p08V_125C.lib'…
Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-28-23/28-openroad-globalplacement/DigitalSine.odb'…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[WARNING STA-0441] set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO RSZ-0027] Inserted 1 input buffers.
[INFO RSZ-0028] Inserted 35 output buffers.
+ repair_design -verbose -max_wire_length 0 -slew_margin 20 -cap_margin 20
[INFO RSZ-0058] Using max wire length 5028um.
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |       241
       10 |     +0.1% |       2 |       0 |             0 |       231
       20 |     +0.1% |       5 |       0 |             0 |       221
       30 |     +0.1% |       7 |       0 |             0 |       211
       40 |     +0.5% |      16 |       0 |             0 |       201
       50 |     +0.3% |      17 |       0 |             0 |       191
       60 |     -0.7% |      25 |       0 |             0 |       181
       70 |     -0.1% |      35 |       0 |             0 |       171
       80 |     +0.1% |      45 |       0 |             0 |       161
       90 |     -0.7% |      50 |       0 |             0 |       151
      100 |     -0.7% |      50 |       0 |             0 |       141
      110 |     -1.4% |      54 |       0 |             0 |       131
      120 |     -2.1% |      60 |       0 |             0 |       121
      130 |     -2.3% |      62 |       0 |             0 |       111
      140 |     -2.4% |      63 |       0 |             0 |       101
      150 |     -3.0% |      68 |       0 |             0 |        91
      160 |     -2.4% |      74 |       0 |             0 |        81
      170 |     -2.4% |      74 |       0 |             0 |        71
      180 |     -2.4% |      78 |       0 |             0 |        61
      190 |     -1.5% |      84 |       0 |             0 |        51
      200 |     -0.1% |      88 |       0 |             0 |        41
      210 |     +0.3% |      91 |       0 |             0 |        31
      220 |     +1.4% |     100 |       0 |             0 |        21
      230 |     +1.4% |     102 |       0 |             0 |        11
      240 |     +1.8% |     103 |       1 |             1 |         1
    final |     +1.8% |     103 |       1 |             1 |         0
---------------------------------------------------------------------
[INFO RSZ-0035] Found 1 fanout violations.
[INFO RSZ-0039] Resized 103 instances.
[INFO RSZ-0038] Inserted 1 buffers in 1 nets.
+ detailed_placement -max_displacement  500 100 
Placement Analysis
---------------------------------
total displacement       1513.6 u
average displacement        6.3 u
max displacement           31.0 u
original HPWL            3811.9 u
legalized HPWL           5344.5 u
delta HPWL                   40 %

[INFO DPL-0020] Mirrored 95 instances
[INFO DPL-0021] HPWL before            5344.5 u
[INFO DPL-0022] HPWL after             5235.7 u
[INFO DPL-0023] HPWL delta               -2.0 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Timing Repair Buffer                     63     792.89
  Inverter                                 15      85.28
  Sequential cell                           9     440.90
  Multi-Input combinational cell          153    1422.49
  Total                                   240    2741.56
Writing OpenROAD database to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-28-23/32-openroad-repairdesignpostgpl/DigitalSine.odb'…
Writing netlist to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-28-23/32-openroad-repairdesignpostgpl/DigitalSine.nl.v'…
Writing powered netlist to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-28-23/32-openroad-repairdesignpostgpl/DigitalSine.pnl.v'…
Writing layout to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-28-23/32-openroad-repairdesignpostgpl/DigitalSine.def'…
Writing timing constraints to '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-28-23/32-openroad-repairdesignpostgpl/DigitalSine.sdc'…
