// Seed: 1673055391
module module_0 (
    input wire id_0
    , id_2
);
  reg id_3;
  always @(posedge -1) id_3 = id_2;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output tri1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input supply1 id_6
    , id_21,
    output wor id_7,
    output tri0 id_8,
    input uwire id_9,
    input tri1 id_10,
    output tri0 id_11
    , id_22,
    output wire id_12,
    input wire id_13,
    output wand id_14,
    output tri0 id_15,
    input supply0 id_16,
    output tri1 id_17,
    input tri1 id_18,
    input supply1 id_19
);
  assign id_17 = id_9;
  logic id_23;
  ;
  logic [1 : 1] id_24;
  ;
  module_0 modCall_1 (id_19);
endmodule
