

================================================================
== Vitis HLS Report for 'systolic_array_k_3072_Loop_data_load_proc328'
================================================================
* Date:           Tue Sep  5 22:43:19 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3074|     3074| 10.246 us | 10.246 us |  3074|  3074|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_load  |     3072|     3072|         2|          1|          1|  3072|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_11_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_10_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_9_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_8_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_7_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_6_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_5_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_4_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_3_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_2_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_1_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_0_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_11_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_10_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_9_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_8_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_7_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_6_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_5_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_4_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_3_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_2_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_1_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_0_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_loader_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_loader_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_loader_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_loader_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_loader_4_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_loader_5_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_loader_6_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_loader_7_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_loader_8_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_loader_9_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_loader_10_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_loader_11_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_loader_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_loader_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_loader_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_loader_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_loader_4_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_loader_5_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_loader_6_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_loader_7_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_loader_8_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_loader_9_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_loader_10_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_loader_11_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.60ns)   --->   "%br_ln0 = br void"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.62>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%k = phi i12, void %newFuncRoot, i12 %k_4, void %.split7.i.i.0"   --->   Operation 54 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [systolic_array.cpp:83]   --->   Operation 55 'specloopname' 'specloopname_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln83 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [systolic_array.cpp:83]   --->   Operation 56 'specpipeline' 'specpipeline_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.62ns)   --->   "%icmp_ln83 = icmp_eq  i12 %k, i12" [systolic_array.cpp:83]   --->   Operation 57 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 58 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.52ns)   --->   "%k_4 = add i12 %k, i12" [systolic_array.cpp:83]   --->   Operation 59 'add' 'k_4' <Predicate = true> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %.split7.i.i.0, void %.split31.0.exitStub" [systolic_array.cpp:83]   --->   Operation 60 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 61 [1/1] (1.21ns)   --->   "%A_loader_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %A_loader_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 61 'read' 'A_loader_V_V_read' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 62 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %A_fifo_0_0, i24 %A_loader_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 62 'write' 'write_ln108' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 63 [1/1] (1.21ns)   --->   "%A_loader_1_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %A_loader_1_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 63 'read' 'A_loader_1_V_V_read' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 64 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %A_fifo_1_0, i24 %A_loader_1_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 64 'write' 'write_ln108' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 65 [1/1] (1.21ns)   --->   "%A_loader_2_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %A_loader_2_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 65 'read' 'A_loader_2_V_V_read' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 66 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %A_fifo_2_0, i24 %A_loader_2_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 66 'write' 'write_ln108' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 67 [1/1] (1.21ns)   --->   "%A_loader_3_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %A_loader_3_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 67 'read' 'A_loader_3_V_V_read' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 68 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %A_fifo_3_0, i24 %A_loader_3_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 68 'write' 'write_ln108' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 69 [1/1] (1.21ns)   --->   "%A_loader_4_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %A_loader_4_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 69 'read' 'A_loader_4_V_V_read' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 70 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %A_fifo_4_0, i24 %A_loader_4_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 70 'write' 'write_ln108' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 71 [1/1] (1.21ns)   --->   "%A_loader_5_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %A_loader_5_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 71 'read' 'A_loader_5_V_V_read' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 72 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %A_fifo_5_0, i24 %A_loader_5_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 72 'write' 'write_ln108' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 73 [1/1] (1.21ns)   --->   "%A_loader_6_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %A_loader_6_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 73 'read' 'A_loader_6_V_V_read' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 74 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %A_fifo_6_0, i24 %A_loader_6_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 74 'write' 'write_ln108' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 75 [1/1] (1.21ns)   --->   "%A_loader_7_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %A_loader_7_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 75 'read' 'A_loader_7_V_V_read' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 76 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %A_fifo_7_0, i24 %A_loader_7_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 76 'write' 'write_ln108' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 77 [1/1] (1.21ns)   --->   "%A_loader_8_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %A_loader_8_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 77 'read' 'A_loader_8_V_V_read' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 78 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %A_fifo_8_0, i24 %A_loader_8_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 78 'write' 'write_ln108' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 79 [1/1] (1.21ns)   --->   "%A_loader_9_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %A_loader_9_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 79 'read' 'A_loader_9_V_V_read' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 80 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %A_fifo_9_0, i24 %A_loader_9_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 80 'write' 'write_ln108' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 81 [1/1] (1.21ns)   --->   "%A_loader_10_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %A_loader_10_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 81 'read' 'A_loader_10_V_V_read' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 82 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %A_fifo_10_0, i24 %A_loader_10_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 82 'write' 'write_ln108' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 83 [1/1] (1.21ns)   --->   "%A_loader_11_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %A_loader_11_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 83 'read' 'A_loader_11_V_V_read' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 84 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %A_fifo_11_0, i24 %A_loader_11_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 84 'write' 'write_ln108' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 85 [1/1] (1.21ns)   --->   "%B_loader_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %B_loader_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 85 'read' 'B_loader_V_V_read' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 86 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %B_fifo_0_0, i24 %B_loader_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 86 'write' 'write_ln108' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 87 [1/1] (1.21ns)   --->   "%B_loader_1_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %B_loader_1_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 87 'read' 'B_loader_1_V_V_read' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 88 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %B_fifo_1_0, i24 %B_loader_1_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 88 'write' 'write_ln108' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 89 [1/1] (1.21ns)   --->   "%B_loader_2_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %B_loader_2_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 89 'read' 'B_loader_2_V_V_read' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 90 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %B_fifo_2_0, i24 %B_loader_2_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 90 'write' 'write_ln108' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 91 [1/1] (1.21ns)   --->   "%B_loader_3_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %B_loader_3_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 91 'read' 'B_loader_3_V_V_read' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 92 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %B_fifo_3_0, i24 %B_loader_3_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 92 'write' 'write_ln108' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 93 [1/1] (1.21ns)   --->   "%B_loader_4_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %B_loader_4_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 93 'read' 'B_loader_4_V_V_read' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 94 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %B_fifo_4_0, i24 %B_loader_4_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 94 'write' 'write_ln108' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 95 [1/1] (1.21ns)   --->   "%B_loader_5_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %B_loader_5_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 95 'read' 'B_loader_5_V_V_read' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 96 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %B_fifo_5_0, i24 %B_loader_5_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 96 'write' 'write_ln108' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 97 [1/1] (1.21ns)   --->   "%B_loader_6_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %B_loader_6_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 97 'read' 'B_loader_6_V_V_read' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 98 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %B_fifo_6_0, i24 %B_loader_6_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 98 'write' 'write_ln108' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 99 [1/1] (1.21ns)   --->   "%B_loader_7_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %B_loader_7_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 99 'read' 'B_loader_7_V_V_read' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 100 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %B_fifo_7_0, i24 %B_loader_7_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 100 'write' 'write_ln108' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 101 [1/1] (1.21ns)   --->   "%B_loader_8_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %B_loader_8_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 101 'read' 'B_loader_8_V_V_read' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 102 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %B_fifo_8_0, i24 %B_loader_8_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 102 'write' 'write_ln108' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 103 [1/1] (1.21ns)   --->   "%B_loader_9_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %B_loader_9_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 103 'read' 'B_loader_9_V_V_read' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 104 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %B_fifo_9_0, i24 %B_loader_9_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 104 'write' 'write_ln108' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 105 [1/1] (1.21ns)   --->   "%B_loader_10_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %B_loader_10_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 105 'read' 'B_loader_10_V_V_read' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 106 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %B_fifo_10_0, i24 %B_loader_10_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 106 'write' 'write_ln108' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 107 [1/1] (1.21ns)   --->   "%B_loader_11_V_V_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %B_loader_11_V_V" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 107 'read' 'B_loader_11_V_V_read' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 108 [1/1] (1.21ns)   --->   "%write_ln108 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P, i24 %B_fifo_11_0, i24 %B_loader_11_V_V_read" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:108]   --->   Operation 108 'write' 'write_ln108' <Predicate = (!icmp_ln83)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [systolic_array.cpp:83]   --->   Operation 109 'br' 'br_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 110 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_loader_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_loader_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_loader_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_loader_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_loader_4_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_loader_5_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_loader_6_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_loader_7_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_7_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_loader_8_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_8_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_loader_9_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_9_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_loader_10_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_10_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_loader_11_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_11_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_loader_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_loader_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_loader_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_loader_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_loader_4_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_loader_5_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_loader_6_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_loader_7_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_7_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_loader_8_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_8_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_loader_9_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_9_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_loader_10_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_10_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_loader_11_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_11_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
specinterface_ln0    (specinterface    ) [ 00000]
br_ln0               (br               ) [ 01110]
k                    (phi              ) [ 00100]
specloopname_ln83    (specloopname     ) [ 00000]
specpipeline_ln83    (specpipeline     ) [ 00000]
icmp_ln83            (icmp             ) [ 00110]
empty                (speclooptripcount) [ 00000]
k_4                  (add              ) [ 01110]
br_ln83              (br               ) [ 00000]
A_loader_V_V_read    (read             ) [ 00000]
write_ln108          (write            ) [ 00000]
A_loader_1_V_V_read  (read             ) [ 00000]
write_ln108          (write            ) [ 00000]
A_loader_2_V_V_read  (read             ) [ 00000]
write_ln108          (write            ) [ 00000]
A_loader_3_V_V_read  (read             ) [ 00000]
write_ln108          (write            ) [ 00000]
A_loader_4_V_V_read  (read             ) [ 00000]
write_ln108          (write            ) [ 00000]
A_loader_5_V_V_read  (read             ) [ 00000]
write_ln108          (write            ) [ 00000]
A_loader_6_V_V_read  (read             ) [ 00000]
write_ln108          (write            ) [ 00000]
A_loader_7_V_V_read  (read             ) [ 00000]
write_ln108          (write            ) [ 00000]
A_loader_8_V_V_read  (read             ) [ 00000]
write_ln108          (write            ) [ 00000]
A_loader_9_V_V_read  (read             ) [ 00000]
write_ln108          (write            ) [ 00000]
A_loader_10_V_V_read (read             ) [ 00000]
write_ln108          (write            ) [ 00000]
A_loader_11_V_V_read (read             ) [ 00000]
write_ln108          (write            ) [ 00000]
B_loader_V_V_read    (read             ) [ 00000]
write_ln108          (write            ) [ 00000]
B_loader_1_V_V_read  (read             ) [ 00000]
write_ln108          (write            ) [ 00000]
B_loader_2_V_V_read  (read             ) [ 00000]
write_ln108          (write            ) [ 00000]
B_loader_3_V_V_read  (read             ) [ 00000]
write_ln108          (write            ) [ 00000]
B_loader_4_V_V_read  (read             ) [ 00000]
write_ln108          (write            ) [ 00000]
B_loader_5_V_V_read  (read             ) [ 00000]
write_ln108          (write            ) [ 00000]
B_loader_6_V_V_read  (read             ) [ 00000]
write_ln108          (write            ) [ 00000]
B_loader_7_V_V_read  (read             ) [ 00000]
write_ln108          (write            ) [ 00000]
B_loader_8_V_V_read  (read             ) [ 00000]
write_ln108          (write            ) [ 00000]
B_loader_9_V_V_read  (read             ) [ 00000]
write_ln108          (write            ) [ 00000]
B_loader_10_V_V_read (read             ) [ 00000]
write_ln108          (write            ) [ 00000]
B_loader_11_V_V_read (read             ) [ 00000]
write_ln108          (write            ) [ 00000]
br_ln83              (br               ) [ 01110]
ret_ln0              (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_loader_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_loader_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_fifo_0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_0_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_loader_1_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_loader_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_fifo_1_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_1_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_loader_2_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_loader_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_fifo_2_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_2_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_loader_3_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_loader_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_fifo_3_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_3_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_loader_4_V_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_loader_4_V_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="A_fifo_4_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_4_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="A_loader_5_V_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_loader_5_V_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="A_fifo_5_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_5_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="A_loader_6_V_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_loader_6_V_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="A_fifo_6_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_6_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="A_loader_7_V_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_loader_7_V_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="A_fifo_7_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_7_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="A_loader_8_V_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_loader_8_V_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="A_fifo_8_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_8_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="A_loader_9_V_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_loader_9_V_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="A_fifo_9_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_9_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="A_loader_10_V_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_loader_10_V_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="A_fifo_10_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_10_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="A_loader_11_V_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_loader_11_V_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="A_fifo_11_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_11_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="B_loader_V_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_loader_V_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="B_fifo_0_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_0_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="B_loader_1_V_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_loader_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="B_fifo_1_0">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_1_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="B_loader_2_V_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_loader_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="B_fifo_2_0">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_2_0"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="B_loader_3_V_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_loader_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="B_fifo_3_0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_3_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="B_loader_4_V_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_loader_4_V_V"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="B_fifo_4_0">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_4_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="B_loader_5_V_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_loader_5_V_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="B_fifo_5_0">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_5_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="B_loader_6_V_V">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_loader_6_V_V"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="B_fifo_6_0">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_6_0"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="B_loader_7_V_V">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_loader_7_V_V"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="B_fifo_7_0">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_7_0"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="B_loader_8_V_V">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_loader_8_V_V"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="B_fifo_8_0">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_8_0"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="B_loader_9_V_V">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_loader_9_V_V"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="B_fifo_9_0">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_9_0"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="B_loader_10_V_V">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_loader_10_V_V"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="B_fifo_10_0">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_10_0"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="B_loader_11_V_V">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_loader_11_V_V"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="B_fifo_11_0">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_11_0"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="A_loader_V_V_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="24" slack="0"/>
<pin id="134" dir="0" index="1" bw="24" slack="0"/>
<pin id="135" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_loader_V_V_read/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln108_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="24" slack="0"/>
<pin id="141" dir="0" index="2" bw="24" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="A_loader_1_V_V_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="24" slack="0"/>
<pin id="148" dir="0" index="1" bw="24" slack="0"/>
<pin id="149" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_loader_1_V_V_read/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln108_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="24" slack="0"/>
<pin id="155" dir="0" index="2" bw="24" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="A_loader_2_V_V_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="24" slack="0"/>
<pin id="162" dir="0" index="1" bw="24" slack="0"/>
<pin id="163" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_loader_2_V_V_read/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln108_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="24" slack="0"/>
<pin id="169" dir="0" index="2" bw="24" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="A_loader_3_V_V_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="24" slack="0"/>
<pin id="176" dir="0" index="1" bw="24" slack="0"/>
<pin id="177" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_loader_3_V_V_read/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="write_ln108_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="24" slack="0"/>
<pin id="183" dir="0" index="2" bw="24" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="A_loader_4_V_V_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="24" slack="0"/>
<pin id="190" dir="0" index="1" bw="24" slack="0"/>
<pin id="191" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_loader_4_V_V_read/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="write_ln108_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="24" slack="0"/>
<pin id="197" dir="0" index="2" bw="24" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="A_loader_5_V_V_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="24" slack="0"/>
<pin id="204" dir="0" index="1" bw="24" slack="0"/>
<pin id="205" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_loader_5_V_V_read/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="write_ln108_write_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="24" slack="0"/>
<pin id="211" dir="0" index="2" bw="24" slack="0"/>
<pin id="212" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="A_loader_6_V_V_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="24" slack="0"/>
<pin id="218" dir="0" index="1" bw="24" slack="0"/>
<pin id="219" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_loader_6_V_V_read/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="write_ln108_write_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="24" slack="0"/>
<pin id="225" dir="0" index="2" bw="24" slack="0"/>
<pin id="226" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="A_loader_7_V_V_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="24" slack="0"/>
<pin id="232" dir="0" index="1" bw="24" slack="0"/>
<pin id="233" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_loader_7_V_V_read/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="write_ln108_write_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="24" slack="0"/>
<pin id="239" dir="0" index="2" bw="24" slack="0"/>
<pin id="240" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="A_loader_8_V_V_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="24" slack="0"/>
<pin id="246" dir="0" index="1" bw="24" slack="0"/>
<pin id="247" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_loader_8_V_V_read/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="write_ln108_write_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="0" slack="0"/>
<pin id="252" dir="0" index="1" bw="24" slack="0"/>
<pin id="253" dir="0" index="2" bw="24" slack="0"/>
<pin id="254" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="A_loader_9_V_V_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="24" slack="0"/>
<pin id="260" dir="0" index="1" bw="24" slack="0"/>
<pin id="261" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_loader_9_V_V_read/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="write_ln108_write_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="24" slack="0"/>
<pin id="267" dir="0" index="2" bw="24" slack="0"/>
<pin id="268" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="A_loader_10_V_V_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="24" slack="0"/>
<pin id="274" dir="0" index="1" bw="24" slack="0"/>
<pin id="275" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_loader_10_V_V_read/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="write_ln108_write_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="0" slack="0"/>
<pin id="280" dir="0" index="1" bw="24" slack="0"/>
<pin id="281" dir="0" index="2" bw="24" slack="0"/>
<pin id="282" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="A_loader_11_V_V_read_read_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="24" slack="0"/>
<pin id="288" dir="0" index="1" bw="24" slack="0"/>
<pin id="289" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_loader_11_V_V_read/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="write_ln108_write_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="0" slack="0"/>
<pin id="294" dir="0" index="1" bw="24" slack="0"/>
<pin id="295" dir="0" index="2" bw="24" slack="0"/>
<pin id="296" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="B_loader_V_V_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="24" slack="0"/>
<pin id="302" dir="0" index="1" bw="24" slack="0"/>
<pin id="303" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_loader_V_V_read/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="write_ln108_write_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="0" slack="0"/>
<pin id="308" dir="0" index="1" bw="24" slack="0"/>
<pin id="309" dir="0" index="2" bw="24" slack="0"/>
<pin id="310" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="B_loader_1_V_V_read_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="24" slack="0"/>
<pin id="316" dir="0" index="1" bw="24" slack="0"/>
<pin id="317" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_loader_1_V_V_read/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="write_ln108_write_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="0" slack="0"/>
<pin id="322" dir="0" index="1" bw="24" slack="0"/>
<pin id="323" dir="0" index="2" bw="24" slack="0"/>
<pin id="324" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="B_loader_2_V_V_read_read_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="24" slack="0"/>
<pin id="330" dir="0" index="1" bw="24" slack="0"/>
<pin id="331" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_loader_2_V_V_read/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="write_ln108_write_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="0" slack="0"/>
<pin id="336" dir="0" index="1" bw="24" slack="0"/>
<pin id="337" dir="0" index="2" bw="24" slack="0"/>
<pin id="338" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="B_loader_3_V_V_read_read_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="24" slack="0"/>
<pin id="344" dir="0" index="1" bw="24" slack="0"/>
<pin id="345" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_loader_3_V_V_read/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="write_ln108_write_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="0" slack="0"/>
<pin id="350" dir="0" index="1" bw="24" slack="0"/>
<pin id="351" dir="0" index="2" bw="24" slack="0"/>
<pin id="352" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="B_loader_4_V_V_read_read_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="24" slack="0"/>
<pin id="358" dir="0" index="1" bw="24" slack="0"/>
<pin id="359" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_loader_4_V_V_read/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="write_ln108_write_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="0" slack="0"/>
<pin id="364" dir="0" index="1" bw="24" slack="0"/>
<pin id="365" dir="0" index="2" bw="24" slack="0"/>
<pin id="366" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="B_loader_5_V_V_read_read_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="24" slack="0"/>
<pin id="372" dir="0" index="1" bw="24" slack="0"/>
<pin id="373" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_loader_5_V_V_read/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="write_ln108_write_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="0" slack="0"/>
<pin id="378" dir="0" index="1" bw="24" slack="0"/>
<pin id="379" dir="0" index="2" bw="24" slack="0"/>
<pin id="380" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="B_loader_6_V_V_read_read_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="24" slack="0"/>
<pin id="386" dir="0" index="1" bw="24" slack="0"/>
<pin id="387" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_loader_6_V_V_read/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="write_ln108_write_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="0" slack="0"/>
<pin id="392" dir="0" index="1" bw="24" slack="0"/>
<pin id="393" dir="0" index="2" bw="24" slack="0"/>
<pin id="394" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="B_loader_7_V_V_read_read_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="24" slack="0"/>
<pin id="400" dir="0" index="1" bw="24" slack="0"/>
<pin id="401" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_loader_7_V_V_read/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="write_ln108_write_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="0" slack="0"/>
<pin id="406" dir="0" index="1" bw="24" slack="0"/>
<pin id="407" dir="0" index="2" bw="24" slack="0"/>
<pin id="408" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="B_loader_8_V_V_read_read_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="24" slack="0"/>
<pin id="414" dir="0" index="1" bw="24" slack="0"/>
<pin id="415" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_loader_8_V_V_read/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="write_ln108_write_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="0" slack="0"/>
<pin id="420" dir="0" index="1" bw="24" slack="0"/>
<pin id="421" dir="0" index="2" bw="24" slack="0"/>
<pin id="422" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="B_loader_9_V_V_read_read_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="24" slack="0"/>
<pin id="428" dir="0" index="1" bw="24" slack="0"/>
<pin id="429" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_loader_9_V_V_read/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="write_ln108_write_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="0" slack="0"/>
<pin id="434" dir="0" index="1" bw="24" slack="0"/>
<pin id="435" dir="0" index="2" bw="24" slack="0"/>
<pin id="436" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="B_loader_10_V_V_read_read_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="24" slack="0"/>
<pin id="442" dir="0" index="1" bw="24" slack="0"/>
<pin id="443" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_loader_10_V_V_read/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="write_ln108_write_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="0" slack="0"/>
<pin id="448" dir="0" index="1" bw="24" slack="0"/>
<pin id="449" dir="0" index="2" bw="24" slack="0"/>
<pin id="450" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="B_loader_11_V_V_read_read_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="24" slack="0"/>
<pin id="456" dir="0" index="1" bw="24" slack="0"/>
<pin id="457" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_loader_11_V_V_read/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="write_ln108_write_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="0" slack="0"/>
<pin id="462" dir="0" index="1" bw="24" slack="0"/>
<pin id="463" dir="0" index="2" bw="24" slack="0"/>
<pin id="464" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln108/3 "/>
</bind>
</comp>

<comp id="468" class="1005" name="k_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="12" slack="1"/>
<pin id="470" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="472" class="1004" name="k_phi_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="1"/>
<pin id="474" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="475" dir="0" index="2" bw="12" slack="0"/>
<pin id="476" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="477" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln83_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="12" slack="0"/>
<pin id="481" dir="0" index="1" bw="11" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="k_4_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="12" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_4/2 "/>
</bind>
</comp>

<comp id="491" class="1005" name="icmp_ln83_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln83 "/>
</bind>
</comp>

<comp id="495" class="1005" name="k_4_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="12" slack="0"/>
<pin id="497" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="k_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="136"><net_src comp="128" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="130" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="132" pin="2"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="128" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="130" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="146" pin="2"/><net_sink comp="152" pin=2"/></net>

<net id="164"><net_src comp="128" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="130" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="160" pin="2"/><net_sink comp="166" pin=2"/></net>

<net id="178"><net_src comp="128" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="130" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="174" pin="2"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="128" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="130" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="18" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="188" pin="2"/><net_sink comp="194" pin=2"/></net>

<net id="206"><net_src comp="128" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="130" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="202" pin="2"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="128" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="130" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="26" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="216" pin="2"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="128" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="130" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="230" pin="2"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="128" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="32" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="130" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="34" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="244" pin="2"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="128" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="36" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="130" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="38" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="258" pin="2"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="128" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="40" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="130" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="272" pin="2"/><net_sink comp="278" pin=2"/></net>

<net id="290"><net_src comp="128" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="130" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="46" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="286" pin="2"/><net_sink comp="292" pin=2"/></net>

<net id="304"><net_src comp="128" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="48" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="130" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="50" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="300" pin="2"/><net_sink comp="306" pin=2"/></net>

<net id="318"><net_src comp="128" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="52" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="130" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="54" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="314" pin="2"/><net_sink comp="320" pin=2"/></net>

<net id="332"><net_src comp="128" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="56" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="130" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="58" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="328" pin="2"/><net_sink comp="334" pin=2"/></net>

<net id="346"><net_src comp="128" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="60" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="130" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="62" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="342" pin="2"/><net_sink comp="348" pin=2"/></net>

<net id="360"><net_src comp="128" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="64" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="130" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="66" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="356" pin="2"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="128" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="68" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="381"><net_src comp="130" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="70" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="370" pin="2"/><net_sink comp="376" pin=2"/></net>

<net id="388"><net_src comp="128" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="72" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="395"><net_src comp="130" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="74" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="384" pin="2"/><net_sink comp="390" pin=2"/></net>

<net id="402"><net_src comp="128" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="76" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="130" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="78" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="398" pin="2"/><net_sink comp="404" pin=2"/></net>

<net id="416"><net_src comp="128" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="80" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="130" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="82" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="412" pin="2"/><net_sink comp="418" pin=2"/></net>

<net id="430"><net_src comp="128" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="84" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="130" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="86" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="426" pin="2"/><net_sink comp="432" pin=2"/></net>

<net id="444"><net_src comp="128" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="88" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="451"><net_src comp="130" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="90" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="440" pin="2"/><net_sink comp="446" pin=2"/></net>

<net id="458"><net_src comp="128" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="92" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="465"><net_src comp="130" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="94" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="454" pin="2"/><net_sink comp="460" pin=2"/></net>

<net id="471"><net_src comp="108" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="478"><net_src comp="468" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="483"><net_src comp="472" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="120" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="472" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="126" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="479" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="485" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="472" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_fifo_0_0 | {3 }
	Port: A_fifo_1_0 | {3 }
	Port: A_fifo_2_0 | {3 }
	Port: A_fifo_3_0 | {3 }
	Port: A_fifo_4_0 | {3 }
	Port: A_fifo_5_0 | {3 }
	Port: A_fifo_6_0 | {3 }
	Port: A_fifo_7_0 | {3 }
	Port: A_fifo_8_0 | {3 }
	Port: A_fifo_9_0 | {3 }
	Port: A_fifo_10_0 | {3 }
	Port: A_fifo_11_0 | {3 }
	Port: B_fifo_0_0 | {3 }
	Port: B_fifo_1_0 | {3 }
	Port: B_fifo_2_0 | {3 }
	Port: B_fifo_3_0 | {3 }
	Port: B_fifo_4_0 | {3 }
	Port: B_fifo_5_0 | {3 }
	Port: B_fifo_6_0 | {3 }
	Port: B_fifo_7_0 | {3 }
	Port: B_fifo_8_0 | {3 }
	Port: B_fifo_9_0 | {3 }
	Port: B_fifo_10_0 | {3 }
	Port: B_fifo_11_0 | {3 }
 - Input state : 
	Port: systolic_array_k_3072_Loop_data_load_proc328 : A_loader_V_V | {3 }
	Port: systolic_array_k_3072_Loop_data_load_proc328 : A_loader_1_V_V | {3 }
	Port: systolic_array_k_3072_Loop_data_load_proc328 : A_loader_2_V_V | {3 }
	Port: systolic_array_k_3072_Loop_data_load_proc328 : A_loader_3_V_V | {3 }
	Port: systolic_array_k_3072_Loop_data_load_proc328 : A_loader_4_V_V | {3 }
	Port: systolic_array_k_3072_Loop_data_load_proc328 : A_loader_5_V_V | {3 }
	Port: systolic_array_k_3072_Loop_data_load_proc328 : A_loader_6_V_V | {3 }
	Port: systolic_array_k_3072_Loop_data_load_proc328 : A_loader_7_V_V | {3 }
	Port: systolic_array_k_3072_Loop_data_load_proc328 : A_loader_8_V_V | {3 }
	Port: systolic_array_k_3072_Loop_data_load_proc328 : A_loader_9_V_V | {3 }
	Port: systolic_array_k_3072_Loop_data_load_proc328 : A_loader_10_V_V | {3 }
	Port: systolic_array_k_3072_Loop_data_load_proc328 : A_loader_11_V_V | {3 }
	Port: systolic_array_k_3072_Loop_data_load_proc328 : B_loader_V_V | {3 }
	Port: systolic_array_k_3072_Loop_data_load_proc328 : B_loader_1_V_V | {3 }
	Port: systolic_array_k_3072_Loop_data_load_proc328 : B_loader_2_V_V | {3 }
	Port: systolic_array_k_3072_Loop_data_load_proc328 : B_loader_3_V_V | {3 }
	Port: systolic_array_k_3072_Loop_data_load_proc328 : B_loader_4_V_V | {3 }
	Port: systolic_array_k_3072_Loop_data_load_proc328 : B_loader_5_V_V | {3 }
	Port: systolic_array_k_3072_Loop_data_load_proc328 : B_loader_6_V_V | {3 }
	Port: systolic_array_k_3072_Loop_data_load_proc328 : B_loader_7_V_V | {3 }
	Port: systolic_array_k_3072_Loop_data_load_proc328 : B_loader_8_V_V | {3 }
	Port: systolic_array_k_3072_Loop_data_load_proc328 : B_loader_9_V_V | {3 }
	Port: systolic_array_k_3072_Loop_data_load_proc328 : B_loader_10_V_V | {3 }
	Port: systolic_array_k_3072_Loop_data_load_proc328 : B_loader_11_V_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln83 : 1
		k_4 : 1
		br_ln83 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|   icmp   |         icmp_ln83_fu_479         |    0    |    13   |
|----------|----------------------------------|---------|---------|
|    add   |            k_4_fu_485            |    0    |    12   |
|----------|----------------------------------|---------|---------|
|          |   A_loader_V_V_read_read_fu_132  |    0    |    0    |
|          |  A_loader_1_V_V_read_read_fu_146 |    0    |    0    |
|          |  A_loader_2_V_V_read_read_fu_160 |    0    |    0    |
|          |  A_loader_3_V_V_read_read_fu_174 |    0    |    0    |
|          |  A_loader_4_V_V_read_read_fu_188 |    0    |    0    |
|          |  A_loader_5_V_V_read_read_fu_202 |    0    |    0    |
|          |  A_loader_6_V_V_read_read_fu_216 |    0    |    0    |
|          |  A_loader_7_V_V_read_read_fu_230 |    0    |    0    |
|          |  A_loader_8_V_V_read_read_fu_244 |    0    |    0    |
|          |  A_loader_9_V_V_read_read_fu_258 |    0    |    0    |
|          | A_loader_10_V_V_read_read_fu_272 |    0    |    0    |
|   read   | A_loader_11_V_V_read_read_fu_286 |    0    |    0    |
|          |   B_loader_V_V_read_read_fu_300  |    0    |    0    |
|          |  B_loader_1_V_V_read_read_fu_314 |    0    |    0    |
|          |  B_loader_2_V_V_read_read_fu_328 |    0    |    0    |
|          |  B_loader_3_V_V_read_read_fu_342 |    0    |    0    |
|          |  B_loader_4_V_V_read_read_fu_356 |    0    |    0    |
|          |  B_loader_5_V_V_read_read_fu_370 |    0    |    0    |
|          |  B_loader_6_V_V_read_read_fu_384 |    0    |    0    |
|          |  B_loader_7_V_V_read_read_fu_398 |    0    |    0    |
|          |  B_loader_8_V_V_read_read_fu_412 |    0    |    0    |
|          |  B_loader_9_V_V_read_read_fu_426 |    0    |    0    |
|          | B_loader_10_V_V_read_read_fu_440 |    0    |    0    |
|          | B_loader_11_V_V_read_read_fu_454 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |     write_ln108_write_fu_138     |    0    |    0    |
|          |     write_ln108_write_fu_152     |    0    |    0    |
|          |     write_ln108_write_fu_166     |    0    |    0    |
|          |     write_ln108_write_fu_180     |    0    |    0    |
|          |     write_ln108_write_fu_194     |    0    |    0    |
|          |     write_ln108_write_fu_208     |    0    |    0    |
|          |     write_ln108_write_fu_222     |    0    |    0    |
|          |     write_ln108_write_fu_236     |    0    |    0    |
|          |     write_ln108_write_fu_250     |    0    |    0    |
|          |     write_ln108_write_fu_264     |    0    |    0    |
|          |     write_ln108_write_fu_278     |    0    |    0    |
|   write  |     write_ln108_write_fu_292     |    0    |    0    |
|          |     write_ln108_write_fu_306     |    0    |    0    |
|          |     write_ln108_write_fu_320     |    0    |    0    |
|          |     write_ln108_write_fu_334     |    0    |    0    |
|          |     write_ln108_write_fu_348     |    0    |    0    |
|          |     write_ln108_write_fu_362     |    0    |    0    |
|          |     write_ln108_write_fu_376     |    0    |    0    |
|          |     write_ln108_write_fu_390     |    0    |    0    |
|          |     write_ln108_write_fu_404     |    0    |    0    |
|          |     write_ln108_write_fu_418     |    0    |    0    |
|          |     write_ln108_write_fu_432     |    0    |    0    |
|          |     write_ln108_write_fu_446     |    0    |    0    |
|          |     write_ln108_write_fu_460     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |    25   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|icmp_ln83_reg_491|    1   |
|   k_4_reg_495   |   12   |
|    k_reg_468    |   12   |
+-----------------+--------+
|      Total      |   25   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   25   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   25   |    -   |
+-----------+--------+--------+
|   Total   |   25   |   25   |
+-----------+--------+--------+
