import "primitives/core.futil";
component mlir_funcSYCL_class_vector_addition<"toplevel"=1>(@clk clk: 1, @reset reset: 1, @go go: 1) -> (@done done: 1) {
  cells {
    add = std_add(32);
    @external @generated ext_mem0_ = std_mem_d1(32, 16, 1);
    @external @generated ext_mem1_ = std_mem_d1(32, 16, 1);
  }
  wires {
    group incr {
      ext_mem0_.addr0 = 1'd0;
      add.left = ext_mem0_.read_data;
      add.right = 32'd1;
      ext_mem1_.write_data = add.out;
      ext_mem1_.addr0 = 1'd0;
      ext_mem1_.write_en = 1'd1;
      incr[done] = ext_mem1_.done;
    }
  }
  control {
    incr;
  }
}
---STDERR---
[WARN  calyx_opt::passes::discover_external] Unable to infer parameter value for ext_mem0_ in std_mem_d1, defaulting to 16
[WARN  calyx_opt::passes::discover_external] Unable to infer parameter value for ext_mem1_ in std_mem_d1, defaulting to 16
