// Seed: 1746552123
module module_0 (
    input  wor   id_0,
    input  wor   id_1,
    input  tri1  id_2,
    input  wire  id_3,
    output uwire id_4,
    output wand  id_5,
    output wire  id_6,
    input  wire  id_7,
    input  wand  id_8,
    output wire  id_9
);
  always @(*) $signed(86);
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd36,
    parameter id_8 = 32'd60
) (
    input wand id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri0 _id_3,
    input wor id_4,
    input wire id_5,
    output wor id_6,
    input tri id_7,
    input supply0 _id_8,
    input tri0 id_9,
    input supply1 id_10,
    input tri id_11,
    output tri1 id_12
);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_1,
      id_9,
      id_6,
      id_12,
      id_12,
      id_7,
      id_0,
      id_12
  );
  assign modCall_1.id_3 = 0;
  logic [id_8 : id_3] id_14;
  ;
  assign id_14 = id_9;
  assign id_12 = id_5;
endmodule
