Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/20.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off DIV4 -c DIV4 --vector_source="d:/work/DIV4/Waveform.vwf" --testbench_file="d:/work/DIV4/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri Jul 18 16:25:32 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off DIV4 -c DIV4 --vector_source=d:/work/DIV4/Waveform.vwf --testbench_file=d:/work/DIV4/simulation/qsim/Waveform.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="d:/work/DIV4/simulation/qsim/" DIV4 -c DIV4

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri Jul 18 16:25:33 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=d:/work/DIV4/simulation/qsim/ DIV4 -c DIV4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file DIV4.vo in folder "d:/work/DIV4/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4651 megabytes
    Info: Processing ended: Fri Jul 18 16:25:33 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

d:/work/DIV4/simulation/qsim/DIV4.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/20.1/modelsim_ase/win32aloem//vsim -c -do DIV4.do

Reading pref.tcl


# 2020.1

# do DIV4.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:25:34 on Jul 18,2025
# vlog -work work DIV4.vo 
# -- Compiling module DIV4
# -- Compiling module hard_block
# 
# Top level modules:
# 	DIV4
# End time: 16:25:34 on Jul 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:25:35 on Jul 18,2025
# vlog -work work Waveform.vwf.vt 

# -- Compiling module DIV4_vlg_vec_tst
# 
# Top level modules:
# 	DIV4_vlg_vec_tst
# End time: 16:25:35 on Jul 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L cyclone10lp_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.DIV4_vlg_vec_tst 
# Start time: 16:25:35 on Jul 18,2025
# Loading work.DIV4_vlg_vec_tst
# Loading work.DIV4
# Loading work.hard_block
# Loading cyclone10lp_ver.cyclone10lp_io_obuf
# Loading cyclone10lp_ver.cyclone10lp_io_ibuf
# Loading cyclone10lp_ver.cyclone10lp_lcell_comb
# after#26
# ** Note: $finish    : Waveform.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /DIV4_vlg_vec_tst
# End time: 16:25:35 on Jul 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/work/DIV4/Waveform.vwf...

Reading d:/work/DIV4/simulation/qsim/DIV4.msim.vcd...

Processing channel transitions... 

Warning: TA[3] - signal not found in VCD.

Warning: TA[2] - signal not found in VCD.

Warning: TA[1] - signal not found in VCD.

Warning: TA[0] - signal not found in VCD.

Warning: TB[3] - signal not found in VCD.

Warning: TB[2] - signal not found in VCD.

Warning: TB[1] - signal not found in VCD.

Warning: TB[0] - signal not found in VCD.

Warning: TC[3] - signal not found in VCD.

Warning: TC[2] - signal not found in VCD.

Warning: TC[1] - signal not found in VCD.

Warning: TC[0] - signal not found in VCD.

Writing the resulting VWF to d:/work/DIV4/simulation/qsim/DIV4_20250718162535.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.