ModuleName Mux_2_input_4bit
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 200 ,Y1: 120 ,X2: 496 ,Y2: 120
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 200 ,Y1: 240 ,X2: 496 ,Y2: 240
Edge X1: 496 ,Y1: 136 ,X2: 496 ,Y2: 240
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 200 ,Y1: 144 ,X2: 480 ,Y2: 144
Edge X1: 480 ,Y1: 144 ,X2: 480 ,Y2: 248
Edge X1: 480 ,Y1: 248 ,X2: 496 ,Y2: 248
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 200 ,Y1: 264 ,X2: 496 ,Y2: 264
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 560 ,Y1: 128 ,X2: 736 ,Y2: 128
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 560 ,Y1: 256 ,X2: 736 ,Y2: 256
End
Branches
End
Wire Name: b10
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 200 ,Y1: 200 ,X2: 200 ,Y2: 320
End
Branches
Branch Left: 200 ,Top: 240
BranchStrList
0
End
Branch Left: 200 ,Top: 264
BranchStrList
1
End
Branch Left: 200 ,Top: 288
BranchStrList
2
End
Branch Left: 200 ,Top: 312
BranchStrList
3
End
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 432 ,Y1: 376 ,X2: 496 ,Y2: 376
Edge X1: 432 ,Y1: 168 ,X2: 432 ,Y2: 376
Edge X1: 200 ,Y1: 168 ,X2: 432 ,Y2: 168
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 416 ,Y1: 392 ,X2: 496 ,Y2: 392
Edge X1: 416 ,Y1: 288 ,X2: 416 ,Y2: 392
Edge X1: 200 ,Y1: 288 ,X2: 416 ,Y2: 288
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 560 ,Y1: 384 ,X2: 736 ,Y2: 384
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 224 ,Y1: 552 ,X2: 456 ,Y2: 552
Edge X1: 456 ,Y1: 528 ,X2: 456 ,Y2: 552
Edge X1: 456 ,Y1: 416 ,X2: 456 ,Y2: 528
Edge X1: 456 ,Y1: 528 ,X2: 528 ,Y2: 528
Edge X1: 456 ,Y1: 288 ,X2: 456 ,Y2: 416
Edge X1: 456 ,Y1: 416 ,X2: 528 ,Y2: 416
Edge X1: 456 ,Y1: 160 ,X2: 456 ,Y2: 288
Edge X1: 456 ,Y1: 288 ,X2: 528 ,Y2: 288
Edge X1: 456 ,Y1: 160 ,X2: 528 ,Y2: 160
End
Branches
End
Wire Name: b12
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 200 ,Y1: 96 ,X2: 200 ,Y2: 192
End
Branches
Branch Left: 200 ,Top: 120
BranchStrList
0
End
Branch Left: 200 ,Top: 144
BranchStrList
1
End
Branch Left: 200 ,Top: 168
BranchStrList
2
End
Branch Left: 200 ,Top: 184
BranchStrList
3
End
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 200 ,Y1: 184 ,X2: 400 ,Y2: 184
Edge X1: 400 ,Y1: 184 ,X2: 400 ,Y2: 488
Edge X1: 400 ,Y1: 488 ,X2: 496 ,Y2: 488
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 200 ,Y1: 312 ,X2: 384 ,Y2: 312
Edge X1: 384 ,Y1: 312 ,X2: 384 ,Y2: 504
Edge X1: 384 ,Y1: 504 ,X2: 496 ,Y2: 504
End
Branches
End
Wire Name: b14
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 736 ,Y1: 80 ,X2: 736 ,Y2: 536
End
Branches
Branch Left: 736 ,Top: 128
BranchStrList
0
End
Branch Left: 736 ,Top: 256
BranchStrList
1
End
Branch Left: 736 ,Top: 384
BranchStrList
2
End
Branch Left: 736 ,Top: 496
BranchStrList
3
End
End
Wire Name: w17
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 560 ,Y1: 496 ,X2: 736 ,Y2: 496
End
Branches
End
End
Ports
Port Left: 200 Top: 96 ,Orientation: 0
Portname: Input_1 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 200 Top: 200 ,Orientation: 0
Portname: Input_2 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 736 Top: 80 ,Orientation: 0
Portname: Out ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 224 Top: 552 ,Orientation: 0
Portname: S ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 496 Top: 104
Name: s0
LibraryName: PNULib
IpName: PNU_MUX2
SymbolParameters
End
Symbol Left: 496 Top: 232
Name: s1
LibraryName: PNULib
IpName: PNU_MUX2
SymbolParameters
End
Symbol Left: 496 Top: 360
Name: s2
LibraryName: PNULib
IpName: PNU_MUX2
SymbolParameters
End
Symbol Left: 496 Top: 472
Name: s3
LibraryName: PNULib
IpName: PNU_MUX2
SymbolParameters
End
End
Texts
End
Links
End
