// SPDX-License-Identifier: MIT
// Copyright (C) 2024-2026, Advanced Micro Devices, Inc. All rights reserved.

#include <torch/all.h>
#include <ATen/hip/HIPContext.h>
#include "py_itfs_common.h"
#include "mha_common.h"

#include "mha_fwd.h"

namespace aiter {
namespace torch_itfs {
mha_fwd_args get_asm_mha_varlen_fwd_args(bool has_lse,
                                          bool has_dropout_randval,
                                          const mask_info &mask,
                                          // sizes
                                          const int b,
                                          const int max_seqlen_q,
                                          const int h,
                                          const int h_k,
                                          const int d,
                                          const int d_v,
                                          const int min_seqlen_q,
                                          // device pointers
                                          const at::Tensor q,
                                          const at::Tensor k,
                                          const at::Tensor v,
                                          const at::Tensor cu_seqlens_q,
                                          const at::Tensor cu_seqlens_k,
                                          std::optional<const at::Tensor> &cu_seqlens_q_padded,
                                          std::optional<const at::Tensor> &cu_seqlens_k_padded,
                                          std::optional<const at::Tensor> &seqlens_k,
                                          std::optional<const at::Tensor> &bias_,
                                          std::optional<const at::Tensor> &alibi_slopes_,
                                          std::optional<const at::Tensor> &q_descale_,
                                          std::optional<const at::Tensor> &k_descale_,
                                          std::optional<const at::Tensor> &v_descale_,
                                          at::Tensor out,
                                          at::Tensor softmax_lse,
                                          at::Tensor dropout_randval,
                                          float softmax_scale,
                                          float logits_soft_cap,
                                          float p_dropout,
                                          std::pair<uint64_t*, uint64_t*> drop_seed_offset,
                                          const std::string& data_type,
                                          bias_enum bias_type,
                                          int how_v3_bf16_cvt)
{
    // q: (total_q, nheads, d)
    // k: (total_k, nheads_k, d)
    // v: (total_k, nheads_k, d_v)
    // o: (total_q, nheads, d_v)

    // bias:(total_q, max_seqlen_k)
    // alibi_slopes:(batch, nheads) or (nhead)
    // lse: (nheads, total_q)
    // randval: (nheads, total_q, max_seqlen_k)

    ck_tile::index_t total_q = q.size(0);
    ck_tile::index_t total_k = k.size(0);

    ck_tile::index_t stride_q = q.stride(0);
    ck_tile::index_t stride_k = k.stride(0);
    ck_tile::index_t stride_v = v.stride(0);
    ck_tile::index_t stride_o = out.stride(0);
    ck_tile::index_t stride_randval = has_dropout_randval ? dropout_randval.stride(1) : 0;

    ck_tile::index_t nhead_stride_q = q.stride(1);
    ck_tile::index_t nhead_stride_k = k.stride(1);
    ck_tile::index_t nhead_stride_v = v.stride(1);
    ck_tile::index_t nhead_stride_o = out.stride(1);
    ck_tile::index_t nhead_stride_lse = has_lse ? softmax_lse.stride(0) : 0;
    ck_tile::index_t nhead_stride_randval = has_dropout_randval ? dropout_randval.stride(0) : 0;

    ck_tile::index_t batch_stride_q = 0;
    ck_tile::index_t batch_stride_k = 0;
    ck_tile::index_t batch_stride_v = 0;
    ck_tile::index_t batch_stride_o = 0;
    ck_tile::index_t batch_stride_lse = 0;
    ck_tile::index_t batch_stride_randval = 0;

    void *bias_ptr = nullptr;
    ck_tile::index_t stride_bias = 0;
    ck_tile::index_t nhead_stride_bias = 0;
    ck_tile::index_t batch_stride_bias = 0;

    if (bias_.has_value()) {
        auto bias = bias_.value();
        CHECK_DEVICE(bias);
        TORCH_CHECK(bias.stride(-1) == 1, "bias tensor must have contiguous last dimension");
        TORCH_CHECK(bias.dim() == 2, "only support 2d bias");
        bias_ptr = bias.data_ptr();
        if (bias.dim() == 2)
            stride_bias = bias.stride(0);
    }
    else if (alibi_slopes_.has_value()) {
        auto alibi_slopes = alibi_slopes_.value();
        CHECK_DEVICE(alibi_slopes);
        TORCH_CHECK(alibi_slopes.stride(-1) == 1, "ALiBi slopes tensor must have contiguous last dimension");
        TORCH_CHECK(alibi_slopes.sizes() == torch::IntArrayRef({h}) || alibi_slopes.sizes() == torch::IntArrayRef({b, h}));
        bias_ptr = alibi_slopes.data_ptr();
        stride_bias = alibi_slopes.dim() == 2 ? alibi_slopes.stride(0) : 0;
    }

    const void* seqstart_q_ptr = nullptr;
    const void* seqstart_k_ptr = nullptr;
    const void* cu_seqlen_q_ptr = nullptr;
    const void* cu_seqlen_k_ptr = nullptr;

    if (cu_seqlens_k_padded.has_value()) {
        seqstart_k_ptr = cu_seqlens_k_padded.value().data_ptr();
        cu_seqlen_k_ptr = cu_seqlens_k.data_ptr();
    } else {
        seqstart_k_ptr = cu_seqlens_k.data_ptr();
    }

    if (cu_seqlens_q_padded.has_value()) {
        seqstart_q_ptr = cu_seqlens_q_padded.value().data_ptr();
        cu_seqlen_q_ptr = cu_seqlens_q.data_ptr();
    } else {
        seqstart_q_ptr = cu_seqlens_q.data_ptr();
    }

    ck_tile::index_t nhead_stride_descale_q = 0;
    ck_tile::index_t nhead_stride_descale_k = 0;
    ck_tile::index_t nhead_stride_descale_v = 0;
    ck_tile::index_t batch_stride_descale_q = 0;
    ck_tile::index_t batch_stride_descale_k = 0;
    ck_tile::index_t batch_stride_descale_v = 0;
    void *q_descale_ptr = nullptr;
    void *k_descale_ptr = nullptr;
    void *v_descale_ptr = nullptr;

    if (q_descale_.has_value()) {
        auto q_descale = q_descale_.value();
        CHECK_DEVICE(q_descale);
        TORCH_CHECK(q_descale.sizes() == torch::IntArrayRef({1}) || q_descale.sizes() == torch::IntArrayRef({b, h_k}));
        if (q_descale.dim() == 2) {
            batch_stride_descale_q = q_descale.stride(0);
            nhead_stride_descale_q = q_descale.stride(1);
        }
        q_descale_ptr = q_descale.data_ptr();
    }
    if (k_descale_.has_value()) {
        auto k_descale = k_descale_.value();
        CHECK_DEVICE(k_descale);
        TORCH_CHECK(k_descale.sizes() == torch::IntArrayRef({1}) || k_descale.sizes() == torch::IntArrayRef({b, h_k}));
        if (k_descale.dim() == 2) {
            batch_stride_descale_k = k_descale.stride(0);
            nhead_stride_descale_k = k_descale.stride(1);
        }
        k_descale_ptr = k_descale.data_ptr();
    }
    if (v_descale_.has_value()) {
        auto v_descale = v_descale_.value();
        CHECK_DEVICE(v_descale);
        TORCH_CHECK(v_descale.sizes() == torch::IntArrayRef({1}) || v_descale.sizes() == torch::IntArrayRef({b, h_k}));
        if (v_descale.dim() == 2) {
            batch_stride_descale_v = v_descale.stride(0);
            nhead_stride_descale_v = v_descale.stride(1);
        }
        v_descale_ptr = v_descale.data_ptr();
    }

    return mha_fwd_args{true, // use_asm_v3
                        false, // v3_api_check
                        how_v3_bf16_cvt,
                        data_type,
                        true, //is_group_mode
                        static_cast<int>(bias_type),
                        has_lse,
                        0, // qscale_type
                        false, // has_sink
                        q.data_ptr(),
                        k.data_ptr(),
                        v.data_ptr(),
                        bias_ptr,
                        q_descale_ptr,
                        k_descale_ptr,
                        v_descale_ptr,
                        has_dropout_randval ? dropout_randval.data_ptr() : nullptr,
                        has_lse ? softmax_lse.data_ptr() : nullptr,
                        out.data_ptr(),
                        seqstart_q_ptr, // seqstart_q_ptr (cumulative physical)
                        seqstart_k_ptr, // seqstart_k_ptr
                        nullptr, // seqlen_q_ptr (per-sequence logical, not used here)
                        seqlens_k.has_value() ? seqlens_k.value().data_ptr() : nullptr, // seqlen_k_ptr
                        cu_seqlen_q_ptr, // cu_seqlen_q_ptr
                        cu_seqlen_k_ptr, // cu_seqlen_k_ptr
                        nullptr, // block_scale_seqstart_q_ptr
                        nullptr, // block_scale_seqstart_k_ptr
                        nullptr, // sink_ptr
                        total_q,
                        total_k,
                        b,
                        max_seqlen_q,
                        d,             // hdim_q
                        d_v,           // hdim_v
                        h,             // nhead_q
                        h_k,           // nhead_k
                        softmax_scale, // scale_s
                        logits_soft_cap,
                        stride_q,
                        stride_k,
                        stride_v,
                        stride_bias,
                        stride_randval,
                        stride_o,
                        nhead_stride_q,
                        nhead_stride_k,
                        nhead_stride_v,
                        nhead_stride_bias,
                        nhead_stride_randval,
                        nhead_stride_lse,
                        nhead_stride_o,
                        nhead_stride_descale_q,
                        nhead_stride_descale_k,
                        nhead_stride_descale_v,
                        batch_stride_q,
                        batch_stride_k,
                        batch_stride_v,
                        batch_stride_bias,
                        batch_stride_randval,
                        batch_stride_lse,
                        batch_stride_o,
                        batch_stride_descale_q,
                        batch_stride_descale_k,
                        batch_stride_descale_v,
                        mask.left,
                        mask.right,
                        0,              // sink_size
                        static_cast<ck_tile::index_t>(mask.type),
                        min_seqlen_q,
                        p_dropout,
                        has_dropout_randval,
                        drop_seed_offset,
                        128, // block_scale_size_q
                        128}; // block_scale_size_kv
}


std::vector<at::Tensor>
fmha_v3_varlen_fwd(at::Tensor &q,                  // [total_q, hq, d]
               const at::Tensor &k,            // [total_k, hk, d]
               const at::Tensor &v,            // [total_k, hk, d]
               const at::Tensor &cu_seqlens_q, // [b+1]
               const at::Tensor &cu_seqlens_k, // [b+1]
               int max_seqlen_q,
               int max_seqlen_k,
               int min_seqlen_q,
               float p_dropout,
               float softmax_scale,
               float logits_soft_cap,
               bool zero_tensors,
               bool is_causal,
               int window_size_left,
               int window_size_right,
               bool return_softmax_lse,
               bool return_dropout_randval,
               int how_v3_bf16_cvt,
               std::optional<at::Tensor> out_,                // [total_q, hq, d]
               std::optional<const at::Tensor> block_table_,  // [hq] or [b, hq]
               std::optional<const at::Tensor> bias_,         // [total_q, max_seqlen_k]
               std::optional<const at::Tensor> alibi_slopes_, // [hq] or [b, hq]
               std::optional<const at::Tensor> q_descale_,    // [1] or [b, h_k]
               std::optional<const at::Tensor> k_descale_,    // [1] or [b, h_k]
               std::optional<const at::Tensor> v_descale_,    // [1] or [b, h_k]
               std::optional<at::Generator> gen_,
               std::optional<const at::Tensor> cu_seqlens_q_padded,   // [b+1]
               std::optional<const at::Tensor> cu_seqlens_k_padded)   // [b+1])
{
    auto q_dtype = q.dtype();
    bool is_qkv_fp8 = q_dtype == at::ScalarType::Float8_e4m3fn || q_dtype == at::ScalarType::Float8_e4m3fnuz;
    TORCH_CHECK(q_dtype == torch::kFloat16 || q_dtype == torch::kBFloat16 || is_qkv_fp8,
                "FlashAttention only support fp16, bf16 and fp8_e4m3 data type");

    TORCH_CHECK(k.dtype() == q_dtype, "query and key must have the same dtype");
    TORCH_CHECK(v.dtype() == q_dtype, "query and value must have the same dtype");
    TORCH_CHECK(cu_seqlens_q.dtype() == torch::kInt32, "cu_seqlens_q must have dtype int32");
    TORCH_CHECK(cu_seqlens_k.dtype() == torch::kInt32, "cu_seqlens_k must have dtype int32");

    std::string dtype_str;
    if (q_dtype == torch::kFloat16) {
        dtype_str = "fp16";
    } else if (q_dtype == torch::kBFloat16) {
        dtype_str = "bf16";
    } else if (is_qkv_fp8) {
        if (!out_.has_value() || out_.value().dtype() == torch::kBFloat16)
            dtype_str = "fp8bf16"; // only support bf16 out for fp8
        else
            TORCH_CHECK(false, "For FP8 input, output must have dtype BF16 for now");
    }

    CHECK_DEVICE(q); CHECK_DEVICE(k); CHECK_DEVICE(v);
    CHECK_DEVICE(cu_seqlens_q);
    CHECK_DEVICE(cu_seqlens_k);

    at::Tensor block_table;
    const bool paged_KV = block_table_.has_value();
    if (paged_KV) {
        block_table = block_table_.value();
        CHECK_DEVICE(block_table);
        TORCH_CHECK(block_table.dtype() == torch::kInt32, "block_table must have dtype torch.int32");
        TORCH_CHECK(block_table.stride(-1) == 1, "block_table must have contiguous last dimension");
    }

    TORCH_CHECK(q_descale_.has_value() == k_descale_.has_value() &&
                k_descale_.has_value() == v_descale_.has_value(),
                "q_descale, k_descale, v_descale must be all provided or all not provided");
    if(is_qkv_fp8)
    {
        TORCH_CHECK(q_descale_.has_value(),
                    "q_descale, k_descale, v_descale must be provided for asm fp8");
        TORCH_CHECK(q_descale_.value().dtype() == torch::kFloat32 &&
                        k_descale_.value().dtype() == torch::kFloat32 &&
                        v_descale_.value().dtype() == torch::kFloat32,
                    "q_descale, k_descale, v_descale must be float32");
    }

    TORCH_CHECK(q.stride(-1) == 1, "Input tensor must have contiguous last dimension");
    TORCH_CHECK(k.stride(-1) == 1, "Input tensor must have contiguous last dimension");
    TORCH_CHECK(v.stride(-1) == 1, "Input tensor must have contiguous last dimension");
    CHECK_CONTIGUOUS(cu_seqlens_q);
    CHECK_CONTIGUOUS(cu_seqlens_k);

    const auto sizes = q.sizes();

    const int batch_size = cu_seqlens_q.numel() - 1;
    int num_heads = sizes[1];
    const int head_size_q = q.size(-1);
    const int head_size_v = v.size(-1);
    const int num_heads_k = k.size(-2);

    const int max_num_blocks_per_seq = !paged_KV ? 0 : block_table.size(1);
    const int num_blocks = !paged_KV ? 0 : k.size(0);
    const int page_block_size = !paged_KV ? 1 : k.size(1);
    TORCH_CHECK(!paged_KV || page_block_size % 128 == 0, "Paged KV cache block size must be divisible by 128");

    if (max_seqlen_q == 1 && !alibi_slopes_.has_value()) { is_causal = false; }  // causal=true is the same as causal=false in this case

    TORCH_CHECK(!(bias_.has_value() && alibi_slopes_.has_value()), "cannot apply bias and alibi at the same time");
    bias_enum bias_type = bias_.has_value() ? bias_enum::elementwise_bias :
        alibi_slopes_.has_value() ? bias_type = bias_enum::alibi : bias_enum::no_bias;

    // TODO
    // Faster to transpose q from (b, 1, (nheads_kv ngroups), d) to (b, ngroups, nheads_kv, d) in this case
    // H/t Daniel Haziza


    const int total_q = q.size(0);
    TORCH_CHECK(batch_size > 0, "batch size must be postive");
    TORCH_CHECK(head_size_q <= 256, "CK only supports head dimension at most 256");
    TORCH_CHECK(head_size_v <= 256, "CK only supports head dimension at most 256");
    TORCH_CHECK(head_size_q % 8 == 0, "query, key, value, and out_ must have a head_size that is a multiple of 8");
    TORCH_CHECK(head_size_v % 8 == 0, "query, key, value, and out_ must have a head_size that is a multiple of 8");
    TORCH_CHECK(num_heads % num_heads_k == 0, "Number of heads in key/value must divide number of heads in query");

    if (window_size_left >= max_seqlen_k) { window_size_left = -1; }
    if (window_size_right >= max_seqlen_k) { window_size_right = -1; }

    mask_info mask;

    if (is_causal) {
        // Causal is the special case where window_size_right == 0 and window_size_left < 0.
        window_size_right = 0;
        std::string mask_identify = "b:" + std::to_string(window_size_left) + "," + "0";
        mask = mask_info::decode(mask_identify, max_seqlen_q, max_seqlen_k); // casual
    }
    else if (window_size_left == -1 && window_size_right == -1) {
        mask = mask_info::decode("0", max_seqlen_q, max_seqlen_k); // no mask
    }
    else {
        // Local is the more general case where window_size_right >= 0 or window_size_left >= 0.
        std::string mask_identify = "b:" + std::to_string(window_size_left) + "," + std::to_string(window_size_right);
        mask = mask_info::decode(mask_identify, max_seqlen_q, max_seqlen_k); // local
    }

    CHECK_SHAPE(q, total_q, num_heads, head_size_q);
    if (!paged_KV) {
        const int total_k = k.size(0);
        CHECK_SHAPE(k, total_k, num_heads_k, head_size_q);
        CHECK_SHAPE(v, total_k, num_heads_k, head_size_v);
    } else {
        CHECK_SHAPE(k, num_blocks, page_block_size, num_heads_k, head_size_q);
        CHECK_SHAPE(v, num_blocks, page_block_size, num_heads_k, head_size_v);
        CHECK_SHAPE(block_table, batch_size, max_num_blocks_per_seq);
    }

    CHECK_SHAPE(cu_seqlens_q, batch_size + 1);
    CHECK_SHAPE(cu_seqlens_k, batch_size + 1);

    auto opts = q.options();
    auto out_type = dtype_str == "fp8bf16" ? torch::kBFloat16 : q.scalar_type();
    at::Tensor out;
    if (out_.has_value()) {
        out = out_.value();
        TORCH_CHECK(out.dtype() == out_type, "For FP16/BF16 input, output must have the same dtype as inputs. For FP8 input, output must have dtype BF16");
        CHECK_DEVICE(out);
        TORCH_CHECK(out.stride(-1) == 1, "Output tensor must have contiguous last dimension");
        CHECK_SHAPE(out, total_q, num_heads, head_size_v);
    }
    else {
        out = torch::empty({total_q, num_heads, head_size_v}, opts.dtype(out_type));
    }

    // Otherwise the kernel will be launched from cuda:0 device
    const at::hip::OptionalHIPGuardMasqueradingAsCUDA device_guard{q.device()};
    const hipStream_t stream = at::hip::getCurrentHIPStream();

    bool has_lse = return_softmax_lse;
    bool has_dropout = p_dropout > 0.0f;
    if (has_dropout)
        TORCH_CHECK(!paged_KV, "Paged KV does not support dropout");

    at::Tensor softmax_lse;
    if (return_softmax_lse) {
        softmax_lse = torch::empty({num_heads, total_q}, opts.dtype(torch::kFloat32));
    }
    else {
        softmax_lse = torch::empty({ 0 }, opts.dtype(torch::kFloat32));
    }

    at::Tensor p;
    if (return_dropout_randval) {
        TORCH_CHECK(has_dropout, "return_dropout_randval require p_dropout > 0");
        p = torch::empty({num_heads, total_q, max_seqlen_k}, opts.dtype(torch::kUInt8));
    }
    else {
        p = torch::empty({ 0 }, opts);
    }

    if (zero_tensors)
    {
        out.zero_();
        softmax_lse.fill_(-std::numeric_limits<float>::infinity());
        if (return_dropout_randval) {p.zero_();}
    }

    auto rng_state = torch::empty({2}, opts.dtype(torch::kInt64));
    auto rng_state_ptr = reinterpret_cast<uint64_t*>(rng_state.data_ptr());

    if (p_dropout > 0.0)  {
        int64_t counter_offset = batch_size * num_heads * ck_tile::get_warp_size();
        auto gen = at::get_generator_or_default<at::CUDAGeneratorImpl>(
            gen_, at::cuda::detail::getDefaultCUDAGenerator());
        // See Note [Acquire lock when using random generators]
        std::lock_guard<std::mutex> lock(gen->mutex_);
        auto philox_args = gen->philox_cuda_state(counter_offset);
        hipLaunchKernelGGL(
            aiter::ParsePhiloxCudaState, dim3(1), dim3(64), 0, stream, philox_args, rng_state_ptr);
    }
    std::optional<const at::Tensor> seqlens_k = std::nullopt;

    if (max_seqlen_k > 0) {
        ck_tile::stream_config stream_config{stream};

        auto drop_seed_offset = std::make_pair(rng_state_ptr, rng_state_ptr + 1);
        auto args =
            get_asm_mha_varlen_fwd_args(
                has_lse,
                return_dropout_randval,
                mask,
                batch_size,
                max_seqlen_q,
                num_heads,
                num_heads_k,
                head_size_q,
                head_size_v,
                min_seqlen_q,
                q,
                k,
                v,
                cu_seqlens_q,
                cu_seqlens_k,
                cu_seqlens_q_padded,
                cu_seqlens_k_padded,
                seqlens_k,
                bias_,
                alibi_slopes_,
                q_descale_,
                k_descale_,
                v_descale_,
                out,
                softmax_lse,
                p,
                softmax_scale,
                logits_soft_cap,
                p_dropout,
                drop_seed_offset,
                dtype_str,
                bias_type,
                how_v3_bf16_cvt);

        float t = aiter::mha_fwd(args, stream_config);
        TORCH_CHECK(t >= 0, "invalid argument for fmha_v3_varlen_fwd");
    }
    else {
        // If seqlen_k == 0, then we have an empty tensor. We need to set the output to 0.
        out.zero_();
        softmax_lse.fill_(std::numeric_limits<float>::infinity());
    }

    return {out, softmax_lse, p, rng_state};
}

} // namespace torch_itfs
} // namespace aiter
