Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Dec 28 15:10:38 2024
| Host         : infty running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_beep_timing_summary_routed.rpt -pb top_beep_timing_summary_routed.pb -rpx top_beep_timing_summary_routed.rpx -warn_on_violation
| Design       : top_beep
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.631        0.000                      0                   24        0.186        0.000                      0                   24        9.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            16.631        0.000                      0                   24        0.186        0.000                      0                   24        9.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.631ns  (required time - arrival time)
  Source:                 u_key_debounce/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.984ns (29.481%)  route 2.354ns (70.519%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 24.372 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.440     4.642    u_key_debounce/CLK
    SLICE_X0Y3           FDCE                                         r  u_key_debounce/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.348     4.990 r  u_key_debounce/cnt_reg[17]/Q
                         net (fo=4, routed)           0.812     5.801    u_key_debounce/cnt[17]
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.257     6.058 r  u_key_debounce/cnt[19]_i_3/O
                         net (fo=2, routed)           0.625     6.683    u_key_debounce/cnt[19]_i_3_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I3_O)        0.274     6.957 r  u_key_debounce/cnt[15]_i_2/O
                         net (fo=13, routed)          0.917     7.874    u_key_debounce/cnt[15]_i_2_n_0
    SLICE_X0Y0           LUT2 (Prop_lut2_I0_O)        0.105     7.979 r  u_key_debounce/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.979    u_key_debounce/p_0_in[1]
    SLICE_X0Y0           FDCE                                         r  u_key_debounce/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.330    24.372    u_key_debounce/CLK
    SLICE_X0Y0           FDCE                                         r  u_key_debounce/cnt_reg[1]/C
                         clock pessimism              0.242    24.614    
                         clock uncertainty           -0.035    24.578    
    SLICE_X0Y0           FDCE (Setup_fdce_C_D)        0.032    24.610    u_key_debounce/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.610    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                 16.631    

Slack (MET) :             16.658ns  (required time - arrival time)
  Source:                 u_key_debounce/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.994ns (29.691%)  route 2.354ns (70.309%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 24.372 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.440     4.642    u_key_debounce/CLK
    SLICE_X0Y3           FDCE                                         r  u_key_debounce/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.348     4.990 r  u_key_debounce/cnt_reg[17]/Q
                         net (fo=4, routed)           0.812     5.801    u_key_debounce/cnt[17]
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.257     6.058 r  u_key_debounce/cnt[19]_i_3/O
                         net (fo=2, routed)           0.625     6.683    u_key_debounce/cnt[19]_i_3_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I3_O)        0.274     6.957 r  u_key_debounce/cnt[15]_i_2/O
                         net (fo=13, routed)          0.917     7.874    u_key_debounce/cnt[15]_i_2_n_0
    SLICE_X0Y0           LUT2 (Prop_lut2_I0_O)        0.115     7.989 r  u_key_debounce/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     7.989    u_key_debounce/p_0_in[2]
    SLICE_X0Y0           FDCE                                         r  u_key_debounce/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.330    24.372    u_key_debounce/CLK
    SLICE_X0Y0           FDCE                                         r  u_key_debounce/cnt_reg[2]/C
                         clock pessimism              0.242    24.614    
                         clock uncertainty           -0.035    24.578    
    SLICE_X0Y0           FDCE (Setup_fdce_C_D)        0.069    24.647    u_key_debounce/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         24.647    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                 16.658    

Slack (MET) :             16.738ns  (required time - arrival time)
  Source:                 u_key_debounce/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.984ns (30.460%)  route 2.246ns (69.540%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 24.372 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.440     4.642    u_key_debounce/CLK
    SLICE_X0Y3           FDCE                                         r  u_key_debounce/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.348     4.990 r  u_key_debounce/cnt_reg[17]/Q
                         net (fo=4, routed)           0.812     5.801    u_key_debounce/cnt[17]
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.257     6.058 r  u_key_debounce/cnt[19]_i_3/O
                         net (fo=2, routed)           0.625     6.683    u_key_debounce/cnt[19]_i_3_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I3_O)        0.274     6.957 r  u_key_debounce/cnt[15]_i_2/O
                         net (fo=13, routed)          0.810     7.767    u_key_debounce/cnt[15]_i_2_n_0
    SLICE_X0Y0           LUT2 (Prop_lut2_I0_O)        0.105     7.872 r  u_key_debounce/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     7.872    u_key_debounce/p_0_in[3]
    SLICE_X0Y0           FDCE                                         r  u_key_debounce/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.330    24.372    u_key_debounce/CLK
    SLICE_X0Y0           FDCE                                         r  u_key_debounce/cnt_reg[3]/C
                         clock pessimism              0.242    24.614    
                         clock uncertainty           -0.035    24.578    
    SLICE_X0Y0           FDCE (Setup_fdce_C_D)        0.032    24.610    u_key_debounce/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         24.610    
                         arrival time                          -7.872    
  -------------------------------------------------------------------
                         slack                                 16.738    

Slack (MET) :             16.762ns  (required time - arrival time)
  Source:                 u_key_debounce/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.997ns (30.739%)  route 2.246ns (69.261%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 24.372 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.440     4.642    u_key_debounce/CLK
    SLICE_X0Y3           FDCE                                         r  u_key_debounce/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.348     4.990 r  u_key_debounce/cnt_reg[17]/Q
                         net (fo=4, routed)           0.812     5.801    u_key_debounce/cnt[17]
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.257     6.058 r  u_key_debounce/cnt[19]_i_3/O
                         net (fo=2, routed)           0.625     6.683    u_key_debounce/cnt[19]_i_3_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I3_O)        0.274     6.957 r  u_key_debounce/cnt[15]_i_2/O
                         net (fo=13, routed)          0.810     7.767    u_key_debounce/cnt[15]_i_2_n_0
    SLICE_X0Y0           LUT2 (Prop_lut2_I0_O)        0.118     7.885 r  u_key_debounce/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     7.885    u_key_debounce/p_0_in[4]
    SLICE_X0Y0           FDCE                                         r  u_key_debounce/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.330    24.372    u_key_debounce/CLK
    SLICE_X0Y0           FDCE                                         r  u_key_debounce/cnt_reg[4]/C
                         clock pessimism              0.242    24.614    
                         clock uncertainty           -0.035    24.578    
    SLICE_X0Y0           FDCE (Setup_fdce_C_D)        0.069    24.647    u_key_debounce/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         24.647    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                 16.762    

Slack (MET) :             16.773ns  (required time - arrival time)
  Source:                 u_key_debounce/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.984ns (30.415%)  route 2.251ns (69.585%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 24.372 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.440     4.642    u_key_debounce/CLK
    SLICE_X0Y3           FDCE                                         r  u_key_debounce/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.348     4.990 r  u_key_debounce/cnt_reg[17]/Q
                         net (fo=4, routed)           0.812     5.801    u_key_debounce/cnt[17]
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.257     6.058 r  u_key_debounce/cnt[19]_i_3/O
                         net (fo=2, routed)           0.625     6.683    u_key_debounce/cnt[19]_i_3_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I3_O)        0.274     6.957 r  u_key_debounce/cnt[15]_i_2/O
                         net (fo=13, routed)          0.815     7.772    u_key_debounce/cnt[15]_i_2_n_0
    SLICE_X2Y1           LUT2 (Prop_lut2_I0_O)        0.105     7.877 r  u_key_debounce/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     7.877    u_key_debounce/p_0_in[5]
    SLICE_X2Y1           FDCE                                         r  u_key_debounce/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.330    24.372    u_key_debounce/CLK
    SLICE_X2Y1           FDCE                                         r  u_key_debounce/cnt_reg[5]/C
                         clock pessimism              0.242    24.614    
                         clock uncertainty           -0.035    24.578    
    SLICE_X2Y1           FDCE (Setup_fdce_C_D)        0.072    24.650    u_key_debounce/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         24.650    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                 16.773    

Slack (MET) :             16.787ns  (required time - arrival time)
  Source:                 u_key_debounce/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 1.004ns (30.842%)  route 2.251ns (69.158%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 24.372 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.440     4.642    u_key_debounce/CLK
    SLICE_X0Y3           FDCE                                         r  u_key_debounce/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.348     4.990 r  u_key_debounce/cnt_reg[17]/Q
                         net (fo=4, routed)           0.812     5.801    u_key_debounce/cnt[17]
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.257     6.058 r  u_key_debounce/cnt[19]_i_3/O
                         net (fo=2, routed)           0.625     6.683    u_key_debounce/cnt[19]_i_3_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I3_O)        0.274     6.957 r  u_key_debounce/cnt[15]_i_2/O
                         net (fo=13, routed)          0.815     7.772    u_key_debounce/cnt[15]_i_2_n_0
    SLICE_X2Y1           LUT2 (Prop_lut2_I0_O)        0.125     7.897 r  u_key_debounce/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     7.897    u_key_debounce/p_0_in[7]
    SLICE_X2Y1           FDCE                                         r  u_key_debounce/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.330    24.372    u_key_debounce/CLK
    SLICE_X2Y1           FDCE                                         r  u_key_debounce/cnt_reg[7]/C
                         clock pessimism              0.242    24.614    
                         clock uncertainty           -0.035    24.578    
    SLICE_X2Y1           FDCE (Setup_fdce_C_D)        0.106    24.684    u_key_debounce/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         24.684    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                 16.787    

Slack (MET) :             16.788ns  (required time - arrival time)
  Source:                 u_key_debounce/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.984ns (30.553%)  route 2.237ns (69.447%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 24.372 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.440     4.642    u_key_debounce/CLK
    SLICE_X0Y3           FDCE                                         r  u_key_debounce/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.348     4.990 r  u_key_debounce/cnt_reg[17]/Q
                         net (fo=4, routed)           0.812     5.801    u_key_debounce/cnt[17]
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.257     6.058 r  u_key_debounce/cnt[19]_i_3/O
                         net (fo=2, routed)           0.625     6.683    u_key_debounce/cnt[19]_i_3_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I3_O)        0.274     6.957 r  u_key_debounce/cnt[15]_i_2/O
                         net (fo=13, routed)          0.800     7.757    u_key_debounce/cnt[15]_i_2_n_0
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.105     7.862 r  u_key_debounce/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     7.862    u_key_debounce/p_0_in[10]
    SLICE_X2Y2           FDCE                                         r  u_key_debounce/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.330    24.372    u_key_debounce/CLK
    SLICE_X2Y2           FDCE                                         r  u_key_debounce/cnt_reg[10]/C
                         clock pessimism              0.242    24.614    
                         clock uncertainty           -0.035    24.578    
    SLICE_X2Y2           FDCE (Setup_fdce_C_D)        0.072    24.650    u_key_debounce/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         24.650    
                         arrival time                          -7.862    
  -------------------------------------------------------------------
                         slack                                 16.788    

Slack (MET) :             16.809ns  (required time - arrival time)
  Source:                 u_key_debounce/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.997ns (30.832%)  route 2.237ns (69.168%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 24.372 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.440     4.642    u_key_debounce/CLK
    SLICE_X0Y3           FDCE                                         r  u_key_debounce/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.348     4.990 r  u_key_debounce/cnt_reg[17]/Q
                         net (fo=4, routed)           0.812     5.801    u_key_debounce/cnt[17]
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.257     6.058 r  u_key_debounce/cnt[19]_i_3/O
                         net (fo=2, routed)           0.625     6.683    u_key_debounce/cnt[19]_i_3_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I3_O)        0.274     6.957 r  u_key_debounce/cnt[15]_i_2/O
                         net (fo=13, routed)          0.800     7.757    u_key_debounce/cnt[15]_i_2_n_0
    SLICE_X2Y2           LUT2 (Prop_lut2_I0_O)        0.118     7.875 r  u_key_debounce/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     7.875    u_key_debounce/p_0_in[12]
    SLICE_X2Y2           FDCE                                         r  u_key_debounce/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.330    24.372    u_key_debounce/CLK
    SLICE_X2Y2           FDCE                                         r  u_key_debounce/cnt_reg[12]/C
                         clock pessimism              0.242    24.614    
                         clock uncertainty           -0.035    24.578    
    SLICE_X2Y2           FDCE (Setup_fdce_C_D)        0.106    24.684    u_key_debounce/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         24.684    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                 16.809    

Slack (MET) :             16.992ns  (required time - arrival time)
  Source:                 u_key_debounce/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.984ns (32.752%)  route 2.020ns (67.248%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 24.372 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.440     4.642    u_key_debounce/CLK
    SLICE_X0Y3           FDCE                                         r  u_key_debounce/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.348     4.990 r  u_key_debounce/cnt_reg[17]/Q
                         net (fo=4, routed)           0.812     5.801    u_key_debounce/cnt[17]
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.257     6.058 r  u_key_debounce/cnt[19]_i_3/O
                         net (fo=2, routed)           0.529     6.587    u_key_debounce/cnt[19]_i_3_n_0
    SLICE_X0Y2           LUT4 (Prop_lut4_I0_O)        0.274     6.861 r  u_key_debounce/cnt[19]_i_2/O
                         net (fo=7, routed)           0.680     7.541    u_key_debounce/cnt1
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.105     7.646 r  u_key_debounce/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     7.646    u_key_debounce/p_0_in[18]
    SLICE_X0Y3           FDCE                                         r  u_key_debounce/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.330    24.372    u_key_debounce/CLK
    SLICE_X0Y3           FDCE                                         r  u_key_debounce/cnt_reg[18]/C
                         clock pessimism              0.270    24.642    
                         clock uncertainty           -0.035    24.606    
    SLICE_X0Y3           FDCE (Setup_fdce_C_D)        0.032    24.638    u_key_debounce/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         24.638    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                 16.992    

Slack (MET) :             16.996ns  (required time - arrival time)
  Source:                 u_key_debounce/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.984ns (32.622%)  route 2.032ns (67.378%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 24.372 - 20.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.440     4.642    u_key_debounce/CLK
    SLICE_X0Y3           FDCE                                         r  u_key_debounce/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.348     4.990 r  u_key_debounce/cnt_reg[17]/Q
                         net (fo=4, routed)           0.812     5.801    u_key_debounce/cnt[17]
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.257     6.058 r  u_key_debounce/cnt[19]_i_3/O
                         net (fo=2, routed)           0.529     6.587    u_key_debounce/cnt[19]_i_3_n_0
    SLICE_X0Y2           LUT4 (Prop_lut4_I0_O)        0.274     6.861 r  u_key_debounce/cnt[19]_i_2/O
                         net (fo=7, routed)           0.691     7.553    u_key_debounce/cnt1
    SLICE_X2Y2           LUT4 (Prop_lut4_I1_O)        0.105     7.658 r  u_key_debounce/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     7.658    u_key_debounce/p_0_in[16]
    SLICE_X2Y2           FDCE                                         r  u_key_debounce/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.330    24.372    u_key_debounce/CLK
    SLICE_X2Y2           FDCE                                         r  u_key_debounce/cnt_reg[16]/C
                         clock pessimism              0.242    24.614    
                         clock uncertainty           -0.035    24.578    
    SLICE_X2Y2           FDCE (Setup_fdce_C_D)        0.076    24.654    u_key_debounce/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         24.654    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                 16.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_key_debounce/key_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.508%)  route 0.137ns (42.492%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.596     1.521    u_key_debounce/CLK
    SLICE_X1Y2           FDPE                                         r  u_key_debounce/key_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDPE (Prop_fdpe_C_Q)         0.141     1.662 r  u_key_debounce/key_d1_reg/Q
                         net (fo=9, routed)           0.137     1.800    u_key_debounce/key_d1
    SLICE_X2Y2           LUT4 (Prop_lut4_I3_O)        0.045     1.845 r  u_key_debounce/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.845    u_key_debounce/p_0_in[6]
    SLICE_X2Y2           FDCE                                         r  u_key_debounce/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.867     2.037    u_key_debounce/CLK
    SLICE_X2Y2           FDCE                                         r  u_key_debounce/cnt_reg[6]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X2Y2           FDCE (Hold_fdce_C_D)         0.121     1.658    u_key_debounce/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u_key_beep/key_filter_d0_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_beep/beep_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.147%)  route 0.145ns (43.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.596     1.521    u_key_beep/CLK
    SLICE_X1Y0           FDPE                                         r  u_key_beep/key_filter_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDPE (Prop_fdpe_C_Q)         0.141     1.662 r  u_key_beep/key_filter_d0_reg/Q
                         net (fo=1, routed)           0.145     1.808    u_key_beep/key_filter_d0
    SLICE_X0Y0           LUT3 (Prop_lut3_I1_O)        0.045     1.853 r  u_key_beep/beep_i_1/O
                         net (fo=1, routed)           0.000     1.853    u_key_beep/beep_i_1_n_0
    SLICE_X0Y0           FDCE                                         r  u_key_beep/beep_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.867     2.037    u_key_beep/CLK
    SLICE_X0Y0           FDCE                                         r  u_key_beep/beep_reg/C
                         clock pessimism             -0.503     1.534    
    SLICE_X0Y0           FDCE (Hold_fdce_C_D)         0.091     1.625    u_key_beep/beep_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_key_debounce/key_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.190ns (51.073%)  route 0.182ns (48.927%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.596     1.521    u_key_debounce/CLK
    SLICE_X1Y2           FDPE                                         r  u_key_debounce/key_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDPE (Prop_fdpe_C_Q)         0.141     1.662 r  u_key_debounce/key_d1_reg/Q
                         net (fo=9, routed)           0.182     1.844    u_key_debounce/key_d1
    SLICE_X0Y3           LUT4 (Prop_lut4_I3_O)        0.049     1.893 r  u_key_debounce/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     1.893    u_key_debounce/p_0_in[17]
    SLICE_X0Y3           FDCE                                         r  u_key_debounce/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.866     2.036    u_key_debounce/CLK
    SLICE_X0Y3           FDCE                                         r  u_key_debounce/cnt_reg[17]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X0Y3           FDCE (Hold_fdce_C_D)         0.107     1.643    u_key_debounce/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u_key_debounce/key_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.541%)  route 0.182ns (49.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.596     1.521    u_key_debounce/CLK
    SLICE_X1Y2           FDPE                                         r  u_key_debounce/key_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDPE (Prop_fdpe_C_Q)         0.141     1.662 r  u_key_debounce/key_d1_reg/Q
                         net (fo=9, routed)           0.182     1.844    u_key_debounce/key_d1
    SLICE_X0Y3           LUT4 (Prop_lut4_I3_O)        0.045     1.889 r  u_key_debounce/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     1.889    u_key_debounce/p_0_in[14]
    SLICE_X0Y3           FDCE                                         r  u_key_debounce/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.866     2.036    u_key_debounce/CLK
    SLICE_X0Y3           FDCE                                         r  u_key_debounce/cnt_reg[14]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X0Y3           FDCE (Hold_fdce_C_D)         0.092     1.628    u_key_debounce/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_key_debounce/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.596     1.521    u_key_debounce/CLK
    SLICE_X3Y1           FDCE                                         r  u_key_debounce/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.141     1.662 f  u_key_debounce/cnt_reg[0]/Q
                         net (fo=4, routed)           0.167     1.829    u_key_debounce/cnt[0]
    SLICE_X3Y1           LUT2 (Prop_lut2_I1_O)        0.045     1.874 r  u_key_debounce/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.874    u_key_debounce/p_0_in[0]
    SLICE_X3Y1           FDCE                                         r  u_key_debounce/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.867     2.037    u_key_debounce/CLK
    SLICE_X3Y1           FDCE                                         r  u_key_debounce/cnt_reg[0]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X3Y1           FDCE (Hold_fdce_C_D)         0.091     1.612    u_key_debounce/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_key_debounce/key_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.188ns (45.805%)  route 0.222ns (54.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.596     1.521    u_key_debounce/CLK
    SLICE_X1Y2           FDPE                                         r  u_key_debounce/key_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDPE (Prop_fdpe_C_Q)         0.141     1.662 r  u_key_debounce/key_d1_reg/Q
                         net (fo=9, routed)           0.222     1.885    u_key_debounce/key_d1
    SLICE_X2Y2           LUT4 (Prop_lut4_I3_O)        0.047     1.932 r  u_key_debounce/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.932    u_key_debounce/p_0_in[9]
    SLICE_X2Y2           FDCE                                         r  u_key_debounce/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.867     2.037    u_key_debounce/CLK
    SLICE_X2Y2           FDCE                                         r  u_key_debounce/cnt_reg[9]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X2Y2           FDCE (Hold_fdce_C_D)         0.131     1.668    u_key_debounce/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 u_key_debounce/key_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.540%)  route 0.222ns (54.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.596     1.521    u_key_debounce/CLK
    SLICE_X1Y2           FDPE                                         r  u_key_debounce/key_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDPE (Prop_fdpe_C_Q)         0.141     1.662 r  u_key_debounce/key_d1_reg/Q
                         net (fo=9, routed)           0.222     1.885    u_key_debounce/key_d1
    SLICE_X2Y2           LUT4 (Prop_lut4_I3_O)        0.045     1.930 r  u_key_debounce/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     1.930    u_key_debounce/p_0_in[16]
    SLICE_X2Y2           FDCE                                         r  u_key_debounce/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.867     2.037    u_key_debounce/CLK
    SLICE_X2Y2           FDCE                                         r  u_key_debounce/cnt_reg[16]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X2Y2           FDCE (Hold_fdce_C_D)         0.121     1.658    u_key_debounce/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 u_key_debounce/key_filter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/key_filter_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.857%)  route 0.238ns (56.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.596     1.521    u_key_debounce/CLK
    SLICE_X0Y1           FDPE                                         r  u_key_debounce/key_filter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDPE (Prop_fdpe_C_Q)         0.141     1.662 r  u_key_debounce/key_filter_reg/Q
                         net (fo=3, routed)           0.238     1.900    u_key_debounce/key_filter
    SLICE_X0Y1           LUT4 (Prop_lut4_I3_O)        0.045     1.945 r  u_key_debounce/key_filter_i_1/O
                         net (fo=1, routed)           0.000     1.945    u_key_debounce/key_filter_i_1_n_0
    SLICE_X0Y1           FDPE                                         r  u_key_debounce/key_filter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.867     2.037    u_key_debounce/CLK
    SLICE_X0Y1           FDPE                                         r  u_key_debounce/key_filter_reg/C
                         clock pessimism             -0.516     1.521    
    SLICE_X0Y1           FDPE (Hold_fdpe_C_D)         0.092     1.613    u_key_debounce/key_filter_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 u_key_debounce/key_filter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_beep/key_filter_d0_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.582%)  route 0.292ns (67.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.596     1.521    u_key_debounce/CLK
    SLICE_X0Y1           FDPE                                         r  u_key_debounce/key_filter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDPE (Prop_fdpe_C_Q)         0.141     1.662 r  u_key_debounce/key_filter_reg/Q
                         net (fo=3, routed)           0.292     1.954    u_key_beep/key_filter
    SLICE_X1Y0           FDPE                                         r  u_key_beep/key_filter_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.867     2.037    u_key_beep/CLK
    SLICE_X1Y0           FDPE                                         r  u_key_beep/key_filter_d0_reg/C
                         clock pessimism             -0.500     1.537    
    SLICE_X1Y0           FDPE (Hold_fdpe_C_D)         0.061     1.598    u_key_beep/key_filter_d0_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 u_key_debounce/key_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_key_debounce/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.185ns (37.260%)  route 0.312ns (62.740%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.596     1.521    u_key_debounce/CLK
    SLICE_X1Y2           FDPE                                         r  u_key_debounce/key_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDPE (Prop_fdpe_C_Q)         0.141     1.662 r  u_key_debounce/key_d1_reg/Q
                         net (fo=9, routed)           0.312     1.974    u_key_debounce/key_d1
    SLICE_X0Y3           LUT4 (Prop_lut4_I3_O)        0.044     2.018 r  u_key_debounce/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     2.018    u_key_debounce/p_0_in[19]
    SLICE_X0Y3           FDCE                                         r  u_key_debounce/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.866     2.036    u_key_debounce/CLK
    SLICE_X0Y3           FDCE                                         r  u_key_debounce/cnt_reg[19]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X0Y3           FDCE (Hold_fdce_C_D)         0.107     1.643    u_key_debounce/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.375    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y0     u_key_beep/beep_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X1Y0     u_key_beep/key_filter_d0_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X3Y1     u_key_debounce/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y2     u_key_debounce/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y1     u_key_debounce/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y2     u_key_debounce/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y3     u_key_debounce/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y3     u_key_debounce/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y3     u_key_debounce/cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y0     u_key_beep/beep_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X1Y0     u_key_beep/key_filter_d0_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y1     u_key_debounce/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y2     u_key_debounce/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y1     u_key_debounce/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y2     u_key_debounce/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y3     u_key_debounce/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y3     u_key_debounce/cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y3     u_key_debounce/cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y3     u_key_debounce/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y0     u_key_beep/beep_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y0     u_key_beep/beep_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X1Y0     u_key_beep/key_filter_d0_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X1Y0     u_key_beep/key_filter_d0_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y1     u_key_debounce/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y1     u_key_debounce/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y2     u_key_debounce/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y2     u_key_debounce/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y1     u_key_debounce/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y1     u_key_debounce/cnt_reg[11]/C



