// Seed: 2773397219
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  final begin : LABEL_0
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd81,
    parameter id_4 = 32'd9
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire _id_4;
  inout wire id_3;
  output wire _id_2;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_1,
      id_3
  );
  inout wire id_1;
  wire [-1 : id_4  ===  id_4] id_7;
  integer [id_2 : (  1 'b0 )] id_8;
  ;
  logic id_9;
endmodule
