
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.51

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.06 source latency bapg.w_ptr_r[1]$_SDFFE_PP0P_/CK ^
  -0.05 target latency bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.43    0.00    0.00    0.00 ^ w_clk_i (in)
                                         w_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_w_clk_i/A (CLKBUF_X3)
     2    4.41    0.01    0.03    0.03 ^ clkbuf_0_w_clk_i/Z (CLKBUF_X3)
                                         clknet_0_w_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_w_clk_i/A (CLKBUF_X3)
     3    3.27    0.01    0.03    0.05 ^ clkbuf_1_1__f_w_clk_i/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_w_clk_i (net)
                  0.01    0.00    0.05 ^ bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/CK (DFF_X1)
     2    3.04    0.01    0.08    0.14 v bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/Q (DFF_X1)
                                         bapg.w_ptr_gray_r[1] (net)
                  0.01    0.00    0.14 v _64_/A2 (NAND2_X1)
     1    1.68    0.01    0.02    0.15 ^ _64_/ZN (NAND2_X1)
                                         _19_ (net)
                  0.01    0.00    0.15 ^ _65_/C2 (OAI221_X1)
     1    1.19    0.01    0.02    0.17 v _65_/ZN (OAI221_X1)
                                         _02_ (net)
                  0.01    0.00    0.17 v bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.17   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    3.43    0.00    0.00    0.00 ^ w_clk_i (in)
                                         w_clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_w_clk_i/A (CLKBUF_X3)
     2    4.41    0.01    0.03    0.03 ^ clkbuf_0_w_clk_i/Z (CLKBUF_X3)
                                         clknet_0_w_clk_i (net)
                  0.01    0.00    0.03 ^ clkbuf_1_1__f_w_clk_i/A (CLKBUF_X3)
     3    3.27    0.01    0.03    0.05 ^ clkbuf_1_1__f_w_clk_i/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_w_clk_i (net)
                  0.01    0.00    0.05 ^ bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/CK (DFF_X1)
                          0.00    0.05   clock reconvergence pessimism
                          0.00    0.06   library hold time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.17   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: r_infinite_credits_i (input port clocked by core_clock)
Endpoint: r_credits_avail_o (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    1.20    0.00    0.00    0.20 v r_infinite_credits_i (in)
                                         r_infinite_credits_i (net)
                  0.00    0.00    0.20 v input3/A (BUF_X1)
     1    1.56    0.01    0.02    0.22 v input3/Z (BUF_X1)
                                         net3 (net)
                  0.01    0.00    0.22 v _85_/A1 (NOR2_X1)
     1    1.79    0.02    0.02    0.24 ^ _85_/ZN (NOR2_X1)
                                         _33_ (net)
                  0.02    0.00    0.24 ^ _89_/A (OAI21_X1)
     1    1.05    0.01    0.02    0.26 v _89_/ZN (OAI21_X1)
                                         net6 (net)
                  0.01    0.00    0.26 v output6/A (BUF_X1)
     1    0.33    0.00    0.02    0.29 v output6/Z (BUF_X1)
                                         r_credits_avail_o (net)
                  0.00    0.00    0.29 v r_credits_avail_o (out)
                                  0.29   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: r_infinite_credits_i (input port clocked by core_clock)
Endpoint: r_credits_avail_o (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    1.20    0.00    0.00    0.20 v r_infinite_credits_i (in)
                                         r_infinite_credits_i (net)
                  0.00    0.00    0.20 v input3/A (BUF_X1)
     1    1.56    0.01    0.02    0.22 v input3/Z (BUF_X1)
                                         net3 (net)
                  0.01    0.00    0.22 v _85_/A1 (NOR2_X1)
     1    1.79    0.02    0.02    0.24 ^ _85_/ZN (NOR2_X1)
                                         _33_ (net)
                  0.02    0.00    0.24 ^ _89_/A (OAI21_X1)
     1    1.05    0.01    0.02    0.26 v _89_/ZN (OAI21_X1)
                                         net6 (net)
                  0.01    0.00    0.26 v output6/A (BUF_X1)
     1    0.33    0.00    0.02    0.29 v output6/Z (BUF_X1)
                                         r_credits_avail_o (net)
                  0.00    0.00    0.29 v r_credits_avail_o (out)
                                  0.29   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.15365935862064362

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7740

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
14.276238441467285

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8911

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bapg.w_ptr_r[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ w_clk_i (in)
   0.03    0.03 ^ clkbuf_0_w_clk_i/Z (CLKBUF_X3)
   0.03    0.05 ^ clkbuf_1_0__f_w_clk_i/Z (CLKBUF_X3)
   0.00    0.06 ^ bapg.w_ptr_r[0]$_SDFFE_PP0P_/CK (DFF_X1)
   0.10    0.15 ^ bapg.w_ptr_r[0]$_SDFFE_PP0P_/Q (DFF_X1)
   0.04    0.19 ^ _90_/CO (HA_X1)
   0.07    0.26 ^ _91_/S (HA_X1)
   0.05    0.31 ^ _61_/ZN (XNOR2_X1)
   0.03    0.35 v _62_/ZN (NAND4_X1)
   0.02    0.37 ^ _65_/ZN (OAI221_X1)
   0.00    0.37 ^ bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/D (DFF_X1)
           0.37   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ w_clk_i (in)
   0.03    1.03 ^ clkbuf_0_w_clk_i/Z (CLKBUF_X3)
   0.03    1.05 ^ clkbuf_1_1__f_w_clk_i/Z (CLKBUF_X3)
   0.00    1.05 ^ bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/CK (DFF_X1)
   0.00    1.05   clock reconvergence pessimism
  -0.04    1.02   library setup time
           1.02   data required time
---------------------------------------------------------
           1.02   data required time
          -0.37   data arrival time
---------------------------------------------------------
           0.65   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ w_clk_i (in)
   0.03    0.03 ^ clkbuf_0_w_clk_i/Z (CLKBUF_X3)
   0.03    0.05 ^ clkbuf_1_1__f_w_clk_i/Z (CLKBUF_X3)
   0.00    0.05 ^ bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/CK (DFF_X1)
   0.08    0.14 v bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/Q (DFF_X1)
   0.02    0.15 ^ _64_/ZN (NAND2_X1)
   0.02    0.17 v _65_/ZN (OAI221_X1)
   0.00    0.17 v bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/D (DFF_X1)
           0.17   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ w_clk_i (in)
   0.03    0.03 ^ clkbuf_0_w_clk_i/Z (CLKBUF_X3)
   0.03    0.05 ^ clkbuf_1_1__f_w_clk_i/Z (CLKBUF_X3)
   0.00    0.05 ^ bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/CK (DFF_X1)
   0.00    0.05   clock reconvergence pessimism
   0.00    0.06   library hold time
           0.06   data required time
---------------------------------------------------------
           0.06   data required time
          -0.17   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0542

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0550

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.2874

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.5126

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
178.357690

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.51e-05   3.16e-06   1.08e-06   4.93e-05  41.5%
Combinational          1.22e-05   9.49e-06   1.25e-06   2.30e-05  19.3%
Clock                  3.23e-05   1.41e-05   1.03e-07   4.65e-05  39.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.96e-05   2.68e-05   2.44e-06   1.19e-04 100.0%
                          75.4%      22.5%       2.1%
