
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 30000000
Simulation Instructions: 30000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2549819 heartbeat IPC: 3.92185 cumulative IPC: 3.92185 (Simulation time: 0 hr 0 min 13 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5242335 heartbeat IPC: 3.714 cumulative IPC: 3.81509 (Simulation time: 0 hr 0 min 28 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8005857 heartbeat IPC: 3.61857 cumulative IPC: 3.74726 (Simulation time: 0 hr 0 min 43 sec) 

Warmup complete CPU 0 instructions: 30000004 cycles: 8005857 (Simulation time: 0 hr 0 min 43 sec) 

Heartbeat CPU 0 instructions: 40000000 cycles: 58759487 heartbeat IPC: 0.19703 cumulative IPC: 0.19703 (Simulation time: 0 hr 1 min 21 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 109168175 heartbeat IPC: 0.198379 cumulative IPC: 0.197702 (Simulation time: 0 hr 1 min 59 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 158358656 heartbeat IPC: 0.203291 cumulative IPC: 0.199531 (Simulation time: 0 hr 2 min 38 sec) 
Finished CPU 0 instructions: 30000004 cycles: 150352800 cumulative IPC: 0.199531 (Simulation time: 0 hr 2 min 38 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.199531 instructions: 30000004 cycles: 150352800
cpu0_DTLB TOTAL     ACCESS:    7977922  HIT:    6400160  MISS:    1577762
cpu0_DTLB LOAD      ACCESS:    7871348  HIT:    6293586  MISS:    1577762
cpu0_DTLB RFO       ACCESS:     106574  HIT:     106574  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.74482 cycles
cpu0_ITLB TOTAL     ACCESS:    3221133  HIT:    3221133  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3221133  HIT:    3221133  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1577762  HIT:    1575424  MISS:       2338
cpu0_STLB LOAD      ACCESS:    1577762  HIT:    1575424  MISS:       2338
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 219.199 cycles
cpu0_L1D TOTAL     ACCESS:    6567008  HIT:    4179956  MISS:    2387052
cpu0_L1D LOAD      ACCESS:    6457738  HIT:    4072862  MISS:    2384876
cpu0_L1D RFO       ACCESS:     106932  HIT:     106932  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2338  HIT:        162  MISS:       2176
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 82.6899 cycles
cpu0_L2C TOTAL     ACCESS:    2475017  HIT:     821035  MISS:    1653982
cpu0_L2C LOAD      ACCESS:    2384875  HIT:     731019  MISS:    1653856
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      87966  HIT:      87946  MISS:         20
cpu0_L2C TRANSLATION ACCESS:       2176  HIT:       2070  MISS:        106
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 103.139 cycles
LLC TOTAL     ACCESS:    1741643  HIT:    1000835  MISS:     740808
LLC LOAD      ACCESS:    1653856  HIT:     913269  MISS:     740587
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      87681  HIT:      87460  MISS:        221
LLC TRANSLATION ACCESS:        106  HIT:        106  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 183.389 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      16274  ROW_BUFFER_MISS:     724281
 DBUS AVG_CONGESTED_CYCLE:    3.74181
 WQ ROW_BUFFER_HIT:      45321  ROW_BUFFER_MISS:      39478  FULL:          0


CPU 0 Branch Prediction Accuracy: 84.6764% MPKI: 31.4387 Average ROB Occupancy at Mispredict: 14.6409
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.4387
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

