// Seed: 3718824919
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output supply1 id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_7 = id_4 ? 1 : -1 == 1 ? id_1 * 1 - 1'h0 : id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd96
) (
    input  wor  _id_0,
    output tri1 id_1
);
  assign id_1 = id_0;
  logic id_3;
  wire [1 : id_0] id_4;
  logic [-1 : -1] id_5, id_6;
  specify
    (id_7 => id_8) = 1;
  endspecify
  module_0 modCall_1 (
      id_5,
      id_7,
      id_8,
      id_4,
      id_7,
      id_5,
      id_3
  );
endmodule
