Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Tue Sep 23 11:21:34 2025

Top Model           : UDP_Example_Top
Device              : EG4S20BG256
Speed               : NA
STA coverage        : 94.02%
Constraint File     : D:/University/AL_Proj/anlu/anlu/source_code/constraints/UDP.sdc;
Confidence          : Synthesized
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: -5.958ns, STNS: -318.030ns
	HWNS: 0.556ns, HTNS: 0.000ns
	Period Check WNS: 3.366ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      150.015          991   u_clk/pll_inst.clkc[0]
           clk1:       62.500          150   u_PLL_HDMI_CLK/pll_inst.clkc[0]
           clk2:      312.500           62   u_PLL_HDMI_CLK/pll_inst.clkc[1]
           clk3:       50.000           61   clk_in
           clk4:      150.015            1   u_clk/pll_inst.clkc[2]
           clk5:      125.000            0   phy1_rgmii_rx_clk
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0           local            0.000      3.333                 6.666         150.015                12.586          79.453           -2.960    -97.294            0.556      0.000            0.000              991                5             no       no
       clk1           local            0.000      8.000                16.000          62.500                14.600          68.493            0.117      0.000            0.684      0.000            0.000              150                7             no       no
       clk2           local            0.000      1.600                 3.200         312.500                 2.448         408.497            0.752      0.000            0.694      0.000            0.000               62                1             no       no
       clk3           local            0.000     10.000                20.000          50.000                 8.743         114.377           11.257      0.000            1.391      0.000            0.000               61                7             no       no
       clk4           local            3.333      0.000                 6.666         150.015                18.582          53.816           -5.958   -220.736            6.697      0.000            0.000                1                1             no       no
       clk5           local            0.000      4.000                 8.000         125.000                 8.000         125.000            0.000      0.000            0.000      0.000            0.000                0                0             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     6.712ns
Fmax           :     148.987MHz

Statistics:
Max            : SWNS     -0.046ns, STNS     -1.472ns,        32 Viol Endpoints,      1686 Total Endpoints,      3665 Paths Analyzed
Min            : HWNS      0.556ns, HTNS      0.000ns,         0 Viol Endpoints,      1686 Total Endpoints,      3665 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.046ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[0].d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.596ns (cell 4.910ns (74%), net 1.686ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[0]
net (fo=1)                              0.562          4.522          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[0],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[0]_syn_1.a
LUT4                                    0.408    f     4.930       1  pin: u2_ram/App_wr_din[0]_syn_1.o
net (fo=1)                              0.562          5.492          net: u2_ram/App_wr_din[0]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/App_wr_din[0]_syn_3.a
LUT5                                    0.424    f     5.916       2  pin: u2_ram/App_wr_din[0]_syn_3.o
net (fo=1)                              0.562          6.478          net: u2_ram/App_wr_din[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[0].d
SEQ (reg)                               0.118    f     6.596          net: u2_ram/u2_wrrd/app_wr_din_1d[0],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.596               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[0].clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.046               

Slack               : -0.046ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[1].d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.596ns (cell 4.910ns (74%), net 1.686ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[1]
net (fo=1)                              0.562          4.522          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[1],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[1]_syn_1.a
LUT4                                    0.408    f     4.930       1  pin: u2_ram/App_wr_din[1]_syn_1.o
net (fo=1)                              0.562          5.492          net: u2_ram/App_wr_din[1]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/App_wr_din[1]_syn_3.a
LUT5                                    0.424    f     5.916       2  pin: u2_ram/App_wr_din[1]_syn_3.o
net (fo=1)                              0.562          6.478          net: u2_ram/App_wr_din[1],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[1].d
SEQ (reg)                               0.118    f     6.596          net: u2_ram/u2_wrrd/app_wr_din_1d[1],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.596               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[1].clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.046               

Slack               : -0.046ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[2].d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.596ns (cell 4.910ns (74%), net 1.686ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[2]
net (fo=1)                              0.562          4.522          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[2],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[2]_syn_1.a
LUT4                                    0.408    f     4.930       1  pin: u2_ram/App_wr_din[2]_syn_1.o
net (fo=1)                              0.562          5.492          net: u2_ram/App_wr_din[2]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/App_wr_din[2]_syn_3.a
LUT5                                    0.424    f     5.916       2  pin: u2_ram/App_wr_din[2]_syn_3.o
net (fo=1)                              0.562          6.478          net: u2_ram/App_wr_din[2],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[2].d
SEQ (reg)                               0.118    f     6.596          net: u2_ram/u2_wrrd/app_wr_din_1d[2],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.596               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[2].clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.046               

Slack               : -0.046ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[3].d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.596ns (cell 4.910ns (74%), net 1.686ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[3]
net (fo=1)                              0.562          4.522          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[3],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[3]_syn_1.a
LUT4                                    0.408    f     4.930       1  pin: u2_ram/App_wr_din[3]_syn_1.o
net (fo=1)                              0.562          5.492          net: u2_ram/App_wr_din[3]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/App_wr_din[3]_syn_3.a
LUT5                                    0.424    f     5.916       2  pin: u2_ram/App_wr_din[3]_syn_3.o
net (fo=1)                              0.562          6.478          net: u2_ram/App_wr_din[3],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[3].d
SEQ (reg)                               0.118    f     6.596          net: u2_ram/u2_wrrd/app_wr_din_1d[3],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.596               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[3].clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.046               

Slack               : -0.046ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[4].d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.596ns (cell 4.910ns (74%), net 1.686ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[4]
net (fo=1)                              0.562          4.522          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[4],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[4]_syn_1.a
LUT4                                    0.408    f     4.930       1  pin: u2_ram/App_wr_din[4]_syn_1.o
net (fo=1)                              0.562          5.492          net: u2_ram/App_wr_din[4]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/App_wr_din[4]_syn_3.a
LUT5                                    0.424    f     5.916       2  pin: u2_ram/App_wr_din[4]_syn_3.o
net (fo=1)                              0.562          6.478          net: u2_ram/App_wr_din[4],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[4].d
SEQ (reg)                               0.118    f     6.596          net: u2_ram/u2_wrrd/app_wr_din_1d[4],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.596               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[4].clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.046               

Slack               : -0.046ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[5].d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.596ns (cell 4.910ns (74%), net 1.686ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[5]
net (fo=1)                              0.562          4.522          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[5],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[5]_syn_1.a
LUT4                                    0.408    f     4.930       1  pin: u2_ram/App_wr_din[5]_syn_1.o
net (fo=1)                              0.562          5.492          net: u2_ram/App_wr_din[5]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/App_wr_din[5]_syn_3.a
LUT5                                    0.424    f     5.916       2  pin: u2_ram/App_wr_din[5]_syn_3.o
net (fo=1)                              0.562          6.478          net: u2_ram/App_wr_din[5],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[5].d
SEQ (reg)                               0.118    f     6.596          net: u2_ram/u2_wrrd/app_wr_din_1d[5],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.596               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[5].clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.046               

Slack               : -0.046ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[6].d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.596ns (cell 4.910ns (74%), net 1.686ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[6]
net (fo=1)                              0.562          4.522          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[6],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[6]_syn_1.a
LUT4                                    0.408    f     4.930       1  pin: u2_ram/App_wr_din[6]_syn_1.o
net (fo=1)                              0.562          5.492          net: u2_ram/App_wr_din[6]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/App_wr_din[6]_syn_3.a
LUT5                                    0.424    f     5.916       2  pin: u2_ram/App_wr_din[6]_syn_3.o
net (fo=1)                              0.562          6.478          net: u2_ram/App_wr_din[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[6].d
SEQ (reg)                               0.118    f     6.596          net: u2_ram/u2_wrrd/app_wr_din_1d[6],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.596               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[6].clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.046               

Slack               : -0.046ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[7].d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.596ns (cell 4.910ns (74%), net 1.686ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[7]
net (fo=1)                              0.562          4.522          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[7],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[7]_syn_1.a
LUT4                                    0.408    f     4.930       1  pin: u2_ram/App_wr_din[7]_syn_1.o
net (fo=1)                              0.562          5.492          net: u2_ram/App_wr_din[7]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/App_wr_din[7]_syn_3.a
LUT5                                    0.424    f     5.916       2  pin: u2_ram/App_wr_din[7]_syn_3.o
net (fo=1)                              0.562          6.478          net: u2_ram/App_wr_din[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[7].d
SEQ (reg)                               0.118    f     6.596          net: u2_ram/u2_wrrd/app_wr_din_1d[7],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.596               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[7].clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.046               

Slack               : -0.046ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[8].d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.596ns (cell 4.910ns (74%), net 1.686ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.dob[8]
net (fo=1)                              0.562          4.522          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[8],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[8]_syn_1.a
LUT4                                    0.408    f     4.930       1  pin: u2_ram/App_wr_din[8]_syn_1.o
net (fo=1)                              0.562          5.492          net: u2_ram/App_wr_din[8]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/App_wr_din[8]_syn_3.a
LUT5                                    0.424    f     5.916       2  pin: u2_ram/App_wr_din[8]_syn_3.o
net (fo=1)                              0.562          6.478          net: u2_ram/App_wr_din[8],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[8].d
SEQ (reg)                               0.118    f     6.596          net: u2_ram/u2_wrrd/app_wr_din_1d[8],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.596               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[8].clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.046               

Slack               : -0.046ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u2_ram/u2_wrrd/app_wr_din_1d_reg[9].d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 6.666ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.596ns (cell 4.910ns (74%), net 1.686ns (26%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.dob[0]
net (fo=1)                              0.562          4.522          net: u_four_channel_video_splicer/u_uidbufw_interconnect/fdma_wdata_1[9],  ../../../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v(21)
                                                                      pin: u2_ram/App_wr_din[9]_syn_1.a
LUT4                                    0.408    f     4.930       1  pin: u2_ram/App_wr_din[9]_syn_1.o
net (fo=1)                              0.562          5.492          net: u2_ram/App_wr_din[9]_syn_2,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/App_wr_din[9]_syn_3.a
LUT5                                    0.424    f     5.916       2  pin: u2_ram/App_wr_din[9]_syn_3.o
net (fo=1)                              0.562          6.478          net: u2_ram/App_wr_din[9],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[9].d
SEQ (reg)                               0.118    f     6.596          net: u2_ram/u2_wrrd/app_wr_din_1d[9],  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.596               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/app_wr_din_1d_reg[9].clk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          6.550               
clock uncertainty                       0.000          6.550               
clock pessimism                         0.000          6.550               
--------------------------------------------------------------------  ---------------
Required                                               6.550               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.046               


Period Check
----------------------------------------------------------------------------------------------------
    Type       Setting(ns)      Required(ns)         Slack(ns)   Point
--------------------------------------------------------------------------------
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkw
    ERAM             6.666             3.300             3.366   u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkw

Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.556ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rprst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.q
net (fo=4)                              0.697          0.806          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rprst
FIFO (reg)                              0.000    f     0.806               
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.556               

Slack               : 0.556ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rprst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.q
net (fo=4)                              0.697          0.806          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rprst
FIFO (reg)                              0.000    f     0.806               
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.556               

Slack               : 0.556ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rprst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.q
net (fo=4)                              0.697          0.806          net: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rprst
FIFO (reg)                              0.000    f     0.806               
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.556               

Slack               : 0.556ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rprst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.q
net (fo=4)                              0.697          0.806          net: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rprst
FIFO (reg)                              0.000    f     0.806               
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_2/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.556               

Slack               : 0.556ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rprst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.q
net (fo=4)                              0.697          0.806          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rprst
FIFO (reg)                              0.000    f     0.806               
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.556               

Slack               : 0.556ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rprst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.q
net (fo=4)                              0.697          0.806          net: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rprst
FIFO (reg)                              0.000    f     0.806               
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_3/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.556               

Slack               : 0.556ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rprst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.q
net (fo=4)                              0.697          0.806          net: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.rprst
FIFO (reg)                              0.000    f     0.806               
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_1.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.556               

Slack               : 0.556ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rprst (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_rst_reg.q
net (fo=4)                              0.697          0.806          net: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(249)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.rprst
FIFO (reg)                              0.000    f     0.806               
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_4/FDMA_WRITE_ENABLE$f2d_fifo_inst_syn_2.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.556               

Slack               : 0.606ns
Begin Point         : u2_ram/u2_wrrd/Sdr_rd_en_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.we (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/Sdr_rd_en_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u2_ram/u2_wrrd/Sdr_rd_en_reg.q
net (fo=4)                              0.697          0.806          net: u_four_channel_video_splicer/u_uidbuf_1/fdma_rvalid,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(91)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.we
FIFO (reg)                              0.000    f     0.806               
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkw
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : u2_ram/u2_wrrd/Sdr_rd_en_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.we (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/Sdr_rd_en_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u2_ram/u2_wrrd/Sdr_rd_en_reg.q
net (fo=4)                              0.697          0.806          net: u_four_channel_video_splicer/u_uidbuf_1/fdma_rvalid,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(91)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.we
FIFO (reg)                              0.000    f     0.806               
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkw
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
Min Period     :     8.438ns
Fmax           :     118.512MHz

Statistics:
Max            : SWNS      7.562ns, STNS      0.000ns,         0 Viol Endpoints,       232 Total Endpoints,       731 Paths Analyzed
Min            : HWNS      0.694ns, HTNS      0.000ns,         0 Viol Endpoints,       232 Total Endpoints,       731 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.562ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.322ns (cell 3.136ns (37%), net 5.186ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT2=3  LUT3=2  LUT5=1  LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].q
net (fo=4)                              0.697          0.843          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[0],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_2.a
LUT5                                    0.424    f     1.267       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_2.o
net (fo=8)                              0.825          2.092          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_b_n_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_5.a
LUT2                                    0.408    f     2.500       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_5.o
net (fo=2)                              0.600          3.100          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_6,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_7.a
LUT2                                    0.408    f     3.508       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_7.o
net (fo=2)                              0.600          4.108          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[5],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_8.a
LUT3                                    0.408    f     4.516       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_8.o
net (fo=3)                              0.651          5.167          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_9,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_16.a
LUT4                                    0.408    f     5.575       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_16.o
net (fo=3)                              0.651          6.226          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/int_n1_q_m[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_19.a
LUT3                                    0.408    f     6.634       6  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_19.o
net (fo=2)                              0.600          7.234          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/sub0_syn_28,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[2]_syn_1.a
LUT2                                    0.408    f     7.642       7  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[2]_syn_1.o
net (fo=1)                              0.562          8.204          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[2],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2].d
SEQ (reg)                               0.118    f     8.322          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.322               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2].clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.562               

Slack               : 7.562ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[3].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.322ns (cell 3.136ns (37%), net 5.186ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT3=3  LUT2=2  LUT5=1  LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].q
net (fo=4)                              0.697          0.843          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[0],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_2.a
LUT5                                    0.424    f     1.267       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_2.o
net (fo=8)                              0.825          2.092          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_b_n_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_5.a
LUT2                                    0.408    f     2.500       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_5.o
net (fo=2)                              0.600          3.100          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_6,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_7.a
LUT2                                    0.408    f     3.508       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_7.o
net (fo=2)                              0.600          4.108          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[5],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_8.a
LUT3                                    0.408    f     4.516       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_8.o
net (fo=3)                              0.651          5.167          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_9,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_16.a
LUT4                                    0.408    f     5.575       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_16.o
net (fo=3)                              0.651          6.226          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/int_n1_q_m[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_19.a
LUT3                                    0.408    f     6.634       6  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_19.o
net (fo=2)                              0.600          7.234          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/sub0_syn_28,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_20.a
LUT3                                    0.408    f     7.642       7  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_20.o
net (fo=1)                              0.562          8.204          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[3].d
SEQ (reg)                               0.118    f     8.322          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[3],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.322               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[3].clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.562               

Slack               : 8.102ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.782ns (cell 5.318ns (68%), net 2.464ns (32%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT3=2  LUT5=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[2]
net (fo=3)                              0.651          4.611          net: data_888[15],  ../../../../source_code/rtl/UDP_Example_Top.v(441)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_1.a
LUT3                                    0.408    f     5.019       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_1.o
net (fo=2)                              0.600          5.619          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_3.a
LUT3                                    0.408    f     6.027       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_3.o
net (fo=3)                              0.651          6.678          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_4,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[1]_syn_1.a
LUT5                                    0.424    f     7.102       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[1]_syn_1.o
net (fo=1)                              0.562          7.664          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[1],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1].d
SEQ (reg)                               0.118    f     7.782          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.782               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[1].clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  8.102               

Slack               : 8.102ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.782ns (cell 5.318ns (68%), net 2.464ns (32%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT3=2  LUT5=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[2]
net (fo=3)                              0.651          4.611          net: data_888[15],  ../../../../source_code/rtl/UDP_Example_Top.v(441)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_1.a
LUT3                                    0.408    f     5.019       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_1.o
net (fo=2)                              0.600          5.619          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_3.a
LUT3                                    0.408    f     6.027       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_3.o
net (fo=3)                              0.651          6.678          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_4,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_7.a
LUT5                                    0.424    f     7.102       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_7.o
net (fo=1)                              0.562          7.664          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2].d
SEQ (reg)                               0.118    f     7.782          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.782               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[2].clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  8.102               

Slack               : 8.102ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.782ns (cell 5.318ns (68%), net 2.464ns (32%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT3=2  LUT5=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            3.960    f     3.960          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.dob[2]
net (fo=3)                              0.651          4.611          net: data_888[15],  ../../../../source_code/rtl/UDP_Example_Top.v(441)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_1.a
LUT3                                    0.408    f     5.019       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_1.o
net (fo=2)                              0.600          5.619          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_3.a
LUT3                                    0.408    f     6.027       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_3.o
net (fo=3)                              0.651          6.678          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[2]_syn_4,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[3]_syn_1.a
LUT5                                    0.424    f     7.102       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[3]_syn_1.o
net (fo=1)                              0.562          7.664          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_b[3],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3].d
SEQ (reg)                               0.118    f     7.782          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d[3],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.782               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_d_reg[3].clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  8.102               

Slack               : 8.461ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.423ns (cell 2.728ns (36%), net 4.695ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT3=3  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1].q
net (fo=3)                              0.651          0.797          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_1.a
LUT4                                    0.408    f     1.205       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_1.o
net (fo=2)                              0.600          1.805          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/lt1_syn_24,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_2.a
LUT3                                    0.408    f     2.213       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_2.o
net (fo=4)                              0.697          2.910          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/sub2_syn_30,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_7.a
LUT3                                    0.408    f     3.318       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_7.o
net (fo=2)                              0.600          3.918          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced_n2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_8.a
LUT5                                    0.424    f     4.342       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_8.o
net (fo=5)                              0.737          5.079          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced_syn_2,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[7]_syn_1.a
LUT3                                    0.408    f     5.487       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[7]_syn_1.o
net (fo=9)                              0.848          6.335          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[8],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[0]_syn_1.a
LUT2                                    0.408    f     6.743       6  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[0]_syn_1.o
net (fo=1)                              0.562          7.305          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[0],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0].d
SEQ (reg)                               0.118    f     7.423          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.423               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[0].clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  8.461               

Slack               : 8.461ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.423ns (cell 2.728ns (36%), net 4.695ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT3=3  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1].q
net (fo=3)                              0.651          0.797          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_1.a
LUT4                                    0.408    f     1.205       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_1.o
net (fo=2)                              0.600          1.805          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/lt1_syn_24,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_2.a
LUT3                                    0.408    f     2.213       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_2.o
net (fo=4)                              0.697          2.910          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/sub2_syn_30,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_7.a
LUT3                                    0.408    f     3.318       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_7.o
net (fo=2)                              0.600          3.918          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced_n2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_8.a
LUT5                                    0.424    f     4.342       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_8.o
net (fo=5)                              0.737          5.079          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced_syn_2,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[7]_syn_1.a
LUT3                                    0.408    f     5.487       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[7]_syn_1.o
net (fo=9)                              0.848          6.335          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[8],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[1]_syn_1.a
LUT2                                    0.408    f     6.743       6  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[1]_syn_1.o
net (fo=1)                              0.562          7.305          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[1],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1].d
SEQ (reg)                               0.118    f     7.423          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.423               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[1].clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  8.461               

Slack               : 8.461ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.423ns (cell 2.728ns (36%), net 4.695ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT3=3  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1].q
net (fo=3)                              0.651          0.797          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_1.a
LUT4                                    0.408    f     1.205       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_1.o
net (fo=2)                              0.600          1.805          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/lt1_syn_24,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_2.a
LUT3                                    0.408    f     2.213       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_2.o
net (fo=4)                              0.697          2.910          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/sub2_syn_30,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_7.a
LUT3                                    0.408    f     3.318       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_7.o
net (fo=2)                              0.600          3.918          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced_n2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_8.a
LUT5                                    0.424    f     4.342       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_8.o
net (fo=5)                              0.737          5.079          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced_syn_2,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[7]_syn_1.a
LUT3                                    0.408    f     5.487       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[7]_syn_1.o
net (fo=9)                              0.848          6.335          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[8],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[2]_syn_1.a
LUT2                                    0.408    f     6.743       6  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[2]_syn_1.o
net (fo=1)                              0.562          7.305          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[2],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2].d
SEQ (reg)                               0.118    f     7.423          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.423               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[2].clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  8.461               

Slack               : 8.461ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.423ns (cell 2.728ns (36%), net 4.695ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT3=3  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1].q
net (fo=3)                              0.651          0.797          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_1.a
LUT4                                    0.408    f     1.205       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_1.o
net (fo=2)                              0.600          1.805          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/lt1_syn_24,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_2.a
LUT3                                    0.408    f     2.213       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_2.o
net (fo=4)                              0.697          2.910          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/sub2_syn_30,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_7.a
LUT3                                    0.408    f     3.318       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_7.o
net (fo=2)                              0.600          3.918          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced_n2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_8.a
LUT5                                    0.424    f     4.342       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_8.o
net (fo=5)                              0.737          5.079          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced_syn_2,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[7]_syn_1.a
LUT3                                    0.408    f     5.487       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[7]_syn_1.o
net (fo=9)                              0.848          6.335          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[8],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[3]_syn_1.a
LUT2                                    0.408    f     6.743       6  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[3]_syn_1.o
net (fo=1)                              0.562          7.305          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[3],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3].d
SEQ (reg)                               0.118    f     7.423          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.423               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[3].clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  8.461               

Slack               : 8.461ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : setup
Process             : slow
Budget              : 16.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@16.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.423ns (cell 2.728ns (36%), net 4.695ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT3=3  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 9
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1].q
net (fo=3)                              0.651          0.797          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_1.a
LUT4                                    0.408    f     1.205       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_1.o
net (fo=2)                              0.600          1.805          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/lt1_syn_24,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_2.a
LUT3                                    0.408    f     2.213       2  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_2.o
net (fo=4)                              0.697          2.910          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/sub2_syn_30,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_7.a
LUT3                                    0.408    f     3.318       3  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_7.o
net (fo=2)                              0.600          3.918          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced_n2,  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_8.a
LUT5                                    0.424    f     4.342       4  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cnt_t_b1[4]_syn_8.o
net (fo=5)                              0.737          5.079          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced_syn_2,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[7]_syn_1.a
LUT3                                    0.408    f     5.487       5  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[7]_syn_1.o
net (fo=9)                              0.848          6.335          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[8],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[4]_syn_1.a
LUT2                                    0.408    f     6.743       6  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[4]_syn_1.o
net (fo=1)                              0.562          7.305          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_b1[4],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4].d
SEQ (reg)                               0.118    f     7.423          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.423               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[4].clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  8.461               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.694ns
Begin Point         : uivtc_inst/O_vtc_hs_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/O_vtc_hs_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uivtc_inst/O_vtc_hs_reg.q
net (fo=1)                              0.562          0.671          net: vid_hs,  ../../../../source_code/rtl/UDP_Example_Top.v(87)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg.d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg.d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg.d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg.d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg.d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg.d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.732ns
Begin Point         : uivtc_inst/O_vtc_vs_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/O_vtc_vs_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uivtc_inst/O_vtc_vs_reg.q
net (fo=2)                              0.600          0.709          net: vid_vs,  ../../../../source_code/rtl/UDP_Example_Top.v(86)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.d
SEQ (reg)                               0.084    r     0.793          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d,  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               

Slack               : 0.829ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[6].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.890ns (cell 0.193ns (21%), net 0.697ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[6].q
net (fo=4)                              0.697          0.806          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d[6],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[6].d
SEQ (reg)                               0.084    r     0.890          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d[6],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.890               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.829               

Slack               : 0.829ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[0].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.890ns (cell 0.193ns (21%), net 0.697ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].q
net (fo=4)                              0.697          0.806          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[0],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[0].d
SEQ (reg)                               0.084    r     0.890          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[0],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.890               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.829               

Slack               : 0.829ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[2].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.890ns (cell 0.193ns (21%), net 0.697ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1].q
net (fo=4)                              0.697          0.806          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d[1],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[2].d
SEQ (reg)                               0.084    r     0.890          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[2],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.890               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.829               

Slack               : 0.829ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[4].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.890ns (cell 0.193ns (21%), net 0.697ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[4].q
net (fo=4)                              0.697          0.806          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d[4],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4].d
SEQ (reg)                               0.084    r     0.890          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d[4],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.890               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.829               

Slack               : 0.829ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[6].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[6].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.890ns (cell 0.193ns (21%), net 0.697ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[6].q
net (fo=4)                              0.697          0.806          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d[6],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[6].d
SEQ (reg)                               0.084    r     0.890          net: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d[6],  ../../../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.890               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_d_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.829               


----------------------------------------------------------------------------------------------------
Path Group     :     clk_in -> clk_in
Type           :     Self
From Clock     :     clk_in
To Clock       :     clk_in
Min Period     :     8.743ns
Fmax           :     114.377MHz

Statistics:
Max            : SWNS     11.257ns, STNS      0.000ns,         0 Viol Endpoints,       137 Total Endpoints,       514 Paths Analyzed
Min            : HWNS      1.391ns, HTNS      0.000ns,         0 Viol Endpoints,       137 Total Endpoints,       514 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 11.257ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[4].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[19].d (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 8.627ns (cell 3.168ns (36%), net 5.459ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=3  LUT4=2  LUT2=2 )
Max Fanout          : 102
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[4].q
net (fo=102)                            1.301          1.447          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[4],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_5.b
LUT2                                    0.408    f     1.855       1  pin: u_uicfg5640/wr_data_b1[17]_syn_5.o
net (fo=4)                              0.697          2.552          net: u_uicfg5640/wr_data_b1[17]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_7.a
LUT2                                    0.408    f     2.960       2  pin: u_uicfg5640/wr_data_b1[17]_syn_7.o
net (fo=3)                              0.651          3.611          net: u_uicfg5640/wr_data_b1[17]_syn_8,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_7.a
LUT5                                    0.424    f     4.035       3  pin: u_uicfg5640/wr_data_b1[19]_syn_7.o
net (fo=1)                              0.562          4.597          net: u_uicfg5640/wr_data_b1[19]_syn_8,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_9.a
LUT5                                    0.424    f     5.021       4  pin: u_uicfg5640/wr_data_b1[19]_syn_9.o
net (fo=1)                              0.562          5.583          net: u_uicfg5640/wr_data_b1[19]_syn_10,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_13.a
LUT4                                    0.408    f     5.991       5  pin: u_uicfg5640/wr_data_b1[19]_syn_13.o
net (fo=1)                              0.562          6.553          net: u_uicfg5640/wr_data_b1[19]_syn_14,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_22.a
LUT5                                    0.424    f     6.977       6  pin: u_uicfg5640/wr_data_b1[19]_syn_22.o
net (fo=1)                              0.562          7.539          net: u_uicfg5640/wr_data_b1[19]_syn_23,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_30.a
LUT4                                    0.408    f     7.947       7  pin: u_uicfg5640/wr_data_b1[19]_syn_30.o
net (fo=1)                              0.562          8.509          net: u_uicfg5640/wr_data_b1[19],  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[19].d
SEQ (reg)                               0.118    f     8.627          net: u_uicfg5640/wr_data[19],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                8.627               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[19].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 11.257               

Slack               : 12.084ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[4].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[16].d (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 7.800ns (cell 2.728ns (34%), net 5.072ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT2=3  LUT4=2  LUT5=1 )
Max Fanout          : 102
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[4].q
net (fo=102)                            1.301          1.447          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[4],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_5.b
LUT2                                    0.408    f     1.855       1  pin: u_uicfg5640/wr_data_b1[17]_syn_5.o
net (fo=4)                              0.697          2.552          net: u_uicfg5640/wr_data_b1[17]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_7.a
LUT2                                    0.408    f     2.960       2  pin: u_uicfg5640/wr_data_b1[17]_syn_7.o
net (fo=3)                              0.651          3.611          net: u_uicfg5640/wr_data_b1[17]_syn_8,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[10]_syn_1.a
LUT2                                    0.408    f     4.019       3  pin: u_uicfg5640/wr_data_b1[10]_syn_1.o
net (fo=5)                              0.737          4.756          net: u_uicfg5640/wr_data_b1[10]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[16]_syn_2.a
LUT4                                    0.408    f     5.164       4  pin: u_uicfg5640/wr_data_b1[16]_syn_2.o
net (fo=1)                              0.562          5.726          net: u_uicfg5640/wr_data_b1[16]_syn_3,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[16]_syn_10.a
LUT5                                    0.424    f     6.150       5  pin: u_uicfg5640/wr_data_b1[16]_syn_10.o
net (fo=1)                              0.562          6.712          net: u_uicfg5640/wr_data_b1[16]_syn_11,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[16]_syn_16.a
LUT4                                    0.408    f     7.120       6  pin: u_uicfg5640/wr_data_b1[16]_syn_16.o
net (fo=1)                              0.562          7.682          net: u_uicfg5640/wr_data_b1[16],  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[16].d
SEQ (reg)                               0.118    f     7.800          net: u_uicfg5640/wr_data[16],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                7.800               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[16].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 12.084               

Slack               : 12.999ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[3].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[13].d (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.885ns (cell 2.320ns (33%), net 4.565ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT2=3  LUT5=1  LUT4=1 )
Max Fanout          : 105
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[3].q
net (fo=105)                            1.306          1.452          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_12.a
LUT2                                    0.408    f     1.860       1  pin: u_uicfg5640/wr_data_b1[17]_syn_12.o
net (fo=7)                              0.800          2.660          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_1.b
LUT2                                    0.408    f     3.068       2  pin: u_uicfg5640/wr_data_b1[19]_syn_1.o
net (fo=4)                              0.697          3.765          net: u_uicfg5640/wr_data_b1[19]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[16]_syn_1.a
LUT2                                    0.408    f     4.173       3  pin: u_uicfg5640/wr_data_b1[16]_syn_1.o
net (fo=2)                              0.600          4.773          net: u_uicfg5640/ui5640reg_inst/sel0_syn_10220,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[14]_syn_5.a
LUT5                                    0.424    f     5.197       4  pin: u_uicfg5640/wr_data_b1[14]_syn_5.o
net (fo=2)                              0.600          5.797          net: u_uicfg5640/wr_data_b1[14]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[13]_syn_5.a
LUT4                                    0.408    f     6.205       5  pin: u_uicfg5640/wr_data_b1[13]_syn_5.o
net (fo=1)                              0.562          6.767          net: u_uicfg5640/wr_data_b1[13],  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[13].d
SEQ (reg)                               0.118    f     6.885          net: u_uicfg5640/wr_data[13],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                6.885               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[13].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 12.999               

Slack               : 12.999ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[3].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[14].d (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.885ns (cell 2.320ns (33%), net 4.565ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT2=3  LUT5=1  LUT4=1 )
Max Fanout          : 105
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[3].q
net (fo=105)                            1.306          1.452          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_12.a
LUT2                                    0.408    f     1.860       1  pin: u_uicfg5640/wr_data_b1[17]_syn_12.o
net (fo=7)                              0.800          2.660          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[19]_syn_1.b
LUT2                                    0.408    f     3.068       2  pin: u_uicfg5640/wr_data_b1[19]_syn_1.o
net (fo=4)                              0.697          3.765          net: u_uicfg5640/wr_data_b1[19]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[16]_syn_1.a
LUT2                                    0.408    f     4.173       3  pin: u_uicfg5640/wr_data_b1[16]_syn_1.o
net (fo=2)                              0.600          4.773          net: u_uicfg5640/ui5640reg_inst/sel0_syn_10220,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[14]_syn_5.a
LUT5                                    0.424    f     5.197       4  pin: u_uicfg5640/wr_data_b1[14]_syn_5.o
net (fo=2)                              0.600          5.797          net: u_uicfg5640/wr_data_b1[14]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[14]_syn_11.a
LUT4                                    0.408    f     6.205       5  pin: u_uicfg5640/wr_data_b1[14]_syn_11.o
net (fo=1)                              0.562          6.767          net: u_uicfg5640/wr_data_b1[14],  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[14].d
SEQ (reg)                               0.118    f     6.885          net: u_uicfg5640/wr_data[14],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                6.885               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[14].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 12.999               

Slack               : 13.017ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[0].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[8].d (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.867ns (cell 2.304ns (33%), net 4.563ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=3  LUT2=2 )
Max Fanout          : 106
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[0].q
net (fo=106)                            1.307          1.453          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[0],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_1.a
LUT2                                    0.408    f     1.861       1  pin: u_uicfg5640/wr_data_b1[8]_syn_1.o
net (fo=7)                              0.800          2.661          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[1]_syn_88,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_4.a
LUT2                                    0.408    f     3.069       2  pin: u_uicfg5640/wr_data_b1[8]_syn_4.o
net (fo=6)                              0.770          3.839          net: u_uicfg5640/wr_data_b1[8]_syn_5,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_18.a
LUT4                                    0.408    f     4.247       3  pin: u_uicfg5640/wr_data_b1[8]_syn_18.o
net (fo=1)                              0.562          4.809          net: u_uicfg5640/wr_data_b1[8]_syn_19,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_26.a
LUT4                                    0.408    f     5.217       4  pin: u_uicfg5640/wr_data_b1[8]_syn_26.o
net (fo=1)                              0.562          5.779          net: u_uicfg5640/wr_data_b1[8]_syn_27,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_29.a
LUT4                                    0.408    f     6.187       5  pin: u_uicfg5640/wr_data_b1[8]_syn_29.o
net (fo=1)                              0.562          6.749          net: u_uicfg5640/wr_data_b1[8],  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[8].d
SEQ (reg)                               0.118    f     6.867          net: u_uicfg5640/wr_data[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                6.867               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[8].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 13.017               

Slack               : 13.070ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[4].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[10].d (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.814ns (cell 2.304ns (33%), net 4.510ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT2=3  LUT4=1  LUT3=1 )
Max Fanout          : 102
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[4].q
net (fo=102)                            1.301          1.447          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[4],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_5.b
LUT2                                    0.408    f     1.855       1  pin: u_uicfg5640/wr_data_b1[17]_syn_5.o
net (fo=4)                              0.697          2.552          net: u_uicfg5640/wr_data_b1[17]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_7.a
LUT2                                    0.408    f     2.960       2  pin: u_uicfg5640/wr_data_b1[17]_syn_7.o
net (fo=3)                              0.651          3.611          net: u_uicfg5640/wr_data_b1[17]_syn_8,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[10]_syn_1.a
LUT2                                    0.408    f     4.019       3  pin: u_uicfg5640/wr_data_b1[10]_syn_1.o
net (fo=5)                              0.737          4.756          net: u_uicfg5640/wr_data_b1[10]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[10]_syn_5.a
LUT3                                    0.408    f     5.164       4  pin: u_uicfg5640/wr_data_b1[10]_syn_5.o
net (fo=1)                              0.562          5.726          net: u_uicfg5640/wr_data_b1[10]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[10]_syn_18.a
LUT4                                    0.408    f     6.134       5  pin: u_uicfg5640/wr_data_b1[10]_syn_18.o
net (fo=1)                              0.562          6.696          net: u_uicfg5640/wr_data_b1[10],  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[10].d
SEQ (reg)                               0.118    f     6.814          net: u_uicfg5640/wr_data[10],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                6.814               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[10].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 13.070               

Slack               : 13.070ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[4].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[31].d (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.814ns (cell 2.304ns (33%), net 4.510ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT2=3  LUT4=2 )
Max Fanout          : 102
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[4].q
net (fo=102)                            1.301          1.447          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[4],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_5.b
LUT2                                    0.408    f     1.855       1  pin: u_uicfg5640/wr_data_b1[17]_syn_5.o
net (fo=4)                              0.697          2.552          net: u_uicfg5640/wr_data_b1[17]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_7.a
LUT2                                    0.408    f     2.960       2  pin: u_uicfg5640/wr_data_b1[17]_syn_7.o
net (fo=3)                              0.651          3.611          net: u_uicfg5640/wr_data_b1[17]_syn_8,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[10]_syn_1.a
LUT2                                    0.408    f     4.019       3  pin: u_uicfg5640/wr_data_b1[10]_syn_1.o
net (fo=5)                              0.737          4.756          net: u_uicfg5640/wr_data_b1[10]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_10.b
LUT4                                    0.408    f     5.164       4  pin: u_uicfg5640/wr_data_b1[31]_syn_10.o
net (fo=1)                              0.562          5.726          net: u_uicfg5640/wr_data_b1[31]_syn_11,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[31]_syn_23.a
LUT4                                    0.408    f     6.134       5  pin: u_uicfg5640/wr_data_b1[31]_syn_23.o
net (fo=1)                              0.562          6.696          net: u_uicfg5640/wr_data_b1[31],  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[31].d
SEQ (reg)                               0.118    f     6.814          net: u_uicfg5640/wr_data[31],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                6.814               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[31].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 13.070               

Slack               : 13.122ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[3].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[30].d (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.762ns (cell 2.336ns (34%), net 4.426ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT5=2  LUT2=2  LUT4=1 )
Max Fanout          : 105
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[3].q
net (fo=105)                            1.306          1.452          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[8]_syn_8.b
LUT2                                    0.408    f     1.860       1  pin: u_uicfg5640/wr_data_b1[8]_syn_8.o
net (fo=5)                              0.737          2.597          net: u_uicfg5640/wr_data_b1[8]_syn_9,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[11]_syn_5.a
LUT2                                    0.408    f     3.005       2  pin: u_uicfg5640/wr_data_b1[11]_syn_5.o
net (fo=4)                              0.697          3.702          net: u_uicfg5640/wr_data_b1[11]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[30]_syn_20.b
LUT5                                    0.424    f     4.126       3  pin: u_uicfg5640/wr_data_b1[30]_syn_20.o
net (fo=1)                              0.562          4.688          net: u_uicfg5640/wr_data_b1[30]_syn_21,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[30]_syn_26.a
LUT5                                    0.424    f     5.112       4  pin: u_uicfg5640/wr_data_b1[30]_syn_26.o
net (fo=1)                              0.562          5.674          net: u_uicfg5640/ui5640reg_inst/sel0_syn_68[6],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[30]_syn_27.b
LUT4                                    0.408    f     6.082       5  pin: u_uicfg5640/wr_data_b1[30]_syn_27.o
net (fo=1)                              0.562          6.644          net: u_uicfg5640/wr_data_b1[30],  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[30].d
SEQ (reg)                               0.118    f     6.762          net: u_uicfg5640/wr_data[30],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                6.762               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[30].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 13.122               

Slack               : 13.140ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[3].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[29].d (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.744ns (cell 2.352ns (34%), net 4.392ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT5=3  LUT4=1  LUT2=1 )
Max Fanout          : 105
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[3].q
net (fo=105)                            1.306          1.452          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[3],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[17]_syn_12.a
LUT2                                    0.408    f     1.860       1  pin: u_uicfg5640/wr_data_b1[17]_syn_12.o
net (fo=7)                              0.800          2.660          net: u_uicfg5640/ui5640reg_inst/sel0_syn_11159,  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(46)
                                                                      pin: u_uicfg5640/wr_data_b1[27]_syn_3.b
LUT5                                    0.424    f     3.084       2  pin: u_uicfg5640/wr_data_b1[27]_syn_3.o
net (fo=2)                              0.600          3.684          net: u_uicfg5640/wr_data_b1[27]_syn_4,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[29]_syn_3.a
LUT4                                    0.408    f     4.092       3  pin: u_uicfg5640/wr_data_b1[29]_syn_3.o
net (fo=1)                              0.562          4.654          net: u_uicfg5640/wr_data_b1[29]_syn_4,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[29]_syn_5.a
LUT5                                    0.424    f     5.078       4  pin: u_uicfg5640/wr_data_b1[29]_syn_5.o
net (fo=1)                              0.562          5.640          net: u_uicfg5640/wr_data_b1[29]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[29]_syn_21.a
LUT5                                    0.424    f     6.064       5  pin: u_uicfg5640/wr_data_b1[29]_syn_21.o
net (fo=1)                              0.562          6.626          net: u_uicfg5640/wr_data_b1[29],  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[29].d
SEQ (reg)                               0.118    f     6.744          net: u_uicfg5640/wr_data[29],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                6.744               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[29].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 13.140               

Slack               : 13.177ns
Begin Point         : u_uicfg5640/REG_INDEX_reg[4].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/wr_data_reg[21].d (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk_in rising@20.000ns - clk_in rising@0.000ns }
Data Path Delay     : 6.707ns (cell 2.320ns (34%), net 4.387ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT2=1 )
Max Fanout          : 102
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_uicfg5640/REG_INDEX_reg[4].q
net (fo=102)                            1.301          1.447          net: u_uicfg5640/ui5640reg_inst/REG_INDEX[4],  ../../../../source_code/rtl/uiov5640cfg/ui5640reg.v(30)
                                                                      pin: u_uicfg5640/wr_data_b1[11]_syn_1.a
LUT2                                    0.408    f     1.855       1  pin: u_uicfg5640/wr_data_b1[11]_syn_1.o
net (fo=7)                              0.800          2.655          net: u_uicfg5640/wr_data_b1[11]_syn_2,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[11]_syn_7.a
LUT5                                    0.424    f     3.079       2  pin: u_uicfg5640/wr_data_b1[11]_syn_7.o
net (fo=2)                              0.600          3.679          net: u_uicfg5640/wr_data_b1[11]_syn_8,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[21]_syn_3.a
LUT4                                    0.408    f     4.087       3  pin: u_uicfg5640/wr_data_b1[21]_syn_3.o
net (fo=1)                              0.562          4.649          net: u_uicfg5640/wr_data_b1[21]_syn_4,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[21]_syn_5.a
LUT4                                    0.408    f     5.057       4  pin: u_uicfg5640/wr_data_b1[21]_syn_5.o
net (fo=1)                              0.562          5.619          net: u_uicfg5640/wr_data_b1[21]_syn_6,  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_b1[21]_syn_13.a
LUT4                                    0.408    f     6.027       5  pin: u_uicfg5640/wr_data_b1[21]_syn_13.o
net (fo=1)                              0.562          6.589          net: u_uicfg5640/wr_data_b1[21],  NOFILE(0)
                                                                      pin: u_uicfg5640/wr_data_reg[21].d
SEQ (reg)                               0.118    f     6.707          net: u_uicfg5640/wr_data[21],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                6.707               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/wr_data_reg[21].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 13.177               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.391ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[0].ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 1.403ns (cell 0.196ns (13%), net 1.207ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 60
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[8].q
net (fo=60)                             1.207          1.316          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[0].ce
SEQ (reg)                               0.087    r     1.403               
--------------------------------------------------------------------  ---------------
Arrival                                                1.403               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.012          0.012               
clock uncertainty                       0.000          0.012               
clock pessimism                         0.000          0.012               
--------------------------------------------------------------------  ---------------
Required                                               0.012               
--------------------------------------------------------------------  ---------------
Slack                                                  1.391               

Slack               : 1.391ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[1].ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 1.403ns (cell 0.196ns (13%), net 1.207ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 60
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[8].q
net (fo=60)                             1.207          1.316          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[1].ce
SEQ (reg)                               0.087    r     1.403               
--------------------------------------------------------------------  ---------------
Arrival                                                1.403               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.012          0.012               
clock uncertainty                       0.000          0.012               
clock pessimism                         0.000          0.012               
--------------------------------------------------------------------  ---------------
Required                                               0.012               
--------------------------------------------------------------------  ---------------
Slack                                                  1.391               

Slack               : 1.391ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[2].ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 1.403ns (cell 0.196ns (13%), net 1.207ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 60
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[8].q
net (fo=60)                             1.207          1.316          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[2].ce
SEQ (reg)                               0.087    r     1.403               
--------------------------------------------------------------------  ---------------
Arrival                                                1.403               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.012          0.012               
clock uncertainty                       0.000          0.012               
clock pessimism                         0.000          0.012               
--------------------------------------------------------------------  ---------------
Required                                               0.012               
--------------------------------------------------------------------  ---------------
Slack                                                  1.391               

Slack               : 1.391ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[3].ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 1.403ns (cell 0.196ns (13%), net 1.207ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 60
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[8].q
net (fo=60)                             1.207          1.316          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[3].ce
SEQ (reg)                               0.087    r     1.403               
--------------------------------------------------------------------  ---------------
Arrival                                                1.403               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.012          0.012               
clock uncertainty                       0.000          0.012               
clock pessimism                         0.000          0.012               
--------------------------------------------------------------------  ---------------
Required                                               0.012               
--------------------------------------------------------------------  ---------------
Slack                                                  1.391               

Slack               : 1.391ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[4].ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 1.403ns (cell 0.196ns (13%), net 1.207ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 60
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[8].q
net (fo=60)                             1.207          1.316          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[4].ce
SEQ (reg)                               0.087    r     1.403               
--------------------------------------------------------------------  ---------------
Arrival                                                1.403               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.012          0.012               
clock uncertainty                       0.000          0.012               
clock pessimism                         0.000          0.012               
--------------------------------------------------------------------  ---------------
Required                                               0.012               
--------------------------------------------------------------------  ---------------
Slack                                                  1.391               

Slack               : 1.391ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[5].ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 1.403ns (cell 0.196ns (13%), net 1.207ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 60
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[8].q
net (fo=60)                             1.207          1.316          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5].ce
SEQ (reg)                               0.087    r     1.403               
--------------------------------------------------------------------  ---------------
Arrival                                                1.403               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[5].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.012          0.012               
clock uncertainty                       0.000          0.012               
clock pessimism                         0.000          0.012               
--------------------------------------------------------------------  ---------------
Required                                               0.012               
--------------------------------------------------------------------  ---------------
Slack                                                  1.391               

Slack               : 1.391ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[6].ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 1.403ns (cell 0.196ns (13%), net 1.207ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 60
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[8].q
net (fo=60)                             1.207          1.316          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[6].ce
SEQ (reg)                               0.087    r     1.403               
--------------------------------------------------------------------  ---------------
Arrival                                                1.403               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.012          0.012               
clock uncertainty                       0.000          0.012               
clock pessimism                         0.000          0.012               
--------------------------------------------------------------------  ---------------
Required                                               0.012               
--------------------------------------------------------------------  ---------------
Slack                                                  1.391               

Slack               : 1.391ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/rst_cnt_reg[7].ce (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 1.403ns (cell 0.196ns (13%), net 1.207ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 60
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[8].q
net (fo=60)                             1.207          1.316          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/rst_cnt_reg[7].ce
SEQ (reg)                               0.087    r     1.403               
--------------------------------------------------------------------  ---------------
Arrival                                                1.403               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[7].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.012          0.012               
clock uncertainty                       0.000          0.012               
clock pessimism                         0.000          0.012               
--------------------------------------------------------------------  ---------------
Required                                               0.012               
--------------------------------------------------------------------  ---------------
Slack                                                  1.391               

Slack               : 1.395ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/REG_INDEX_reg[0].sr (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 1.403ns (cell 0.196ns (13%), net 1.207ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 60
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[8].q
net (fo=60)                             1.207          1.316          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[0].sr
SEQ (reg)                               0.087    r     1.403               
--------------------------------------------------------------------  ---------------
Arrival                                                1.403               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  1.395               

Slack               : 1.395ns
Begin Point         : u_uicfg5640/rst_cnt_reg[8].clk (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_uicfg5640/REG_INDEX_reg[1].sr (rising edge triggered by clock clk_in  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk_in rising@0.000ns - clk_in rising@0.000ns }
Data Path Delay     : 1.403ns (cell 0.196ns (13%), net 1.207ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 60
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/rst_cnt_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_uicfg5640/rst_cnt_reg[8].q
net (fo=60)                             1.207          1.316          net: u_uicfg5640/rst_cnt[8],  ../../../../source_code/rtl/uiov5640cfg/uicfg5640.v(43)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1].sr
SEQ (reg)                               0.087    r     1.403               
--------------------------------------------------------------------  ---------------
Arrival                                                1.403               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_uicfg5640/REG_INDEX_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  1.395               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[1] -> u_PLL_HDMI_CLK/pll_inst.clkc[1]
Type           :     Self
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
Min Period     :     2.448ns
Fmax           :     408.497MHz

Statistics:
Max            : SWNS      0.752ns, STNS      0.000ns,         0 Viol Endpoints,        63 Total Endpoints,        96 Paths Analyzed
Min            : HWNS      0.694ns, HTNS      0.000ns,         0 Viol Endpoints,        63 Total Endpoints,        96 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.752ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          2.214          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.118    f     2.332          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  0.752               

Slack               : 0.752ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          2.214          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.118    f     2.332          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  0.752               

Slack               : 0.752ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.o
net (fo=1)                              0.562          2.214          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d
SEQ (reg)                               0.118    f     2.332          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  0.752               

Slack               : 0.752ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5]_syn_1.o
net (fo=1)                              0.562          2.214          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].d
SEQ (reg)                               0.118    f     2.332          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  0.752               

Slack               : 0.752ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6]_syn_1.o
net (fo=1)                              0.562          2.214          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].d
SEQ (reg)                               0.118    f     2.332          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  0.752               

Slack               : 0.752ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7]_syn_1.o
net (fo=1)                              0.562          2.214          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].d
SEQ (reg)                               0.118    f     2.332          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  0.752               

Slack               : 0.752ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8]_syn_1.o
net (fo=1)                              0.562          2.214          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].d
SEQ (reg)                               0.118    f     2.332          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  0.752               

Slack               : 0.752ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9]_syn_1.o
net (fo=1)                              0.562          2.214          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].d
SEQ (reg)                               0.118    f     2.332          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  0.752               

Slack               : 0.752ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          2.214          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.118    f     2.332          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  0.752               

Slack               : 0.752ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          2.214          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.118    f     2.332          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  0.752               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg.q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[5].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_pdat_reg[7].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[0].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[0].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[1].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_reg[1].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_reg[0].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[1]
Min Period     :     1.912ns
Fmax           :     523.013MHz

Statistics:
Max            : SWNS      1.288ns, STNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
Min            : HWNS      0.694ns, HTNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.288ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].q
net (fo=1)                              0.562          0.708          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          1.678          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.118    f     1.796          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  1.288               

Slack               : 1.288ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].q
net (fo=1)                              0.562          0.708          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          1.678          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.118    f     1.796          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  1.288               

Slack               : 1.288ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].q
net (fo=1)                              0.562          0.708          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.o
net (fo=1)                              0.562          1.678          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d
SEQ (reg)                               0.118    f     1.796          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  1.288               

Slack               : 1.288ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4].q
net (fo=1)                              0.562          0.708          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5]_syn_1.o
net (fo=1)                              0.562          1.678          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].d
SEQ (reg)                               0.118    f     1.796          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  1.288               

Slack               : 1.288ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3].q
net (fo=1)                              0.562          0.708          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6]_syn_1.o
net (fo=1)                              0.562          1.678          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].d
SEQ (reg)                               0.118    f     1.796          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  1.288               

Slack               : 1.288ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2].q
net (fo=1)                              0.562          0.708          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7]_syn_1.o
net (fo=1)                              0.562          1.678          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].d
SEQ (reg)                               0.118    f     1.796          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  1.288               

Slack               : 1.288ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1].q
net (fo=1)                              0.562          0.708          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8]_syn_1.o
net (fo=1)                              0.562          1.678          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].d
SEQ (reg)                               0.118    f     1.796          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  1.288               

Slack               : 1.288ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0].q
net (fo=1)                              0.562          0.708          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9]_syn_1.o
net (fo=1)                              0.562          1.678          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].d
SEQ (reg)                               0.118    f     1.796          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  1.288               

Slack               : 1.288ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7].q
net (fo=1)                              0.562          0.708          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          1.678          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.118    f     1.796          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  1.288               

Slack               : 1.288ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : setup
Process             : slow
Budget              : 3.200ns { u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@3.200ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6].q
net (fo=1)                              0.562          0.708          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          1.678          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.118    f     1.796          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            3.200    r     3.200               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          3.084               
clock uncertainty                       0.000          3.084               
clock pessimism                         0.000          3.084               
--------------------------------------------------------------------  ---------------
Required                                               3.084               
--------------------------------------------------------------------  ---------------
Slack                                                  1.288               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[9].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[9].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[9],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[0],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[8],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[1],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.732ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg.d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg.q
net (fo=2)                              0.600          0.709          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg.d
SEQ (reg)                               0.084    r     0.793          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               

Slack               : 1.538ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.599ns (cell 0.475ns (29%), net 1.124ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[7],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.b
LUT3                                    0.282    r     0.953       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          1.515          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.084    r     1.599          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.599               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.538               

Slack               : 1.538ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.599ns (cell 0.475ns (29%), net 1.124ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[6],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.b
LUT3                                    0.282    r     0.953       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          1.515          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.084    r     1.599          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.599               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.538               

Slack               : 1.538ns
Begin Point         : uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.600000ns  period=3.200000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.599ns (cell 0.475ns (29%), net 1.124ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uihdmitx_inst/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].q
net (fo=1)                              0.562          0.671          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[5],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.b
LUT3                                    0.282    r     0.953       1  pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.o
net (fo=1)                              0.562          1.515          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4],  NOFILE(0)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d
SEQ (reg)                               0.084    r     1.599          net: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.599               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[1]
net (fo=62)                             0.000          0.000          net: uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I,  ../../../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: uihdmitx_inst/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.538               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_PLL_HDMI_CLK/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
Min Period     :     14.600ns
Fmax           :     68.493MHz

Statistics:
Max            : SWNS      0.117ns, STNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         4 Paths Analyzed
Min            : HWNS      0.684ns, HTNS      0.000ns,         0 Viol Endpoints,         4 Total Endpoints,         4 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.117ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 0.971ns (cell 0.146ns (15%), net 0.825ns (85%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk
launch edge                            46.662    r    46.662               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    46.808          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.q
net (fo=8)                              0.825         47.633          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst
FIFO (reg)                              0.000    f    47.633               
--------------------------------------------------------------------  ---------------
Arrival                                               47.633               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
capture edge                           48.000    r    48.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         47.750               
clock uncertainty                       0.000         47.750               
clock pessimism                         0.000         47.750               
--------------------------------------------------------------------  ---------------
Required                                              47.750               
--------------------------------------------------------------------  ---------------
Slack                                                  0.117               

Slack               : 0.117ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 0.971ns (cell 0.146ns (15%), net 0.825ns (85%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk
launch edge                            46.662    r    46.662               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    46.808          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.q
net (fo=8)                              0.825         47.633          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst
FIFO (reg)                              0.000    f    47.633               
--------------------------------------------------------------------  ---------------
Arrival                                               47.633               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr
capture edge                           48.000    r    48.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         47.750               
clock uncertainty                       0.000         47.750               
clock pessimism                         0.000         47.750               
--------------------------------------------------------------------  ---------------
Required                                              47.750               
--------------------------------------------------------------------  ---------------
Slack                                                  0.117               

Slack               : 0.117ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 0.971ns (cell 0.146ns (15%), net 0.825ns (85%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk
launch edge                            46.662    r    46.662               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    46.808          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.q
net (fo=8)                              0.825         47.633          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst
FIFO (reg)                              0.000    f    47.633               
--------------------------------------------------------------------  ---------------
Arrival                                               47.633               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
capture edge                           48.000    r    48.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         47.750               
clock uncertainty                       0.000         47.750               
clock pessimism                         0.000         47.750               
--------------------------------------------------------------------  ---------------
Required                                              47.750               
--------------------------------------------------------------------  ---------------
Slack                                                  0.117               

Slack               : 0.117ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.338ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@48.000ns - u_clk/pll_inst.clkc[0] rising@46.662ns }
Data Path Delay     : 0.971ns (cell 0.146ns (15%), net 0.825ns (85%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk
launch edge                            46.662    r    46.662               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    46.808          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.q
net (fo=8)                              0.825         47.633          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst
FIFO (reg)                              0.000    f    47.633               
--------------------------------------------------------------------  ---------------
Arrival                                               47.633               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
capture edge                           48.000    r    48.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.250         47.750               
clock uncertainty                       0.000         47.750               
clock pessimism                         0.000         47.750               
--------------------------------------------------------------------  ---------------
Required                                              47.750               
--------------------------------------------------------------------  ---------------
Slack                                                  0.117               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.684ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.934ns (cell 0.109ns (11%), net 0.825ns (89%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.q
net (fo=8)                              0.825          0.934          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.rprst
FIFO (reg)                              0.000    f     0.934               
--------------------------------------------------------------------  ---------------
Arrival                                                0.934               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.684               

Slack               : 0.684ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.934ns (cell 0.109ns (11%), net 0.825ns (89%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.q
net (fo=8)                              0.825          0.934          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.rprst
FIFO (reg)                              0.000    f     0.934               
--------------------------------------------------------------------  ---------------
Arrival                                                0.934               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_2.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.684               

Slack               : 0.684ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.934ns (cell 0.109ns (11%), net 0.825ns (89%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.q
net (fo=8)                              0.825          0.934          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.rprst
FIFO (reg)                              0.000    f     0.934               
--------------------------------------------------------------------  ---------------
Arrival                                                0.934               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_3.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.684               

Slack               : 0.684ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.934ns (cell 0.109ns (11%), net 0.825ns (89%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst_reg.q
net (fo=8)                              0.825          0.934          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_rst,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(431)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.rprst
FIFO (reg)                              0.000    f     0.934               
--------------------------------------------------------------------  ---------------
Arrival                                                0.934               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_4.clkr
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.250          0.250               
clock uncertainty                       0.000          0.250               
clock pessimism                         0.000          0.250               
--------------------------------------------------------------------  ---------------
Required                                               0.250               
--------------------------------------------------------------------  ---------------
Slack                                                  0.684               


----------------------------------------------------------------------------------------------------
Path Group     :     u_PLL_HDMI_CLK/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_PLL_HDMI_CLK/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     12.189ns
Fmax           :     82.041MHz

Statistics:
Max            : SWNS     -1.102ns, STNS     -1.102ns,         1 Viol Endpoints,         2 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      0.732ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -1.102ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg.d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 2.316ns (cell 1.192ns (51%), net 1.124ns (49%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            0.650    f    32.650          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.aempty_flag
net (fo=1)                              0.562         33.212          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(318)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg_syn_7.b
LUT5                                    0.424    f    33.636       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg_syn_7.o
net (fo=1)                              0.562         34.198          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg_syn_5,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(357)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg.d
SEQ (reg)                               0.118    f    34.316          net: app_fdma_inst/fdma_rareq,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                               34.316               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg.clk
capture edge                           33.330    r    33.330               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         33.214               
clock uncertainty                       0.000         33.214               
clock pessimism                         0.000         33.214               
--------------------------------------------------------------------  ---------------
Required                                              33.214               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.102               

Slack               : 0.350ns
Begin Point         : uivtc_inst/O_vtc_vs_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_reg.d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 1.330ns { u_clk/pll_inst.clkc[0] rising@33.330ns - u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.864ns (cell 0.264ns (30%), net 0.600ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/O_vtc_vs_reg.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: uivtc_inst/O_vtc_vs_reg.q
net (fo=2)                              0.600         32.746          net: vid_vs,  ../../../../source_code/rtl/UDP_Example_Top.v(86)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_reg.d
SEQ (reg)                               0.118    f    32.864          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_syn_3,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                               32.864               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_reg.clk
capture edge                           33.330    r    33.330               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         33.214               
clock uncertainty                       0.000         33.214               
clock pessimism                         0.000         33.214               
--------------------------------------------------------------------  ---------------
Required                                              33.214               
--------------------------------------------------------------------  ---------------
Slack                                                  0.350               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.732ns
Begin Point         : uivtc_inst/O_vtc_vs_reg.clk (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_reg.d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: uivtc_inst/O_vtc_vs_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: uivtc_inst/O_vtc_vs_reg.q
net (fo=2)                              0.600          0.709          net: vid_vs,  ../../../../source_code/rtl/UDP_Example_Top.v(86)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_reg.d
SEQ (reg)                               0.084    r     0.793          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_syn_3,  ../../../../source_code/rtl/uifdmadbuf/fs_cap.v(44)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fs_cap_R0/vs_i_r1_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               

Slack               : 1.983ns
Begin Point         : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr (rising edge triggered by clock u_PLL_HDMI_CLK/pll_inst.clkc[0]  { rise@0.000000ns  fall@8.000000ns  period=16.000000 })
End Point           : u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg.d (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_PLL_HDMI_CLK/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 2.044ns (cell 0.920ns (45%), net 1.124ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT5=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_PLL_HDMI_CLK/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_PLL_HDMI_CLK/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_PLL_HDMI_CLK/clk0_buf,  ../../al_ip/PLL_HDMI_CLK.v(37)
                                                                      pin: u_PLL_HDMI_CLK/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_PLL_HDMI_CLK/bufg_feedback.clko
net (fo=151)                            0.000          0.000          net: u_uitpg_1/I_tpg_clk,  ../../../../source_code/rtl/uitpg/uitpg.v(3)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.clkr
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
FIFO (clk2q)                            0.520    f     0.520          pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$d2f_fifo_inst_syn_1.aempty_flag
net (fo=1)                              0.562          1.082          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$R_REQ,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(318)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg_syn_7.b
LUT5                                    0.316    r     1.398       1  pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg_syn_7.o
net (fo=1)                              0.562          1.960          net: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg_syn_5,  ../../../../source_code/rtl/uifdmadbuf/uidbuf.v(357)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg.d
SEQ (reg)                               0.084    r     2.044          net: app_fdma_inst/fdma_rareq,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(49)
--------------------------------------------------------------------  ---------------
Arrival                                                2.044               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u_four_channel_video_splicer/u_uidbuf_1/FDMA_READ$fdma_rareq_r_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.983               


Inter clock domain timing
--------------------------------------------------

IP timing
--------------------------------------------------

Timing details for EG_PHY_SDRAM_2M_32
------------------------------

Timing details for sdram
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[0] -> u_clk/pll_inst.clkc[2]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[0]
To Clock       :     u_clk/pll_inst.clkc[2]
Min Period     :     18.582ns
Fmax           :     53.816MHz

Statistics:
Max            : SWNS     -5.958ns, STNS   -220.736ns,        48 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
Min            : HWNS      6.697ns, HTNS      0.000ns,         0 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -5.958ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u2_ram/u2_wrrd/sdr_t,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_1.ts
PAD                                     3.047    f     4.291       1  pin: sdram_syn_1.bpad
net (fo=0)                              0.000          4.291          net: dq[0],  NOFILE(0)
                                                                      pin: sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.958               

Slack               : -5.958ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u2_ram/u2_wrrd/sdr_t,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_2.ts
PAD                                     3.047    f     4.291       1  pin: sdram_syn_2.bpad
net (fo=0)                              0.000          4.291          net: dq[6],  NOFILE(0)
                                                                      pin: sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.958               

Slack               : -5.958ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u2_ram/u2_wrrd/sdr_t,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_3.ts
PAD                                     3.047    f     4.291       1  pin: sdram_syn_3.bpad
net (fo=0)                              0.000          4.291          net: dq[7],  NOFILE(0)
                                                                      pin: sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.958               

Slack               : -5.958ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u2_ram/u2_wrrd/sdr_t,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_7.ts
PAD                                     3.047    f     4.291       1  pin: sdram_syn_7.bpad
net (fo=0)                              0.000          4.291          net: dq[1],  NOFILE(0)
                                                                      pin: sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.958               

Slack               : -5.958ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[23] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u2_ram/u2_wrrd/sdr_t,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_18.ts
PAD                                     3.047    f     4.291       1  pin: sdram_syn_18.bpad
net (fo=0)                              0.000          4.291          net: dq[23],  NOFILE(0)
                                                                      pin: sdram.dq[23]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.958               

Slack               : -5.958ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[22] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u2_ram/u2_wrrd/sdr_t,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_19.ts
PAD                                     3.047    f     4.291       1  pin: sdram_syn_19.bpad
net (fo=0)                              0.000          4.291          net: dq[22],  NOFILE(0)
                                                                      pin: sdram.dq[22]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.958               

Slack               : -5.958ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u2_ram/u2_wrrd/sdr_t,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_20.ts
PAD                                     3.047    f     4.291       1  pin: sdram_syn_20.bpad
net (fo=0)                              0.000          4.291          net: dq[21],  NOFILE(0)
                                                                      pin: sdram.dq[21]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.958               

Slack               : -5.958ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u2_ram/u2_wrrd/sdr_t,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_21.ts
PAD                                     3.047    f     4.291       1  pin: sdram_syn_21.bpad
net (fo=0)                              0.000          4.291          net: dq[20],  NOFILE(0)
                                                                      pin: sdram.dq[20]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.958               

Slack               : -5.958ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u2_ram/u2_wrrd/sdr_t,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_22.ts
PAD                                     3.047    f     4.291       1  pin: sdram_syn_22.bpad
net (fo=0)                              0.000          4.291          net: dq[19],  NOFILE(0)
                                                                      pin: sdram.dq[19]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.958               

Slack               : -5.958ns
Begin Point         : u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u2_ram/u2_wrrd/sdr_t,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: sdram_syn_23.ts
PAD                                     3.047    f     4.291       1  pin: sdram_syn_23.bpad
net (fo=0)                              0.000          4.291          net: dq[18],  NOFILE(0)
                                                                      pin: sdram.dq[18]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                            3.333    r     3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.667               
clock uncertainty                       0.000         -1.667               
clock pessimism                         0.000         -1.667               
--------------------------------------------------------------------  ---------------
Required                                              -1.667               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.958               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.697ns
Begin Point         : sdram_syn_1.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: sdram_syn_1.bpad
net (fo=0)                              0.000          2.364          net: dq[0],  NOFILE(0)
                                                                      pin: sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.697               

Slack               : 6.697ns
Begin Point         : sdram_syn_2.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: sdram_syn_2.bpad
net (fo=0)                              0.000          2.364          net: dq[6],  NOFILE(0)
                                                                      pin: sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.697               

Slack               : 6.697ns
Begin Point         : sdram_syn_3.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: sdram_syn_3.bpad
net (fo=0)                              0.000          2.364          net: dq[7],  NOFILE(0)
                                                                      pin: sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.697               

Slack               : 6.697ns
Begin Point         : sdram_syn_6.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.we_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_6.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: sdram_syn_6.opad
net (fo=1)                              0.000          2.364          net: we_n,  NOFILE(0)
                                                                      pin: sdram.we_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.697               

Slack               : 6.697ns
Begin Point         : sdram_syn_7.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: sdram_syn_7.bpad
net (fo=0)                              0.000          2.364          net: dq[1],  NOFILE(0)
                                                                      pin: sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.697               

Slack               : 6.697ns
Begin Point         : sdram_syn_8.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.cas_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_8.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: sdram_syn_8.opad
net (fo=1)                              0.000          2.364          net: cas_n,  NOFILE(0)
                                                                      pin: sdram.cas_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.697               

Slack               : 6.697ns
Begin Point         : sdram_syn_9.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.ras_n (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_9.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: sdram_syn_9.opad
net (fo=1)                              0.000          2.364          net: ras_n,  NOFILE(0)
                                                                      pin: sdram.ras_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.697               

Slack               : 6.697ns
Begin Point         : sdram_syn_11.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[9] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_11.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: sdram_syn_11.opad
net (fo=1)                              0.000          2.364          net: addr[9],  NOFILE(0)
                                                                      pin: sdram.addr[9]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.697               

Slack               : 6.697ns
Begin Point         : sdram_syn_12.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[8] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_12.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: sdram_syn_12.opad
net (fo=1)                              0.000          2.364          net: addr[8],  NOFILE(0)
                                                                      pin: sdram.addr[8]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.697               

Slack               : 6.697ns
Begin Point         : sdram_syn_13.osclk (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
End Point           : sdram.addr[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@0.000ns - u_clk/pll_inst.clkc[2] rising@-3.333ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_13.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: sdram_syn_13.opad
net (fo=1)                              0.000          2.364          net: addr[7],  NOFILE(0)
                                                                      pin: sdram.addr[7]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
capture edge                           -3.333    r    -3.333               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -4.333               
clock uncertainty                       0.000         -4.333               
clock pessimism                         0.000         -4.333               
--------------------------------------------------------------------  ---------------
Required                                              -4.333               
--------------------------------------------------------------------  ---------------
Slack                                                  6.697               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk/pll_inst.clkc[2] -> u_clk/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk/pll_inst.clkc[2]
To Clock       :     u_clk/pll_inst.clkc[0]
Min Period     :     12.586ns
Fmax           :     79.453MHz

Statistics:
Max            : SWNS     -2.960ns, STNS    -94.720ns,        32 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
Min            : HWNS      5.150ns, HTNS      0.000ns,         0 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.960ns
Begin Point         : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_1.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          8.333          pin: sdram.dq[0]
net (fo=0)                              0.000          8.333          net: dq[0],  NOFILE(0)
                                                                      pin: sdram_syn_1.bpad
PAD (reg)                               1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[0]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_2.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          8.333          pin: sdram.dq[6]
net (fo=0)                              0.000          8.333          net: dq[6],  NOFILE(0)
                                                                      pin: sdram_syn_2.bpad
PAD (reg)                               1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[6]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_3.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          8.333          pin: sdram.dq[7]
net (fo=0)                              0.000          8.333          net: dq[7],  NOFILE(0)
                                                                      pin: sdram_syn_3.bpad
PAD (reg)                               1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[7]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_7.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          8.333          pin: sdram.dq[1]
net (fo=0)                              0.000          8.333          net: dq[1],  NOFILE(0)
                                                                      pin: sdram_syn_7.bpad
PAD (reg)                               1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[1]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[23] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_18.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          8.333          pin: sdram.dq[23]
net (fo=0)                              0.000          8.333          net: dq[23],  NOFILE(0)
                                                                      pin: sdram_syn_18.bpad
PAD (reg)                               1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[23]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_18.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[22] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_19.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          8.333          pin: sdram.dq[22]
net (fo=0)                              0.000          8.333          net: dq[22],  NOFILE(0)
                                                                      pin: sdram_syn_19.bpad
PAD (reg)                               1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[22]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_19.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_20.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          8.333          pin: sdram.dq[21]
net (fo=0)                              0.000          8.333          net: dq[21],  NOFILE(0)
                                                                      pin: sdram_syn_20.bpad
PAD (reg)                               1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[21]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_20.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_21.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          8.333          pin: sdram.dq[20]
net (fo=0)                              0.000          8.333          net: dq[20],  NOFILE(0)
                                                                      pin: sdram_syn_21.bpad
PAD (reg)                               1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[20]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_21.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_22.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          8.333          pin: sdram.dq[19]
net (fo=0)                              0.000          8.333          net: dq[19],  NOFILE(0)
                                                                      pin: sdram_syn_22.bpad
PAD (reg)                               1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[19]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_22.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               

Slack               : -2.960ns
Begin Point         : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_23.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : setup
Process             : slow
Budget              : 3.333ns { u_clk/pll_inst.clkc[0] rising@6.666ns - u_clk/pll_inst.clkc[2] rising@3.333ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          8.333          pin: sdram.dq[18]
net (fo=0)                              0.000          8.333          net: dq[18],  NOFILE(0)
                                                                      pin: sdram_syn_23.bpad
PAD (reg)                               1.453    f     9.786          net: u2_ram/u2_wrrd/Sdr_rd_dout[18]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.786               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_23.ipclk
capture edge                            6.666    r     6.666               
--------------------------------------------------------------------  ---------------
setup                                   0.160          6.826               
clock uncertainty                       0.000          6.826               
clock pessimism                         0.000          6.826               
--------------------------------------------------------------------  ---------------
Required                                               6.826               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.960               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.150ns
Begin Point         : sdram.dq[0] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_1.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          4.333          pin: sdram.dq[0]
net (fo=0)                              0.000          4.333          net: dq[0],  NOFILE(0)
                                                                      pin: sdram_syn_1.bpad
PAD (reg)                               0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[0]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_1.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[6] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_2.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          4.333          pin: sdram.dq[6]
net (fo=0)                              0.000          4.333          net: dq[6],  NOFILE(0)
                                                                      pin: sdram_syn_2.bpad
PAD (reg)                               0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[6]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_2.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[7] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_3.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          4.333          pin: sdram.dq[7]
net (fo=0)                              0.000          4.333          net: dq[7],  NOFILE(0)
                                                                      pin: sdram_syn_3.bpad
PAD (reg)                               0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[7]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_3.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[1] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_7.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          4.333          pin: sdram.dq[1]
net (fo=0)                              0.000          4.333          net: dq[1],  NOFILE(0)
                                                                      pin: sdram_syn_7.bpad
PAD (reg)                               0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[1]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_7.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[23] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_18.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          4.333          pin: sdram.dq[23]
net (fo=0)                              0.000          4.333          net: dq[23],  NOFILE(0)
                                                                      pin: sdram_syn_18.bpad
PAD (reg)                               0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[23]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_18.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[22] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_19.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          4.333          pin: sdram.dq[22]
net (fo=0)                              0.000          4.333          net: dq[22],  NOFILE(0)
                                                                      pin: sdram_syn_19.bpad
PAD (reg)                               0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[22]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_19.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[21] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_20.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          4.333          pin: sdram.dq[21]
net (fo=0)                              0.000          4.333          net: dq[21],  NOFILE(0)
                                                                      pin: sdram_syn_20.bpad
PAD (reg)                               0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[21]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_20.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[20] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_21.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          4.333          pin: sdram.dq[20]
net (fo=0)                              0.000          4.333          net: dq[20],  NOFILE(0)
                                                                      pin: sdram_syn_21.bpad
PAD (reg)                               0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[20]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_21.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[19] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_22.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          4.333          pin: sdram.dq[19]
net (fo=0)                              0.000          4.333          net: dq[19],  NOFILE(0)
                                                                      pin: sdram_syn_22.bpad
PAD (reg)                               0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[19]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_22.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               

Slack               : 5.150ns
Begin Point         : sdram.dq[18] (rising edge triggered by clock u_clk/pll_inst.clkc[2]  { rise@3.333000ns  fall@0.000000ns  period=6.666000 })
End Point           : sdram_syn_23.bpad (rising edge triggered by clock u_clk/pll_inst.clkc[0]  { rise@0.000000ns  fall@3.333000ns  period=6.666000 })
Check Type          : hold
Process             : fast
Budget              : 3.333ns { u_clk/pll_inst.clkc[2] rising@3.333ns - u_clk/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[2]
net (fo=1)                              0.000          0.000          net: u2_ram/Sdr_clk_sft,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(24)
                                                                      pin: u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u2_ram/SDRAM_CLK,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(44)
                                                                      pin: u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: CLK,  ../../../../source_code/rtl/UDP_Example_Top.v(137)
                                                                      pin: sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: sdram.clk
launch edge                             3.333    r     3.333               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          4.333          pin: sdram.dq[18]
net (fo=0)                              0.000          4.333          net: dq[18],  NOFILE(0)
                                                                      pin: sdram_syn_23.bpad
PAD (reg)                               0.978    r     5.311          net: u2_ram/u2_wrrd/Sdr_rd_dout[18]_syn_3,  ../../../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.311               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk_50
hierarchy                               0.000          0.000          pin: clk_50_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_50_syn_2.di
net (fo=59)                             0.000          0.000          net: clk_50_dup_1,  ../../../../source_code/rtl/UDP_Example_Top.v(40)
                                                                      pin: u_clk/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk/clk0_buf,  ../../al_ip/fdma_pll.v(40)
                                                                      pin: u_clk/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk/bufg_feedback.clko
net (fo=992)                            0.000          0.000          net: app_fdma_inst/fdma_clk,  ../../../../source_code/rtl/uiappfdma/uiappfdma.v(36)
                                                                      pin: sdram_syn_23.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.150               




