// Seed: 3772202451
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input wire id_2,
    input uwire id_3,
    input supply0 id_4,
    input tri id_5,
    output wire id_6,
    output tri0 id_7,
    input uwire id_8
);
  logic id_10;
  assign id_0 = 1;
  wire id_11;
endmodule
module module_1 #(
    parameter id_1 = 32'd97
) (
    input  wand  id_0,
    input  wand  _id_1,
    input  wire  id_2,
    output uwire id_3,
    input  tri0  id_4
);
  wire [id_1 : ""] id_6;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_2,
      id_3,
      id_3,
      id_4
  );
endmodule
