{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.07769",
   "Default View_TopLeft":"-224,0",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port sfp -pg 1 -lvl 6 -x 2140 -y 840 -defaultsOSRD
preplace port eth_clks -pg 1 -lvl 0 -x 0 -y 950 -defaultsOSRD
preplace port ponylink_data -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD -left
preplace port sfp_rx_los -pg 1 -lvl 0 -x 0 -y 1020 -defaultsOSRD
preplace port clk_160M -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port clk_40M -pg 1 -lvl 0 -x 0 -y 510 -defaultsOSRD
preplace port rxoutclk -pg 1 -lvl 6 -x 2140 -y 1000 -defaultsOSRD
preplace port txoutclk -pg 1 -lvl 6 -x 2140 -y 1020 -defaultsOSRD
preplace port gt0_pll0reset_out -pg 1 -lvl 6 -x 2140 -y 1040 -defaultsOSRD
preplace inst ponylink_to_zynq -pg 1 -lvl 2 -x 380 -y 150 -defaultsOSRD -orient R180
preplace inst axi_ethernet_inner -pg 1 -lvl 3 -x 780 -y 660 -defaultsOSRD
preplace inst sfp_rx_los_n -pg 1 -lvl 2 -x 380 -y 1020 -defaultsOSRD -resize 83 88
preplace inst axis_ix_to_eth -pg 1 -lvl 2 -x 380 -y 380 -defaultsOSRD
preplace inst eth_tx_rst_n -pg 1 -lvl 1 -x 110 -y 440 -defaultsOSRD -resize 83 88
preplace inst ponylink_rst_n -pg 1 -lvl 4 -x 1740 -y 290 -defaultsOSRD -resize 83 88
preplace inst axis_ix_to_ponylink -pg 1 -lvl 4 -x 1740 -y 460 -defaultsOSRD
preplace inst eth_rx_rst_n -pg 1 -lvl 3 -x 780 -y 440 -defaultsOSRD -resize 83 88
preplace inst fifo_to_ponylink -pg 1 -lvl 5 -x 2010 -y 480 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 4 -x 1740 -y 60 -defaultsOSRD
preplace inst axi_ethernet_inner|sfp_ethernet -pg 1 -lvl 2 -x 1210 -y 910 -defaultsOSRD
preplace inst axi_ethernet_inner|xlconstant_0 -pg 1 -lvl 1 -x 860 -y 670 -defaultsOSRD
preplace inst axi_ethernet_inner|axi_ethernet_clock_w_0 -pg 1 -lvl 1 -x 860 -y 950 -defaultsOSRD
preplace netloc Net 1 0 2 NJ 80 NJ
preplace netloc sfp_rx_los_1 1 0 2 NJ 1020 NJ
preplace netloc util_vector_logic_0_Res 1 2 1 540J 970n
preplace netloc clk_160M_1 1 0 3 NJ 20 NJ 20 530
preplace netloc clk_40M_1 1 0 5 NJ 510 210 500 530 360 1550 580 1900J
preplace netloc ponylink_to_zynq_resetn_out 1 1 3 220 520 540J 350 1580
preplace netloc M00_AXIS_ACLK_1 1 1 3 230 510 NJ 510 1530
preplace netloc util_vector_logic_1_Res 1 1 1 200 360n
preplace netloc util_vector_logic_2_Res 1 4 1 1890 290n
preplace netloc ACLK_1 1 3 1 1590 420n
preplace netloc util_vector_logic_3_Res 1 3 1 1570 440n
preplace netloc axi_ethernet_inner_rx_reset 1 2 2 560 370 1540
preplace netloc axi_ethernet_inner_tx_reset 1 0 4 20 530 NJ 530 560J 520 1520
preplace netloc xlconstant_0_dout 1 2 3 NJ 120 NJ 120 1890
preplace netloc axi_ethernet_inner_rxoutclk 1 3 3 N 1000 NJ 1000 NJ
preplace netloc axi_ethernet_inner_txoutclk 1 3 3 N 1020 NJ 1020 NJ
preplace netloc axi_ethernet_inner_gt0_pll0reset_out 1 3 3 N 1040 NJ 1040 NJ
preplace netloc axi_ethernet_0_sfp 1 3 3 NJ 840 NJ 840 NJ
preplace netloc ponylink_to_zynq_axis_out 1 1 1 230 220n
preplace netloc axis_interconnect_0_M00_AXIS 1 2 1 550 380n
preplace netloc eth_frame_fifo_0_axis_out 1 2 4 NJ 180 NJ 180 NJ 180 2120
preplace netloc axis_interconnect_1_M00_AXIS 1 4 1 N 460
preplace netloc S00_AXIS_1 1 3 1 1560 400n
preplace netloc eth_clks_1 1 0 3 NJ 950 NJ 950 NJ
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_s_axi_lite_clk 1 1 1 1020 770n
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_s_axi_lite_resetn 1 1 1 1010 750n
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_ref_clk 1 1 1 1020 810n
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_glbl_rst 1 1 1 1030 790n
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_mmcm_locked 1 1 1 N 850
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_userclk 1 1 1 N 910
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_userclk2 1 1 1 N 930
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_rxuserclk 1 1 1 N 870
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_rxuserclk2 1 1 1 N 890
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_pma_reset 1 1 1 N 950
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_gtref_clk 1 1 1 N 1090
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_gtref_clk_buf 1 1 1 N 1110
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_gt0_pll0outclk_in 1 1 1 N 970
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_gt0_pll0outrefclk_in 1 1 1 N 990
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_gt0_pll1outclk_in 1 1 1 N 1010
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_gt0_pll1outrefclk_in 1 1 1 N 1030
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_gt0_pll0lock_in 1 1 1 N 1050
preplace netloc axi_ethernet_inner|axi_ethernet_clock_w_0_gt0_pll0refclklost_in 1 1 1 N 1070
preplace netloc axi_ethernet_inner|signal_detect_1 1 0 2 700J 610 1050
preplace netloc axi_ethernet_inner|xlconstant_0_dout 1 1 1 1040J 670n
preplace netloc axi_ethernet_inner|sfp_ethernet_tx_mac_aclk 1 2 1 N 880
preplace netloc axi_ethernet_inner|sfp_ethernet_tx_reset 1 2 1 1370 900n
preplace netloc axi_ethernet_inner|sfp_ethernet_rx_mac_aclk 1 2 1 1360 900n
preplace netloc axi_ethernet_inner|sfp_ethernet_rx_reset 1 2 1 N 940
preplace netloc axi_ethernet_inner|sfp_ethernet_rxoutclk 1 2 1 N 1000
preplace netloc axi_ethernet_inner|sfp_ethernet_txoutclk 1 2 1 N 1020
preplace netloc axi_ethernet_inner|sfp_ethernet_gt0_pll0reset_out 1 2 1 N 1040
preplace netloc axi_ethernet_inner|axi_ethernet_0_sfp 1 2 1 N 840
preplace netloc axi_ethernet_inner|ponylink_to_zynq_axis_out 1 0 2 NJ 600 1060
preplace netloc axi_ethernet_inner|sfp_ethernet_m_axis_rx 1 2 1 N 780
preplace netloc axi_ethernet_inner|Conn1 1 0 1 N 950
levelinfo -pg 1 0 110 380 780 1740 2010 2140
levelinfo -hier axi_ethernet_inner * 860 1210 *
pagesize -pg 1 -db -bbox -sgen -140 -20 2300 1210
pagesize -hier axi_ethernet_inner -db -bbox -sgen 670 550 1400 1190
"
}
0
