module wideexpr_00215(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {2{(s5)&(((+(u6))<<<((u0)!=(s7)))|((ctrl[2]?s7:3'sb000)))}};
  assign y1 = 6'sb101011;
  assign y2 = (ctrl[4]?s7:$signed(s5));
  assign y3 = ((ctrl[2]?s3:s1))>>(+($signed((((ctrl[5]?+((-(s5))|({s3,s4,u0})):+((ctrl[6]?s1:4'sb0111))))<<((-((3'sb101)>>>($signed(3'sb011))))^~(-(-(u4)))))^((s0)>>>(s7)))));
  assign y4 = (ctrl[6]?+((($signed(+(1'sb1)))+($signed((ctrl[7]?5'b00110:4'sb0011))))<<<(3'sb101)):$signed(1'sb1));
  assign y5 = (s6)>>>(4'b0010);
  assign y6 = {1{s6}};
  assign y7 = 6'b111110;
endmodule
