---
title: "An Efficient Design of an FPGA-Based Multiplier Using LUT Merging Theorem"
collection: publications
pub_type: conference
permalink: /publication/2018-ISVLSI-sworna/
date: 2017-01-01
venue: 'IEEE Computer Society Annual Symposium on VLSI (ISVLSI)'
paperurl: 'https://ieeexplore.ieee.org/abstract/document/7987505'
link: 'https://doi.org/10.1109/ISVLSI.2017.29'
citation: 'Sworna, Z. T., Haque, M. U., Babu, H. M. H., Jamal, L., & Biswas, A. K. (2017, July). An Efficient Design of an FPGA-Based Multiplier Using LUT Merging Theorem. In 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (pp. 116-121). IEEE.'
bib_file: '/files/bib_files/2017-ISVLSI-sworna.bib'
---




