{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423539017261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423539017261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 09 20:30:17 2015 " "Processing started: Mon Feb 09 20:30:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423539017261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423539017261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423539017261 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1423539017707 ""}
{ "Warning" "WSGN_SEARCH_FILE" "part4.v 9 9 " "Using design file part4.v, which is not specified as a design file for the current project, but contains definitions for 9 design units and 9 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423539017832 ""} { "Info" "ISGN_ENTITY_NAME" "2 part4_bcdcircuit " "Found entity 2: part4_bcdcircuit" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423539017832 ""} { "Info" "ISGN_ENTITY_NAME" "3 comparator " "Found entity 3: comparator" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423539017832 ""} { "Info" "ISGN_ENTITY_NAME" "4 circuitA " "Found entity 4: circuitA" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423539017832 ""} { "Info" "ISGN_ENTITY_NAME" "5 seg71 " "Found entity 5: seg71" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423539017832 ""} { "Info" "ISGN_ENTITY_NAME" "6 seg72 " "Found entity 6: seg72" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423539017832 ""} { "Info" "ISGN_ENTITY_NAME" "7 part3_adder " "Found entity 7: part3_adder" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423539017832 ""} { "Info" "ISGN_ENTITY_NAME" "8 fulladder1 " "Found entity 8: fulladder1" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423539017832 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux_2to1_1bit " "Found entity 9: mux_2to1_1bit" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423539017832 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1423539017832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SW part4.v(19) " "Verilog HDL Implicit Net warning at part4.v(19): created implicit net for \"SW\"" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423539017832 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part4.v(102) " "Verilog HDL Instantiation warning at part4.v(102): instance has no name" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 102 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1423539017911 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part4 " "Elaborating entity \"part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1423539017911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part3_adder part3_adder:adder1 " "Elaborating entity \"part3_adder\" for hierarchy \"part3_adder:adder1\"" {  } { { "part4.v" "adder1" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423539018129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder1 part3_adder:adder1\|fulladder1:fa1 " "Elaborating entity \"fulladder1\" for hierarchy \"part3_adder:adder1\|fulladder1:fa1\"" {  } { { "part4.v" "fa1" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423539018239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_1bit part3_adder:adder1\|fulladder1:fa1\|mux_2to1_1bit:comb_5 " "Elaborating entity \"mux_2to1_1bit\" for hierarchy \"part3_adder:adder1\|fulladder1:fa1\|mux_2to1_1bit:comb_5\"" {  } { { "part4.v" "comb_5" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423539018239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part4_bcdcircuit part4_bcdcircuit:bcdcircuit1 " "Elaborating entity \"part4_bcdcircuit\" for hierarchy \"part4_bcdcircuit:bcdcircuit1\"" {  } { { "part4.v" "bcdcircuit1" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423539018270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator part4_bcdcircuit:bcdcircuit1\|comparator:comparator1 " "Elaborating entity \"comparator\" for hierarchy \"part4_bcdcircuit:bcdcircuit1\|comparator:comparator1\"" {  } { { "part4.v" "comparator1" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423539018286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitA part4_bcdcircuit:bcdcircuit1\|circuitA:circuita1 " "Elaborating entity \"circuitA\" for hierarchy \"part4_bcdcircuit:bcdcircuit1\|circuitA:circuita1\"" {  } { { "part4.v" "circuita1" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423539018301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg71 part4_bcdcircuit:bcdcircuit1\|seg71:segd0 " "Elaborating entity \"seg71\" for hierarchy \"part4_bcdcircuit:bcdcircuit1\|seg71:segd0\"" {  } { { "part4.v" "segd0" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423539018317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg72 part4_bcdcircuit:bcdcircuit1\|seg72:segd1 " "Elaborating entity \"seg72\" for hierarchy \"part4_bcdcircuit:bcdcircuit1\|seg72:segd1\"" {  } { { "part4.v" "segd1" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423539018332 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "part4_bcdcircuit:bcdcircuit1\|SW " "Net \"part4_bcdcircuit:bcdcircuit1\|SW\" is missing source, defaulting to GND" {  } { { "part4.v" "SW" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1423539018364 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1423539018364 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1423539019332 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1423539019473 "|part4|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1423539019473 "|part4|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1423539019473 "|part4|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1423539019473 "|part4|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1423539019473 "|part4|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1423539019473 "|part4|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "part4.v" "" { Text "C:/Users/Suhas/Documents/altera/lab2/part4/part4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1423539019473 "|part4|HEX1[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1423539019473 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1423539019692 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1423539020379 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423539020379 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1423539020895 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1423539020895 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1423539020895 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1423539020895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423539020942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 09 20:30:20 2015 " "Processing ended: Mon Feb 09 20:30:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423539020942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423539020942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423539020942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423539020942 ""}
