\hypertarget{struct_a_i_p_s___type}{}\doxysection{AIPS\+\_\+\+Type Struct Reference}
\label{struct_a_i_p_s___type}\index{AIPS\_Type@{AIPS\_Type}}


AIPS -\/ Register Layout Typedef.  




{\ttfamily \#include $<$S32\+K148.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_i_p_s___type_a896a4a1f7862550beba46cd8e2e2317b}{MPRA}}
\begin{DoxyCompactList}\small\item\em Master Privilege Register A, offset\+: 0x0. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_a_i_p_s___type_abc36545658b11a98b00c51de3a3c5d42}{RESERVED\+\_\+0}} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_i_p_s___type_ae1b74145d956e4f06a59881f23aaa7a3}{PACRA}}
\begin{DoxyCompactList}\small\item\em Peripheral Access Control Register, offset\+: 0x20. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_i_p_s___type_a2c740e89a51c22d18560a674a92e4f1e}{PACRB}}
\begin{DoxyCompactList}\small\item\em Peripheral Access Control Register, offset\+: 0x24. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_a_i_p_s___type_a422ac2beba1cc5c797380d1c5832b885}{RESERVED\+\_\+1}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_i_p_s___type_a230a8f141b20cdb4e7f0f2ac13661be1}{PACRD}}
\begin{DoxyCompactList}\small\item\em Peripheral Access Control Register, offset\+: 0x2C. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_a_i_p_s___type_a290262cc4edb96ebeefaae3da3cda0d7}{RESERVED\+\_\+2}} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_i_p_s___type_a7ad852b9a6f89343662b39d3c2085e32}{OPACR}} \mbox{[}\mbox{\hyperlink{group___a_i_p_s___peripheral___access___layer_ga1eb778bc7ddf0465c7951b4f172b958b}{AIPS\+\_\+\+OPACR\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Off-\/\+Platform Peripheral Access Control Register, array offset\+: 0x40, array step\+: 0x4. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
AIPS -\/ Register Layout Typedef. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_a_i_p_s___type_a896a4a1f7862550beba46cd8e2e2317b}\label{struct_a_i_p_s___type_a896a4a1f7862550beba46cd8e2e2317b}} 
\index{AIPS\_Type@{AIPS\_Type}!MPRA@{MPRA}}
\index{MPRA@{MPRA}!AIPS\_Type@{AIPS\_Type}}
\doxysubsubsection{\texorpdfstring{MPRA}{MPRA}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MPRA}



Master Privilege Register A, offset\+: 0x0. 

\mbox{\Hypertarget{struct_a_i_p_s___type_a7ad852b9a6f89343662b39d3c2085e32}\label{struct_a_i_p_s___type_a7ad852b9a6f89343662b39d3c2085e32}} 
\index{AIPS\_Type@{AIPS\_Type}!OPACR@{OPACR}}
\index{OPACR@{OPACR}!AIPS\_Type@{AIPS\_Type}}
\doxysubsubsection{\texorpdfstring{OPACR}{OPACR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OPACR\mbox{[}\mbox{\hyperlink{group___a_i_p_s___peripheral___access___layer_ga1eb778bc7ddf0465c7951b4f172b958b}{AIPS\+\_\+\+OPACR\+\_\+\+COUNT}}\mbox{]}}



Off-\/\+Platform Peripheral Access Control Register, array offset\+: 0x40, array step\+: 0x4. 

\mbox{\Hypertarget{struct_a_i_p_s___type_ae1b74145d956e4f06a59881f23aaa7a3}\label{struct_a_i_p_s___type_ae1b74145d956e4f06a59881f23aaa7a3}} 
\index{AIPS\_Type@{AIPS\_Type}!PACRA@{PACRA}}
\index{PACRA@{PACRA}!AIPS\_Type@{AIPS\_Type}}
\doxysubsubsection{\texorpdfstring{PACRA}{PACRA}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PACRA}



Peripheral Access Control Register, offset\+: 0x20. 

\mbox{\Hypertarget{struct_a_i_p_s___type_a2c740e89a51c22d18560a674a92e4f1e}\label{struct_a_i_p_s___type_a2c740e89a51c22d18560a674a92e4f1e}} 
\index{AIPS\_Type@{AIPS\_Type}!PACRB@{PACRB}}
\index{PACRB@{PACRB}!AIPS\_Type@{AIPS\_Type}}
\doxysubsubsection{\texorpdfstring{PACRB}{PACRB}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PACRB}



Peripheral Access Control Register, offset\+: 0x24. 

\mbox{\Hypertarget{struct_a_i_p_s___type_a230a8f141b20cdb4e7f0f2ac13661be1}\label{struct_a_i_p_s___type_a230a8f141b20cdb4e7f0f2ac13661be1}} 
\index{AIPS\_Type@{AIPS\_Type}!PACRD@{PACRD}}
\index{PACRD@{PACRD}!AIPS\_Type@{AIPS\_Type}}
\doxysubsubsection{\texorpdfstring{PACRD}{PACRD}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PACRD}



Peripheral Access Control Register, offset\+: 0x2C. 

\mbox{\Hypertarget{struct_a_i_p_s___type_abc36545658b11a98b00c51de3a3c5d42}\label{struct_a_i_p_s___type_abc36545658b11a98b00c51de3a3c5d42}} 
\index{AIPS\_Type@{AIPS\_Type}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!AIPS\_Type@{AIPS\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}28\mbox{]}}

\mbox{\Hypertarget{struct_a_i_p_s___type_a422ac2beba1cc5c797380d1c5832b885}\label{struct_a_i_p_s___type_a422ac2beba1cc5c797380d1c5832b885}} 
\index{AIPS\_Type@{AIPS\_Type}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!AIPS\_Type@{AIPS\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_a_i_p_s___type_a290262cc4edb96ebeefaae3da3cda0d7}\label{struct_a_i_p_s___type_a290262cc4edb96ebeefaae3da3cda0d7}} 
\index{AIPS\_Type@{AIPS\_Type}!RESERVED\_2@{RESERVED\_2}}
\index{RESERVED\_2@{RESERVED\_2}!AIPS\_Type@{AIPS\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2}{RESERVED\_2}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+2\mbox{[}16\mbox{]}}



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/\mbox{\hyperlink{_s32_k148_8h}{S32\+K148.\+h}}\end{DoxyCompactItemize}
