

================================================================
== Vitis HLS Report for 'xFAngleKernel_2_0_1080_1920_3_0_1_5_1_1920_5760_s'
================================================================
* Date:           Sun Feb 25 01:46:24 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        canny_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.251 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2081161|  2081161|  20.812 ms|  20.812 ms|  2081161|  2081161|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- rowLoop   |  2081160|  2081160|      1927|          -|          -|  1080|        no|
        | + colLoop  |     1924|     1924|         6|          1|          1|  1920|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 9 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx2_mat_44, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady2_mat_47, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %phase_mat_49, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %imgwidth, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %imgheight, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%imgheight_read = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %imgheight"   --->   Operation 15 'read' 'imgheight_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%imgwidth_read = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %imgwidth"   --->   Operation 16 'read' 'imgwidth_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %phase_mat_49, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %grady2_mat_47, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gradx2_mat_44, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%br_ln450 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:450]   --->   Operation 20 'br' 'br_ln450' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_V = phi i11 0, void %entry, i11 %i_V_1, void %._crit_edge.loopexit.i"   --->   Operation 21 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.63ns)   --->   "%i_V_1 = add i11 %i_V, i11 1"   --->   Operation 22 'add' 'i_V_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.88ns)   --->   "%icmp_ln450 = icmp_eq  i11 %i_V, i11 %imgheight_read" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:450]   --->   Operation 23 'icmp' 'icmp_ln450' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln450 = br i1 %icmp_ln450, void %.split4.i, void %.exit" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:450]   --->   Operation 24 'br' 'br_ln450' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln445 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1080, i64 1080, i64 1080" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:445]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln445' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln445 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:445]   --->   Operation 26 'specloopname' 'specloopname_ln445' <Predicate = (!icmp_ln450)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%br_ln457 = br void" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:457]   --->   Operation 27 'br' 'br_ln457' <Predicate = (!icmp_ln450)> <Delay = 1.58>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln450)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.88>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%j_V = phi i11 0, void %.split4.i, i11 %j_V_1, void %0"   --->   Operation 29 'phi' 'j_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.63ns)   --->   "%j_V_1 = add i11 %j_V, i11 1"   --->   Operation 30 'add' 'j_V_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.88ns)   --->   "%icmp_ln457 = icmp_eq  i11 %j_V, i11 %imgwidth_read" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:457]   --->   Operation 31 'icmp' 'icmp_ln457' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln457 = br i1 %icmp_ln457, void %0, void %._crit_edge.loopexit.i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:457]   --->   Operation 32 'br' 'br_ln457' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 33 [1/1] (3.63ns)   --->   "%tmp_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %gradx2_mat_44" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'read' 'tmp_V' <Predicate = (!icmp_ln457)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 34 [1/1] (3.63ns)   --->   "%tmp_V_11 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %grady2_mat_47" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'read' 'tmp_V_11' <Predicate = (!icmp_ln457)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp_V, i32 15" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:481]   --->   Operation 35 'bitselect' 'tmp' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp_V_11, i32 15" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:482]   --->   Operation 36 'bitselect' 'tmp_6' <Predicate = (!icmp_ln457)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.20>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln481 = sext i16 %tmp_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:481]   --->   Operation 37 'sext' 'sext_ln481' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (2.07ns)   --->   "%sub_ln481 = sub i17 0, i17 %sext_ln481" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:481]   --->   Operation 38 'sub' 'sub_ln481' <Predicate = (!icmp_ln457 & tmp)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.78ns)   --->   "%xa = select i1 %tmp, i17 %sub_ln481, i17 %sext_ln481" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:481]   --->   Operation 39 'select' 'xa' <Predicate = (!icmp_ln457)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln481_1 = sext i17 %xa" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:481]   --->   Operation 40 'sext' 'sext_ln481_1' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_5 : Operation 41 [2/2] (3.34ns)   --->   "%tg22x = mul i32 %sext_ln481_1, i32 13573" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:489]   --->   Operation 41 'mul' 'tg22x' <Predicate = (!icmp_ln457)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln494 = trunc i17 %xa" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:494]   --->   Operation 42 'trunc' 'trunc_ln494' <Predicate = (!icmp_ln457)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.34>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln482 = sext i16 %tmp_V_11" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:482]   --->   Operation 43 'sext' 'sext_ln482' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (2.07ns)   --->   "%sub_ln482 = sub i17 0, i17 %sext_ln482" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:482]   --->   Operation 44 'sub' 'sub_ln482' <Predicate = (!icmp_ln457 & tmp_6)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.78ns)   --->   "%select_ln482 = select i1 %tmp_6, i17 %sub_ln482, i17 %sext_ln482" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:482]   --->   Operation 45 'select' 'select_ln482' <Predicate = (!icmp_ln457)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 46 [1/2] (3.34ns)   --->   "%tg22x = mul i32 %sext_ln481_1, i32 13573" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:489]   --->   Operation 46 'mul' 'tg22x' <Predicate = (!icmp_ln457)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specfucore_ln485 = specfucore void @_ssdm_op_SpecFUCore, i32 %tg22x, i64 12, i64 2, i64 18446744073709551615" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:485]   --->   Operation 47 'specfucore' 'specfucore_ln485' <Predicate = (!icmp_ln457)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%ya = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %select_ln482, i15 0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:482]   --->   Operation 48 'bitconcatenate' 'ya' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (2.47ns)   --->   "%icmp_ln491 = icmp_slt  i32 %ya, i32 %tg22x" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:491]   --->   Operation 49 'icmp' 'icmp_ln491' <Predicate = (!icmp_ln457)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln494, i16 0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:494]   --->   Operation 50 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (2.55ns)   --->   "%tg67x = add i32 %tg22x, i32 %shl_ln" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:494]   --->   Operation 51 'add' 'tg67x' <Predicate = (!icmp_ln457)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (2.47ns)   --->   "%icmp_ln495 = icmp_sgt  i32 %ya, i32 %tg67x" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:495]   --->   Operation 52 'icmp' 'icmp_ln495' <Predicate = (!icmp_ln457)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node angle_V)   --->   "%xor_ln498 = xor i16 %tmp_V_11, i16 %tmp_V" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:498]   --->   Operation 53 'xor' 'xor_ln498' <Predicate = (!icmp_ln457)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node angle_V)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %xor_ln498, i32 15" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:499]   --->   Operation 54 'bitselect' 'tmp_7' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln495)   --->   "%xor_ln491 = xor i1 %icmp_ln491, i1 1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:491]   --->   Operation 55 'xor' 'xor_ln491' <Predicate = (!icmp_ln457)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln495 = and i1 %icmp_ln495, i1 %xor_ln491" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:495]   --->   Operation 56 'and' 'and_ln495' <Predicate = (!icmp_ln457)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node angle_V)   --->   "%select_ln495 = select i1 %and_ln495, i8 90, i8 0" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:495]   --->   Operation 57 'select' 'select_ln495' <Predicate = (!icmp_ln457)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node angle_V)   --->   "%or_ln495 = or i1 %and_ln495, i1 %icmp_ln491" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:495]   --->   Operation 58 'or' 'or_ln495' <Predicate = (!icmp_ln457)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node angle_V)   --->   "%select_ln495_1 = select i1 %tmp_7, i8 45, i8 135" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:495]   --->   Operation 59 'select' 'select_ln495_1' <Predicate = (!icmp_ln457)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (1.24ns) (out node of the LUT)   --->   "%angle_V = select i1 %or_ln495, i8 %select_ln495, i8 %select_ln495_1" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:495]   --->   Operation 60 'select' 'angle_V' <Predicate = (!icmp_ln457)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.50>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln445 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:445]   --->   Operation 61 'specpipeline' 'specpipeline_ln445' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln445 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:445]   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln445' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln445 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:445]   --->   Operation 63 'specloopname' 'specloopname_ln445' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:485]   --->   Operation 64 'specregionbegin' 'rbegin_i' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin_i" [../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:489]   --->   Operation 65 'specregionend' 'rend_i' <Predicate = (!icmp_ln457)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (3.50ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %phase_mat_49, i8 %angle_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 66 'write' 'write_ln174' <Predicate = (!icmp_ln457)> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 5760> <FIFO>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 67 'br' 'br_ln0' <Predicate = (!icmp_ln457)> <Delay = 0.00>

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 68 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'imgheight' [11]  (3.63 ns)

 <State 2>: 1.88ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V') [18]  (0 ns)
	'icmp' operation ('icmp_ln450', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:450) [20]  (1.88 ns)

 <State 3>: 1.88ns
The critical path consists of the following:
	'phi' operation ('j.V') with incoming values : ('j.V') [27]  (0 ns)
	'icmp' operation ('icmp_ln457', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:457) [29]  (1.88 ns)

 <State 4>: 3.63ns
The critical path consists of the following:
	fifo read on port 'gradx2_mat_44' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [35]  (3.63 ns)

 <State 5>: 6.21ns
The critical path consists of the following:
	'sub' operation ('sub_ln481', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:481) [39]  (2.08 ns)
	'select' operation ('xa', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:481) [40]  (0.781 ns)
	'mul' operation ('tg22x', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:489) [48]  (3.35 ns)

 <State 6>: 3.35ns
The critical path consists of the following:
	'mul' operation ('tg22x', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:489) [48]  (3.35 ns)

 <State 7>: 7.25ns
The critical path consists of the following:
	'add' operation ('tg67x', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:494) [54]  (2.55 ns)
	'icmp' operation ('icmp_ln495', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:495) [55]  (2.47 ns)
	'and' operation ('and_ln495', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:495) [59]  (0.978 ns)
	'select' operation ('select_ln495', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:495) [60]  (0 ns)
	'select' operation ('angle.V', ../../Vitis_Libraries/vision/L1/include/imgproc/xf_canny_utils.hpp:495) [63]  (1.25 ns)

 <State 8>: 3.51ns
The critical path consists of the following:
	fifo write on port 'phase_mat_49' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [64]  (3.51 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
