
Lab5.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001d6  00800100  000025d4  00002648  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000025d4  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000184  008002d6  000027aa  0000281e  2**0
                  ALLOC
  3 .debug_aranges 00000020  00000000  00000000  0000281e  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000381  00000000  00000000  0000283e  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001246  00000000  00000000  00002bbf  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000368  00000000  00000000  00003e05  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000106a  00000000  00000000  0000416d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000002e0  00000000  00000000  000051d8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000004b1  00000000  00000000  000054b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000c4d  00000000  00000000  00005969  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 76 00 	jmp	0xec	; 0xec <__ctors_end>
       4:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
       8:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
       c:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      10:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      14:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      18:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      1c:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      20:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      24:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      28:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      2c:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      30:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      34:	0c 94 97 00 	jmp	0x12e	; 0x12e <__vector_13>
      38:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      3c:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      40:	0c 94 6a 06 	jmp	0xcd4	; 0xcd4 <__vector_16>
      44:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      48:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      4c:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      50:	0c 94 fc 03 	jmp	0x7f8	; 0x7f8 <__vector_20>
      54:	0c 94 88 03 	jmp	0x710	; 0x710 <__vector_21>
      58:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      5c:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      60:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      64:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      68:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      6c:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      70:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      74:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      78:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      7c:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      80:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      84:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>
      88:	0c 94 95 00 	jmp	0x12a	; 0x12a <__bad_interrupt>

0000008c <LcdCustomChar>:
      8c:	00 1f 00 00 00 00 1f 00 00 1f 10 10 10 10 1f 00     ................
      9c:	00 1f 18 18 18 18 1f 00 00 1f 1c 1c 1c 1c 1f 00     ................
      ac:	00 1f 1e 1e 1e 1e 1f 00 00 1f 1f 1f 1f 1f 1f 00     ................
      bc:	03 07 0f 1f 0f 07 03 00 18 1c 1e 1f 1e 1c 18 00     ................

000000cc <LCD_line1>:
      cc:	43 75 72 72 65 6e 74 3a 00 00                       Current:..

000000d6 <LCD_line2>:
      d6:	44 65 73 69 72 65 64 3a 00 00                       Desired:..

000000e0 <__c.1957>:
      e0:	63 64 69 6e 6f 70 73 75 78 58 5b 00                 cdinopsuxX[.

000000ec <__ctors_end>:
      ec:	11 24       	eor	r1, r1
      ee:	1f be       	out	0x3f, r1	; 63
      f0:	cf ef       	ldi	r28, 0xFF	; 255
      f2:	d0 e4       	ldi	r29, 0x40	; 64
      f4:	de bf       	out	0x3e, r29	; 62
      f6:	cd bf       	out	0x3d, r28	; 61

000000f8 <__do_copy_data>:
      f8:	12 e0       	ldi	r17, 0x02	; 2
      fa:	a0 e0       	ldi	r26, 0x00	; 0
      fc:	b1 e0       	ldi	r27, 0x01	; 1
      fe:	e4 ed       	ldi	r30, 0xD4	; 212
     100:	f5 e2       	ldi	r31, 0x25	; 37
     102:	00 e0       	ldi	r16, 0x00	; 0
     104:	0b bf       	out	0x3b, r16	; 59
     106:	02 c0       	rjmp	.+4      	; 0x10c <__do_copy_data+0x14>
     108:	07 90       	elpm	r0, Z+
     10a:	0d 92       	st	X+, r0
     10c:	a6 3d       	cpi	r26, 0xD6	; 214
     10e:	b1 07       	cpc	r27, r17
     110:	d9 f7       	brne	.-10     	; 0x108 <__do_copy_data+0x10>

00000112 <__do_clear_bss>:
     112:	14 e0       	ldi	r17, 0x04	; 4
     114:	a6 ed       	ldi	r26, 0xD6	; 214
     116:	b2 e0       	ldi	r27, 0x02	; 2
     118:	01 c0       	rjmp	.+2      	; 0x11c <.do_clear_bss_start>

0000011a <.do_clear_bss_loop>:
     11a:	1d 92       	st	X+, r1

0000011c <.do_clear_bss_start>:
     11c:	aa 35       	cpi	r26, 0x5A	; 90
     11e:	b1 07       	cpc	r27, r17
     120:	e1 f7       	brne	.-8      	; 0x11a <.do_clear_bss_loop>
     122:	0e 94 d7 07 	call	0xfae	; 0xfae <main>
     126:	0c 94 e8 12 	jmp	0x25d0	; 0x25d0 <_exit>

0000012a <__bad_interrupt>:
     12a:	0c 94 00 00 	jmp	0	; 0x0 <__heap_end>

0000012e <__vector_13>:
/******************* CLOCK INTERRUPT HANDLER ************************/

/**
 * Clock interrupt handler executing the kernel
 */
ISR(TIMER1_COMPA_vect) {
     12e:	1f 92       	push	r1
     130:	0f 92       	push	r0
     132:	0f b6       	in	r0, 0x3f	; 63
     134:	0f 92       	push	r0
     136:	0b b6       	in	r0, 0x3b	; 59
     138:	0f 92       	push	r0
     13a:	11 24       	eor	r1, r1
     13c:	2f 92       	push	r2
     13e:	3f 92       	push	r3
     140:	4f 92       	push	r4
     142:	5f 92       	push	r5
     144:	6f 92       	push	r6
     146:	7f 92       	push	r7
     148:	8f 92       	push	r8
     14a:	9f 92       	push	r9
     14c:	af 92       	push	r10
     14e:	bf 92       	push	r11
     150:	cf 92       	push	r12
     152:	df 92       	push	r13
     154:	ef 92       	push	r14
     156:	ff 92       	push	r15
     158:	0f 93       	push	r16
     15a:	1f 93       	push	r17
     15c:	2f 93       	push	r18
     15e:	3f 93       	push	r19
     160:	4f 93       	push	r20
     162:	5f 93       	push	r21
     164:	6f 93       	push	r22
     166:	7f 93       	push	r23
     168:	8f 93       	push	r24
     16a:	9f 93       	push	r25
     16c:	af 93       	push	r26
     16e:	bf 93       	push	r27
     170:	cf 93       	push	r28
     172:	df 93       	push	r29
     174:	ef 93       	push	r30
     176:	ff 93       	push	r31
  uint8_t i;
  uint32_t now;
  uint32_t nextHit;
  int32_t timeleft;
  
  TIMSK1 = 0 ; //&= ~(1<<OCIE1A); // turn off output compare 1A ISR
     178:	10 92 6f 00 	sts	0x006F, r1
  //PORTC = ~PORTC ;
  nextHit = 0x7FFFFFFF;
  oldrunning = kernel.running;
     17c:	50 90 12 04 	lds	r5, 0x0412
  running = 0;

  if (TIFR1 & (1<<TOV1)) {
     180:	b0 9b       	sbis	0x16, 0	; 22
     182:	14 c0       	rjmp	.+40     	; 0x1ac <__vector_13+0x7e>
    ++kernel.cycles;
     184:	80 91 49 04 	lds	r24, 0x0449
     188:	90 91 4a 04 	lds	r25, 0x044A
     18c:	a0 91 4b 04 	lds	r26, 0x044B
     190:	b0 91 4c 04 	lds	r27, 0x044C
     194:	01 96       	adiw	r24, 0x01	; 1
     196:	a1 1d       	adc	r26, r1
     198:	b1 1d       	adc	r27, r1
     19a:	80 93 49 04 	sts	0x0449, r24
     19e:	90 93 4a 04 	sts	0x044A, r25
     1a2:	a0 93 4b 04 	sts	0x044B, r26
     1a6:	b0 93 4c 04 	sts	0x044C, r27
    TIFR1 |= (1<<TOV1) ;
     1aa:	b0 9a       	sbi	0x16, 0	; 22
  }

  // Read clock

  now = (kernel.cycles << 16) + TCNT1;
     1ac:	80 91 84 00 	lds	r24, 0x0084
     1b0:	90 91 85 00 	lds	r25, 0x0085
     1b4:	3c 01       	movw	r6, r24
     1b6:	88 24       	eor	r8, r8
     1b8:	99 24       	eor	r9, r9
     1ba:	80 91 49 04 	lds	r24, 0x0449
     1be:	90 91 4a 04 	lds	r25, 0x044A
     1c2:	a0 91 4b 04 	lds	r26, 0x044B
     1c6:	b0 91 4c 04 	lds	r27, 0x044C
     1ca:	dc 01       	movw	r26, r24
     1cc:	99 27       	eor	r25, r25
     1ce:	88 27       	eor	r24, r24
     1d0:	68 0e       	add	r6, r24
     1d2:	79 1e       	adc	r7, r25
     1d4:	8a 1e       	adc	r8, r26
     1d6:	9b 1e       	adc	r9, r27

  // Release tasks from TimeQ and determine new running task

  for (i=1; i <= kernel.nbrOfTasks; i++) {
     1d8:	40 90 11 04 	lds	r4, 0x0411
     1dc:	70 e0       	ldi	r23, 0x00	; 0
     1de:	61 e0       	ldi	r22, 0x01	; 1
     1e0:	ff ef       	ldi	r31, 0xFF	; 255
     1e2:	af 2e       	mov	r10, r31
     1e4:	ff ef       	ldi	r31, 0xFF	; 255
     1e6:	bf 2e       	mov	r11, r31
     1e8:	ff ef       	ldi	r31, 0xFF	; 255
     1ea:	cf 2e       	mov	r12, r31
     1ec:	ff e7       	ldi	r31, 0x7F	; 127
     1ee:	df 2e       	mov	r13, r31
    t = &kernel.tasks[i];
     1f0:	eb e0       	ldi	r30, 0x0B	; 11
     1f2:	2e 2e       	mov	r2, r30
    if (t->state == TIMEQ) {
      if (t->release <= now) {
  t->state = READYQ;
     1f4:	33 24       	eor	r3, r3
     1f6:	33 94       	inc	r3
      } else if (t->release < nextHit) {
  nextHit = t->release;
      }
    }
    if (t->state == READYQ) {
      if (t->deadline < kernel.tasks[running].deadline) {
     1f8:	cb e0       	ldi	r28, 0x0B	; 11
     1fa:	d0 e0       	ldi	r29, 0x00	; 0
     1fc:	43 c0       	rjmp	.+134    	; 0x284 <__vector_13+0x156>
  now = (kernel.cycles << 16) + TCNT1;

  // Release tasks from TimeQ and determine new running task

  for (i=1; i <= kernel.nbrOfTasks; i++) {
    t = &kernel.tasks[i];
     1fe:	62 9d       	mul	r22, r2
     200:	d0 01       	movw	r26, r0
     202:	11 24       	eor	r1, r1
     204:	ad 5e       	subi	r26, 0xED	; 237
     206:	bb 4f       	sbci	r27, 0xFB	; 251
    if (t->state == TIMEQ) {
     208:	1a 96       	adiw	r26, 0x0a	; 10
     20a:	8c 91       	ld	r24, X
     20c:	1a 97       	sbiw	r26, 0x0a	; 10
     20e:	82 30       	cpi	r24, 0x02	; 2
     210:	a1 f4       	brne	.+40     	; 0x23a <__vector_13+0x10c>
      if (t->release <= now) {
     212:	12 96       	adiw	r26, 0x02	; 2
     214:	ed 90       	ld	r14, X+
     216:	fd 90       	ld	r15, X+
     218:	0d 91       	ld	r16, X+
     21a:	1c 91       	ld	r17, X
     21c:	15 97       	sbiw	r26, 0x05	; 5
     21e:	6e 14       	cp	r6, r14
     220:	7f 04       	cpc	r7, r15
     222:	80 06       	cpc	r8, r16
     224:	91 06       	cpc	r9, r17
     226:	20 f0       	brcs	.+8      	; 0x230 <__vector_13+0x102>
  t->state = READYQ;
     228:	1a 96       	adiw	r26, 0x0a	; 10
     22a:	3c 92       	st	X, r3
     22c:	1a 97       	sbiw	r26, 0x0a	; 10
     22e:	05 c0       	rjmp	.+10     	; 0x23a <__vector_13+0x10c>
      } else if (t->release < nextHit) {
     230:	ea 14       	cp	r14, r10
     232:	fb 04       	cpc	r15, r11
     234:	0c 05       	cpc	r16, r12
     236:	1d 05       	cpc	r17, r13
     238:	10 f0       	brcs	.+4      	; 0x23e <__vector_13+0x110>
     23a:	86 01       	movw	r16, r12
     23c:	75 01       	movw	r14, r10
  nextHit = t->release;
      }
    }
    if (t->state == READYQ) {
     23e:	1a 96       	adiw	r26, 0x0a	; 10
     240:	8c 91       	ld	r24, X
     242:	1a 97       	sbiw	r26, 0x0a	; 10
     244:	81 30       	cpi	r24, 0x01	; 1
     246:	d9 f4       	brne	.+54     	; 0x27e <__vector_13+0x150>
      if (t->deadline < kernel.tasks[running].deadline) {
     248:	87 2f       	mov	r24, r23
     24a:	90 e0       	ldi	r25, 0x00	; 0
     24c:	8c 9f       	mul	r24, r28
     24e:	f0 01       	movw	r30, r0
     250:	8d 9f       	mul	r24, r29
     252:	f0 0d       	add	r31, r0
     254:	9c 9f       	mul	r25, r28
     256:	f0 0d       	add	r31, r0
     258:	11 24       	eor	r1, r1
     25a:	ef 5e       	subi	r30, 0xEF	; 239
     25c:	fb 4f       	sbci	r31, 0xFB	; 251
     25e:	16 96       	adiw	r26, 0x06	; 6
     260:	2d 91       	ld	r18, X+
     262:	3d 91       	ld	r19, X+
     264:	4d 91       	ld	r20, X+
     266:	5c 91       	ld	r21, X
     268:	19 97       	sbiw	r26, 0x09	; 9
     26a:	80 85       	ldd	r24, Z+8	; 0x08
     26c:	91 85       	ldd	r25, Z+9	; 0x09
     26e:	a2 85       	ldd	r26, Z+10	; 0x0a
     270:	b3 85       	ldd	r27, Z+11	; 0x0b
     272:	28 17       	cp	r18, r24
     274:	39 07       	cpc	r19, r25
     276:	4a 07       	cpc	r20, r26
     278:	5b 07       	cpc	r21, r27
     27a:	08 f4       	brcc	.+2      	; 0x27e <__vector_13+0x150>
     27c:	76 2f       	mov	r23, r22

  now = (kernel.cycles << 16) + TCNT1;

  // Release tasks from TimeQ and determine new running task

  for (i=1; i <= kernel.nbrOfTasks; i++) {
     27e:	6f 5f       	subi	r22, 0xFF	; 255
     280:	57 01       	movw	r10, r14
     282:	68 01       	movw	r12, r16
     284:	46 16       	cp	r4, r22
     286:	08 f0       	brcs	.+2      	; 0x28a <__vector_13+0x15c>
     288:	ba cf       	rjmp	.-140    	; 0x1fe <__vector_13+0xd0>
    }
  }
  //fprintf(stdout, "Old: %u New: %u\n\r", oldrunning, running);
  //fprintf(stdout, "NumTasks: %u\n\r", kernel.nbrOfTasks);
  //fprintf(stdout, "Current time: %lu\n\r", (unsigned long) trtCurrentTime());
  if (running != oldrunning) { // perform context switch?
     28a:	75 15       	cp	r23, r5
     28c:	b1 f0       	breq	.+44     	; 0x2ba <__vector_13+0x18c>

    // store old context
    t = &kernel.tasks[oldrunning];
     28e:	eb e0       	ldi	r30, 0x0B	; 11
     290:	5e 9e       	mul	r5, r30
     292:	d0 01       	movw	r26, r0
     294:	11 24       	eor	r1, r1
     296:	ad 5e       	subi	r26, 0xED	; 237
     298:	bb 4f       	sbci	r27, 0xFB	; 251
    t->spl = SPL;
     29a:	8d b7       	in	r24, 0x3d	; 61
     29c:	8c 93       	st	X, r24
    t->sph = SPH;
     29e:	8e b7       	in	r24, 0x3e	; 62
     2a0:	11 96       	adiw	r26, 0x01	; 1
     2a2:	8c 93       	st	X, r24

    // load new context
    t = &kernel.tasks[running];
     2a4:	7e 9f       	mul	r23, r30
     2a6:	f0 01       	movw	r30, r0
     2a8:	11 24       	eor	r1, r1
     2aa:	ed 5e       	subi	r30, 0xED	; 237
     2ac:	fb 4f       	sbci	r31, 0xFB	; 251
    SPH = t->sph;
     2ae:	81 81       	ldd	r24, Z+1	; 0x01
     2b0:	8e bf       	out	0x3e, r24	; 62
    SPL = t->spl;
     2b2:	80 81       	ld	r24, Z
     2b4:	8d bf       	out	0x3d, r24	; 61

    kernel.running = running;
     2b6:	70 93 12 04 	sts	0x0412, r23

  }

  kernel.nextHit = nextHit;  
     2ba:	a0 92 4d 04 	sts	0x044D, r10
     2be:	b0 92 4e 04 	sts	0x044E, r11
     2c2:	c0 92 4f 04 	sts	0x044F, r12
     2c6:	d0 92 50 04 	sts	0x0450, r13

  now = (kernel.cycles << 16) + TCNT1;
     2ca:	20 91 84 00 	lds	r18, 0x0084
     2ce:	30 91 85 00 	lds	r19, 0x0085
  timeleft = (int32_t)nextHit - (int32_t)now;
     2d2:	40 e0       	ldi	r20, 0x00	; 0
     2d4:	50 e0       	ldi	r21, 0x00	; 0
     2d6:	80 91 49 04 	lds	r24, 0x0449
     2da:	90 91 4a 04 	lds	r25, 0x044A
     2de:	a0 91 4b 04 	lds	r26, 0x044B
     2e2:	b0 91 4c 04 	lds	r27, 0x044C
     2e6:	dc 01       	movw	r26, r24
     2e8:	99 27       	eor	r25, r25
     2ea:	88 27       	eor	r24, r24
     2ec:	28 0f       	add	r18, r24
     2ee:	39 1f       	adc	r19, r25
     2f0:	4a 1f       	adc	r20, r26
     2f2:	5b 1f       	adc	r21, r27
     2f4:	d6 01       	movw	r26, r12
     2f6:	c5 01       	movw	r24, r10
     2f8:	82 1b       	sub	r24, r18
     2fa:	93 0b       	sbc	r25, r19
     2fc:	a4 0b       	sbc	r26, r20
     2fe:	b5 0b       	sbc	r27, r21
     300:	9c 01       	movw	r18, r24
     302:	ad 01       	movw	r20, r26
  if (timeleft < 4) {
     304:	84 30       	cpi	r24, 0x04	; 4
     306:	91 05       	cpc	r25, r1
     308:	a1 05       	cpc	r26, r1
     30a:	b1 05       	cpc	r27, r1
     30c:	24 f4       	brge	.+8      	; 0x316 <__vector_13+0x1e8>
     30e:	24 e0       	ldi	r18, 0x04	; 4
     310:	30 e0       	ldi	r19, 0x00	; 0
     312:	40 e0       	ldi	r20, 0x00	; 0
     314:	50 e0       	ldi	r21, 0x00	; 0
    timeleft = 4;
  }

  if ((unsigned long)TCNT1 + timeleft < 65536) {
     316:	80 91 84 00 	lds	r24, 0x0084
     31a:	90 91 85 00 	lds	r25, 0x0085
     31e:	a0 e0       	ldi	r26, 0x00	; 0
     320:	b0 e0       	ldi	r27, 0x00	; 0
     322:	82 0f       	add	r24, r18
     324:	93 1f       	adc	r25, r19
     326:	a4 1f       	adc	r26, r20
     328:	b5 1f       	adc	r27, r21
     32a:	80 50       	subi	r24, 0x00	; 0
     32c:	90 40       	sbci	r25, 0x00	; 0
     32e:	a1 40       	sbci	r26, 0x01	; 1
     330:	b0 40       	sbci	r27, 0x00	; 0
     332:	38 f4       	brcc	.+14     	; 0x342 <__vector_13+0x214>
    OCR1A = TCNT1 + timeleft;
     334:	80 91 84 00 	lds	r24, 0x0084
     338:	90 91 85 00 	lds	r25, 0x0085
     33c:	82 0f       	add	r24, r18
     33e:	93 1f       	adc	r25, r19
     340:	0e c0       	rjmp	.+28     	; 0x35e <__vector_13+0x230>
  } else if (TCNT1 < 65536 - 4) {
     342:	80 91 84 00 	lds	r24, 0x0084
     346:	90 91 85 00 	lds	r25, 0x0085
     34a:	8c 5f       	subi	r24, 0xFC	; 252
     34c:	9f 4f       	sbci	r25, 0xFF	; 255
     34e:	28 f4       	brcc	.+10     	; 0x35a <__vector_13+0x22c>
    OCR1A = 0x0000;
     350:	10 92 89 00 	sts	0x0089, r1
     354:	10 92 88 00 	sts	0x0088, r1
     358:	06 c0       	rjmp	.+12     	; 0x366 <__vector_13+0x238>
  } else {
    OCR1A = 4;
     35a:	84 e0       	ldi	r24, 0x04	; 4
     35c:	90 e0       	ldi	r25, 0x00	; 0
     35e:	90 93 89 00 	sts	0x0089, r25
     362:	80 93 88 00 	sts	0x0088, r24
  }

  TIMSK1 = (1<<OCIE1A);
     366:	82 e0       	ldi	r24, 0x02	; 2
     368:	80 93 6f 00 	sts	0x006F, r24
}
     36c:	ff 91       	pop	r31
     36e:	ef 91       	pop	r30
     370:	df 91       	pop	r29
     372:	cf 91       	pop	r28
     374:	bf 91       	pop	r27
     376:	af 91       	pop	r26
     378:	9f 91       	pop	r25
     37a:	8f 91       	pop	r24
     37c:	7f 91       	pop	r23
     37e:	6f 91       	pop	r22
     380:	5f 91       	pop	r21
     382:	4f 91       	pop	r20
     384:	3f 91       	pop	r19
     386:	2f 91       	pop	r18
     388:	1f 91       	pop	r17
     38a:	0f 91       	pop	r16
     38c:	ff 90       	pop	r15
     38e:	ef 90       	pop	r14
     390:	df 90       	pop	r13
     392:	cf 90       	pop	r12
     394:	bf 90       	pop	r11
     396:	af 90       	pop	r10
     398:	9f 90       	pop	r9
     39a:	8f 90       	pop	r8
     39c:	7f 90       	pop	r7
     39e:	6f 90       	pop	r6
     3a0:	5f 90       	pop	r5
     3a2:	4f 90       	pop	r4
     3a4:	3f 90       	pop	r3
     3a6:	2f 90       	pop	r2
     3a8:	0f 90       	pop	r0
     3aa:	0b be       	out	0x3b, r0	; 59
     3ac:	0f 90       	pop	r0
     3ae:	0f be       	out	0x3f, r0	; 63
     3b0:	0f 90       	pop	r0
     3b2:	1f 90       	pop	r1
     3b4:	18 95       	reti

000003b6 <trtInitKernel>:


/********************************** API ************************************/

void trtInitKernel(int idlestack) {
     3b6:	10 92 85 00 	sts	0x0085, r1
     3ba:	10 92 84 00 	sts	0x0084, r1

  /* Set up timer 1 */
  TCNT1 = 0x0000;        /* reset counter 1 */
  TCCR1A = 0x00;         /* normal operation */
     3be:	10 92 80 00 	sts	0x0080, r1
  TCCR1B = PRESCALEBITS; /* prescaler = 1024 */
     3c2:	25 e0       	ldi	r18, 0x05	; 5
     3c4:	20 93 81 00 	sts	0x0081, r18
  TIMSK1 = (1<<OCIE1A);  // turn on compare match ISR
     3c8:	22 e0       	ldi	r18, 0x02	; 2
     3ca:	20 93 6f 00 	sts	0x006F, r18

  kernel.memptr = (void*)(RAMEND - idlestack);
     3ce:	2f ef       	ldi	r18, 0xFF	; 255
     3d0:	30 e4       	ldi	r19, 0x40	; 64
     3d2:	28 1b       	sub	r18, r24
     3d4:	39 0b       	sbc	r19, r25
     3d6:	30 93 48 04 	sts	0x0448, r19
     3da:	20 93 47 04 	sts	0x0447, r18
  kernel.nbrOfTasks = 0;
     3de:	10 92 11 04 	sts	0x0411, r1
  kernel.running = 0;
     3e2:	10 92 12 04 	sts	0x0412, r1

  kernel.cycles = 0x0000;
     3e6:	10 92 49 04 	sts	0x0449, r1
     3ea:	10 92 4a 04 	sts	0x044A, r1
     3ee:	10 92 4b 04 	sts	0x044B, r1
     3f2:	10 92 4c 04 	sts	0x044C, r1
  kernel.nextHit = 0x7FFFFFFF;
     3f6:	8f ef       	ldi	r24, 0xFF	; 255
     3f8:	9f ef       	ldi	r25, 0xFF	; 255
     3fa:	af ef       	ldi	r26, 0xFF	; 255
     3fc:	bf e7       	ldi	r27, 0x7F	; 127
     3fe:	80 93 4d 04 	sts	0x044D, r24
     402:	90 93 4e 04 	sts	0x044E, r25
     406:	a0 93 4f 04 	sts	0x044F, r26
     40a:	b0 93 50 04 	sts	0x0450, r27

  // Initialize idle task (task 0)
  kernel.tasks[0].deadline = 0x7FFFFFFF;
     40e:	80 93 19 04 	sts	0x0419, r24
     412:	90 93 1a 04 	sts	0x041A, r25
     416:	a0 93 1b 04 	sts	0x041B, r26
     41a:	b0 93 1c 04 	sts	0x041C, r27
  kernel.tasks[0].release = 0x00000000;
     41e:	10 92 15 04 	sts	0x0415, r1
     422:	10 92 16 04 	sts	0x0416, r1
     426:	10 92 17 04 	sts	0x0417, r1
     42a:	10 92 18 04 	sts	0x0418, r1

  sei(); /* set enabled interrupts */
     42e:	78 94       	sei
}
     430:	08 95       	ret

00000432 <trtCreateTask>:


void trtCreateTask(void (*fun)(void*), uint16_t stacksize, uint32_t release, uint32_t deadline, void *args) {
     432:	8f 92       	push	r8
     434:	9f 92       	push	r9
     436:	af 92       	push	r10
     438:	bf 92       	push	r11
     43a:	cf 92       	push	r12
     43c:	df 92       	push	r13
     43e:	ef 92       	push	r14
     440:	ff 92       	push	r15
     442:	0f 93       	push	r16
     444:	1f 93       	push	r17
     446:	cf 93       	push	r28
     448:	df 93       	push	r29
     44a:	49 01       	movw	r8, r18
     44c:	5a 01       	movw	r10, r20

  uint8_t *sp;
  struct task *t;
  int i;

  cli(); // turn off interrupts
     44e:	f8 94       	cli

  ++kernel.nbrOfTasks;
     450:	20 91 11 04 	lds	r18, 0x0411
     454:	2f 5f       	subi	r18, 0xFF	; 255
     456:	20 93 11 04 	sts	0x0411, r18

  sp = kernel.memptr;
     45a:	c0 91 47 04 	lds	r28, 0x0447
     45e:	d0 91 48 04 	lds	r29, 0x0448
  kernel.memptr -= stacksize;  // decrease free mem ptr
     462:	9e 01       	movw	r18, r28
     464:	26 1b       	sub	r18, r22
     466:	37 0b       	sbc	r19, r23
     468:	30 93 48 04 	sts	0x0448, r19
     46c:	20 93 47 04 	sts	0x0447, r18

  // initialize stack
  *sp-- = lo8(fun);       // store PC(lo)
     470:	88 83       	st	Y, r24
     472:	fe 01       	movw	r30, r28
  *sp-- = hi8(fun);       // store PC(hi)
     474:	92 93       	st	-Z, r25
     476:	31 97       	sbiw	r30, 0x01	; 1
     478:	df 01       	movw	r26, r30
  for (i=0; i<26; i++)    //WAS -- for (i=0; i<25; i++)
     47a:	ce 01       	movw	r24, r28
     47c:	4c 97       	sbiw	r24, 0x1c	; 28
    *sp-- = 0x00;         // store SREG,r0-r1,r3-r23
     47e:	1c 92       	st	X, r1
     480:	11 97       	sbiw	r26, 0x01	; 1
  kernel.memptr -= stacksize;  // decrease free mem ptr

  // initialize stack
  *sp-- = lo8(fun);       // store PC(lo)
  *sp-- = hi8(fun);       // store PC(hi)
  for (i=0; i<26; i++)    //WAS -- for (i=0; i<25; i++)
     482:	a8 17       	cp	r26, r24
     484:	b9 07       	cpc	r27, r25
     486:	d9 f7       	brne	.-10     	; 0x47e <trtCreateTask+0x4c>
     488:	7a 97       	sbiw	r30, 0x1a	; 26
    *sp-- = 0x00;         // store SREG,r0-r1,r3-r23

  // Save args in r24-25 (input arguments stored in these registers)
  *sp-- = lo8(args);
     48a:	c0 82       	st	Z, r12
  *sp-- = hi8(args);
     48c:	d2 92       	st	-Z, r13
     48e:	31 97       	sbiw	r30, 0x01	; 1
     490:	df 01       	movw	r26, r30

  for (i=0; i<6; i++)
     492:	9e 01       	movw	r18, r28
     494:	24 52       	subi	r18, 0x24	; 36
     496:	30 40       	sbci	r19, 0x00	; 0
    *sp-- = 0x00;         // store r26-r31
     498:	1c 92       	st	X, r1
     49a:	11 97       	sbiw	r26, 0x01	; 1

  // Save args in r24-25 (input arguments stored in these registers)
  *sp-- = lo8(args);
  *sp-- = hi8(args);

  for (i=0; i<6; i++)
     49c:	a2 17       	cp	r26, r18
     49e:	b3 07       	cpc	r27, r19
     4a0:	d9 f7       	brne	.-10     	; 0x498 <trtCreateTask+0x66>
     4a2:	9f 01       	movw	r18, r30
     4a4:	26 50       	subi	r18, 0x06	; 6
     4a6:	30 40       	sbci	r19, 0x00	; 0
    *sp-- = 0x00;         // store r26-r31

  t = &kernel.tasks[kernel.nbrOfTasks];
     4a8:	e0 91 11 04 	lds	r30, 0x0411
     4ac:	8b e0       	ldi	r24, 0x0B	; 11
     4ae:	e8 9f       	mul	r30, r24
     4b0:	f0 01       	movw	r30, r0
     4b2:	11 24       	eor	r1, r1
     4b4:	ed 5e       	subi	r30, 0xED	; 237
     4b6:	fb 4f       	sbci	r31, 0xFB	; 251
  ///*
  t->release = release;
     4b8:	82 82       	std	Z+2, r8	; 0x02
     4ba:	93 82       	std	Z+3, r9	; 0x03
     4bc:	a4 82       	std	Z+4, r10	; 0x04
     4be:	b5 82       	std	Z+5, r11	; 0x05
  t->deadline = deadline;
     4c0:	e6 82       	std	Z+6, r14	; 0x06
     4c2:	f7 82       	std	Z+7, r15	; 0x07
     4c4:	00 87       	std	Z+8, r16	; 0x08
     4c6:	11 87       	std	Z+9, r17	; 0x09
  t->state = TIMEQ;
     4c8:	82 e0       	ldi	r24, 0x02	; 2
     4ca:	82 87       	std	Z+10, r24	; 0x0a
  //*/
  t->spl = lo8(sp);       // store stack pointer
     4cc:	20 83       	st	Z, r18
  t->sph = hi8(sp);
     4ce:	31 83       	std	Z+1, r19	; 0x01
  

  // call interrupt handler to schedule
  TIMER1_COMPA_vect();
     4d0:	0e 94 97 00 	call	0x12e	; 0x12e <__vector_13>

}
     4d4:	df 91       	pop	r29
     4d6:	cf 91       	pop	r28
     4d8:	1f 91       	pop	r17
     4da:	0f 91       	pop	r16
     4dc:	ff 90       	pop	r15
     4de:	ef 90       	pop	r14
     4e0:	df 90       	pop	r13
     4e2:	cf 90       	pop	r12
     4e4:	bf 90       	pop	r11
     4e6:	af 90       	pop	r10
     4e8:	9f 90       	pop	r9
     4ea:	8f 90       	pop	r8
     4ec:	08 95       	ret

000004ee <trtCreateSemaphore>:

void trtCreateSemaphore(uint8_t semnbr, uint8_t initVal) {
     4ee:	f8 94       	cli

  cli(); // turn off interrupts

  kernel.semaphores[semnbr-1] = initVal;
     4f0:	e1 e1       	ldi	r30, 0x11	; 17
     4f2:	f4 e0       	ldi	r31, 0x04	; 4
     4f4:	e8 0f       	add	r30, r24
     4f6:	f1 1d       	adc	r31, r1
     4f8:	65 a7       	std	Z+45, r22	; 0x2d
  
  sei(); // set enabled interrupts;
     4fa:	78 94       	sei
}
     4fc:	08 95       	ret

000004fe <trtWait>:

void trtWait(uint8_t semnbr) {
     4fe:	48 2f       	mov	r20, r24

  struct task *t;
  uint8_t *s;

  t = &kernel.tasks[kernel.running];
     500:	20 91 12 04 	lds	r18, 0x0412

  cli(); // disable interrupts
     504:	f8 94       	cli

  s = &kernel.semaphores[semnbr-1];
     506:	e8 2f       	mov	r30, r24
     508:	f0 e0       	ldi	r31, 0x00	; 0
     50a:	e2 5c       	subi	r30, 0xC2	; 194
     50c:	fb 4f       	sbci	r31, 0xFB	; 251
  if ((*s) > 0) {
     50e:	80 81       	ld	r24, Z
     510:	88 23       	and	r24, r24
     512:	19 f0       	breq	.+6      	; 0x51a <trtWait+0x1c>
    (*s)--;
     514:	81 50       	subi	r24, 0x01	; 1
     516:	80 83       	st	Z, r24
     518:	10 c0       	rjmp	.+32     	; 0x53a <trtWait+0x3c>
  } else {

    t->state = semnbr + WAIT_OFFSET; // waiting for Sem#semnbr
     51a:	30 e0       	ldi	r19, 0x00	; 0
     51c:	8b e0       	ldi	r24, 0x0B	; 11
     51e:	90 e0       	ldi	r25, 0x00	; 0
     520:	28 9f       	mul	r18, r24
     522:	f0 01       	movw	r30, r0
     524:	29 9f       	mul	r18, r25
     526:	f0 0d       	add	r31, r0
     528:	38 9f       	mul	r19, r24
     52a:	f0 0d       	add	r31, r0
     52c:	11 24       	eor	r1, r1
     52e:	ed 5e       	subi	r30, 0xED	; 237
     530:	fb 4f       	sbci	r31, 0xFB	; 251
     532:	4e 5f       	subi	r20, 0xFE	; 254
     534:	42 87       	std	Z+10, r20	; 0x0a
    // call interrupt handler to schedule
  TIMER1_COMPA_vect();
     536:	0e 94 97 00 	call	0x12e	; 0x12e <__vector_13>
  }

  sei(); // reenable interrupts
     53a:	78 94       	sei
}
     53c:	08 95       	ret

0000053e <trtSignal>:

void trtSignal(uint8_t semnbr) {
     53e:	ff 92       	push	r15
     540:	0f 93       	push	r16
     542:	1f 93       	push	r17
     544:	18 2f       	mov	r17, r24
  uint8_t i;
  struct task *t;
  uint32_t minDeadline = 0xFFFFFFFF;
  uint8_t taskToReadyQ = 0;

  cli(); // disable interrupts
     546:	f8 94       	cli

  for (i=1; i <= kernel.nbrOfTasks; i++) {
     548:	00 91 11 04 	lds	r16, 0x0411
     54c:	e1 e0       	ldi	r30, 0x01	; 1
     54e:	4f ef       	ldi	r20, 0xFF	; 255
     550:	5f ef       	ldi	r21, 0xFF	; 255
     552:	6f ef       	ldi	r22, 0xFF	; 255
     554:	7f ef       	ldi	r23, 0xFF	; 255
     556:	f0 e0       	ldi	r31, 0x00	; 0
    t = &kernel.tasks[i];
     558:	8b e0       	ldi	r24, 0x0B	; 11
     55a:	f8 2e       	mov	r15, r24
    if (t->state == (semnbr + WAIT_OFFSET)) {
     55c:	21 2f       	mov	r18, r17
     55e:	30 e0       	ldi	r19, 0x00	; 0
     560:	2e 5f       	subi	r18, 0xFE	; 254
     562:	3f 4f       	sbci	r19, 0xFF	; 255
     564:	1e c0       	rjmp	.+60     	; 0x5a2 <trtSignal+0x64>
  uint8_t taskToReadyQ = 0;

  cli(); // disable interrupts

  for (i=1; i <= kernel.nbrOfTasks; i++) {
    t = &kernel.tasks[i];
     566:	ef 9d       	mul	r30, r15
     568:	d0 01       	movw	r26, r0
     56a:	11 24       	eor	r1, r1
     56c:	ad 5e       	subi	r26, 0xED	; 237
     56e:	bb 4f       	sbci	r27, 0xFB	; 251
    if (t->state == (semnbr + WAIT_OFFSET)) {
     570:	1a 96       	adiw	r26, 0x0a	; 10
     572:	8c 91       	ld	r24, X
     574:	1a 97       	sbiw	r26, 0x0a	; 10
     576:	90 e0       	ldi	r25, 0x00	; 0
     578:	82 17       	cp	r24, r18
     57a:	93 07       	cpc	r25, r19
     57c:	69 f4       	brne	.+26     	; 0x598 <trtSignal+0x5a>
      if (t->deadline <= minDeadline) {
     57e:	16 96       	adiw	r26, 0x06	; 6
     580:	8d 91       	ld	r24, X+
     582:	9d 91       	ld	r25, X+
     584:	0d 90       	ld	r0, X+
     586:	bc 91       	ld	r27, X
     588:	a0 2d       	mov	r26, r0
     58a:	48 17       	cp	r20, r24
     58c:	59 07       	cpc	r21, r25
     58e:	6a 07       	cpc	r22, r26
     590:	7b 07       	cpc	r23, r27
     592:	10 f0       	brcs	.+4      	; 0x598 <trtSignal+0x5a>
     594:	fe 2f       	mov	r31, r30
     596:	02 c0       	rjmp	.+4      	; 0x59c <trtSignal+0x5e>
     598:	db 01       	movw	r26, r22
     59a:	ca 01       	movw	r24, r20
  uint32_t minDeadline = 0xFFFFFFFF;
  uint8_t taskToReadyQ = 0;

  cli(); // disable interrupts

  for (i=1; i <= kernel.nbrOfTasks; i++) {
     59c:	ef 5f       	subi	r30, 0xFF	; 255
     59e:	ac 01       	movw	r20, r24
     5a0:	bd 01       	movw	r22, r26
     5a2:	0e 17       	cp	r16, r30
     5a4:	00 f7       	brcc	.-64     	; 0x566 <trtSignal+0x28>
  minDeadline = t->deadline;
      }
    }
  }

  if (taskToReadyQ == 0) {
     5a6:	ff 23       	and	r31, r31
     5a8:	41 f4       	brne	.+16     	; 0x5ba <trtSignal+0x7c>
    kernel.semaphores[semnbr-1]++;
     5aa:	e1 2f       	mov	r30, r17
     5ac:	f0 e0       	ldi	r31, 0x00	; 0
     5ae:	e0 5f       	subi	r30, 0xF0	; 240
     5b0:	fb 4f       	sbci	r31, 0xFB	; 251
     5b2:	86 a5       	ldd	r24, Z+46	; 0x2e
     5b4:	8f 5f       	subi	r24, 0xFF	; 255
     5b6:	86 a7       	std	Z+46, r24	; 0x2e
     5b8:	11 c0       	rjmp	.+34     	; 0x5dc <trtSignal+0x9e>
  } else {
    kernel.tasks[taskToReadyQ].state = READYQ; // make task ready
     5ba:	2f 2f       	mov	r18, r31
     5bc:	30 e0       	ldi	r19, 0x00	; 0
     5be:	8b e0       	ldi	r24, 0x0B	; 11
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	28 9f       	mul	r18, r24
     5c4:	f0 01       	movw	r30, r0
     5c6:	29 9f       	mul	r18, r25
     5c8:	f0 0d       	add	r31, r0
     5ca:	38 9f       	mul	r19, r24
     5cc:	f0 0d       	add	r31, r0
     5ce:	11 24       	eor	r1, r1
     5d0:	ef 5e       	subi	r30, 0xEF	; 239
     5d2:	fb 4f       	sbci	r31, 0xFB	; 251
     5d4:	81 e0       	ldi	r24, 0x01	; 1
     5d6:	84 87       	std	Z+12, r24	; 0x0c
    // call interrupt handler to schedule
  TIMER1_COMPA_vect();
     5d8:	0e 94 97 00 	call	0x12e	; 0x12e <__vector_13>
  }

  sei(); // reenable interrupts
     5dc:	78 94       	sei
}
     5de:	1f 91       	pop	r17
     5e0:	0f 91       	pop	r16
     5e2:	ff 90       	pop	r15
     5e4:	08 95       	ret

000005e6 <trtCurrentTime>:

uint32_t trtCurrentTime(void) {
     5e6:	20 91 84 00 	lds	r18, 0x0084
     5ea:	30 91 85 00 	lds	r19, 0x0085
     5ee:	40 e0       	ldi	r20, 0x00	; 0
     5f0:	50 e0       	ldi	r21, 0x00	; 0
     5f2:	80 91 49 04 	lds	r24, 0x0449
     5f6:	90 91 4a 04 	lds	r25, 0x044A
     5fa:	a0 91 4b 04 	lds	r26, 0x044B
     5fe:	b0 91 4c 04 	lds	r27, 0x044C
     602:	dc 01       	movw	r26, r24
     604:	99 27       	eor	r25, r25
     606:	88 27       	eor	r24, r24
     608:	28 0f       	add	r18, r24
     60a:	39 1f       	adc	r19, r25
     60c:	4a 1f       	adc	r20, r26
     60e:	5b 1f       	adc	r21, r27

  return (((uint32_t)kernel.cycles << 16) + (uint32_t)TCNT1);
}
     610:	b9 01       	movw	r22, r18
     612:	ca 01       	movw	r24, r20
     614:	08 95       	ret

00000616 <trtSleepUntil>:


void trtSleepUntil(uint32_t release, uint32_t deadline) {
     616:	e0 91 12 04 	lds	r30, 0x0412
     61a:	ab e0       	ldi	r26, 0x0B	; 11
     61c:	ea 9f       	mul	r30, r26
     61e:	f0 01       	movw	r30, r0
     620:	11 24       	eor	r1, r1
     622:	ed 5e       	subi	r30, 0xED	; 237
     624:	fb 4f       	sbci	r31, 0xFB	; 251

  struct task *t;

  t = &kernel.tasks[kernel.running];

  cli(); // turn off interrupts
     626:	f8 94       	cli

  t->state = TIMEQ;
     628:	a2 e0       	ldi	r26, 0x02	; 2
     62a:	a2 87       	std	Z+10, r26	; 0x0a
  t->release = release;
     62c:	62 83       	std	Z+2, r22	; 0x02
     62e:	73 83       	std	Z+3, r23	; 0x03
     630:	84 83       	std	Z+4, r24	; 0x04
     632:	95 83       	std	Z+5, r25	; 0x05
  t->deadline = deadline;
     634:	26 83       	std	Z+6, r18	; 0x06
     636:	37 83       	std	Z+7, r19	; 0x07
     638:	40 87       	std	Z+8, r20	; 0x08
     63a:	51 87       	std	Z+9, r21	; 0x09
  
  // call interrupt handler to schedule
  TIMER1_COMPA_vect();
     63c:	0e 94 97 00 	call	0x12e	; 0x12e <__vector_13>
}
     640:	08 95       	ret

00000642 <trtGetRelease>:


uint32_t trtGetRelease(void) {
     642:	80 91 12 04 	lds	r24, 0x0412
     646:	90 e0       	ldi	r25, 0x00	; 0
     648:	2b e0       	ldi	r18, 0x0B	; 11
     64a:	30 e0       	ldi	r19, 0x00	; 0
     64c:	82 9f       	mul	r24, r18
     64e:	f0 01       	movw	r30, r0
     650:	83 9f       	mul	r24, r19
     652:	f0 0d       	add	r31, r0
     654:	92 9f       	mul	r25, r18
     656:	f0 0d       	add	r31, r0
     658:	11 24       	eor	r1, r1
     65a:	ef 5e       	subi	r30, 0xEF	; 239
     65c:	fb 4f       	sbci	r31, 0xFB	; 251
     65e:	df 01       	movw	r26, r30
     660:	14 96       	adiw	r26, 0x04	; 4
     662:	64 81       	ldd	r22, Z+4	; 0x04
     664:	11 96       	adiw	r26, 0x01	; 1
     666:	7c 91       	ld	r23, X
     668:	11 97       	sbiw	r26, 0x01	; 1
  return kernel.tasks[kernel.running].release;
}
     66a:	12 96       	adiw	r26, 0x02	; 2
     66c:	8c 91       	ld	r24, X
     66e:	12 97       	sbiw	r26, 0x02	; 2
     670:	13 96       	adiw	r26, 0x03	; 3
     672:	9c 91       	ld	r25, X
     674:	08 95       	ret

00000676 <trtGetDeadline>:

uint32_t trtGetDeadline(void) {
     676:	80 91 12 04 	lds	r24, 0x0412
     67a:	90 e0       	ldi	r25, 0x00	; 0
     67c:	2b e0       	ldi	r18, 0x0B	; 11
     67e:	30 e0       	ldi	r19, 0x00	; 0
     680:	82 9f       	mul	r24, r18
     682:	f0 01       	movw	r30, r0
     684:	83 9f       	mul	r24, r19
     686:	f0 0d       	add	r31, r0
     688:	92 9f       	mul	r25, r18
     68a:	f0 0d       	add	r31, r0
     68c:	11 24       	eor	r1, r1
     68e:	ef 5e       	subi	r30, 0xEF	; 239
     690:	fb 4f       	sbci	r31, 0xFB	; 251
     692:	df 01       	movw	r26, r30
     694:	18 96       	adiw	r26, 0x08	; 8
     696:	60 85       	ldd	r22, Z+8	; 0x08
     698:	11 96       	adiw	r26, 0x01	; 1
     69a:	7c 91       	ld	r23, X
     69c:	11 97       	sbiw	r26, 0x01	; 1
  return kernel.tasks[kernel.running].deadline;
}
     69e:	12 96       	adiw	r26, 0x02	; 2
     6a0:	8c 91       	ld	r24, X
     6a2:	12 97       	sbiw	r26, 0x02	; 2
     6a4:	13 96       	adiw	r26, 0x03	; 3
     6a6:	9c 91       	ld	r25, X
     6a8:	08 95       	ret

000006aa <trtTerminate>:

void trtTerminate(void) {
     6aa:	f8 94       	cli

  cli();

  kernel.tasks[kernel.running].state = TERMINATED;
     6ac:	80 91 12 04 	lds	r24, 0x0412
     6b0:	90 e0       	ldi	r25, 0x00	; 0
     6b2:	2b e0       	ldi	r18, 0x0B	; 11
     6b4:	30 e0       	ldi	r19, 0x00	; 0
     6b6:	82 9f       	mul	r24, r18
     6b8:	f0 01       	movw	r30, r0
     6ba:	83 9f       	mul	r24, r19
     6bc:	f0 0d       	add	r31, r0
     6be:	92 9f       	mul	r25, r18
     6c0:	f0 0d       	add	r31, r0
     6c2:	11 24       	eor	r1, r1
     6c4:	ef 5e       	subi	r30, 0xEF	; 239
     6c6:	fb 4f       	sbci	r31, 0xFB	; 251
     6c8:	14 86       	std	Z+12, r1	; 0x0c

  // call interrupt handler to schedule
  TIMER1_COMPA_vect();
     6ca:	0e 94 97 00 	call	0x12e	; 0x12e <__vector_13>
}
     6ce:	08 95       	ret

000006d0 <trtAccept>:

// --- added by bruce land --------------
uint8_t trtAccept(uint8_t semnbr) {
     6d0:	f8 94       	cli
  uint8_t temp ;
  //t = &kernel.tasks[kernel.running];

  cli(); // disable interrupts

  s = &kernel.semaphores[semnbr-1];
     6d2:	e8 2f       	mov	r30, r24
     6d4:	f0 e0       	ldi	r31, 0x00	; 0
     6d6:	e2 5c       	subi	r30, 0xC2	; 194
     6d8:	fb 4f       	sbci	r31, 0xFB	; 251
  temp = *s ;
     6da:	80 81       	ld	r24, Z
  if ((*s) > 0) {
     6dc:	88 23       	and	r24, r24
     6de:	19 f0       	breq	.+6      	; 0x6e6 <trtAccept+0x16>
    (*s)--;
     6e0:	81 50       	subi	r24, 0x01	; 1
     6e2:	80 83       	st	Z, r24
     6e4:	8f 5f       	subi	r24, 0xFF	; 255
  } 
  sei(); // reenable interrupts
     6e6:	78 94       	sei
  return temp ;
}
     6e8:	08 95       	ret

000006ea <trt_uart_init>:
/*
 * Initialize the UART to 9600 Bd, tx/rx, 8N1.
 */
void
trt_uart_init(void)
{
     6ea:	87 e6       	ldi	r24, 0x67	; 103
     6ec:	80 93 c4 00 	sts	0x00C4, r24
  UCSR0A = _BV(U2X);             /* improve baud rate error by using 2x clk */
  UBRR0L = (F_CPU / (8UL * UART_BAUD)) - 1;
#else
  UBRR0L = (F_CPU / (16UL * UART_BAUD)) - 1;
#endif
  UCSR0B = _BV(TXEN0) | _BV(RXEN0); /* tx/rx enable */
     6f0:	e1 ec       	ldi	r30, 0xC1	; 193
     6f2:	f0 e0       	ldi	r31, 0x00	; 0
     6f4:	88 e1       	ldi	r24, 0x18	; 24
     6f6:	80 83       	st	Z, r24
  
  //Set up circular buffer state variables
  tx_in = 0;
     6f8:	10 92 29 03 	sts	0x0329, r1
     6fc:	10 92 28 03 	sts	0x0328, r1
  tx_out = 0;
     700:	10 92 2b 03 	sts	0x032B, r1
     704:	10 92 2a 03 	sts	0x032A, r1

  //enable receive ISR -- added for TRT
  UCSR0B |= (1<<RXCIE0) ;
     708:	80 81       	ld	r24, Z
     70a:	80 68       	ori	r24, 0x80	; 128
     70c:	80 83       	st	Z, r24
}
     70e:	08 95       	ret

00000710 <__vector_21>:



ISR( USART0_UDRE_vect )
{
     710:	1f 92       	push	r1
     712:	0f 92       	push	r0
     714:	0f b6       	in	r0, 0x3f	; 63
     716:	0f 92       	push	r0
     718:	0b b6       	in	r0, 0x3b	; 59
     71a:	0f 92       	push	r0
     71c:	11 24       	eor	r1, r1
     71e:	2f 93       	push	r18
     720:	3f 93       	push	r19
     722:	8f 93       	push	r24
     724:	9f 93       	push	r25
     726:	ef 93       	push	r30
     728:	ff 93       	push	r31
  if( tx_in == tx_out ){		// nothing to send
     72a:	20 91 28 03 	lds	r18, 0x0328
     72e:	30 91 29 03 	lds	r19, 0x0329
     732:	80 91 2a 03 	lds	r24, 0x032A
     736:	90 91 2b 03 	lds	r25, 0x032B
     73a:	28 17       	cp	r18, r24
     73c:	39 07       	cpc	r19, r25
     73e:	31 f4       	brne	.+12     	; 0x74c <__vector_21+0x3c>
    UCSR0B &= ~(1 << UDRIE0);	// disable TX interrupt
     740:	80 91 c1 00 	lds	r24, 0x00C1
     744:	8f 7d       	andi	r24, 0xDF	; 223
     746:	80 93 c1 00 	sts	0x00C1, r24
     74a:	1d c0       	rjmp	.+58     	; 0x786 <__vector_21+0x76>
    //return;
  }
  else {
  	UDR0 = tx_buff[tx_out];
     74c:	e0 91 2a 03 	lds	r30, 0x032A
     750:	f0 91 2b 03 	lds	r31, 0x032B
     754:	e4 5d       	subi	r30, 0xD4	; 212
     756:	fc 4f       	sbci	r31, 0xFC	; 252
     758:	80 81       	ld	r24, Z
     75a:	80 93 c6 00 	sts	0x00C6, r24
  	tx_out++;
     75e:	80 91 2a 03 	lds	r24, 0x032A
     762:	90 91 2b 03 	lds	r25, 0x032B
     766:	01 96       	adiw	r24, 0x01	; 1
     768:	90 93 2b 03 	sts	0x032B, r25
     76c:	80 93 2a 03 	sts	0x032A, r24
  	if (tx_out == TX_BUF_SIZE) tx_out = 0;
     770:	80 91 2a 03 	lds	r24, 0x032A
     774:	90 91 2b 03 	lds	r25, 0x032B
     778:	88 3c       	cpi	r24, 0xC8	; 200
     77a:	91 05       	cpc	r25, r1
     77c:	21 f4       	brne	.+8      	; 0x786 <__vector_21+0x76>
     77e:	10 92 2b 03 	sts	0x032B, r1
     782:	10 92 2a 03 	sts	0x032A, r1
  }
}
     786:	ff 91       	pop	r31
     788:	ef 91       	pop	r30
     78a:	9f 91       	pop	r25
     78c:	8f 91       	pop	r24
     78e:	3f 91       	pop	r19
     790:	2f 91       	pop	r18
     792:	0f 90       	pop	r0
     794:	0b be       	out	0x3b, r0	; 59
     796:	0f 90       	pop	r0
     798:	0f be       	out	0x3f, r0	; 63
     79a:	0f 90       	pop	r0
     79c:	1f 90       	pop	r1
     79e:	18 95       	reti

000007a0 <uart_putchar>:

int uart_putchar(char c, FILE *stream) {
     7a0:	1f 93       	push	r17
     7a2:	18 2f       	mov	r17, r24
  if (c == '\n') uart_putchar('\r', stream);
     7a4:	8a 30       	cpi	r24, 0x0A	; 10
     7a6:	19 f4       	brne	.+6      	; 0x7ae <uart_putchar+0xe>
     7a8:	8d e0       	ldi	r24, 0x0D	; 13
     7aa:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
  char i = tx_in;
     7ae:	80 91 28 03 	lds	r24, 0x0328
     7b2:	90 91 29 03 	lds	r25, 0x0329
  i++;
     7b6:	8f 5f       	subi	r24, 0xFF	; 255
  if (i == TX_BUF_SIZE) i = 0;
     7b8:	88 3c       	cpi	r24, 0xC8	; 200
     7ba:	09 f4       	brne	.+2      	; 0x7be <uart_putchar+0x1e>
     7bc:	80 e0       	ldi	r24, 0x00	; 0
  tx_buff[tx_in] = c;
     7be:	e0 91 28 03 	lds	r30, 0x0328
     7c2:	f0 91 29 03 	lds	r31, 0x0329
     7c6:	e4 5d       	subi	r30, 0xD4	; 212
     7c8:	fc 4f       	sbci	r31, 0xFC	; 252
     7ca:	10 83       	st	Z, r17
  while( i == tx_out);		// until at least one byte free
     7cc:	28 2f       	mov	r18, r24
     7ce:	30 e0       	ldi	r19, 0x00	; 0
     7d0:	80 91 2a 03 	lds	r24, 0x032A
     7d4:	90 91 2b 03 	lds	r25, 0x032B
     7d8:	28 17       	cp	r18, r24
     7da:	39 07       	cpc	r19, r25
     7dc:	c9 f3       	breq	.-14     	; 0x7d0 <uart_putchar+0x30>
					// tx_out modified by interrupt !
  tx_in = i;
     7de:	30 93 29 03 	sts	0x0329, r19
     7e2:	20 93 28 03 	sts	0x0328, r18
  UCSR0B |= (1 << UDRIE0);  // enable TX interrupt
     7e6:	80 91 c1 00 	lds	r24, 0x00C1
     7ea:	80 62       	ori	r24, 0x20	; 32
     7ec:	80 93 c1 00 	sts	0x00C1, r24
  return 0;
 }
     7f0:	80 e0       	ldi	r24, 0x00	; 0
     7f2:	90 e0       	ldi	r25, 0x00	; 0
     7f4:	1f 91       	pop	r17
     7f6:	08 95       	ret

000007f8 <__vector_20>:
 */

 // --- added for TRT ------------
uint8_t trt_rx_c;

ISR(USART0_RX_vect) {
     7f8:	1f 92       	push	r1
     7fa:	0f 92       	push	r0
     7fc:	0f b6       	in	r0, 0x3f	; 63
     7fe:	0f 92       	push	r0
     800:	0b b6       	in	r0, 0x3b	; 59
     802:	0f 92       	push	r0
     804:	11 24       	eor	r1, r1
     806:	2f 93       	push	r18
     808:	3f 93       	push	r19
     80a:	4f 93       	push	r20
     80c:	5f 93       	push	r21
     80e:	6f 93       	push	r22
     810:	7f 93       	push	r23
     812:	8f 93       	push	r24
     814:	9f 93       	push	r25
     816:	af 93       	push	r26
     818:	bf 93       	push	r27
     81a:	ef 93       	push	r30
     81c:	ff 93       	push	r31
	trt_rx_c = UDR0;
     81e:	80 91 c6 00 	lds	r24, 0x00C6
     822:	80 93 51 04 	sts	0x0451, r24
	trtSignal(SEM_RX_ISR_SIGNAL) ;
     826:	81 e0       	ldi	r24, 0x01	; 1
     828:	0e 94 9f 02 	call	0x53e	; 0x53e <trtSignal>
}
     82c:	ff 91       	pop	r31
     82e:	ef 91       	pop	r30
     830:	bf 91       	pop	r27
     832:	af 91       	pop	r26
     834:	9f 91       	pop	r25
     836:	8f 91       	pop	r24
     838:	7f 91       	pop	r23
     83a:	6f 91       	pop	r22
     83c:	5f 91       	pop	r21
     83e:	4f 91       	pop	r20
     840:	3f 91       	pop	r19
     842:	2f 91       	pop	r18
     844:	0f 90       	pop	r0
     846:	0b be       	out	0x3b, r0	; 59
     848:	0f 90       	pop	r0
     84a:	0f be       	out	0x3f, r0	; 63
     84c:	0f 90       	pop	r0
     84e:	1f 90       	pop	r1
     850:	18 95       	reti

00000852 <uart_getchar>:
// --- end addition --------------

int
uart_getchar(FILE *stream)
{
     852:	ef 92       	push	r14
     854:	ff 92       	push	r15
     856:	0f 93       	push	r16
     858:	1f 93       	push	r17
     85a:	cf 93       	push	r28
     85c:	df 93       	push	r29
     85e:	7c 01       	movw	r14, r24
  uint8_t c;
  char *cp, *cp2;
  static char b[RX_BUFSIZE];
  static char *rxp;

  if (rxp == 0)
     860:	80 91 d6 02 	lds	r24, 0x02D6
     864:	90 91 d7 02 	lds	r25, 0x02D7
     868:	89 2b       	or	r24, r25
     86a:	09 f0       	breq	.+2      	; 0x86e <uart_getchar+0x1c>
     86c:	a2 c0       	rjmp	.+324    	; 0x9b2 <uart_getchar+0x160>
     86e:	08 ed       	ldi	r16, 0xD8	; 216
     870:	12 e0       	ldi	r17, 0x02	; 2
    for (cp = b;;)
      {
	// --- trtWait added instead of loop_until wait
	trtWait(SEM_RX_ISR_SIGNAL) ; //loop_until_bit_is_set(UCSR0A, RXC0)
     872:	81 e0       	ldi	r24, 0x01	; 1
     874:	0e 94 7f 02 	call	0x4fe	; 0x4fe <trtWait>
	if (UCSR0A & _BV(FE0))
     878:	80 91 c0 00 	lds	r24, 0x00C0
     87c:	84 ff       	sbrs	r24, 4
     87e:	03 c0       	rjmp	.+6      	; 0x886 <uart_getchar+0x34>
     880:	2e ef       	ldi	r18, 0xFE	; 254
     882:	3f ef       	ldi	r19, 0xFF	; 255
     884:	aa c0       	rjmp	.+340    	; 0x9da <uart_getchar+0x188>
	  return _FDEV_EOF;
	if (UCSR0A & _BV(DOR0))
     886:	80 91 c0 00 	lds	r24, 0x00C0
     88a:	83 fd       	sbrc	r24, 3
     88c:	a4 c0       	rjmp	.+328    	; 0x9d6 <uart_getchar+0x184>
	  return _FDEV_ERR;
	// -- added to take char from ISR ---
	  c = trt_rx_c ; //c = UDR0; -- CHANGED
     88e:	90 91 51 04 	lds	r25, 0x0451

	/* behaviour similar to Unix stty ICRNL */
	if (c == '\r')
     892:	9d 30       	cpi	r25, 0x0D	; 13
     894:	11 f0       	breq	.+4      	; 0x89a <uart_getchar+0x48>
	  c = '\n';
	if (c == '\n')
     896:	9a 30       	cpi	r25, 0x0A	; 10
     898:	81 f4       	brne	.+32     	; 0x8ba <uart_getchar+0x68>
	  {
	    *cp = c;
     89a:	8a e0       	ldi	r24, 0x0A	; 10
     89c:	f8 01       	movw	r30, r16
     89e:	80 83       	st	Z, r24
	    uart_putchar(c, stream);
     8a0:	b7 01       	movw	r22, r14
     8a2:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
	    rxp = b;
     8a6:	88 ed       	ldi	r24, 0xD8	; 216
     8a8:	92 e0       	ldi	r25, 0x02	; 2
     8aa:	90 93 d7 02 	sts	0x02D7, r25
     8ae:	80 93 d6 02 	sts	0x02D6, r24
		// --- added for TRT to signal string-end
		trtSignal(SEM_STRING_DONE); //added--to signal end of string
     8b2:	82 e0       	ldi	r24, 0x02	; 2
     8b4:	0e 94 9f 02 	call	0x53e	; 0x53e <trtSignal>
     8b8:	7c c0       	rjmp	.+248    	; 0x9b2 <uart_getchar+0x160>
	    break;
	  }
	else if (c == '\t')
     8ba:	99 30       	cpi	r25, 0x09	; 9
     8bc:	09 f4       	brne	.+2      	; 0x8c0 <uart_getchar+0x6e>
     8be:	90 e2       	ldi	r25, 0x20	; 32
	  c = ' ';

	if ((c >= (uint8_t)' ' && c <= (uint8_t)'\x7e') ||
     8c0:	89 2f       	mov	r24, r25
     8c2:	80 52       	subi	r24, 0x20	; 32
     8c4:	8f 35       	cpi	r24, 0x5F	; 95
     8c6:	10 f0       	brcs	.+4      	; 0x8cc <uart_getchar+0x7a>
     8c8:	90 3a       	cpi	r25, 0xA0	; 160
     8ca:	78 f0       	brcs	.+30     	; 0x8ea <uart_getchar+0x98>
	    c >= (uint8_t)'\xa0')
	  {
	    if (cp == b + RX_BUFSIZE - 1)
     8cc:	f3 e0       	ldi	r31, 0x03	; 3
     8ce:	07 32       	cpi	r16, 0x27	; 39
     8d0:	1f 07       	cpc	r17, r31
     8d2:	19 f4       	brne	.+6      	; 0x8da <uart_getchar+0x88>
	      uart_putchar('\a', stream);
     8d4:	b7 01       	movw	r22, r14
     8d6:	87 e0       	ldi	r24, 0x07	; 7
     8d8:	05 c0       	rjmp	.+10     	; 0x8e4 <uart_getchar+0x92>
	    else
	      {
		*cp++ = c;
     8da:	f8 01       	movw	r30, r16
     8dc:	91 93       	st	Z+, r25
     8de:	8f 01       	movw	r16, r30
		uart_putchar(c, stream);
     8e0:	b7 01       	movw	r22, r14
     8e2:	89 2f       	mov	r24, r25
     8e4:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
     8e8:	c4 cf       	rjmp	.-120    	; 0x872 <uart_getchar+0x20>
	      }
	    continue;
	  }

	switch (c)
     8ea:	92 31       	cpi	r25, 0x12	; 18
     8ec:	39 f1       	breq	.+78     	; 0x93c <uart_getchar+0xea>
     8ee:	93 31       	cpi	r25, 0x13	; 19
     8f0:	38 f4       	brcc	.+14     	; 0x900 <uart_getchar+0xae>
     8f2:	93 30       	cpi	r25, 0x03	; 3
     8f4:	09 f4       	brne	.+2      	; 0x8f8 <uart_getchar+0xa6>
     8f6:	6f c0       	rjmp	.+222    	; 0x9d6 <uart_getchar+0x184>
     8f8:	98 30       	cpi	r25, 0x08	; 8
     8fa:	09 f0       	breq	.+2      	; 0x8fe <uart_getchar+0xac>
     8fc:	ba cf       	rjmp	.-140    	; 0x872 <uart_getchar+0x20>
     8fe:	09 c0       	rjmp	.+18     	; 0x912 <uart_getchar+0xc0>
     900:	97 31       	cpi	r25, 0x17	; 23
     902:	09 f4       	brne	.+2      	; 0x906 <uart_getchar+0xb4>
     904:	4b c0       	rjmp	.+150    	; 0x99c <uart_getchar+0x14a>
     906:	9f 37       	cpi	r25, 0x7F	; 127
     908:	21 f0       	breq	.+8      	; 0x912 <uart_getchar+0xc0>
     90a:	95 31       	cpi	r25, 0x15	; 21
     90c:	09 f0       	breq	.+2      	; 0x910 <uart_getchar+0xbe>
     90e:	b1 cf       	rjmp	.-158    	; 0x872 <uart_getchar+0x20>
     910:	32 c0       	rjmp	.+100    	; 0x976 <uart_getchar+0x124>
	  case 'c' & 0x1f:
	    return -1;

	  case '\b':
	  case '\x7f':
	    if (cp > b)
     912:	f2 e0       	ldi	r31, 0x02	; 2
     914:	08 3d       	cpi	r16, 0xD8	; 216
     916:	1f 07       	cpc	r17, r31
     918:	09 f0       	breq	.+2      	; 0x91c <uart_getchar+0xca>
     91a:	08 f4       	brcc	.+2      	; 0x91e <uart_getchar+0xcc>
     91c:	aa cf       	rjmp	.-172    	; 0x872 <uart_getchar+0x20>
	      {
		uart_putchar('\b', stream);
     91e:	b7 01       	movw	r22, r14
     920:	88 e0       	ldi	r24, 0x08	; 8
     922:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
		uart_putchar(' ', stream);
     926:	b7 01       	movw	r22, r14
     928:	80 e2       	ldi	r24, 0x20	; 32
     92a:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
		uart_putchar('\b', stream);
     92e:	b7 01       	movw	r22, r14
     930:	88 e0       	ldi	r24, 0x08	; 8
     932:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
		cp--;
     936:	01 50       	subi	r16, 0x01	; 1
     938:	10 40       	sbci	r17, 0x00	; 0
     93a:	9b cf       	rjmp	.-202    	; 0x872 <uart_getchar+0x20>
	      }
	    break;

	  case 'r' & 0x1f:
	    uart_putchar('\r', stream);
     93c:	b7 01       	movw	r22, r14
     93e:	8d e0       	ldi	r24, 0x0D	; 13
     940:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
     944:	c8 ed       	ldi	r28, 0xD8	; 216
     946:	d2 e0       	ldi	r29, 0x02	; 2
     948:	04 c0       	rjmp	.+8      	; 0x952 <uart_getchar+0x100>
	    for (cp2 = b; cp2 < cp; cp2++)
	      uart_putchar(*cp2, stream);
     94a:	b7 01       	movw	r22, r14
     94c:	89 91       	ld	r24, Y+
     94e:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
	      }
	    break;

	  case 'r' & 0x1f:
	    uart_putchar('\r', stream);
	    for (cp2 = b; cp2 < cp; cp2++)
     952:	c0 17       	cp	r28, r16
     954:	d1 07       	cpc	r29, r17
     956:	c8 f3       	brcs	.-14     	; 0x94a <uart_getchar+0xf8>
     958:	8c cf       	rjmp	.-232    	; 0x872 <uart_getchar+0x20>
	    break;

	  case 'u' & 0x1f:
	    while (cp > b)
	      {
		uart_putchar('\b', stream);
     95a:	b7 01       	movw	r22, r14
     95c:	88 e0       	ldi	r24, 0x08	; 8
     95e:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
		uart_putchar(' ', stream);
     962:	b7 01       	movw	r22, r14
     964:	80 e2       	ldi	r24, 0x20	; 32
     966:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
		uart_putchar('\b', stream);
     96a:	b7 01       	movw	r22, r14
     96c:	88 e0       	ldi	r24, 0x08	; 8
     96e:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
		cp--;
     972:	01 50       	subi	r16, 0x01	; 1
     974:	10 40       	sbci	r17, 0x00	; 0
	    for (cp2 = b; cp2 < cp; cp2++)
	      uart_putchar(*cp2, stream);
	    break;

	  case 'u' & 0x1f:
	    while (cp > b)
     976:	82 e0       	ldi	r24, 0x02	; 2
     978:	08 3d       	cpi	r16, 0xD8	; 216
     97a:	18 07       	cpc	r17, r24
     97c:	09 f0       	breq	.+2      	; 0x980 <uart_getchar+0x12e>
     97e:	68 f7       	brcc	.-38     	; 0x95a <uart_getchar+0x108>
     980:	78 cf       	rjmp	.-272    	; 0x872 <uart_getchar+0x20>
	    break;

	  case 'w' & 0x1f:
	    while (cp > b && cp[-1] != ' ')
	      {
		uart_putchar('\b', stream);
     982:	b7 01       	movw	r22, r14
     984:	88 e0       	ldi	r24, 0x08	; 8
     986:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
		uart_putchar(' ', stream);
     98a:	b7 01       	movw	r22, r14
     98c:	80 e2       	ldi	r24, 0x20	; 32
     98e:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
		uart_putchar('\b', stream);
     992:	b7 01       	movw	r22, r14
     994:	88 e0       	ldi	r24, 0x08	; 8
     996:	0e 94 d0 03 	call	0x7a0	; 0x7a0 <uart_putchar>
     99a:	8e 01       	movw	r16, r28
		cp--;
	      }
	    break;

	  case 'w' & 0x1f:
	    while (cp > b && cp[-1] != ' ')
     99c:	e2 e0       	ldi	r30, 0x02	; 2
     99e:	08 3d       	cpi	r16, 0xD8	; 216
     9a0:	1e 07       	cpc	r17, r30
     9a2:	09 f0       	breq	.+2      	; 0x9a6 <uart_getchar+0x154>
     9a4:	08 f4       	brcc	.+2      	; 0x9a8 <uart_getchar+0x156>
     9a6:	65 cf       	rjmp	.-310    	; 0x872 <uart_getchar+0x20>
     9a8:	e8 01       	movw	r28, r16
     9aa:	8a 91       	ld	r24, -Y
     9ac:	80 32       	cpi	r24, 0x20	; 32
     9ae:	49 f7       	brne	.-46     	; 0x982 <uart_getchar+0x130>
     9b0:	60 cf       	rjmp	.-320    	; 0x872 <uart_getchar+0x20>
	      }
	    break;
	  }
      }

  c = *rxp++;
     9b2:	e0 91 d6 02 	lds	r30, 0x02D6
     9b6:	f0 91 d7 02 	lds	r31, 0x02D7
     9ba:	81 91       	ld	r24, Z+
     9bc:	f0 93 d7 02 	sts	0x02D7, r31
     9c0:	e0 93 d6 02 	sts	0x02D6, r30
  if (c == '\n')
     9c4:	8a 30       	cpi	r24, 0x0A	; 10
     9c6:	21 f4       	brne	.+8      	; 0x9d0 <uart_getchar+0x17e>
    rxp = 0;
     9c8:	10 92 d7 02 	sts	0x02D7, r1
     9cc:	10 92 d6 02 	sts	0x02D6, r1

  return c;
     9d0:	28 2f       	mov	r18, r24
     9d2:	30 e0       	ldi	r19, 0x00	; 0
     9d4:	02 c0       	rjmp	.+4      	; 0x9da <uart_getchar+0x188>
     9d6:	2f ef       	ldi	r18, 0xFF	; 255
     9d8:	3f ef       	ldi	r19, 0xFF	; 255
}
     9da:	c9 01       	movw	r24, r18
     9dc:	df 91       	pop	r29
     9de:	cf 91       	pop	r28
     9e0:	1f 91       	pop	r17
     9e2:	0f 91       	pop	r16
     9e4:	ff 90       	pop	r15
     9e6:	ef 90       	pop	r14
     9e8:	08 95       	ret

000009ea <LCDsendChar>:
	0x18, 0x1C, 0x1E, 0x1F, 0x1E, 0x1C, 0x18, 0x00  // 7. fast-forward arrow
};


void LCDsendChar(uint8_t ch)		//Sends Char to LCD
{
     9ea:	28 2f       	mov	r18, r24
     9ec:	20 7f       	andi	r18, 0xF0	; 240
     9ee:	28 b9       	out	0x08, r18	; 8

#ifdef LCD_4bit
	//4 bit part
	LDP=(ch&0b11110000);
	LCP|=1<<LCD_RS;
     9f0:	40 9a       	sbi	0x08, 0	; 8
	LCP|=1<<LCD_E;		
     9f2:	42 9a       	sbi	0x08, 2	; 8
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     9f4:	20 e4       	ldi	r18, 0x40	; 64
     9f6:	3f e1       	ldi	r19, 0x1F	; 31
     9f8:	f9 01       	movw	r30, r18
     9fa:	31 97       	sbiw	r30, 0x01	; 1
     9fc:	f1 f7       	brne	.-4      	; 0x9fa <LCDsendChar+0x10>
	_delay_ms(2);
	LCP&=~(1<<LCD_E);	
     9fe:	42 98       	cbi	0x08, 2	; 8
	LCP&=~(1<<LCD_RS);
     a00:	40 98       	cbi	0x08, 0	; 8
     a02:	f9 01       	movw	r30, r18
     a04:	31 97       	sbiw	r30, 0x01	; 1
     a06:	f1 f7       	brne	.-4      	; 0xa04 <LCDsendChar+0x1a>
	_delay_ms(2);
	LDP=((ch&0b00001111)<<4);
     a08:	90 e0       	ldi	r25, 0x00	; 0
     a0a:	74 e0       	ldi	r23, 0x04	; 4
     a0c:	88 0f       	add	r24, r24
     a0e:	99 1f       	adc	r25, r25
     a10:	7a 95       	dec	r23
     a12:	e1 f7       	brne	.-8      	; 0xa0c <LCDsendChar+0x22>
     a14:	88 b9       	out	0x08, r24	; 8
	LCP|=1<<LCD_RS;
     a16:	40 9a       	sbi	0x08, 0	; 8
	LCP|=1<<LCD_E;		
     a18:	42 9a       	sbi	0x08, 2	; 8
     a1a:	c9 01       	movw	r24, r18
     a1c:	01 97       	sbiw	r24, 0x01	; 1
     a1e:	f1 f7       	brne	.-4      	; 0xa1c <LCDsendChar+0x32>
	_delay_ms(2);
	LCP&=~(1<<LCD_E);	
     a20:	42 98       	cbi	0x08, 2	; 8
	LCP&=~(1<<LCD_RS);
     a22:	40 98       	cbi	0x08, 0	; 8
     a24:	c9 01       	movw	r24, r18
     a26:	01 97       	sbiw	r24, 0x01	; 1
     a28:	f1 f7       	brne	.-4      	; 0xa26 <LCDsendChar+0x3c>
	_delay_ms(2);
	LCP&=~(1<<LCD_E);	
	LCP&=~(1<<LCD_RS);
	_delay_ms(2);
#endif
}
     a2a:	08 95       	ret

00000a2c <LCDsendCommand>:
void LCDsendCommand(uint8_t cmd)	//Sends Command to LCD
{
     a2c:	28 2f       	mov	r18, r24
     a2e:	20 7f       	andi	r18, 0xF0	; 240
     a30:	28 b9       	out	0x08, r18	; 8
#ifdef LCD_4bit	
	//4 bit part
	LDP=(cmd&0b11110000);
	LCP|=1<<LCD_E;		
     a32:	42 9a       	sbi	0x08, 2	; 8
     a34:	20 e4       	ldi	r18, 0x40	; 64
     a36:	3f e1       	ldi	r19, 0x1F	; 31
     a38:	f9 01       	movw	r30, r18
     a3a:	31 97       	sbiw	r30, 0x01	; 1
     a3c:	f1 f7       	brne	.-4      	; 0xa3a <LCDsendCommand+0xe>
	_delay_ms(2);
	LCP&=~(1<<LCD_E);
     a3e:	42 98       	cbi	0x08, 2	; 8
     a40:	f9 01       	movw	r30, r18
     a42:	31 97       	sbiw	r30, 0x01	; 1
     a44:	f1 f7       	brne	.-4      	; 0xa42 <LCDsendCommand+0x16>
	_delay_ms(2);
	LDP=((cmd&0b00001111)<<4);	
     a46:	90 e0       	ldi	r25, 0x00	; 0
     a48:	e4 e0       	ldi	r30, 0x04	; 4
     a4a:	88 0f       	add	r24, r24
     a4c:	99 1f       	adc	r25, r25
     a4e:	ea 95       	dec	r30
     a50:	e1 f7       	brne	.-8      	; 0xa4a <LCDsendCommand+0x1e>
     a52:	88 b9       	out	0x08, r24	; 8
	LCP|=1<<LCD_E;		
     a54:	42 9a       	sbi	0x08, 2	; 8
     a56:	c9 01       	movw	r24, r18
     a58:	01 97       	sbiw	r24, 0x01	; 1
     a5a:	f1 f7       	brne	.-4      	; 0xa58 <LCDsendCommand+0x2c>
	_delay_ms(2);
	LCP&=~(1<<LCD_E);
     a5c:	42 98       	cbi	0x08, 2	; 8
     a5e:	c9 01       	movw	r24, r18
     a60:	01 97       	sbiw	r24, 0x01	; 1
     a62:	f1 f7       	brne	.-4      	; 0xa60 <LCDsendCommand+0x34>
	LCP|=1<<LCD_E;		
	_delay_ms(2);
	LCP&=~(1<<LCD_E);
	_delay_ms(2);	
#endif
}
     a64:	08 95       	ret

00000a66 <LCDclr>:
	}

#endif
}			
void LCDclr(void)				//Clears LCD
{
     a66:	81 e0       	ldi	r24, 0x01	; 1
     a68:	0e 94 16 05 	call	0xa2c	; 0xa2c <LCDsendCommand>
	LCDsendCommand(1<<LCD_CLR);
}
     a6c:	08 95       	ret

00000a6e <LCDhome>:
void LCDhome(void)			//LCD cursor home
{
     a6e:	82 e0       	ldi	r24, 0x02	; 2
     a70:	0e 94 16 05 	call	0xa2c	; 0xa2c <LCDsendCommand>
	LCDsendCommand(1<<LCD_HOME);
}
     a74:	08 95       	ret

00000a76 <LCDstring>:
void LCDstring(uint8_t* data, uint8_t nBytes)	//Outputs string to LCD
{
     a76:	0f 93       	push	r16
     a78:	1f 93       	push	r17
     a7a:	cf 93       	push	r28
     a7c:	df 93       	push	r29
     a7e:	06 2f       	mov	r16, r22
register uint8_t i;

	// check to make sure we have a good pointer
	if (!data) return;
     a80:	00 97       	sbiw	r24, 0x00	; 0
     a82:	49 f0       	breq	.+18     	; 0xa96 <LCDstring+0x20>
     a84:	ec 01       	movw	r28, r24
     a86:	10 e0       	ldi	r17, 0x00	; 0
     a88:	04 c0       	rjmp	.+8      	; 0xa92 <LCDstring+0x1c>

	// print data
	for(i=0; i<nBytes; i++)
	{
		LCDsendChar(data[i]);
     a8a:	89 91       	ld	r24, Y+
     a8c:	0e 94 f5 04 	call	0x9ea	; 0x9ea <LCDsendChar>

	// check to make sure we have a good pointer
	if (!data) return;

	// print data
	for(i=0; i<nBytes; i++)
     a90:	1f 5f       	subi	r17, 0xFF	; 255
     a92:	10 17       	cp	r17, r16
     a94:	d0 f3       	brcs	.-12     	; 0xa8a <LCDstring+0x14>
	{
		LCDsendChar(data[i]);
	}
}
     a96:	df 91       	pop	r29
     a98:	cf 91       	pop	r28
     a9a:	1f 91       	pop	r17
     a9c:	0f 91       	pop	r16
     a9e:	08 95       	ret

00000aa0 <LCDGotoXY>:
void LCDGotoXY(uint8_t x, uint8_t y)	//Cursor to X Y position
{
     aa0:	62 30       	cpi	r22, 0x02	; 2
     aa2:	31 f0       	breq	.+12     	; 0xab0 <LCDGotoXY+0x10>
     aa4:	63 30       	cpi	r22, 0x03	; 3
     aa6:	31 f0       	breq	.+12     	; 0xab4 <LCDGotoXY+0x14>
     aa8:	61 30       	cpi	r22, 0x01	; 1
     aaa:	29 f4       	brne	.+10     	; 0xab6 <LCDGotoXY+0x16>
	register uint8_t DDRAMAddr;
	// remap lines into proper order
	switch(y)
	{
	case 0: DDRAMAddr = LCD_LINE0_DDRAMADDR+x; break;
	case 1: DDRAMAddr = LCD_LINE1_DDRAMADDR+x; break;
     aac:	80 5c       	subi	r24, 0xC0	; 192
     aae:	03 c0       	rjmp	.+6      	; 0xab6 <LCDGotoXY+0x16>
	case 2: DDRAMAddr = LCD_LINE2_DDRAMADDR+x; break;
     ab0:	8c 5e       	subi	r24, 0xEC	; 236
     ab2:	01 c0       	rjmp	.+2      	; 0xab6 <LCDGotoXY+0x16>
	case 3: DDRAMAddr = LCD_LINE3_DDRAMADDR+x; break;
     ab4:	8c 5a       	subi	r24, 0xAC	; 172
	default: DDRAMAddr = LCD_LINE0_DDRAMADDR+x;
	}
	// set data address
	LCDsendCommand(1<<LCD_DDRAM | DDRAMAddr);
     ab6:	80 68       	ori	r24, 0x80	; 128
     ab8:	0e 94 16 05 	call	0xa2c	; 0xa2c <LCDsendCommand>
	
}
     abc:	08 95       	ret

00000abe <CopyStringtoLCD>:
//Copies string from flash memory to LCD at x y position
//const uint8_t welcomeln1[] PROGMEM="AVR LCD DEMO\0";
//CopyStringtoLCD(welcomeln1, 3, 1);	
void CopyStringtoLCD(const uint8_t *FlashLoc, uint8_t x, uint8_t y)
{
     abe:	1f 93       	push	r17
     ac0:	cf 93       	push	r28
     ac2:	df 93       	push	r29
     ac4:	ec 01       	movw	r28, r24
     ac6:	86 2f       	mov	r24, r22
	uint8_t i;
	LCDGotoXY(x,y);
     ac8:	64 2f       	mov	r22, r20
     aca:	0e 94 50 05 	call	0xaa0	; 0xaa0 <LCDGotoXY>
     ace:	10 e0       	ldi	r17, 0x00	; 0
     ad0:	03 c0       	rjmp	.+6      	; 0xad8 <CopyStringtoLCD+0x1a>
	for(i=0;(uint8_t)pgm_read_byte(&FlashLoc[i]);i++)
	{
		LCDsendChar((uint8_t)pgm_read_byte(&FlashLoc[i]));
     ad2:	0e 94 f5 04 	call	0x9ea	; 0x9ea <LCDsendChar>
//CopyStringtoLCD(welcomeln1, 3, 1);	
void CopyStringtoLCD(const uint8_t *FlashLoc, uint8_t x, uint8_t y)
{
	uint8_t i;
	LCDGotoXY(x,y);
	for(i=0;(uint8_t)pgm_read_byte(&FlashLoc[i]);i++)
     ad6:	1f 5f       	subi	r17, 0xFF	; 255
     ad8:	fe 01       	movw	r30, r28
     ada:	e1 0f       	add	r30, r17
     adc:	f1 1d       	adc	r31, r1
     ade:	84 91       	lpm	r24, Z+
     ae0:	88 23       	and	r24, r24
     ae2:	b9 f7       	brne	.-18     	; 0xad2 <CopyStringtoLCD+0x14>
	{
		LCDsendChar((uint8_t)pgm_read_byte(&FlashLoc[i]));
	}
}
     ae4:	df 91       	pop	r29
     ae6:	cf 91       	pop	r28
     ae8:	1f 91       	pop	r17
     aea:	08 95       	ret

00000aec <LCDdefinechar>:
0b00000000,
0b00000000
};
LCDdefinechar(backslash,0);
*/
void LCDdefinechar(const uint8_t *pc,uint8_t char_code){
     aec:	ef 92       	push	r14
     aee:	ff 92       	push	r15
     af0:	0f 93       	push	r16
     af2:	1f 93       	push	r17
     af4:	cf 93       	push	r28
     af6:	df 93       	push	r29
     af8:	7c 01       	movw	r14, r24
     afa:	16 2f       	mov	r17, r22
	uint8_t a, pcc;
	uint16_t i;
	a=(char_code<<3)|0x40;
     afc:	11 0f       	add	r17, r17
     afe:	11 0f       	add	r17, r17
     b00:	11 0f       	add	r17, r17
     b02:	10 64       	ori	r17, 0x40	; 64
     b04:	c0 e0       	ldi	r28, 0x00	; 0
     b06:	d0 e0       	ldi	r29, 0x00	; 0
	for (i=0; i<8; i++){
		pcc=pgm_read_byte(&pc[i]);
     b08:	f7 01       	movw	r30, r14
     b0a:	ec 0f       	add	r30, r28
     b0c:	fd 1f       	adc	r31, r29
     b0e:	04 91       	lpm	r16, Z+
		LCDsendCommand(a++);
     b10:	81 2f       	mov	r24, r17
     b12:	8c 0f       	add	r24, r28
     b14:	0e 94 16 05 	call	0xa2c	; 0xa2c <LCDsendCommand>
		LCDsendChar(pcc);
     b18:	80 2f       	mov	r24, r16
     b1a:	0e 94 f5 04 	call	0x9ea	; 0x9ea <LCDsendChar>
*/
void LCDdefinechar(const uint8_t *pc,uint8_t char_code){
	uint8_t a, pcc;
	uint16_t i;
	a=(char_code<<3)|0x40;
	for (i=0; i<8; i++){
     b1e:	21 96       	adiw	r28, 0x01	; 1
     b20:	c8 30       	cpi	r28, 0x08	; 8
     b22:	d1 05       	cpc	r29, r1
     b24:	89 f7       	brne	.-30     	; 0xb08 <LCDdefinechar+0x1c>
		pcc=pgm_read_byte(&pc[i]);
		LCDsendCommand(a++);
		LCDsendChar(pcc);
		}
}
     b26:	df 91       	pop	r29
     b28:	cf 91       	pop	r28
     b2a:	1f 91       	pop	r17
     b2c:	0f 91       	pop	r16
     b2e:	ff 90       	pop	r15
     b30:	ef 90       	pop	r14
     b32:	08 95       	ret

00000b34 <LCDinit>:
	LCP&=~(1<<LCD_E);
	_delay_ms(2);	
#endif
}
void LCDinit(void)//Initializes LCD
{
     b34:	1f 93       	push	r17
     b36:	cf 93       	push	r28
     b38:	df 93       	push	r29
     b3a:	80 e6       	ldi	r24, 0x60	; 96
     b3c:	9a ee       	ldi	r25, 0xEA	; 234
     b3e:	01 97       	sbiw	r24, 0x01	; 1
     b40:	f1 f7       	brne	.-4      	; 0xb3e <LCDinit+0xa>
#ifdef LCD_4bit	
	//4 bit part
	_delay_ms(15);
	LDP=0x00;
     b42:	18 b8       	out	0x08, r1	; 8
	LCP=0x00;
     b44:	18 b8       	out	0x08, r1	; 8
	LDDR|=1<<LCD_D7|1<<LCD_D6|1<<LCD_D5|1<<LCD_D4;
     b46:	87 b1       	in	r24, 0x07	; 7
     b48:	80 6f       	ori	r24, 0xF0	; 240
     b4a:	87 b9       	out	0x07, r24	; 7
	LCDR|=1<<LCD_E|1<<LCD_RW|1<<LCD_RS;
     b4c:	87 b1       	in	r24, 0x07	; 7
     b4e:	87 60       	ori	r24, 0x07	; 7
     b50:	87 b9       	out	0x07, r24	; 7
   //---------one------
	LDP=0<<LCD_D7|0<<LCD_D6|1<<LCD_D5|1<<LCD_D4; //4 bit mode
     b52:	80 e3       	ldi	r24, 0x30	; 48
     b54:	88 b9       	out	0x08, r24	; 8
	LCP|=1<<LCD_E|0<<LCD_RW|0<<LCD_RS;		
     b56:	42 9a       	sbi	0x08, 2	; 8
     b58:	20 e4       	ldi	r18, 0x40	; 64
     b5a:	3f e1       	ldi	r19, 0x1F	; 31
     b5c:	f9 01       	movw	r30, r18
     b5e:	31 97       	sbiw	r30, 0x01	; 1
     b60:	f1 f7       	brne	.-4      	; 0xb5e <LCDinit+0x2a>
	_delay_ms(2);
	LCP&=~(1<<LCD_E);
     b62:	42 98       	cbi	0x08, 2	; 8
     b64:	f9 01       	movw	r30, r18
     b66:	31 97       	sbiw	r30, 0x01	; 1
     b68:	f1 f7       	brne	.-4      	; 0xb66 <LCDinit+0x32>
	_delay_ms(2);
	//-----------two-----------
	LDP=0<<LCD_D7|0<<LCD_D6|1<<LCD_D5|1<<LCD_D4; //4 bit mode
     b6a:	88 b9       	out	0x08, r24	; 8
	LCP|=1<<LCD_E|0<<LCD_RW|0<<LCD_RS;		
     b6c:	42 9a       	sbi	0x08, 2	; 8
     b6e:	c9 01       	movw	r24, r18
     b70:	01 97       	sbiw	r24, 0x01	; 1
     b72:	f1 f7       	brne	.-4      	; 0xb70 <LCDinit+0x3c>
	_delay_ms(2);
	LCP&=~(1<<LCD_E);
     b74:	42 98       	cbi	0x08, 2	; 8
     b76:	c9 01       	movw	r24, r18
     b78:	01 97       	sbiw	r24, 0x01	; 1
     b7a:	f1 f7       	brne	.-4      	; 0xb78 <LCDinit+0x44>
	_delay_ms(2);
	//-------three-------------
	LDP=0<<LCD_D7|0<<LCD_D6|1<<LCD_D5|0<<LCD_D4; //4 bit mode
     b7c:	80 e2       	ldi	r24, 0x20	; 32
     b7e:	88 b9       	out	0x08, r24	; 8
	LCP|=1<<LCD_E|0<<LCD_RW|0<<LCD_RS;		
     b80:	42 9a       	sbi	0x08, 2	; 8
     b82:	c9 01       	movw	r24, r18
     b84:	01 97       	sbiw	r24, 0x01	; 1
     b86:	f1 f7       	brne	.-4      	; 0xb84 <LCDinit+0x50>
	_delay_ms(2);
	LCP&=~(1<<LCD_E);
     b88:	42 98       	cbi	0x08, 2	; 8
     b8a:	c9 01       	movw	r24, r18
     b8c:	01 97       	sbiw	r24, 0x01	; 1
     b8e:	f1 f7       	brne	.-4      	; 0xb8c <LCDinit+0x58>
	_delay_ms(2);
	//--------4 bit--dual line---------------
	LCDsendCommand(0b00101000);
     b90:	88 e2       	ldi	r24, 0x28	; 40
     b92:	0e 94 16 05 	call	0xa2c	; 0xa2c <LCDsendCommand>
   //-----increment address, invisible cursor shift------
	LCDsendCommand(0b00001100);
     b96:	8c e0       	ldi	r24, 0x0C	; 12
     b98:	0e 94 16 05 	call	0xa2c	; 0xa2c <LCDsendCommand>
     b9c:	cc e8       	ldi	r28, 0x8C	; 140
     b9e:	d0 e0       	ldi	r29, 0x00	; 0
     ba0:	60 e0       	ldi	r22, 0x00	; 0
		//init 8 custom chars
	uint8_t ch=0, chn=0;
	while(ch<64)
	{
		LCDdefinechar((LcdCustomChar+ch),chn++);
     ba2:	16 2f       	mov	r17, r22
     ba4:	1f 5f       	subi	r17, 0xFF	; 255
     ba6:	ce 01       	movw	r24, r28
     ba8:	0e 94 76 05 	call	0xaec	; 0xaec <LCDdefinechar>
     bac:	28 96       	adiw	r28, 0x08	; 8
     bae:	61 2f       	mov	r22, r17
	LCDsendCommand(0b00101000);
   //-----increment address, invisible cursor shift------
	LCDsendCommand(0b00001100);
		//init 8 custom chars
	uint8_t ch=0, chn=0;
	while(ch<64)
     bb0:	18 30       	cpi	r17, 0x08	; 8
     bb2:	b9 f7       	brne	.-18     	; 0xba2 <LCDinit+0x6e>
		LCDdefinechar((LcdCustomChar+ch),chn++);
		ch=ch+8;
	}

#endif
}			
     bb4:	df 91       	pop	r29
     bb6:	cf 91       	pop	r28
     bb8:	1f 91       	pop	r17
     bba:	08 95       	ret

00000bbc <LCDshiftLeft>:
		LCDsendChar(pcc);
		}
}

void LCDshiftLeft(uint8_t n)	//Scrol n of characters Right
{
     bbc:	0f 93       	push	r16
     bbe:	1f 93       	push	r17
     bc0:	08 2f       	mov	r16, r24
     bc2:	10 e0       	ldi	r17, 0x00	; 0
     bc4:	04 c0       	rjmp	.+8      	; 0xbce <LCDshiftLeft+0x12>
	for (uint8_t i=0;i<n;i++)
	{
		LCDsendCommand(0x1E);
     bc6:	8e e1       	ldi	r24, 0x1E	; 30
     bc8:	0e 94 16 05 	call	0xa2c	; 0xa2c <LCDsendCommand>
		}
}

void LCDshiftLeft(uint8_t n)	//Scrol n of characters Right
{
	for (uint8_t i=0;i<n;i++)
     bcc:	1f 5f       	subi	r17, 0xFF	; 255
     bce:	10 17       	cp	r17, r16
     bd0:	d0 f3       	brcs	.-12     	; 0xbc6 <LCDshiftLeft+0xa>
	{
		LCDsendCommand(0x1E);
	}
}
     bd2:	1f 91       	pop	r17
     bd4:	0f 91       	pop	r16
     bd6:	08 95       	ret

00000bd8 <LCDshiftRight>:
void LCDshiftRight(uint8_t n)	//Scrol n of characters Left
{
     bd8:	0f 93       	push	r16
     bda:	1f 93       	push	r17
     bdc:	08 2f       	mov	r16, r24
     bde:	10 e0       	ldi	r17, 0x00	; 0
     be0:	04 c0       	rjmp	.+8      	; 0xbea <LCDshiftRight+0x12>
	for (uint8_t i=0;i<n;i++)
	{
		LCDsendCommand(0x18);
     be2:	88 e1       	ldi	r24, 0x18	; 24
     be4:	0e 94 16 05 	call	0xa2c	; 0xa2c <LCDsendCommand>
		LCDsendCommand(0x1E);
	}
}
void LCDshiftRight(uint8_t n)	//Scrol n of characters Left
{
	for (uint8_t i=0;i<n;i++)
     be8:	1f 5f       	subi	r17, 0xFF	; 255
     bea:	10 17       	cp	r17, r16
     bec:	d0 f3       	brcs	.-12     	; 0xbe2 <LCDshiftRight+0xa>
	{
		LCDsendCommand(0x18);
	}
}
     bee:	1f 91       	pop	r17
     bf0:	0f 91       	pop	r16
     bf2:	08 95       	ret

00000bf4 <LCDcursorOn>:
void LCDcursorOn(void) //displays LCD cursor
{
     bf4:	8e e0       	ldi	r24, 0x0E	; 14
     bf6:	0e 94 16 05 	call	0xa2c	; 0xa2c <LCDsendCommand>
	LCDsendCommand(0x0E);
}
     bfa:	08 95       	ret

00000bfc <LCDcursorOnBlink>:
void LCDcursorOnBlink(void)	//displays LCD blinking cursor
{
     bfc:	8f e0       	ldi	r24, 0x0F	; 15
     bfe:	0e 94 16 05 	call	0xa2c	; 0xa2c <LCDsendCommand>
	LCDsendCommand(0x0F);
}
     c02:	08 95       	ret

00000c04 <LCDcursorOFF>:
void LCDcursorOFF(void)	//turns OFF cursor
{
     c04:	8c e0       	ldi	r24, 0x0C	; 12
     c06:	0e 94 16 05 	call	0xa2c	; 0xa2c <LCDsendCommand>
	LCDsendCommand(0x0C);
}
     c0a:	08 95       	ret

00000c0c <LCDblank>:
void LCDblank(void)		//blanks LCD
{
     c0c:	88 e0       	ldi	r24, 0x08	; 8
     c0e:	0e 94 16 05 	call	0xa2c	; 0xa2c <LCDsendCommand>
	LCDsendCommand(0x08);
}
     c12:	08 95       	ret

00000c14 <LCDvisible>:
void LCDvisible(void)		//Shows LCD
{
     c14:	8c e0       	ldi	r24, 0x0C	; 12
     c16:	0e 94 16 05 	call	0xa2c	; 0xa2c <LCDsendCommand>
	LCDsendCommand(0x0C);
}
     c1a:	08 95       	ret

00000c1c <LCDcursorLeft>:
void LCDcursorLeft(uint8_t n)	//Moves cursor by n poisitions left
{
     c1c:	0f 93       	push	r16
     c1e:	1f 93       	push	r17
     c20:	08 2f       	mov	r16, r24
     c22:	10 e0       	ldi	r17, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <LCDcursorLeft+0x12>
	for (uint8_t i=0;i<n;i++)
	{
		LCDsendCommand(0x10);
     c26:	80 e1       	ldi	r24, 0x10	; 16
     c28:	0e 94 16 05 	call	0xa2c	; 0xa2c <LCDsendCommand>
{
	LCDsendCommand(0x0C);
}
void LCDcursorLeft(uint8_t n)	//Moves cursor by n poisitions left
{
	for (uint8_t i=0;i<n;i++)
     c2c:	1f 5f       	subi	r17, 0xFF	; 255
     c2e:	10 17       	cp	r17, r16
     c30:	d0 f3       	brcs	.-12     	; 0xc26 <LCDcursorLeft+0xa>
	{
		LCDsendCommand(0x10);
	}
}
     c32:	1f 91       	pop	r17
     c34:	0f 91       	pop	r16
     c36:	08 95       	ret

00000c38 <LCDcursorRight>:
void LCDcursorRight(uint8_t n)	//Moves cursor by n poisitions left
{
     c38:	0f 93       	push	r16
     c3a:	1f 93       	push	r17
     c3c:	08 2f       	mov	r16, r24
     c3e:	10 e0       	ldi	r17, 0x00	; 0
     c40:	04 c0       	rjmp	.+8      	; 0xc4a <LCDcursorRight+0x12>
	for (uint8_t i=0;i<n;i++)
	{
		LCDsendCommand(0x14);
     c42:	84 e1       	ldi	r24, 0x14	; 20
     c44:	0e 94 16 05 	call	0xa2c	; 0xa2c <LCDsendCommand>
		LCDsendCommand(0x10);
	}
}
void LCDcursorRight(uint8_t n)	//Moves cursor by n poisitions left
{
	for (uint8_t i=0;i<n;i++)
     c48:	1f 5f       	subi	r17, 0xFF	; 255
     c4a:	10 17       	cp	r17, r16
     c4c:	d0 f3       	brcs	.-12     	; 0xc42 <LCDcursorRight+0xa>
	{
		LCDsendCommand(0x14);
	}
}
     c4e:	1f 91       	pop	r17
     c50:	0f 91       	pop	r16
     c52:	08 95       	ret

00000c54 <LCDprogressBar>:
//adapted fro mAVRLIB
void LCDprogressBar(uint8_t progress, uint8_t maxprogress, uint8_t length)
{
     c54:	df 92       	push	r13
     c56:	ef 92       	push	r14
     c58:	ff 92       	push	r15
     c5a:	0f 93       	push	r16
     c5c:	1f 93       	push	r17
     c5e:	cf 93       	push	r28
     c60:	df 93       	push	r29
     c62:	d4 2e       	mov	r13, r20
	// ***note, LCD chars 0-5 must be programmed as the bar characters
	// char 0 = empty ... char 5 = full

	// total pixel length of bargraph equals length*PROGRESSPIXELS_PER_CHAR;
	// pixel length of bar itself is
	pixelprogress = ((progress*(length*PROGRESSPIXELS_PER_CHAR))/maxprogress);
     c64:	96 e0       	ldi	r25, 0x06	; 6
     c66:	89 9f       	mul	r24, r25
     c68:	c0 01       	movw	r24, r0
     c6a:	11 24       	eor	r1, r1
     c6c:	24 2f       	mov	r18, r20
     c6e:	30 e0       	ldi	r19, 0x00	; 0
     c70:	ac 01       	movw	r20, r24
     c72:	42 9f       	mul	r20, r18
     c74:	c0 01       	movw	r24, r0
     c76:	43 9f       	mul	r20, r19
     c78:	90 0d       	add	r25, r0
     c7a:	52 9f       	mul	r21, r18
     c7c:	90 0d       	add	r25, r0
     c7e:	11 24       	eor	r1, r1
     c80:	70 e0       	ldi	r23, 0x00	; 0
     c82:	0e 94 93 12 	call	0x2526	; 0x2526 <__divmodhi4>
     c86:	eb 01       	movw	r28, r22
				c = 0;
			}
			else
			{
				// this is a partial block
				c = pixelprogress % PROGRESSPIXELS_PER_CHAR;
     c88:	cb 01       	movw	r24, r22
     c8a:	66 e0       	ldi	r22, 0x06	; 6
     c8c:	70 e0       	ldi	r23, 0x00	; 0
     c8e:	0e 94 7f 12 	call	0x24fe	; 0x24fe <__udivmodhi4>
     c92:	e8 2e       	mov	r14, r24
     c94:	ff 24       	eor	r15, r15
     c96:	00 e0       	ldi	r16, 0x00	; 0
     c98:	10 e0       	ldi	r17, 0x00	; 0
     c9a:	12 c0       	rjmp	.+36     	; 0xcc0 <LCDprogressBar+0x6c>
	// print exactly "length" characters
	for(i=0; i<length; i++)
	{
		// check if this is a full block, or partial or empty
		// (u16) cast is needed to avoid sign comparison warning
		if( ((i*(uint16_t)PROGRESSPIXELS_PER_CHAR)+5) > pixelprogress )
     c9c:	c8 01       	movw	r24, r16
     c9e:	05 96       	adiw	r24, 0x05	; 5
     ca0:	c8 17       	cp	r28, r24
     ca2:	d9 07       	cpc	r29, r25
     ca4:	10 f0       	brcs	.+4      	; 0xcaa <LCDprogressBar+0x56>
     ca6:	85 e0       	ldi	r24, 0x05	; 5
     ca8:	06 c0       	rjmp	.+12     	; 0xcb6 <LCDprogressBar+0x62>
		{
			// this is a partial or empty block
			if( ((i*(uint16_t)PROGRESSPIXELS_PER_CHAR)) > pixelprogress )
     caa:	c0 17       	cp	r28, r16
     cac:	d1 07       	cpc	r29, r17
     cae:	10 f0       	brcs	.+4      	; 0xcb4 <LCDprogressBar+0x60>
     cb0:	8e 2d       	mov	r24, r14
     cb2:	01 c0       	rjmp	.+2      	; 0xcb6 <LCDprogressBar+0x62>
     cb4:	80 e0       	ldi	r24, 0x00	; 0
			// this is a full block
			c = 5;
		}
		
		// write character to display
		LCDsendChar(c);
     cb6:	0e 94 f5 04 	call	0x9ea	; 0x9ea <LCDsendChar>
	// total pixel length of bargraph equals length*PROGRESSPIXELS_PER_CHAR;
	// pixel length of bar itself is
	pixelprogress = ((progress*(length*PROGRESSPIXELS_PER_CHAR))/maxprogress);
	
	// print exactly "length" characters
	for(i=0; i<length; i++)
     cba:	f3 94       	inc	r15
     cbc:	0a 5f       	subi	r16, 0xFA	; 250
     cbe:	1f 4f       	sbci	r17, 0xFF	; 255
     cc0:	fd 14       	cp	r15, r13
     cc2:	60 f3       	brcs	.-40     	; 0xc9c <LCDprogressBar+0x48>
		
		// write character to display
		LCDsendChar(c);
	}

}
     cc4:	df 91       	pop	r29
     cc6:	cf 91       	pop	r28
     cc8:	1f 91       	pop	r17
     cca:	0f 91       	pop	r16
     ccc:	ff 90       	pop	r15
     cce:	ef 90       	pop	r14
     cd0:	df 90       	pop	r13
     cd2:	08 95       	ret

00000cd4 <__vector_16>:

/********************************************************************/
// 							ISRs & Helper Functions
/********************************************************************/
// --- Timer ISR ------------------------
ISR (TIMER0_COMPA_vect) {
     cd4:	1f 92       	push	r1
     cd6:	0f 92       	push	r0
     cd8:	0f b6       	in	r0, 0x3f	; 63
     cda:	0f 92       	push	r0
     cdc:	0b b6       	in	r0, 0x3b	; 59
     cde:	0f 92       	push	r0
     ce0:	11 24       	eor	r1, r1
     ce2:	2f 93       	push	r18
     ce4:	3f 93       	push	r19
     ce6:	4f 93       	push	r20
     ce8:	5f 93       	push	r21
     cea:	6f 93       	push	r22
     cec:	7f 93       	push	r23
     cee:	8f 93       	push	r24
     cf0:	9f 93       	push	r25
     cf2:	af 93       	push	r26
     cf4:	bf 93       	push	r27
     cf6:	ef 93       	push	r30
     cf8:	ff 93       	push	r31
	trtWait(SEM_SHARED);
     cfa:	84 e0       	ldi	r24, 0x04	; 4
     cfc:	0e 94 7f 02 	call	0x4fe	; 0x4fe <trtWait>
	if ((time_rem > 0) && count_en) {
     d00:	80 91 0f 04 	lds	r24, 0x040F
     d04:	90 91 10 04 	lds	r25, 0x0410
     d08:	18 16       	cp	r1, r24
     d0a:	19 06       	cpc	r1, r25
     d0c:	74 f5       	brge	.+92     	; 0xd6a <__vector_16+0x96>
     d0e:	80 91 fa 03 	lds	r24, 0x03FA
     d12:	90 91 fb 03 	lds	r25, 0x03FB
     d16:	89 2b       	or	r24, r25
     d18:	41 f1       	breq	.+80     	; 0xd6a <__vector_16+0x96>
		if (msec < 1000) {
     d1a:	80 91 f8 03 	lds	r24, 0x03F8
     d1e:	90 91 f9 03 	lds	r25, 0x03F9
     d22:	88 5e       	subi	r24, 0xE8	; 232
     d24:	93 40       	sbci	r25, 0x03	; 3
     d26:	54 f4       	brge	.+20     	; 0xd3c <__vector_16+0x68>
			msec++;
     d28:	80 91 f8 03 	lds	r24, 0x03F8
     d2c:	90 91 f9 03 	lds	r25, 0x03F9
     d30:	01 96       	adiw	r24, 0x01	; 1
     d32:	90 93 f9 03 	sts	0x03F9, r25
     d36:	80 93 f8 03 	sts	0x03F8, r24
     d3a:	17 c0       	rjmp	.+46     	; 0xd6a <__vector_16+0x96>
		}
		else {
			msec = 0;
     d3c:	10 92 f9 03 	sts	0x03F9, r1
     d40:	10 92 f8 03 	sts	0x03F8, r1
			time_rem--;
     d44:	80 91 0f 04 	lds	r24, 0x040F
     d48:	90 91 10 04 	lds	r25, 0x0410
     d4c:	01 97       	sbiw	r24, 0x01	; 1
     d4e:	90 93 10 04 	sts	0x0410, r25
     d52:	80 93 0f 04 	sts	0x040F, r24
			if (time_rem == 0) {
     d56:	80 91 0f 04 	lds	r24, 0x040F
     d5a:	90 91 10 04 	lds	r25, 0x0410
     d5e:	89 2b       	or	r24, r25
     d60:	21 f4       	brne	.+8      	; 0xd6a <__vector_16+0x96>
				count_en = 0;
     d62:	10 92 fb 03 	sts	0x03FB, r1
     d66:	10 92 fa 03 	sts	0x03FA, r1
			}
		}
	}
    trtSignal(SEM_SHARED);
     d6a:	84 e0       	ldi	r24, 0x04	; 4
     d6c:	0e 94 9f 02 	call	0x53e	; 0x53e <trtSignal>
}
     d70:	ff 91       	pop	r31
     d72:	ef 91       	pop	r30
     d74:	bf 91       	pop	r27
     d76:	af 91       	pop	r26
     d78:	9f 91       	pop	r25
     d7a:	8f 91       	pop	r24
     d7c:	7f 91       	pop	r23
     d7e:	6f 91       	pop	r22
     d80:	5f 91       	pop	r21
     d82:	4f 91       	pop	r20
     d84:	3f 91       	pop	r19
     d86:	2f 91       	pop	r18
     d88:	0f 90       	pop	r0
     d8a:	0b be       	out	0x3b, r0	; 59
     d8c:	0f 90       	pop	r0
     d8e:	0f be       	out	0x3f, r0	; 63
     d90:	0f 90       	pop	r0
     d92:	1f 90       	pop	r1
     d94:	18 95       	reti

00000d96 <init_lcd>:


//**********************************************************
// LCD setup
void init_lcd(void) {
     d96:	0e 94 9a 05 	call	0xb34	; 0xb34 <LCDinit>
	LCDinit();				//initialize the display
	LCDcursorOFF();
     d9a:	0e 94 02 06 	call	0xc04	; 0xc04 <LCDcursorOFF>
	LCDclr();				//clear the display
     d9e:	0e 94 33 05 	call	0xa66	; 0xa66 <LCDclr>
	LCDGotoXY(0,0);
     da2:	60 e0       	ldi	r22, 0x00	; 0
     da4:	80 e0       	ldi	r24, 0x00	; 0
     da6:	0e 94 50 05 	call	0xaa0	; 0xaa0 <LCDGotoXY>
}
     daa:	08 95       	ret

00000dac <adc_init>:

//********************************************************** 
// ADC setup
void adc_init(void){
     dac:	ea e7       	ldi	r30, 0x7A	; 122
     dae:	f0 e0       	ldi	r31, 0x00	; 0
     db0:	80 81       	ld	r24, Z
     db2:	87 60       	ori	r24, 0x07	; 7
     db4:	80 83       	st	Z, r24
	ADCSRA |= ((1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0));    //16Mhz/128 = 125Khz the ADC reference clock
	ADMUX |= (1<<REFS0);                //Voltage reference from Avcc (5v)
     db6:	ac e7       	ldi	r26, 0x7C	; 124
     db8:	b0 e0       	ldi	r27, 0x00	; 0
     dba:	8c 91       	ld	r24, X
     dbc:	80 64       	ori	r24, 0x40	; 64
     dbe:	8c 93       	st	X, r24
	ADCSRA |= (1<<ADEN);                //Turn on ADC
     dc0:	80 81       	ld	r24, Z
     dc2:	80 68       	ori	r24, 0x80	; 128
     dc4:	80 83       	st	Z, r24
	ADCSRA |= (1<<ADSC);                //Do an initial conversion because this one is the slowest and to ensure that everything is up and running
     dc6:	80 81       	ld	r24, Z
     dc8:	80 64       	ori	r24, 0x40	; 64
     dca:	80 83       	st	Z, r24
}
     dcc:	08 95       	ret

00000dce <read_adc>:
 
uint16_t read_adc(uint8_t channel){
     dce:	90 91 7c 00 	lds	r25, 0x007C
     dd2:	90 7f       	andi	r25, 0xF0	; 240
     dd4:	90 93 7c 00 	sts	0x007C, r25
	ADMUX &= 0xF0;                  //Clear the older channel that was read
	ADMUX |= channel;               //Defines the new ADC channel to be read
     dd8:	90 91 7c 00 	lds	r25, 0x007C
     ddc:	98 2b       	or	r25, r24
     dde:	90 93 7c 00 	sts	0x007C, r25
	ADCSRA |= (1<<ADSC);            //Starts a new conversion
     de2:	80 91 7a 00 	lds	r24, 0x007A
     de6:	80 64       	ori	r24, 0x40	; 64
     de8:	80 93 7a 00 	sts	0x007A, r24
	while(ADCSRA & (1<<ADSC));     	//Wait until the conversion is done
     dec:	80 91 7a 00 	lds	r24, 0x007A
     df0:	86 fd       	sbrc	r24, 6
     df2:	fc cf       	rjmp	.-8      	; 0xdec <read_adc+0x1e>
	return ADCW;                    //Returns the ADC value of the chosen channel
     df4:	20 91 78 00 	lds	r18, 0x0078
     df8:	30 91 79 00 	lds	r19, 0x0079
}
     dfc:	c9 01       	movw	r24, r18
     dfe:	08 95       	ret

00000e00 <initialize>:
// http://hekilledmywire.wordpress.com/2011/03/16/using-the-adc-tutorial-part-5/

//********************************************************** 
//Set it all up
void initialize(void) {
     e00:	11 b8       	out	0x01, r1	; 1
	DDRA = 0x00;		// ADC Port
	PORTA = 0x00;
     e02:	12 b8       	out	0x02, r1	; 2
	DDRC = 0xff;    	// LCD connections
     e04:	8f ef       	ldi	r24, 0xFF	; 255
     e06:	87 b9       	out	0x07, r24	; 7
	PORTC = 0x00;
     e08:	18 b8       	out	0x08, r1	; 8
	DDRD |= 0x0C;		// LED status light && Relay
     e0a:	8a b1       	in	r24, 0x0a	; 10
     e0c:	8c 60       	ori	r24, 0x0C	; 12
     e0e:	8a b9       	out	0x0a, r24	; 10
	PORTC |= 0x08;		// Initialize relay to high
     e10:	43 9a       	sbi	0x08, 3	; 8

	// ******************** 
	//initialize variables
	trtWait(SEM_SHARED);
     e12:	84 e0       	ldi	r24, 0x04	; 4
     e14:	0e 94 7f 02 	call	0x4fe	; 0x4fe <trtWait>
	cTemp = 0;
     e18:	10 92 53 04 	sts	0x0453, r1
     e1c:	10 92 52 04 	sts	0x0452, r1
	dTemp = 0;
     e20:	10 92 fd 03 	sts	0x03FD, r1
     e24:	10 92 fc 03 	sts	0x03FC, r1
	time_rem = 0;
     e28:	10 92 10 04 	sts	0x0410, r1
     e2c:	10 92 0f 04 	sts	0x040F, r1
	msec = 0;
     e30:	10 92 f9 03 	sts	0x03F9, r1
     e34:	10 92 f8 03 	sts	0x03F8, r1
	count_en = 0;
     e38:	10 92 fb 03 	sts	0x03FB, r1
     e3c:	10 92 fa 03 	sts	0x03FA, r1
	trtSignal(SEM_SHARED);
     e40:	84 e0       	ldi	r24, 0x04	; 4
     e42:	0e 94 9f 02 	call	0x53e	; 0x53e <trtSignal>

	// ******************** 
	//init LCD
	init_lcd();
     e46:	0e 94 cb 06 	call	0xd96	; 0xd96 <init_lcd>
	LCDclr();
     e4a:	0e 94 33 05 	call	0xa66	; 0xa66 <LCDclr>
	// put some stuff on LCD
	CopyStringtoLCD(LCD_line1, 0, 0);//start at char=0 line=0
     e4e:	40 e0       	ldi	r20, 0x00	; 0
     e50:	60 e0       	ldi	r22, 0x00	; 0
     e52:	8c ec       	ldi	r24, 0xCC	; 204
     e54:	90 e0       	ldi	r25, 0x00	; 0
     e56:	0e 94 5f 05 	call	0xabe	; 0xabe <CopyStringtoLCD>
	CopyStringtoLCD(LCD_line2, 0, 1); 
     e5a:	41 e0       	ldi	r20, 0x01	; 1
     e5c:	60 e0       	ldi	r22, 0x00	; 0
     e5e:	86 ed       	ldi	r24, 0xD6	; 214
     e60:	90 e0       	ldi	r25, 0x00	; 0
     e62:	0e 94 5f 05 	call	0xabe	; 0xabe <CopyStringtoLCD>
}

//********************************************************** 
// ADC setup
void adc_init(void){
	ADCSRA |= ((1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0));    //16Mhz/128 = 125Khz the ADC reference clock
     e66:	ea e7       	ldi	r30, 0x7A	; 122
     e68:	f0 e0       	ldi	r31, 0x00	; 0
     e6a:	80 81       	ld	r24, Z
     e6c:	87 60       	ori	r24, 0x07	; 7
     e6e:	80 83       	st	Z, r24
	ADMUX |= (1<<REFS0);                //Voltage reference from Avcc (5v)
     e70:	ac e7       	ldi	r26, 0x7C	; 124
     e72:	b0 e0       	ldi	r27, 0x00	; 0
     e74:	8c 91       	ld	r24, X
     e76:	80 64       	ori	r24, 0x40	; 64
     e78:	8c 93       	st	X, r24
	ADCSRA |= (1<<ADEN);                //Turn on ADC
     e7a:	80 81       	ld	r24, Z
     e7c:	80 68       	ori	r24, 0x80	; 128
     e7e:	80 83       	st	Z, r24
	ADCSRA |= (1<<ADSC);                //Do an initial conversion because this one is the slowest and to ensure that everything is up and running
     e80:	80 81       	ld	r24, Z
     e82:	80 64       	ori	r24, 0x40	; 64
     e84:	80 83       	st	Z, r24
	//init ADC
	adc_init();

	// ******************** 
	//set up timer 0 for 1 mSec timebase 
	TIMSK0= (1<<OCIE0A);	//turn on timer 0 cmp match ISR 
     e86:	92 e0       	ldi	r25, 0x02	; 2
     e88:	90 93 6e 00 	sts	0x006E, r25
	OCR0A = 249;  		//set the compare reg to 250 time ticks
     e8c:	89 ef       	ldi	r24, 0xF9	; 249
     e8e:	87 bd       	out	0x27, r24	; 39
	//set prescalar to divide by 64 
	TCCR0B= 3; 	
     e90:	83 e0       	ldi	r24, 0x03	; 3
     e92:	85 bd       	out	0x25, r24	; 37
	// turn on clear-on-match
	TCCR0A= (1<<WGM01) ;
     e94:	94 bd       	out	0x24, r25	; 36

	// ********************
	//crank up the ISRs
	sei();
     e96:	78 94       	sei
}  
     e98:	08 95       	ret

00000e9a <adjustTemp>:
	  trtSleepUntil(rel, dead);	
  	}
}

// --- define task 3  ----------------------------------------
void adjustTemp(void* args) {
     e9a:	ef 92       	push	r14
     e9c:	ff 92       	push	r15
     e9e:	0f 93       	push	r16
     ea0:	1f 93       	push	r17
     ea2:	cf 93       	push	r28
     ea4:	df 93       	push	r29
			PORTD |= LED_EN;    	// Turn on LED
		}
		else {
			PORTD |= RELAY_EN;		// Turn off heating element
			PORTD &= ~LED_EN;		// Turn off LED
			count_en = 1;			// Enable timer count down
     ea6:	c1 e0       	ldi	r28, 0x01	; 1
     ea8:	d0 e0       	ldi	r29, 0x00	; 0
	ADCSRA |= (1<<ADEN);                //Turn on ADC
	ADCSRA |= (1<<ADSC);                //Do an initial conversion because this one is the slowest and to ensure that everything is up and running
}
 
uint16_t read_adc(uint8_t channel){
	ADMUX &= 0xF0;                  //Clear the older channel that was read
     eaa:	80 91 7c 00 	lds	r24, 0x007C
     eae:	80 7f       	andi	r24, 0xF0	; 240
     eb0:	80 93 7c 00 	sts	0x007C, r24
	ADMUX |= channel;               //Defines the new ADC channel to be read
     eb4:	80 91 7c 00 	lds	r24, 0x007C
     eb8:	80 93 7c 00 	sts	0x007C, r24
	ADCSRA |= (1<<ADSC);            //Starts a new conversion
     ebc:	80 91 7a 00 	lds	r24, 0x007A
     ec0:	80 64       	ori	r24, 0x40	; 64
     ec2:	80 93 7a 00 	sts	0x007A, r24
	while(ADCSRA & (1<<ADSC));     	//Wait until the conversion is done
     ec6:	80 91 7a 00 	lds	r24, 0x007A
     eca:	86 fd       	sbrc	r24, 6
     ecc:	fc cf       	rjmp	.-8      	; 0xec6 <adjustTemp+0x2c>
	return ADCW;                    //Returns the ADC value of the chosen channel
     ece:	e0 90 78 00 	lds	r14, 0x0078
     ed2:	f0 90 79 00 	lds	r15, 0x0079
		// Read ADC value
		adc_in = read_adc(0);
		//fprintf(stdout, "ADC: %i\n\r", adc_in);

		// Control mechanism
		trtWait(SEM_SHARED);
     ed6:	84 e0       	ldi	r24, 0x04	; 4
     ed8:	0e 94 7f 02 	call	0x4fe	; 0x4fe <trtWait>
		cTemp = (adc_in + 3) / 2.1;
     edc:	83 e0       	ldi	r24, 0x03	; 3
     ede:	90 e0       	ldi	r25, 0x00	; 0
     ee0:	e8 0e       	add	r14, r24
     ee2:	f9 1e       	adc	r15, r25
     ee4:	00 e0       	ldi	r16, 0x00	; 0
     ee6:	10 e0       	ldi	r17, 0x00	; 0
     ee8:	c8 01       	movw	r24, r16
     eea:	b7 01       	movw	r22, r14
     eec:	0e 94 87 0a 	call	0x150e	; 0x150e <__floatunsisf>
     ef0:	26 e6       	ldi	r18, 0x66	; 102
     ef2:	36 e6       	ldi	r19, 0x66	; 102
     ef4:	46 e0       	ldi	r20, 0x06	; 6
     ef6:	50 e4       	ldi	r21, 0x40	; 64
     ef8:	0e 94 89 09 	call	0x1312	; 0x1312 <__divsf3>
     efc:	0e 94 33 0a 	call	0x1466	; 0x1466 <__fixsfsi>
     f00:	70 93 53 04 	sts	0x0453, r23
     f04:	60 93 52 04 	sts	0x0452, r22
		if (cTemp < 0) cTemp = 0; 
     f08:	80 91 52 04 	lds	r24, 0x0452
     f0c:	90 91 53 04 	lds	r25, 0x0453
     f10:	97 ff       	sbrs	r25, 7
     f12:	04 c0       	rjmp	.+8      	; 0xf1c <adjustTemp+0x82>
     f14:	10 92 53 04 	sts	0x0453, r1
     f18:	10 92 52 04 	sts	0x0452, r1
		if (cTemp < (dTemp * 9)) {	// Factor of .9 to account for carryover effect
     f1c:	40 91 52 04 	lds	r20, 0x0452
     f20:	50 91 53 04 	lds	r21, 0x0453
     f24:	20 91 fc 03 	lds	r18, 0x03FC
     f28:	30 91 fd 03 	lds	r19, 0x03FD
     f2c:	c9 01       	movw	r24, r18
     f2e:	a3 e0       	ldi	r26, 0x03	; 3
     f30:	88 0f       	add	r24, r24
     f32:	99 1f       	adc	r25, r25
     f34:	aa 95       	dec	r26
     f36:	e1 f7       	brne	.-8      	; 0xf30 <adjustTemp+0x96>
     f38:	82 0f       	add	r24, r18
     f3a:	93 1f       	adc	r25, r19
     f3c:	48 17       	cp	r20, r24
     f3e:	59 07       	cpc	r21, r25
     f40:	1c f4       	brge	.+6      	; 0xf48 <adjustTemp+0xae>
			PORTD &= ~RELAY_EN;		// Turn on heating element
     f42:	5b 98       	cbi	0x0b, 3	; 11
			PORTD |= LED_EN;    	// Turn on LED
     f44:	5a 9a       	sbi	0x0b, 2	; 11
     f46:	06 c0       	rjmp	.+12     	; 0xf54 <adjustTemp+0xba>
		}
		else {
			PORTD |= RELAY_EN;		// Turn off heating element
     f48:	5b 9a       	sbi	0x0b, 3	; 11
			PORTD &= ~LED_EN;		// Turn off LED
     f4a:	5a 98       	cbi	0x0b, 2	; 11
			count_en = 1;			// Enable timer count down
     f4c:	d0 93 fb 03 	sts	0x03FB, r29
     f50:	c0 93 fa 03 	sts	0x03FA, r28
		}
		trtSignal(SEM_SHARED);
     f54:	84 e0       	ldi	r24, 0x04	; 4
     f56:	0e 94 9f 02 	call	0x53e	; 0x53e <trtSignal>
  sei(); // reenable interrupts
}

uint32_t trtCurrentTime(void) {

  return (((uint32_t)kernel.cycles << 16) + (uint32_t)TCNT1);
     f5a:	60 91 49 04 	lds	r22, 0x0449
     f5e:	70 91 4a 04 	lds	r23, 0x044A
     f62:	80 91 4b 04 	lds	r24, 0x044B
     f66:	90 91 4c 04 	lds	r25, 0x044C
     f6a:	cb 01       	movw	r24, r22
     f6c:	77 27       	eor	r23, r23
     f6e:	66 27       	eor	r22, r22
     f70:	e0 90 84 00 	lds	r14, 0x0084
     f74:	f0 90 85 00 	lds	r15, 0x0085

		// sleep
	  	rel = trtCurrentTime() + SECONDS2TICKS(0.25);
	  	dead = trtCurrentTime() + SECONDS2TICKS(0.5);
	  	trtSleepUntil(rel, dead);	
     f78:	20 91 84 00 	lds	r18, 0x0084
     f7c:	30 91 85 00 	lds	r19, 0x0085
     f80:	40 e0       	ldi	r20, 0x00	; 0
     f82:	50 e0       	ldi	r21, 0x00	; 0
     f84:	26 0f       	add	r18, r22
     f86:	37 1f       	adc	r19, r23
     f88:	48 1f       	adc	r20, r24
     f8a:	59 1f       	adc	r21, r25
     f8c:	2c 57       	subi	r18, 0x7C	; 124
     f8e:	31 4e       	sbci	r19, 0xE1	; 225
     f90:	4f 4f       	sbci	r20, 0xFF	; 255
     f92:	5f 4f       	sbci	r21, 0xFF	; 255
     f94:	00 e0       	ldi	r16, 0x00	; 0
     f96:	10 e0       	ldi	r17, 0x00	; 0
     f98:	6e 0d       	add	r22, r14
     f9a:	7f 1d       	adc	r23, r15
     f9c:	80 1f       	adc	r24, r16
     f9e:	91 1f       	adc	r25, r17
     fa0:	6e 5b       	subi	r22, 0xBE	; 190
     fa2:	70 4f       	sbci	r23, 0xF0	; 240
     fa4:	8f 4f       	sbci	r24, 0xFF	; 255
     fa6:	9f 4f       	sbci	r25, 0xFF	; 255
     fa8:	0e 94 0b 03 	call	0x616	; 0x616 <trtSleepUntil>
     fac:	7e cf       	rjmp	.-260    	; 0xeaa <adjustTemp+0x10>

00000fae <main>:
	}
}

// --- Main Program ----------------------------------
int main(void) {
     fae:	cf 92       	push	r12
     fb0:	df 92       	push	r13
     fb2:	ef 92       	push	r14
     fb4:	ff 92       	push	r15
     fb6:	0f 93       	push	r16
     fb8:	1f 93       	push	r17
{
#if F_CPU < 2000000UL && defined(U2X)
  UCSR0A = _BV(U2X);             /* improve baud rate error by using 2x clk */
  UBRR0L = (F_CPU / (8UL * UART_BAUD)) - 1;
#else
  UBRR0L = (F_CPU / (16UL * UART_BAUD)) - 1;
     fba:	87 e6       	ldi	r24, 0x67	; 103
     fbc:	80 93 c4 00 	sts	0x00C4, r24
#endif
  UCSR0B = _BV(TXEN0) | _BV(RXEN0); /* tx/rx enable */
     fc0:	88 e1       	ldi	r24, 0x18	; 24
     fc2:	80 93 c1 00 	sts	0x00C1, r24
  
  //Set up circular buffer state variables
  tx_in = 0;
     fc6:	10 92 29 03 	sts	0x0329, r1
     fca:	10 92 28 03 	sts	0x0328, r1
  tx_out = 0;
     fce:	10 92 2b 03 	sts	0x032B, r1
     fd2:	10 92 2a 03 	sts	0x032A, r1

  //enable receive ISR -- added for TRT
  UCSR0B |= (1<<RXCIE0) ;
     fd6:	80 91 c1 00 	lds	r24, 0x00C1
     fda:	80 68       	ori	r24, 0x80	; 128
     fdc:	80 93 c1 00 	sts	0x00C1, r24
  //init the UART -- trt_uart_init() is in trtUart.c
  trt_uart_init();
  stdout = stdin = stderr = &uart0;
     fe0:	6f eb       	ldi	r22, 0xBF	; 191
     fe2:	71 e0       	ldi	r23, 0x01	; 1
     fe4:	70 93 59 04 	sts	0x0459, r23
     fe8:	60 93 58 04 	sts	0x0458, r22
     fec:	70 93 55 04 	sts	0x0455, r23
     ff0:	60 93 54 04 	sts	0x0454, r22
     ff4:	70 93 57 04 	sts	0x0457, r23
     ff8:	60 93 56 04 	sts	0x0456, r22
  fprintf(stdout,"\n\r Welcome to KitchenBot UI \n\r Please input your instructions below\n\r\n\r");
     ffc:	80 e0       	ldi	r24, 0x00	; 0
     ffe:	91 e0       	ldi	r25, 0x01	; 1
    1000:	0e 94 d1 0c 	call	0x19a2	; 0x19a2 <fputs>
/********************************** API ************************************/

void trtInitKernel(int idlestack) {

  /* Set up timer 1 */
  TCNT1 = 0x0000;        /* reset counter 1 */
    1004:	10 92 85 00 	sts	0x0085, r1
    1008:	10 92 84 00 	sts	0x0084, r1
  TCCR1A = 0x00;         /* normal operation */
    100c:	10 92 80 00 	sts	0x0080, r1
  TCCR1B = PRESCALEBITS; /* prescaler = 1024 */
    1010:	85 e0       	ldi	r24, 0x05	; 5
    1012:	80 93 81 00 	sts	0x0081, r24
  TIMSK1 = (1<<OCIE1A);  // turn on compare match ISR
    1016:	82 e0       	ldi	r24, 0x02	; 2
    1018:	80 93 6f 00 	sts	0x006F, r24

  kernel.memptr = (void*)(RAMEND - idlestack);
    101c:	8f ea       	ldi	r24, 0xAF	; 175
    101e:	90 e4       	ldi	r25, 0x40	; 64
    1020:	90 93 48 04 	sts	0x0448, r25
    1024:	80 93 47 04 	sts	0x0447, r24
  kernel.nbrOfTasks = 0;
    1028:	10 92 11 04 	sts	0x0411, r1
  kernel.running = 0;
    102c:	10 92 12 04 	sts	0x0412, r1

  kernel.cycles = 0x0000;
    1030:	10 92 49 04 	sts	0x0449, r1
    1034:	10 92 4a 04 	sts	0x044A, r1
    1038:	10 92 4b 04 	sts	0x044B, r1
    103c:	10 92 4c 04 	sts	0x044C, r1
  kernel.nextHit = 0x7FFFFFFF;
    1040:	8f ef       	ldi	r24, 0xFF	; 255
    1042:	9f ef       	ldi	r25, 0xFF	; 255
    1044:	af ef       	ldi	r26, 0xFF	; 255
    1046:	bf e7       	ldi	r27, 0x7F	; 127
    1048:	80 93 4d 04 	sts	0x044D, r24
    104c:	90 93 4e 04 	sts	0x044E, r25
    1050:	a0 93 4f 04 	sts	0x044F, r26
    1054:	b0 93 50 04 	sts	0x0450, r27

  // Initialize idle task (task 0)
  kernel.tasks[0].deadline = 0x7FFFFFFF;
    1058:	80 93 19 04 	sts	0x0419, r24
    105c:	90 93 1a 04 	sts	0x041A, r25
    1060:	a0 93 1b 04 	sts	0x041B, r26
    1064:	b0 93 1c 04 	sts	0x041C, r27
  kernel.tasks[0].release = 0x00000000;
    1068:	10 92 15 04 	sts	0x0415, r1
    106c:	10 92 16 04 	sts	0x0416, r1
    1070:	10 92 17 04 	sts	0x0417, r1
    1074:	10 92 18 04 	sts	0x0418, r1

  sei(); /* set enabled interrupts */
    1078:	78 94       	sei

}

void trtCreateSemaphore(uint8_t semnbr, uint8_t initVal) {

  cli(); // turn off interrupts
    107a:	f8 94       	cli

  kernel.semaphores[semnbr-1] = initVal;
    107c:	10 92 3f 04 	sts	0x043F, r1
  
  sei(); // set enabled interrupts;
    1080:	78 94       	sei

}

void trtCreateSemaphore(uint8_t semnbr, uint8_t initVal) {

  cli(); // turn off interrupts
    1082:	f8 94       	cli

  kernel.semaphores[semnbr-1] = initVal;
    1084:	10 92 40 04 	sts	0x0440, r1
  
  sei(); // set enabled interrupts;
    1088:	78 94       	sei

}

void trtCreateSemaphore(uint8_t semnbr, uint8_t initVal) {

  cli(); // turn off interrupts
    108a:	f8 94       	cli

  kernel.semaphores[semnbr-1] = initVal;
    108c:	81 e0       	ldi	r24, 0x01	; 1
    108e:	80 93 42 04 	sts	0x0442, r24
  
  sei(); // set enabled interrupts;
    1092:	78 94       	sei

  // variable protection
  trtCreateSemaphore(SEM_SHARED, 1) ; // protect shared variable

  // --- create tasks  ----------------
  trtCreateTask(serialComm, 1000, SECONDS2TICKS(0.1), SECONDS2TICKS(0.1), &(args[0]));
    1094:	04 ef       	ldi	r16, 0xF4	; 244
    1096:	c0 2e       	mov	r12, r16
    1098:	03 e0       	ldi	r16, 0x03	; 3
    109a:	d0 2e       	mov	r13, r16
    109c:	1a e1       	ldi	r17, 0x1A	; 26
    109e:	e1 2e       	mov	r14, r17
    10a0:	16 e0       	ldi	r17, 0x06	; 6
    10a2:	f1 2e       	mov	r15, r17
    10a4:	01 2d       	mov	r16, r1
    10a6:	11 2d       	mov	r17, r1
    10a8:	2a e1       	ldi	r18, 0x1A	; 26
    10aa:	36 e0       	ldi	r19, 0x06	; 6
    10ac:	40 e0       	ldi	r20, 0x00	; 0
    10ae:	50 e0       	ldi	r21, 0x00	; 0
    10b0:	68 ee       	ldi	r22, 0xE8	; 232
    10b2:	73 e0       	ldi	r23, 0x03	; 3
    10b4:	87 ef       	ldi	r24, 0xF7	; 247
    10b6:	98 e0       	ldi	r25, 0x08	; 8
    10b8:	0e 94 19 02 	call	0x432	; 0x432 <trtCreateTask>
  trtCreateTask(lcdComm, 1000, SECONDS2TICKS(0.25), SECONDS2TICKS(0.5), &(args[0]));
    10bc:	b4 e8       	ldi	r27, 0x84	; 132
    10be:	eb 2e       	mov	r14, r27
    10c0:	be e1       	ldi	r27, 0x1E	; 30
    10c2:	fb 2e       	mov	r15, r27
    10c4:	01 2d       	mov	r16, r1
    10c6:	11 2d       	mov	r17, r1
    10c8:	22 e4       	ldi	r18, 0x42	; 66
    10ca:	3f e0       	ldi	r19, 0x0F	; 15
    10cc:	40 e0       	ldi	r20, 0x00	; 0
    10ce:	50 e0       	ldi	r21, 0x00	; 0
    10d0:	68 ee       	ldi	r22, 0xE8	; 232
    10d2:	73 e0       	ldi	r23, 0x03	; 3
    10d4:	89 e7       	ldi	r24, 0x79	; 121
    10d6:	98 e0       	ldi	r25, 0x08	; 8
    10d8:	0e 94 19 02 	call	0x432	; 0x432 <trtCreateTask>
  trtCreateTask(adjustTemp, 1000, SECONDS2TICKS(0.25), SECONDS2TICKS(0.5), &(args[0]));
    10dc:	22 e4       	ldi	r18, 0x42	; 66
    10de:	3f e0       	ldi	r19, 0x0F	; 15
    10e0:	40 e0       	ldi	r20, 0x00	; 0
    10e2:	50 e0       	ldi	r21, 0x00	; 0
    10e4:	68 ee       	ldi	r22, 0xE8	; 232
    10e6:	73 e0       	ldi	r23, 0x03	; 3
    10e8:	8d e4       	ldi	r24, 0x4D	; 77
    10ea:	97 e0       	ldi	r25, 0x07	; 7
    10ec:	0e 94 19 02 	call	0x432	; 0x432 <trtCreateTask>
    10f0:	ff cf       	rjmp	.-2      	; 0x10f0 <main+0x142>

000010f2 <lcdComm>:
		trtSignal(SEM_SHARED);
	}
}

// --- define task 2  ----------------------------------------
void lcdComm(void* args) {
    10f2:	cf 92       	push	r12
    10f4:	df 92       	push	r13
    10f6:	ef 92       	push	r14
    10f8:	ff 92       	push	r15
    10fa:	0f 93       	push	r16
    10fc:	1f 93       	push	r17
    10fe:	cf 93       	push	r28
    1100:	df 93       	push	r29
	uint32_t rel, dead;
	// increment time counter and format string 
	while (TRUE) {
	  // display the current temp
	  trtWait(SEM_SHARED) ;
	  sprintf(lcd_buffer, "%iC      ", cTemp);
    1102:	ce ef       	ldi	r28, 0xFE	; 254
    1104:	d3 e0       	ldi	r29, 0x03	; 3
    1106:	38 e4       	ldi	r19, 0x48	; 72
    1108:	c3 2e       	mov	r12, r19
    110a:	31 e0       	ldi	r19, 0x01	; 1
    110c:	d3 2e       	mov	r13, r19
void lcdComm(void* args) {
	uint32_t rel, dead;
	// increment time counter and format string 
	while (TRUE) {
	  // display the current temp
	  trtWait(SEM_SHARED) ;
    110e:	84 e0       	ldi	r24, 0x04	; 4
    1110:	0e 94 7f 02 	call	0x4fe	; 0x4fe <trtWait>
	  sprintf(lcd_buffer, "%iC      ", cTemp);
    1114:	80 91 52 04 	lds	r24, 0x0452
    1118:	90 91 53 04 	lds	r25, 0x0453
    111c:	9f 93       	push	r25
    111e:	8f 93       	push	r24
    1120:	df 92       	push	r13
    1122:	cf 92       	push	r12
    1124:	df 93       	push	r29
    1126:	cf 93       	push	r28
    1128:	0e 94 0d 0d 	call	0x1a1a	; 0x1a1a <sprintf>
	  LCDGotoXY(9, 0);
    112c:	60 e0       	ldi	r22, 0x00	; 0
    112e:	89 e0       	ldi	r24, 0x09	; 9
    1130:	0e 94 50 05 	call	0xaa0	; 0xaa0 <LCDGotoXY>
	  LCDstring(lcd_buffer, strlen(lcd_buffer));
    1134:	fe 01       	movw	r30, r28
    1136:	01 90       	ld	r0, Z+
    1138:	00 20       	and	r0, r0
    113a:	e9 f7       	brne	.-6      	; 0x1136 <lcdComm+0x44>
    113c:	31 97       	sbiw	r30, 0x01	; 1
    113e:	ec 1b       	sub	r30, r28
    1140:	fd 0b       	sbc	r31, r29
    1142:	6e 2f       	mov	r22, r30
    1144:	8e ef       	ldi	r24, 0xFE	; 254
    1146:	93 e0       	ldi	r25, 0x03	; 3
    1148:	0e 94 3b 05 	call	0xa76	; 0xa76 <LCDstring>
	  // display the desired temp 
	  sprintf(lcd_buffer, "%iC      ", dTemp);
    114c:	80 91 fc 03 	lds	r24, 0x03FC
    1150:	90 91 fd 03 	lds	r25, 0x03FD
    1154:	9f 93       	push	r25
    1156:	8f 93       	push	r24
    1158:	df 92       	push	r13
    115a:	cf 92       	push	r12
    115c:	df 93       	push	r29
    115e:	cf 93       	push	r28
    1160:	0e 94 0d 0d 	call	0x1a1a	; 0x1a1a <sprintf>
	  //sprintf(lcd_buffer, "%is      ", time_rem);
	  LCDGotoXY(9, 1);
    1164:	61 e0       	ldi	r22, 0x01	; 1
    1166:	89 e0       	ldi	r24, 0x09	; 9
    1168:	0e 94 50 05 	call	0xaa0	; 0xaa0 <LCDGotoXY>
	  LCDstring(lcd_buffer, strlen(lcd_buffer));
    116c:	fe 01       	movw	r30, r28
    116e:	01 90       	ld	r0, Z+
    1170:	00 20       	and	r0, r0
    1172:	e9 f7       	brne	.-6      	; 0x116e <lcdComm+0x7c>
    1174:	31 97       	sbiw	r30, 0x01	; 1
    1176:	ec 1b       	sub	r30, r28
    1178:	fd 0b       	sbc	r31, r29
    117a:	6e 2f       	mov	r22, r30
    117c:	8e ef       	ldi	r24, 0xFE	; 254
    117e:	93 e0       	ldi	r25, 0x03	; 3
    1180:	0e 94 3b 05 	call	0xa76	; 0xa76 <LCDstring>
	  trtSignal(SEM_SHARED);
    1184:	84 e0       	ldi	r24, 0x04	; 4
    1186:	0e 94 9f 02 	call	0x53e	; 0x53e <trtSignal>
  sei(); // reenable interrupts
}

uint32_t trtCurrentTime(void) {

  return (((uint32_t)kernel.cycles << 16) + (uint32_t)TCNT1);
    118a:	60 91 49 04 	lds	r22, 0x0449
    118e:	70 91 4a 04 	lds	r23, 0x044A
    1192:	80 91 4b 04 	lds	r24, 0x044B
    1196:	90 91 4c 04 	lds	r25, 0x044C
    119a:	cb 01       	movw	r24, r22
    119c:	77 27       	eor	r23, r23
    119e:	66 27       	eor	r22, r22
    11a0:	e0 90 84 00 	lds	r14, 0x0084
    11a4:	f0 90 85 00 	lds	r15, 0x0085
	  // sleep
	  rel = trtCurrentTime() + SECONDS2TICKS(0.25);
	  dead = trtCurrentTime() + SECONDS2TICKS(0.5);
	  trtSleepUntil(rel, dead);	
    11a8:	20 91 84 00 	lds	r18, 0x0084
    11ac:	30 91 85 00 	lds	r19, 0x0085
    11b0:	40 e0       	ldi	r20, 0x00	; 0
    11b2:	50 e0       	ldi	r21, 0x00	; 0
    11b4:	26 0f       	add	r18, r22
    11b6:	37 1f       	adc	r19, r23
    11b8:	48 1f       	adc	r20, r24
    11ba:	59 1f       	adc	r21, r25
    11bc:	2c 57       	subi	r18, 0x7C	; 124
    11be:	31 4e       	sbci	r19, 0xE1	; 225
    11c0:	4f 4f       	sbci	r20, 0xFF	; 255
    11c2:	5f 4f       	sbci	r21, 0xFF	; 255
    11c4:	00 e0       	ldi	r16, 0x00	; 0
    11c6:	10 e0       	ldi	r17, 0x00	; 0
    11c8:	6e 0d       	add	r22, r14
    11ca:	7f 1d       	adc	r23, r15
    11cc:	80 1f       	adc	r24, r16
    11ce:	91 1f       	adc	r25, r17
    11d0:	6e 5b       	subi	r22, 0xBE	; 190
    11d2:	70 4f       	sbci	r23, 0xF0	; 240
    11d4:	8f 4f       	sbci	r24, 0xFF	; 255
    11d6:	9f 4f       	sbci	r25, 0xFF	; 255
    11d8:	0e 94 0b 03 	call	0x616	; 0x616 <trtSleepUntil>
    11dc:	8d b7       	in	r24, 0x3d	; 61
    11de:	9e b7       	in	r25, 0x3e	; 62
    11e0:	0c 96       	adiw	r24, 0x0c	; 12
    11e2:	0f b6       	in	r0, 0x3f	; 63
    11e4:	f8 94       	cli
    11e6:	9e bf       	out	0x3e, r25	; 62
    11e8:	0f be       	out	0x3f, r0	; 63
    11ea:	8d bf       	out	0x3d, r24	; 61
    11ec:	90 cf       	rjmp	.-224    	; 0x110e <lcdComm+0x1c>

000011ee <serialComm>:

/********************************************************************/
// 							FSM Tasks
/********************************************************************/
// --- define task 1  ----------------------------------------
void serialComm(void* args) {
    11ee:	8f 92       	push	r8
    11f0:	9f 92       	push	r9
    11f2:	af 92       	push	r10
    11f4:	bf 92       	push	r11
    11f6:	cf 92       	push	r12
    11f8:	df 92       	push	r13
    11fa:	ef 92       	push	r14
    11fc:	ff 92       	push	r15
    11fe:	0f 93       	push	r16
    1200:	1f 93       	push	r17
    1202:	df 93       	push	r29
    1204:	cf 93       	push	r28
    1206:	00 d0       	rcall	.+0      	; 0x1208 <serialComm+0x1a>
    1208:	00 d0       	rcall	.+0      	; 0x120a <serialComm+0x1c>
    120a:	00 d0       	rcall	.+0      	; 0x120c <serialComm+0x1e>
    120c:	cd b7       	in	r28, 0x3d	; 61
    120e:	de b7       	in	r29, 0x3e	; 62
	// Declare the command and num variables
	volatile int num ;
	char cmd[4] ;
    // initialize
    initialize();
    1210:	0e 94 00 07 	call	0xe00	; 0xe00 <initialize>
	while (TRUE) {
		// commands:
		// 'temp' sets the desired temperature
		// 'time' sets the desired time
		fprintf(stdout, ">") ;
		fscanf(stdin, "%s%u", cmd, &num) ;
    1214:	4e 01       	movw	r8, r28
    1216:	08 94       	sec
    1218:	81 1c       	adc	r8, r1
    121a:	91 1c       	adc	r9, r1
    121c:	8e 01       	movw	r16, r28
    121e:	0d 5f       	subi	r16, 0xFD	; 253
    1220:	1f 4f       	sbci	r17, 0xFF	; 255
    1222:	62 e5       	ldi	r22, 0x52	; 82
    1224:	a6 2e       	mov	r10, r22
    1226:	61 e0       	ldi	r22, 0x01	; 1
    1228:	b6 2e       	mov	r11, r22
				msec= 0;
			}
		}
		// 6 Minute Egg Mode
		if (strcmp(cmd, "egg") == 0) {
			cTemp = 100;
    122a:	54 e6       	ldi	r21, 0x64	; 100
    122c:	c5 2e       	mov	r12, r21
    122e:	d1 2c       	mov	r13, r1
			time_rem = 3600;
    1230:	40 e1       	ldi	r20, 0x10	; 16
    1232:	e4 2e       	mov	r14, r20
    1234:	4e e0       	ldi	r20, 0x0E	; 14
    1236:	f4 2e       	mov	r15, r20
    initialize();
	while (TRUE) {
		// commands:
		// 'temp' sets the desired temperature
		// 'time' sets the desired time
		fprintf(stdout, ">") ;
    1238:	60 91 56 04 	lds	r22, 0x0456
    123c:	70 91 57 04 	lds	r23, 0x0457
    1240:	8e e3       	ldi	r24, 0x3E	; 62
    1242:	90 e0       	ldi	r25, 0x00	; 0
    1244:	0e 94 a5 0c 	call	0x194a	; 0x194a <fputc>
		fscanf(stdin, "%s%u", cmd, &num) ;
    1248:	9f 92       	push	r9
    124a:	8f 92       	push	r8
    124c:	1f 93       	push	r17
    124e:	0f 93       	push	r16
    1250:	bf 92       	push	r11
    1252:	af 92       	push	r10
    1254:	80 91 54 04 	lds	r24, 0x0454
    1258:	90 91 55 04 	lds	r25, 0x0455
    125c:	9f 93       	push	r25
    125e:	8f 93       	push	r24
    1260:	0e 94 fa 0c 	call	0x19f4	; 0x19f4 <fscanf>
		// update shared variables
		trtWait(SEM_SHARED) ;
    1264:	84 e0       	ldi	r24, 0x04	; 4
    1266:	0e 94 7f 02 	call	0x4fe	; 0x4fe <trtWait>
		if (strcmp(cmd, "temp") == 0) {
    126a:	67 e5       	ldi	r22, 0x57	; 87
    126c:	71 e0       	ldi	r23, 0x01	; 1
    126e:	c8 01       	movw	r24, r16
    1270:	0e 94 9c 0c 	call	0x1938	; 0x1938 <strcmp>
    1274:	9c 01       	movw	r18, r24
    1276:	8d b7       	in	r24, 0x3d	; 61
    1278:	9e b7       	in	r25, 0x3e	; 62
    127a:	08 96       	adiw	r24, 0x08	; 8
    127c:	0f b6       	in	r0, 0x3f	; 63
    127e:	f8 94       	cli
    1280:	9e bf       	out	0x3e, r25	; 62
    1282:	0f be       	out	0x3f, r0	; 63
    1284:	8d bf       	out	0x3d, r24	; 61
    1286:	23 2b       	or	r18, r19
    1288:	99 f4       	brne	.+38     	; 0x12b0 <serialComm+0xc2>
			if (num < 0) {
    128a:	89 81       	ldd	r24, Y+1	; 0x01
    128c:	9a 81       	ldd	r25, Y+2	; 0x02
    128e:	97 ff       	sbrs	r25, 7
    1290:	09 c0       	rjmp	.+18     	; 0x12a4 <serialComm+0xb6>
				fprintf(stdout, "Please input a positive temperature value.");
    1292:	60 91 56 04 	lds	r22, 0x0456
    1296:	70 91 57 04 	lds	r23, 0x0457
    129a:	8c e5       	ldi	r24, 0x5C	; 92
    129c:	91 e0       	ldi	r25, 0x01	; 1
    129e:	0e 94 d1 0c 	call	0x19a2	; 0x19a2 <fputs>
    12a2:	06 c0       	rjmp	.+12     	; 0x12b0 <serialComm+0xc2>
			}
			else {
				dTemp = num;
    12a4:	89 81       	ldd	r24, Y+1	; 0x01
    12a6:	9a 81       	ldd	r25, Y+2	; 0x02
    12a8:	90 93 fd 03 	sts	0x03FD, r25
    12ac:	80 93 fc 03 	sts	0x03FC, r24
			}
		}
		if (strcmp(cmd, "time") == 0) {
    12b0:	67 e8       	ldi	r22, 0x87	; 135
    12b2:	71 e0       	ldi	r23, 0x01	; 1
    12b4:	c8 01       	movw	r24, r16
    12b6:	0e 94 9c 0c 	call	0x1938	; 0x1938 <strcmp>
    12ba:	00 97       	sbiw	r24, 0x00	; 0
    12bc:	b9 f4       	brne	.+46     	; 0x12ec <serialComm+0xfe>
			if (num < 0) {
    12be:	89 81       	ldd	r24, Y+1	; 0x01
    12c0:	9a 81       	ldd	r25, Y+2	; 0x02
    12c2:	97 ff       	sbrs	r25, 7
    12c4:	09 c0       	rjmp	.+18     	; 0x12d8 <serialComm+0xea>
				fprintf(stdout, "Please input a positive time value in seconds.");
    12c6:	60 91 56 04 	lds	r22, 0x0456
    12ca:	70 91 57 04 	lds	r23, 0x0457
    12ce:	8c e8       	ldi	r24, 0x8C	; 140
    12d0:	91 e0       	ldi	r25, 0x01	; 1
    12d2:	0e 94 d1 0c 	call	0x19a2	; 0x19a2 <fputs>
    12d6:	0a c0       	rjmp	.+20     	; 0x12ec <serialComm+0xfe>
			}
			else {
				time_rem = num;
    12d8:	89 81       	ldd	r24, Y+1	; 0x01
    12da:	9a 81       	ldd	r25, Y+2	; 0x02
    12dc:	90 93 10 04 	sts	0x0410, r25
    12e0:	80 93 0f 04 	sts	0x040F, r24
				msec= 0;
    12e4:	10 92 f9 03 	sts	0x03F9, r1
    12e8:	10 92 f8 03 	sts	0x03F8, r1
			}
		}
		// 6 Minute Egg Mode
		if (strcmp(cmd, "egg") == 0) {
    12ec:	6b eb       	ldi	r22, 0xBB	; 187
    12ee:	71 e0       	ldi	r23, 0x01	; 1
    12f0:	c8 01       	movw	r24, r16
    12f2:	0e 94 9c 0c 	call	0x1938	; 0x1938 <strcmp>
    12f6:	00 97       	sbiw	r24, 0x00	; 0
    12f8:	41 f4       	brne	.+16     	; 0x130a <serialComm+0x11c>
			cTemp = 100;
    12fa:	d0 92 53 04 	sts	0x0453, r13
    12fe:	c0 92 52 04 	sts	0x0452, r12
			time_rem = 3600;
    1302:	f0 92 10 04 	sts	0x0410, r15
    1306:	e0 92 0f 04 	sts	0x040F, r14
		}
		trtSignal(SEM_SHARED);
    130a:	84 e0       	ldi	r24, 0x04	; 4
    130c:	0e 94 9f 02 	call	0x53e	; 0x53e <trtSignal>
    1310:	93 cf       	rjmp	.-218    	; 0x1238 <serialComm+0x4a>

00001312 <__divsf3>:
    1312:	a8 e1       	ldi	r26, 0x18	; 24
    1314:	b0 e0       	ldi	r27, 0x00	; 0
    1316:	ef e8       	ldi	r30, 0x8F	; 143
    1318:	f9 e0       	ldi	r31, 0x09	; 9
    131a:	0c 94 ae 12 	jmp	0x255c	; 0x255c <__prologue_saves__+0x10>
    131e:	69 83       	std	Y+1, r22	; 0x01
    1320:	7a 83       	std	Y+2, r23	; 0x02
    1322:	8b 83       	std	Y+3, r24	; 0x03
    1324:	9c 83       	std	Y+4, r25	; 0x04
    1326:	2d 83       	std	Y+5, r18	; 0x05
    1328:	3e 83       	std	Y+6, r19	; 0x06
    132a:	4f 83       	std	Y+7, r20	; 0x07
    132c:	58 87       	std	Y+8, r21	; 0x08
    132e:	b9 e0       	ldi	r27, 0x09	; 9
    1330:	eb 2e       	mov	r14, r27
    1332:	f1 2c       	mov	r15, r1
    1334:	ec 0e       	add	r14, r28
    1336:	fd 1e       	adc	r15, r29
    1338:	b7 01       	movw	r22, r14
    133a:	ce 01       	movw	r24, r28
    133c:	01 96       	adiw	r24, 0x01	; 1
    133e:	0e 94 24 0c 	call	0x1848	; 0x1848 <__unpack_f>
    1342:	8e 01       	movw	r16, r28
    1344:	0f 5e       	subi	r16, 0xEF	; 239
    1346:	1f 4f       	sbci	r17, 0xFF	; 255
    1348:	b8 01       	movw	r22, r16
    134a:	ce 01       	movw	r24, r28
    134c:	05 96       	adiw	r24, 0x05	; 5
    134e:	0e 94 24 0c 	call	0x1848	; 0x1848 <__unpack_f>
    1352:	29 85       	ldd	r18, Y+9	; 0x09
    1354:	22 30       	cpi	r18, 0x02	; 2
    1356:	08 f4       	brcc	.+2      	; 0x135a <__divsf3+0x48>
    1358:	7c c0       	rjmp	.+248    	; 0x1452 <__divsf3+0x140>
    135a:	39 89       	ldd	r19, Y+17	; 0x11
    135c:	32 30       	cpi	r19, 0x02	; 2
    135e:	10 f4       	brcc	.+4      	; 0x1364 <__divsf3+0x52>
    1360:	b8 01       	movw	r22, r16
    1362:	7a c0       	rjmp	.+244    	; 0x1458 <__divsf3+0x146>
    1364:	8a 85       	ldd	r24, Y+10	; 0x0a
    1366:	9a 89       	ldd	r25, Y+18	; 0x12
    1368:	89 27       	eor	r24, r25
    136a:	8a 87       	std	Y+10, r24	; 0x0a
    136c:	24 30       	cpi	r18, 0x04	; 4
    136e:	11 f0       	breq	.+4      	; 0x1374 <__divsf3+0x62>
    1370:	22 30       	cpi	r18, 0x02	; 2
    1372:	31 f4       	brne	.+12     	; 0x1380 <__divsf3+0x6e>
    1374:	23 17       	cp	r18, r19
    1376:	09 f0       	breq	.+2      	; 0x137a <__divsf3+0x68>
    1378:	6c c0       	rjmp	.+216    	; 0x1452 <__divsf3+0x140>
    137a:	6d ec       	ldi	r22, 0xCD	; 205
    137c:	71 e0       	ldi	r23, 0x01	; 1
    137e:	6c c0       	rjmp	.+216    	; 0x1458 <__divsf3+0x146>
    1380:	34 30       	cpi	r19, 0x04	; 4
    1382:	39 f4       	brne	.+14     	; 0x1392 <__divsf3+0x80>
    1384:	1d 86       	std	Y+13, r1	; 0x0d
    1386:	1e 86       	std	Y+14, r1	; 0x0e
    1388:	1f 86       	std	Y+15, r1	; 0x0f
    138a:	18 8a       	std	Y+16, r1	; 0x10
    138c:	1c 86       	std	Y+12, r1	; 0x0c
    138e:	1b 86       	std	Y+11, r1	; 0x0b
    1390:	04 c0       	rjmp	.+8      	; 0x139a <__divsf3+0x88>
    1392:	32 30       	cpi	r19, 0x02	; 2
    1394:	21 f4       	brne	.+8      	; 0x139e <__divsf3+0x8c>
    1396:	84 e0       	ldi	r24, 0x04	; 4
    1398:	89 87       	std	Y+9, r24	; 0x09
    139a:	b7 01       	movw	r22, r14
    139c:	5d c0       	rjmp	.+186    	; 0x1458 <__divsf3+0x146>
    139e:	2b 85       	ldd	r18, Y+11	; 0x0b
    13a0:	3c 85       	ldd	r19, Y+12	; 0x0c
    13a2:	8b 89       	ldd	r24, Y+19	; 0x13
    13a4:	9c 89       	ldd	r25, Y+20	; 0x14
    13a6:	28 1b       	sub	r18, r24
    13a8:	39 0b       	sbc	r19, r25
    13aa:	3c 87       	std	Y+12, r19	; 0x0c
    13ac:	2b 87       	std	Y+11, r18	; 0x0b
    13ae:	ed 84       	ldd	r14, Y+13	; 0x0d
    13b0:	fe 84       	ldd	r15, Y+14	; 0x0e
    13b2:	0f 85       	ldd	r16, Y+15	; 0x0f
    13b4:	18 89       	ldd	r17, Y+16	; 0x10
    13b6:	ad 88       	ldd	r10, Y+21	; 0x15
    13b8:	be 88       	ldd	r11, Y+22	; 0x16
    13ba:	cf 88       	ldd	r12, Y+23	; 0x17
    13bc:	d8 8c       	ldd	r13, Y+24	; 0x18
    13be:	ea 14       	cp	r14, r10
    13c0:	fb 04       	cpc	r15, r11
    13c2:	0c 05       	cpc	r16, r12
    13c4:	1d 05       	cpc	r17, r13
    13c6:	40 f4       	brcc	.+16     	; 0x13d8 <__divsf3+0xc6>
    13c8:	ee 0c       	add	r14, r14
    13ca:	ff 1c       	adc	r15, r15
    13cc:	00 1f       	adc	r16, r16
    13ce:	11 1f       	adc	r17, r17
    13d0:	21 50       	subi	r18, 0x01	; 1
    13d2:	30 40       	sbci	r19, 0x00	; 0
    13d4:	3c 87       	std	Y+12, r19	; 0x0c
    13d6:	2b 87       	std	Y+11, r18	; 0x0b
    13d8:	20 e0       	ldi	r18, 0x00	; 0
    13da:	30 e0       	ldi	r19, 0x00	; 0
    13dc:	40 e0       	ldi	r20, 0x00	; 0
    13de:	50 e0       	ldi	r21, 0x00	; 0
    13e0:	80 e0       	ldi	r24, 0x00	; 0
    13e2:	90 e0       	ldi	r25, 0x00	; 0
    13e4:	a0 e0       	ldi	r26, 0x00	; 0
    13e6:	b0 e4       	ldi	r27, 0x40	; 64
    13e8:	6f e1       	ldi	r22, 0x1F	; 31
    13ea:	70 e0       	ldi	r23, 0x00	; 0
    13ec:	ea 14       	cp	r14, r10
    13ee:	fb 04       	cpc	r15, r11
    13f0:	0c 05       	cpc	r16, r12
    13f2:	1d 05       	cpc	r17, r13
    13f4:	40 f0       	brcs	.+16     	; 0x1406 <__divsf3+0xf4>
    13f6:	28 2b       	or	r18, r24
    13f8:	39 2b       	or	r19, r25
    13fa:	4a 2b       	or	r20, r26
    13fc:	5b 2b       	or	r21, r27
    13fe:	ea 18       	sub	r14, r10
    1400:	fb 08       	sbc	r15, r11
    1402:	0c 09       	sbc	r16, r12
    1404:	1d 09       	sbc	r17, r13
    1406:	b6 95       	lsr	r27
    1408:	a7 95       	ror	r26
    140a:	97 95       	ror	r25
    140c:	87 95       	ror	r24
    140e:	ee 0c       	add	r14, r14
    1410:	ff 1c       	adc	r15, r15
    1412:	00 1f       	adc	r16, r16
    1414:	11 1f       	adc	r17, r17
    1416:	61 50       	subi	r22, 0x01	; 1
    1418:	70 40       	sbci	r23, 0x00	; 0
    141a:	41 f7       	brne	.-48     	; 0x13ec <__divsf3+0xda>
    141c:	da 01       	movw	r26, r20
    141e:	c9 01       	movw	r24, r18
    1420:	8f 77       	andi	r24, 0x7F	; 127
    1422:	90 70       	andi	r25, 0x00	; 0
    1424:	a0 70       	andi	r26, 0x00	; 0
    1426:	b0 70       	andi	r27, 0x00	; 0
    1428:	80 34       	cpi	r24, 0x40	; 64
    142a:	91 05       	cpc	r25, r1
    142c:	a1 05       	cpc	r26, r1
    142e:	b1 05       	cpc	r27, r1
    1430:	61 f4       	brne	.+24     	; 0x144a <__divsf3+0x138>
    1432:	27 fd       	sbrc	r18, 7
    1434:	0a c0       	rjmp	.+20     	; 0x144a <__divsf3+0x138>
    1436:	e1 14       	cp	r14, r1
    1438:	f1 04       	cpc	r15, r1
    143a:	01 05       	cpc	r16, r1
    143c:	11 05       	cpc	r17, r1
    143e:	29 f0       	breq	.+10     	; 0x144a <__divsf3+0x138>
    1440:	20 5c       	subi	r18, 0xC0	; 192
    1442:	3f 4f       	sbci	r19, 0xFF	; 255
    1444:	4f 4f       	sbci	r20, 0xFF	; 255
    1446:	5f 4f       	sbci	r21, 0xFF	; 255
    1448:	20 78       	andi	r18, 0x80	; 128
    144a:	2d 87       	std	Y+13, r18	; 0x0d
    144c:	3e 87       	std	Y+14, r19	; 0x0e
    144e:	4f 87       	std	Y+15, r20	; 0x0f
    1450:	58 8b       	std	Y+16, r21	; 0x10
    1452:	be 01       	movw	r22, r28
    1454:	67 5f       	subi	r22, 0xF7	; 247
    1456:	7f 4f       	sbci	r23, 0xFF	; 255
    1458:	cb 01       	movw	r24, r22
    145a:	0e 94 4f 0b 	call	0x169e	; 0x169e <__pack_f>
    145e:	68 96       	adiw	r28, 0x18	; 24
    1460:	ea e0       	ldi	r30, 0x0A	; 10
    1462:	0c 94 ca 12 	jmp	0x2594	; 0x2594 <__epilogue_restores__+0x10>

00001466 <__fixsfsi>:
    1466:	ac e0       	ldi	r26, 0x0C	; 12
    1468:	b0 e0       	ldi	r27, 0x00	; 0
    146a:	e9 e3       	ldi	r30, 0x39	; 57
    146c:	fa e0       	ldi	r31, 0x0A	; 10
    146e:	0c 94 b6 12 	jmp	0x256c	; 0x256c <__prologue_saves__+0x20>
    1472:	69 83       	std	Y+1, r22	; 0x01
    1474:	7a 83       	std	Y+2, r23	; 0x02
    1476:	8b 83       	std	Y+3, r24	; 0x03
    1478:	9c 83       	std	Y+4, r25	; 0x04
    147a:	be 01       	movw	r22, r28
    147c:	6b 5f       	subi	r22, 0xFB	; 251
    147e:	7f 4f       	sbci	r23, 0xFF	; 255
    1480:	ce 01       	movw	r24, r28
    1482:	01 96       	adiw	r24, 0x01	; 1
    1484:	0e 94 24 0c 	call	0x1848	; 0x1848 <__unpack_f>
    1488:	8d 81       	ldd	r24, Y+5	; 0x05
    148a:	82 30       	cpi	r24, 0x02	; 2
    148c:	61 f1       	breq	.+88     	; 0x14e6 <__fixsfsi+0x80>
    148e:	82 30       	cpi	r24, 0x02	; 2
    1490:	50 f1       	brcs	.+84     	; 0x14e6 <__fixsfsi+0x80>
    1492:	84 30       	cpi	r24, 0x04	; 4
    1494:	21 f4       	brne	.+8      	; 0x149e <__fixsfsi+0x38>
    1496:	8e 81       	ldd	r24, Y+6	; 0x06
    1498:	88 23       	and	r24, r24
    149a:	51 f1       	breq	.+84     	; 0x14f0 <__fixsfsi+0x8a>
    149c:	2e c0       	rjmp	.+92     	; 0x14fa <__fixsfsi+0x94>
    149e:	2f 81       	ldd	r18, Y+7	; 0x07
    14a0:	38 85       	ldd	r19, Y+8	; 0x08
    14a2:	37 fd       	sbrc	r19, 7
    14a4:	20 c0       	rjmp	.+64     	; 0x14e6 <__fixsfsi+0x80>
    14a6:	6e 81       	ldd	r22, Y+6	; 0x06
    14a8:	2f 31       	cpi	r18, 0x1F	; 31
    14aa:	31 05       	cpc	r19, r1
    14ac:	1c f0       	brlt	.+6      	; 0x14b4 <__fixsfsi+0x4e>
    14ae:	66 23       	and	r22, r22
    14b0:	f9 f0       	breq	.+62     	; 0x14f0 <__fixsfsi+0x8a>
    14b2:	23 c0       	rjmp	.+70     	; 0x14fa <__fixsfsi+0x94>
    14b4:	8e e1       	ldi	r24, 0x1E	; 30
    14b6:	90 e0       	ldi	r25, 0x00	; 0
    14b8:	82 1b       	sub	r24, r18
    14ba:	93 0b       	sbc	r25, r19
    14bc:	29 85       	ldd	r18, Y+9	; 0x09
    14be:	3a 85       	ldd	r19, Y+10	; 0x0a
    14c0:	4b 85       	ldd	r20, Y+11	; 0x0b
    14c2:	5c 85       	ldd	r21, Y+12	; 0x0c
    14c4:	04 c0       	rjmp	.+8      	; 0x14ce <__fixsfsi+0x68>
    14c6:	56 95       	lsr	r21
    14c8:	47 95       	ror	r20
    14ca:	37 95       	ror	r19
    14cc:	27 95       	ror	r18
    14ce:	8a 95       	dec	r24
    14d0:	d2 f7       	brpl	.-12     	; 0x14c6 <__fixsfsi+0x60>
    14d2:	66 23       	and	r22, r22
    14d4:	b1 f0       	breq	.+44     	; 0x1502 <__fixsfsi+0x9c>
    14d6:	50 95       	com	r21
    14d8:	40 95       	com	r20
    14da:	30 95       	com	r19
    14dc:	21 95       	neg	r18
    14de:	3f 4f       	sbci	r19, 0xFF	; 255
    14e0:	4f 4f       	sbci	r20, 0xFF	; 255
    14e2:	5f 4f       	sbci	r21, 0xFF	; 255
    14e4:	0e c0       	rjmp	.+28     	; 0x1502 <__fixsfsi+0x9c>
    14e6:	20 e0       	ldi	r18, 0x00	; 0
    14e8:	30 e0       	ldi	r19, 0x00	; 0
    14ea:	40 e0       	ldi	r20, 0x00	; 0
    14ec:	50 e0       	ldi	r21, 0x00	; 0
    14ee:	09 c0       	rjmp	.+18     	; 0x1502 <__fixsfsi+0x9c>
    14f0:	2f ef       	ldi	r18, 0xFF	; 255
    14f2:	3f ef       	ldi	r19, 0xFF	; 255
    14f4:	4f ef       	ldi	r20, 0xFF	; 255
    14f6:	5f e7       	ldi	r21, 0x7F	; 127
    14f8:	04 c0       	rjmp	.+8      	; 0x1502 <__fixsfsi+0x9c>
    14fa:	20 e0       	ldi	r18, 0x00	; 0
    14fc:	30 e0       	ldi	r19, 0x00	; 0
    14fe:	40 e0       	ldi	r20, 0x00	; 0
    1500:	50 e8       	ldi	r21, 0x80	; 128
    1502:	b9 01       	movw	r22, r18
    1504:	ca 01       	movw	r24, r20
    1506:	2c 96       	adiw	r28, 0x0c	; 12
    1508:	e2 e0       	ldi	r30, 0x02	; 2
    150a:	0c 94 d2 12 	jmp	0x25a4	; 0x25a4 <__epilogue_restores__+0x20>

0000150e <__floatunsisf>:
    150e:	a8 e0       	ldi	r26, 0x08	; 8
    1510:	b0 e0       	ldi	r27, 0x00	; 0
    1512:	ed e8       	ldi	r30, 0x8D	; 141
    1514:	fa e0       	ldi	r31, 0x0A	; 10
    1516:	0c 94 b0 12 	jmp	0x2560	; 0x2560 <__prologue_saves__+0x14>
    151a:	7b 01       	movw	r14, r22
    151c:	8c 01       	movw	r16, r24
    151e:	61 15       	cp	r22, r1
    1520:	71 05       	cpc	r23, r1
    1522:	81 05       	cpc	r24, r1
    1524:	91 05       	cpc	r25, r1
    1526:	19 f4       	brne	.+6      	; 0x152e <__floatunsisf+0x20>
    1528:	82 e0       	ldi	r24, 0x02	; 2
    152a:	89 83       	std	Y+1, r24	; 0x01
    152c:	60 c0       	rjmp	.+192    	; 0x15ee <__floatunsisf+0xe0>
    152e:	83 e0       	ldi	r24, 0x03	; 3
    1530:	89 83       	std	Y+1, r24	; 0x01
    1532:	8e e1       	ldi	r24, 0x1E	; 30
    1534:	c8 2e       	mov	r12, r24
    1536:	d1 2c       	mov	r13, r1
    1538:	dc 82       	std	Y+4, r13	; 0x04
    153a:	cb 82       	std	Y+3, r12	; 0x03
    153c:	ed 82       	std	Y+5, r14	; 0x05
    153e:	fe 82       	std	Y+6, r15	; 0x06
    1540:	0f 83       	std	Y+7, r16	; 0x07
    1542:	18 87       	std	Y+8, r17	; 0x08
    1544:	c8 01       	movw	r24, r16
    1546:	b7 01       	movw	r22, r14
    1548:	0e 94 00 0b 	call	0x1600	; 0x1600 <__clzsi2>
    154c:	bc 01       	movw	r22, r24
    154e:	61 50       	subi	r22, 0x01	; 1
    1550:	70 40       	sbci	r23, 0x00	; 0
    1552:	77 ff       	sbrs	r23, 7
    1554:	39 c0       	rjmp	.+114    	; 0x15c8 <__floatunsisf+0xba>
    1556:	ee 27       	eor	r30, r30
    1558:	ff 27       	eor	r31, r31
    155a:	e6 1b       	sub	r30, r22
    155c:	f7 0b       	sbc	r31, r23
    155e:	20 e0       	ldi	r18, 0x00	; 0
    1560:	30 e0       	ldi	r19, 0x00	; 0
    1562:	40 e0       	ldi	r20, 0x00	; 0
    1564:	50 e0       	ldi	r21, 0x00	; 0
    1566:	81 e0       	ldi	r24, 0x01	; 1
    1568:	90 e0       	ldi	r25, 0x00	; 0
    156a:	a0 e0       	ldi	r26, 0x00	; 0
    156c:	b0 e0       	ldi	r27, 0x00	; 0
    156e:	0e 2e       	mov	r0, r30
    1570:	04 c0       	rjmp	.+8      	; 0x157a <__floatunsisf+0x6c>
    1572:	88 0f       	add	r24, r24
    1574:	99 1f       	adc	r25, r25
    1576:	aa 1f       	adc	r26, r26
    1578:	bb 1f       	adc	r27, r27
    157a:	0a 94       	dec	r0
    157c:	d2 f7       	brpl	.-12     	; 0x1572 <__floatunsisf+0x64>
    157e:	01 97       	sbiw	r24, 0x01	; 1
    1580:	a1 09       	sbc	r26, r1
    1582:	b1 09       	sbc	r27, r1
    1584:	8e 21       	and	r24, r14
    1586:	9f 21       	and	r25, r15
    1588:	a0 23       	and	r26, r16
    158a:	b1 23       	and	r27, r17
    158c:	00 97       	sbiw	r24, 0x00	; 0
    158e:	a1 05       	cpc	r26, r1
    1590:	b1 05       	cpc	r27, r1
    1592:	21 f0       	breq	.+8      	; 0x159c <__floatunsisf+0x8e>
    1594:	21 e0       	ldi	r18, 0x01	; 1
    1596:	30 e0       	ldi	r19, 0x00	; 0
    1598:	40 e0       	ldi	r20, 0x00	; 0
    159a:	50 e0       	ldi	r21, 0x00	; 0
    159c:	04 c0       	rjmp	.+8      	; 0x15a6 <__floatunsisf+0x98>
    159e:	16 95       	lsr	r17
    15a0:	07 95       	ror	r16
    15a2:	f7 94       	ror	r15
    15a4:	e7 94       	ror	r14
    15a6:	ea 95       	dec	r30
    15a8:	d2 f7       	brpl	.-12     	; 0x159e <__floatunsisf+0x90>
    15aa:	2e 29       	or	r18, r14
    15ac:	3f 29       	or	r19, r15
    15ae:	40 2b       	or	r20, r16
    15b0:	51 2b       	or	r21, r17
    15b2:	2d 83       	std	Y+5, r18	; 0x05
    15b4:	3e 83       	std	Y+6, r19	; 0x06
    15b6:	4f 83       	std	Y+7, r20	; 0x07
    15b8:	58 87       	std	Y+8, r21	; 0x08
    15ba:	8e e1       	ldi	r24, 0x1E	; 30
    15bc:	90 e0       	ldi	r25, 0x00	; 0
    15be:	86 1b       	sub	r24, r22
    15c0:	97 0b       	sbc	r25, r23
    15c2:	9c 83       	std	Y+4, r25	; 0x04
    15c4:	8b 83       	std	Y+3, r24	; 0x03
    15c6:	13 c0       	rjmp	.+38     	; 0x15ee <__floatunsisf+0xe0>
    15c8:	61 15       	cp	r22, r1
    15ca:	71 05       	cpc	r23, r1
    15cc:	81 f0       	breq	.+32     	; 0x15ee <__floatunsisf+0xe0>
    15ce:	06 2e       	mov	r0, r22
    15d0:	04 c0       	rjmp	.+8      	; 0x15da <__floatunsisf+0xcc>
    15d2:	ee 0c       	add	r14, r14
    15d4:	ff 1c       	adc	r15, r15
    15d6:	00 1f       	adc	r16, r16
    15d8:	11 1f       	adc	r17, r17
    15da:	0a 94       	dec	r0
    15dc:	d2 f7       	brpl	.-12     	; 0x15d2 <__floatunsisf+0xc4>
    15de:	ed 82       	std	Y+5, r14	; 0x05
    15e0:	fe 82       	std	Y+6, r15	; 0x06
    15e2:	0f 83       	std	Y+7, r16	; 0x07
    15e4:	18 87       	std	Y+8, r17	; 0x08
    15e6:	c6 1a       	sub	r12, r22
    15e8:	d7 0a       	sbc	r13, r23
    15ea:	dc 82       	std	Y+4, r13	; 0x04
    15ec:	cb 82       	std	Y+3, r12	; 0x03
    15ee:	1a 82       	std	Y+2, r1	; 0x02
    15f0:	ce 01       	movw	r24, r28
    15f2:	01 96       	adiw	r24, 0x01	; 1
    15f4:	0e 94 4f 0b 	call	0x169e	; 0x169e <__pack_f>
    15f8:	28 96       	adiw	r28, 0x08	; 8
    15fa:	e8 e0       	ldi	r30, 0x08	; 8
    15fc:	0c 94 cc 12 	jmp	0x2598	; 0x2598 <__epilogue_restores__+0x14>

00001600 <__clzsi2>:
    1600:	ef 92       	push	r14
    1602:	ff 92       	push	r15
    1604:	0f 93       	push	r16
    1606:	1f 93       	push	r17
    1608:	7b 01       	movw	r14, r22
    160a:	8c 01       	movw	r16, r24
    160c:	80 e0       	ldi	r24, 0x00	; 0
    160e:	e8 16       	cp	r14, r24
    1610:	80 e0       	ldi	r24, 0x00	; 0
    1612:	f8 06       	cpc	r15, r24
    1614:	81 e0       	ldi	r24, 0x01	; 1
    1616:	08 07       	cpc	r16, r24
    1618:	80 e0       	ldi	r24, 0x00	; 0
    161a:	18 07       	cpc	r17, r24
    161c:	88 f4       	brcc	.+34     	; 0x1640 <__clzsi2+0x40>
    161e:	8f ef       	ldi	r24, 0xFF	; 255
    1620:	e8 16       	cp	r14, r24
    1622:	f1 04       	cpc	r15, r1
    1624:	01 05       	cpc	r16, r1
    1626:	11 05       	cpc	r17, r1
    1628:	31 f0       	breq	.+12     	; 0x1636 <__clzsi2+0x36>
    162a:	28 f0       	brcs	.+10     	; 0x1636 <__clzsi2+0x36>
    162c:	88 e0       	ldi	r24, 0x08	; 8
    162e:	90 e0       	ldi	r25, 0x00	; 0
    1630:	a0 e0       	ldi	r26, 0x00	; 0
    1632:	b0 e0       	ldi	r27, 0x00	; 0
    1634:	17 c0       	rjmp	.+46     	; 0x1664 <__clzsi2+0x64>
    1636:	80 e0       	ldi	r24, 0x00	; 0
    1638:	90 e0       	ldi	r25, 0x00	; 0
    163a:	a0 e0       	ldi	r26, 0x00	; 0
    163c:	b0 e0       	ldi	r27, 0x00	; 0
    163e:	12 c0       	rjmp	.+36     	; 0x1664 <__clzsi2+0x64>
    1640:	80 e0       	ldi	r24, 0x00	; 0
    1642:	e8 16       	cp	r14, r24
    1644:	80 e0       	ldi	r24, 0x00	; 0
    1646:	f8 06       	cpc	r15, r24
    1648:	80 e0       	ldi	r24, 0x00	; 0
    164a:	08 07       	cpc	r16, r24
    164c:	81 e0       	ldi	r24, 0x01	; 1
    164e:	18 07       	cpc	r17, r24
    1650:	28 f0       	brcs	.+10     	; 0x165c <__clzsi2+0x5c>
    1652:	88 e1       	ldi	r24, 0x18	; 24
    1654:	90 e0       	ldi	r25, 0x00	; 0
    1656:	a0 e0       	ldi	r26, 0x00	; 0
    1658:	b0 e0       	ldi	r27, 0x00	; 0
    165a:	04 c0       	rjmp	.+8      	; 0x1664 <__clzsi2+0x64>
    165c:	80 e1       	ldi	r24, 0x10	; 16
    165e:	90 e0       	ldi	r25, 0x00	; 0
    1660:	a0 e0       	ldi	r26, 0x00	; 0
    1662:	b0 e0       	ldi	r27, 0x00	; 0
    1664:	20 e2       	ldi	r18, 0x20	; 32
    1666:	30 e0       	ldi	r19, 0x00	; 0
    1668:	40 e0       	ldi	r20, 0x00	; 0
    166a:	50 e0       	ldi	r21, 0x00	; 0
    166c:	28 1b       	sub	r18, r24
    166e:	39 0b       	sbc	r19, r25
    1670:	4a 0b       	sbc	r20, r26
    1672:	5b 0b       	sbc	r21, r27
    1674:	04 c0       	rjmp	.+8      	; 0x167e <__clzsi2+0x7e>
    1676:	16 95       	lsr	r17
    1678:	07 95       	ror	r16
    167a:	f7 94       	ror	r15
    167c:	e7 94       	ror	r14
    167e:	8a 95       	dec	r24
    1680:	d2 f7       	brpl	.-12     	; 0x1676 <__clzsi2+0x76>
    1682:	f7 01       	movw	r30, r14
    1684:	eb 52       	subi	r30, 0x2B	; 43
    1686:	fe 4f       	sbci	r31, 0xFE	; 254
    1688:	80 81       	ld	r24, Z
    168a:	28 1b       	sub	r18, r24
    168c:	31 09       	sbc	r19, r1
    168e:	41 09       	sbc	r20, r1
    1690:	51 09       	sbc	r21, r1
    1692:	c9 01       	movw	r24, r18
    1694:	1f 91       	pop	r17
    1696:	0f 91       	pop	r16
    1698:	ff 90       	pop	r15
    169a:	ef 90       	pop	r14
    169c:	08 95       	ret

0000169e <__pack_f>:
    169e:	df 92       	push	r13
    16a0:	ef 92       	push	r14
    16a2:	ff 92       	push	r15
    16a4:	0f 93       	push	r16
    16a6:	1f 93       	push	r17
    16a8:	fc 01       	movw	r30, r24
    16aa:	e4 80       	ldd	r14, Z+4	; 0x04
    16ac:	f5 80       	ldd	r15, Z+5	; 0x05
    16ae:	06 81       	ldd	r16, Z+6	; 0x06
    16b0:	17 81       	ldd	r17, Z+7	; 0x07
    16b2:	d1 80       	ldd	r13, Z+1	; 0x01
    16b4:	80 81       	ld	r24, Z
    16b6:	82 30       	cpi	r24, 0x02	; 2
    16b8:	48 f4       	brcc	.+18     	; 0x16cc <__pack_f+0x2e>
    16ba:	80 e0       	ldi	r24, 0x00	; 0
    16bc:	90 e0       	ldi	r25, 0x00	; 0
    16be:	a0 e1       	ldi	r26, 0x10	; 16
    16c0:	b0 e0       	ldi	r27, 0x00	; 0
    16c2:	e8 2a       	or	r14, r24
    16c4:	f9 2a       	or	r15, r25
    16c6:	0a 2b       	or	r16, r26
    16c8:	1b 2b       	or	r17, r27
    16ca:	a5 c0       	rjmp	.+330    	; 0x1816 <__pack_f+0x178>
    16cc:	84 30       	cpi	r24, 0x04	; 4
    16ce:	09 f4       	brne	.+2      	; 0x16d2 <__pack_f+0x34>
    16d0:	9f c0       	rjmp	.+318    	; 0x1810 <__pack_f+0x172>
    16d2:	82 30       	cpi	r24, 0x02	; 2
    16d4:	21 f4       	brne	.+8      	; 0x16de <__pack_f+0x40>
    16d6:	ee 24       	eor	r14, r14
    16d8:	ff 24       	eor	r15, r15
    16da:	87 01       	movw	r16, r14
    16dc:	05 c0       	rjmp	.+10     	; 0x16e8 <__pack_f+0x4a>
    16de:	e1 14       	cp	r14, r1
    16e0:	f1 04       	cpc	r15, r1
    16e2:	01 05       	cpc	r16, r1
    16e4:	11 05       	cpc	r17, r1
    16e6:	19 f4       	brne	.+6      	; 0x16ee <__pack_f+0x50>
    16e8:	e0 e0       	ldi	r30, 0x00	; 0
    16ea:	f0 e0       	ldi	r31, 0x00	; 0
    16ec:	96 c0       	rjmp	.+300    	; 0x181a <__pack_f+0x17c>
    16ee:	62 81       	ldd	r22, Z+2	; 0x02
    16f0:	73 81       	ldd	r23, Z+3	; 0x03
    16f2:	9f ef       	ldi	r25, 0xFF	; 255
    16f4:	62 38       	cpi	r22, 0x82	; 130
    16f6:	79 07       	cpc	r23, r25
    16f8:	0c f0       	brlt	.+2      	; 0x16fc <__pack_f+0x5e>
    16fa:	5b c0       	rjmp	.+182    	; 0x17b2 <__pack_f+0x114>
    16fc:	22 e8       	ldi	r18, 0x82	; 130
    16fe:	3f ef       	ldi	r19, 0xFF	; 255
    1700:	26 1b       	sub	r18, r22
    1702:	37 0b       	sbc	r19, r23
    1704:	2a 31       	cpi	r18, 0x1A	; 26
    1706:	31 05       	cpc	r19, r1
    1708:	2c f0       	brlt	.+10     	; 0x1714 <__pack_f+0x76>
    170a:	20 e0       	ldi	r18, 0x00	; 0
    170c:	30 e0       	ldi	r19, 0x00	; 0
    170e:	40 e0       	ldi	r20, 0x00	; 0
    1710:	50 e0       	ldi	r21, 0x00	; 0
    1712:	2a c0       	rjmp	.+84     	; 0x1768 <__pack_f+0xca>
    1714:	b8 01       	movw	r22, r16
    1716:	a7 01       	movw	r20, r14
    1718:	02 2e       	mov	r0, r18
    171a:	04 c0       	rjmp	.+8      	; 0x1724 <__pack_f+0x86>
    171c:	76 95       	lsr	r23
    171e:	67 95       	ror	r22
    1720:	57 95       	ror	r21
    1722:	47 95       	ror	r20
    1724:	0a 94       	dec	r0
    1726:	d2 f7       	brpl	.-12     	; 0x171c <__pack_f+0x7e>
    1728:	81 e0       	ldi	r24, 0x01	; 1
    172a:	90 e0       	ldi	r25, 0x00	; 0
    172c:	a0 e0       	ldi	r26, 0x00	; 0
    172e:	b0 e0       	ldi	r27, 0x00	; 0
    1730:	04 c0       	rjmp	.+8      	; 0x173a <__pack_f+0x9c>
    1732:	88 0f       	add	r24, r24
    1734:	99 1f       	adc	r25, r25
    1736:	aa 1f       	adc	r26, r26
    1738:	bb 1f       	adc	r27, r27
    173a:	2a 95       	dec	r18
    173c:	d2 f7       	brpl	.-12     	; 0x1732 <__pack_f+0x94>
    173e:	01 97       	sbiw	r24, 0x01	; 1
    1740:	a1 09       	sbc	r26, r1
    1742:	b1 09       	sbc	r27, r1
    1744:	8e 21       	and	r24, r14
    1746:	9f 21       	and	r25, r15
    1748:	a0 23       	and	r26, r16
    174a:	b1 23       	and	r27, r17
    174c:	00 97       	sbiw	r24, 0x00	; 0
    174e:	a1 05       	cpc	r26, r1
    1750:	b1 05       	cpc	r27, r1
    1752:	21 f0       	breq	.+8      	; 0x175c <__pack_f+0xbe>
    1754:	81 e0       	ldi	r24, 0x01	; 1
    1756:	90 e0       	ldi	r25, 0x00	; 0
    1758:	a0 e0       	ldi	r26, 0x00	; 0
    175a:	b0 e0       	ldi	r27, 0x00	; 0
    175c:	9a 01       	movw	r18, r20
    175e:	ab 01       	movw	r20, r22
    1760:	28 2b       	or	r18, r24
    1762:	39 2b       	or	r19, r25
    1764:	4a 2b       	or	r20, r26
    1766:	5b 2b       	or	r21, r27
    1768:	da 01       	movw	r26, r20
    176a:	c9 01       	movw	r24, r18
    176c:	8f 77       	andi	r24, 0x7F	; 127
    176e:	90 70       	andi	r25, 0x00	; 0
    1770:	a0 70       	andi	r26, 0x00	; 0
    1772:	b0 70       	andi	r27, 0x00	; 0
    1774:	80 34       	cpi	r24, 0x40	; 64
    1776:	91 05       	cpc	r25, r1
    1778:	a1 05       	cpc	r26, r1
    177a:	b1 05       	cpc	r27, r1
    177c:	39 f4       	brne	.+14     	; 0x178c <__pack_f+0xee>
    177e:	27 ff       	sbrs	r18, 7
    1780:	09 c0       	rjmp	.+18     	; 0x1794 <__pack_f+0xf6>
    1782:	20 5c       	subi	r18, 0xC0	; 192
    1784:	3f 4f       	sbci	r19, 0xFF	; 255
    1786:	4f 4f       	sbci	r20, 0xFF	; 255
    1788:	5f 4f       	sbci	r21, 0xFF	; 255
    178a:	04 c0       	rjmp	.+8      	; 0x1794 <__pack_f+0xf6>
    178c:	21 5c       	subi	r18, 0xC1	; 193
    178e:	3f 4f       	sbci	r19, 0xFF	; 255
    1790:	4f 4f       	sbci	r20, 0xFF	; 255
    1792:	5f 4f       	sbci	r21, 0xFF	; 255
    1794:	e0 e0       	ldi	r30, 0x00	; 0
    1796:	f0 e0       	ldi	r31, 0x00	; 0
    1798:	20 30       	cpi	r18, 0x00	; 0
    179a:	a0 e0       	ldi	r26, 0x00	; 0
    179c:	3a 07       	cpc	r19, r26
    179e:	a0 e0       	ldi	r26, 0x00	; 0
    17a0:	4a 07       	cpc	r20, r26
    17a2:	a0 e4       	ldi	r26, 0x40	; 64
    17a4:	5a 07       	cpc	r21, r26
    17a6:	10 f0       	brcs	.+4      	; 0x17ac <__pack_f+0x10e>
    17a8:	e1 e0       	ldi	r30, 0x01	; 1
    17aa:	f0 e0       	ldi	r31, 0x00	; 0
    17ac:	79 01       	movw	r14, r18
    17ae:	8a 01       	movw	r16, r20
    17b0:	27 c0       	rjmp	.+78     	; 0x1800 <__pack_f+0x162>
    17b2:	60 38       	cpi	r22, 0x80	; 128
    17b4:	71 05       	cpc	r23, r1
    17b6:	64 f5       	brge	.+88     	; 0x1810 <__pack_f+0x172>
    17b8:	fb 01       	movw	r30, r22
    17ba:	e1 58       	subi	r30, 0x81	; 129
    17bc:	ff 4f       	sbci	r31, 0xFF	; 255
    17be:	d8 01       	movw	r26, r16
    17c0:	c7 01       	movw	r24, r14
    17c2:	8f 77       	andi	r24, 0x7F	; 127
    17c4:	90 70       	andi	r25, 0x00	; 0
    17c6:	a0 70       	andi	r26, 0x00	; 0
    17c8:	b0 70       	andi	r27, 0x00	; 0
    17ca:	80 34       	cpi	r24, 0x40	; 64
    17cc:	91 05       	cpc	r25, r1
    17ce:	a1 05       	cpc	r26, r1
    17d0:	b1 05       	cpc	r27, r1
    17d2:	39 f4       	brne	.+14     	; 0x17e2 <__pack_f+0x144>
    17d4:	e7 fe       	sbrs	r14, 7
    17d6:	0d c0       	rjmp	.+26     	; 0x17f2 <__pack_f+0x154>
    17d8:	80 e4       	ldi	r24, 0x40	; 64
    17da:	90 e0       	ldi	r25, 0x00	; 0
    17dc:	a0 e0       	ldi	r26, 0x00	; 0
    17de:	b0 e0       	ldi	r27, 0x00	; 0
    17e0:	04 c0       	rjmp	.+8      	; 0x17ea <__pack_f+0x14c>
    17e2:	8f e3       	ldi	r24, 0x3F	; 63
    17e4:	90 e0       	ldi	r25, 0x00	; 0
    17e6:	a0 e0       	ldi	r26, 0x00	; 0
    17e8:	b0 e0       	ldi	r27, 0x00	; 0
    17ea:	e8 0e       	add	r14, r24
    17ec:	f9 1e       	adc	r15, r25
    17ee:	0a 1f       	adc	r16, r26
    17f0:	1b 1f       	adc	r17, r27
    17f2:	17 ff       	sbrs	r17, 7
    17f4:	05 c0       	rjmp	.+10     	; 0x1800 <__pack_f+0x162>
    17f6:	16 95       	lsr	r17
    17f8:	07 95       	ror	r16
    17fa:	f7 94       	ror	r15
    17fc:	e7 94       	ror	r14
    17fe:	31 96       	adiw	r30, 0x01	; 1
    1800:	87 e0       	ldi	r24, 0x07	; 7
    1802:	16 95       	lsr	r17
    1804:	07 95       	ror	r16
    1806:	f7 94       	ror	r15
    1808:	e7 94       	ror	r14
    180a:	8a 95       	dec	r24
    180c:	d1 f7       	brne	.-12     	; 0x1802 <__pack_f+0x164>
    180e:	05 c0       	rjmp	.+10     	; 0x181a <__pack_f+0x17c>
    1810:	ee 24       	eor	r14, r14
    1812:	ff 24       	eor	r15, r15
    1814:	87 01       	movw	r16, r14
    1816:	ef ef       	ldi	r30, 0xFF	; 255
    1818:	f0 e0       	ldi	r31, 0x00	; 0
    181a:	6e 2f       	mov	r22, r30
    181c:	67 95       	ror	r22
    181e:	66 27       	eor	r22, r22
    1820:	67 95       	ror	r22
    1822:	90 2f       	mov	r25, r16
    1824:	9f 77       	andi	r25, 0x7F	; 127
    1826:	d7 94       	ror	r13
    1828:	dd 24       	eor	r13, r13
    182a:	d7 94       	ror	r13
    182c:	8e 2f       	mov	r24, r30
    182e:	86 95       	lsr	r24
    1830:	49 2f       	mov	r20, r25
    1832:	46 2b       	or	r20, r22
    1834:	58 2f       	mov	r21, r24
    1836:	5d 29       	or	r21, r13
    1838:	b7 01       	movw	r22, r14
    183a:	ca 01       	movw	r24, r20
    183c:	1f 91       	pop	r17
    183e:	0f 91       	pop	r16
    1840:	ff 90       	pop	r15
    1842:	ef 90       	pop	r14
    1844:	df 90       	pop	r13
    1846:	08 95       	ret

00001848 <__unpack_f>:
    1848:	fc 01       	movw	r30, r24
    184a:	db 01       	movw	r26, r22
    184c:	40 81       	ld	r20, Z
    184e:	51 81       	ldd	r21, Z+1	; 0x01
    1850:	22 81       	ldd	r18, Z+2	; 0x02
    1852:	62 2f       	mov	r22, r18
    1854:	6f 77       	andi	r22, 0x7F	; 127
    1856:	70 e0       	ldi	r23, 0x00	; 0
    1858:	22 1f       	adc	r18, r18
    185a:	22 27       	eor	r18, r18
    185c:	22 1f       	adc	r18, r18
    185e:	93 81       	ldd	r25, Z+3	; 0x03
    1860:	89 2f       	mov	r24, r25
    1862:	88 0f       	add	r24, r24
    1864:	82 2b       	or	r24, r18
    1866:	28 2f       	mov	r18, r24
    1868:	30 e0       	ldi	r19, 0x00	; 0
    186a:	99 1f       	adc	r25, r25
    186c:	99 27       	eor	r25, r25
    186e:	99 1f       	adc	r25, r25
    1870:	11 96       	adiw	r26, 0x01	; 1
    1872:	9c 93       	st	X, r25
    1874:	11 97       	sbiw	r26, 0x01	; 1
    1876:	21 15       	cp	r18, r1
    1878:	31 05       	cpc	r19, r1
    187a:	a9 f5       	brne	.+106    	; 0x18e6 <__unpack_f+0x9e>
    187c:	41 15       	cp	r20, r1
    187e:	51 05       	cpc	r21, r1
    1880:	61 05       	cpc	r22, r1
    1882:	71 05       	cpc	r23, r1
    1884:	11 f4       	brne	.+4      	; 0x188a <__unpack_f+0x42>
    1886:	82 e0       	ldi	r24, 0x02	; 2
    1888:	37 c0       	rjmp	.+110    	; 0x18f8 <__unpack_f+0xb0>
    188a:	82 e8       	ldi	r24, 0x82	; 130
    188c:	9f ef       	ldi	r25, 0xFF	; 255
    188e:	13 96       	adiw	r26, 0x03	; 3
    1890:	9c 93       	st	X, r25
    1892:	8e 93       	st	-X, r24
    1894:	12 97       	sbiw	r26, 0x02	; 2
    1896:	9a 01       	movw	r18, r20
    1898:	ab 01       	movw	r20, r22
    189a:	67 e0       	ldi	r22, 0x07	; 7
    189c:	22 0f       	add	r18, r18
    189e:	33 1f       	adc	r19, r19
    18a0:	44 1f       	adc	r20, r20
    18a2:	55 1f       	adc	r21, r21
    18a4:	6a 95       	dec	r22
    18a6:	d1 f7       	brne	.-12     	; 0x189c <__unpack_f+0x54>
    18a8:	83 e0       	ldi	r24, 0x03	; 3
    18aa:	8c 93       	st	X, r24
    18ac:	0d c0       	rjmp	.+26     	; 0x18c8 <__unpack_f+0x80>
    18ae:	22 0f       	add	r18, r18
    18b0:	33 1f       	adc	r19, r19
    18b2:	44 1f       	adc	r20, r20
    18b4:	55 1f       	adc	r21, r21
    18b6:	12 96       	adiw	r26, 0x02	; 2
    18b8:	8d 91       	ld	r24, X+
    18ba:	9c 91       	ld	r25, X
    18bc:	13 97       	sbiw	r26, 0x03	; 3
    18be:	01 97       	sbiw	r24, 0x01	; 1
    18c0:	13 96       	adiw	r26, 0x03	; 3
    18c2:	9c 93       	st	X, r25
    18c4:	8e 93       	st	-X, r24
    18c6:	12 97       	sbiw	r26, 0x02	; 2
    18c8:	20 30       	cpi	r18, 0x00	; 0
    18ca:	80 e0       	ldi	r24, 0x00	; 0
    18cc:	38 07       	cpc	r19, r24
    18ce:	80 e0       	ldi	r24, 0x00	; 0
    18d0:	48 07       	cpc	r20, r24
    18d2:	80 e4       	ldi	r24, 0x40	; 64
    18d4:	58 07       	cpc	r21, r24
    18d6:	58 f3       	brcs	.-42     	; 0x18ae <__unpack_f+0x66>
    18d8:	14 96       	adiw	r26, 0x04	; 4
    18da:	2d 93       	st	X+, r18
    18dc:	3d 93       	st	X+, r19
    18de:	4d 93       	st	X+, r20
    18e0:	5c 93       	st	X, r21
    18e2:	17 97       	sbiw	r26, 0x07	; 7
    18e4:	08 95       	ret
    18e6:	2f 3f       	cpi	r18, 0xFF	; 255
    18e8:	31 05       	cpc	r19, r1
    18ea:	79 f4       	brne	.+30     	; 0x190a <__unpack_f+0xc2>
    18ec:	41 15       	cp	r20, r1
    18ee:	51 05       	cpc	r21, r1
    18f0:	61 05       	cpc	r22, r1
    18f2:	71 05       	cpc	r23, r1
    18f4:	19 f4       	brne	.+6      	; 0x18fc <__unpack_f+0xb4>
    18f6:	84 e0       	ldi	r24, 0x04	; 4
    18f8:	8c 93       	st	X, r24
    18fa:	08 95       	ret
    18fc:	64 ff       	sbrs	r22, 4
    18fe:	03 c0       	rjmp	.+6      	; 0x1906 <__unpack_f+0xbe>
    1900:	81 e0       	ldi	r24, 0x01	; 1
    1902:	8c 93       	st	X, r24
    1904:	12 c0       	rjmp	.+36     	; 0x192a <__unpack_f+0xe2>
    1906:	1c 92       	st	X, r1
    1908:	10 c0       	rjmp	.+32     	; 0x192a <__unpack_f+0xe2>
    190a:	2f 57       	subi	r18, 0x7F	; 127
    190c:	30 40       	sbci	r19, 0x00	; 0
    190e:	13 96       	adiw	r26, 0x03	; 3
    1910:	3c 93       	st	X, r19
    1912:	2e 93       	st	-X, r18
    1914:	12 97       	sbiw	r26, 0x02	; 2
    1916:	83 e0       	ldi	r24, 0x03	; 3
    1918:	8c 93       	st	X, r24
    191a:	87 e0       	ldi	r24, 0x07	; 7
    191c:	44 0f       	add	r20, r20
    191e:	55 1f       	adc	r21, r21
    1920:	66 1f       	adc	r22, r22
    1922:	77 1f       	adc	r23, r23
    1924:	8a 95       	dec	r24
    1926:	d1 f7       	brne	.-12     	; 0x191c <__unpack_f+0xd4>
    1928:	70 64       	ori	r23, 0x40	; 64
    192a:	14 96       	adiw	r26, 0x04	; 4
    192c:	4d 93       	st	X+, r20
    192e:	5d 93       	st	X+, r21
    1930:	6d 93       	st	X+, r22
    1932:	7c 93       	st	X, r23
    1934:	17 97       	sbiw	r26, 0x07	; 7
    1936:	08 95       	ret

00001938 <strcmp>:
    1938:	fb 01       	movw	r30, r22
    193a:	dc 01       	movw	r26, r24
    193c:	8d 91       	ld	r24, X+
    193e:	01 90       	ld	r0, Z+
    1940:	80 19       	sub	r24, r0
    1942:	01 10       	cpse	r0, r1
    1944:	d9 f3       	breq	.-10     	; 0x193c <strcmp+0x4>
    1946:	99 0b       	sbc	r25, r25
    1948:	08 95       	ret

0000194a <fputc>:
    194a:	0f 93       	push	r16
    194c:	1f 93       	push	r17
    194e:	cf 93       	push	r28
    1950:	df 93       	push	r29
    1952:	8c 01       	movw	r16, r24
    1954:	eb 01       	movw	r28, r22
    1956:	8b 81       	ldd	r24, Y+3	; 0x03
    1958:	81 ff       	sbrs	r24, 1
    195a:	1b c0       	rjmp	.+54     	; 0x1992 <fputc+0x48>
    195c:	82 ff       	sbrs	r24, 2
    195e:	0d c0       	rjmp	.+26     	; 0x197a <fputc+0x30>
    1960:	2e 81       	ldd	r18, Y+6	; 0x06
    1962:	3f 81       	ldd	r19, Y+7	; 0x07
    1964:	8c 81       	ldd	r24, Y+4	; 0x04
    1966:	9d 81       	ldd	r25, Y+5	; 0x05
    1968:	28 17       	cp	r18, r24
    196a:	39 07       	cpc	r19, r25
    196c:	64 f4       	brge	.+24     	; 0x1986 <fputc+0x3c>
    196e:	e8 81       	ld	r30, Y
    1970:	f9 81       	ldd	r31, Y+1	; 0x01
    1972:	01 93       	st	Z+, r16
    1974:	f9 83       	std	Y+1, r31	; 0x01
    1976:	e8 83       	st	Y, r30
    1978:	06 c0       	rjmp	.+12     	; 0x1986 <fputc+0x3c>
    197a:	e8 85       	ldd	r30, Y+8	; 0x08
    197c:	f9 85       	ldd	r31, Y+9	; 0x09
    197e:	80 2f       	mov	r24, r16
    1980:	09 95       	icall
    1982:	89 2b       	or	r24, r25
    1984:	31 f4       	brne	.+12     	; 0x1992 <fputc+0x48>
    1986:	8e 81       	ldd	r24, Y+6	; 0x06
    1988:	9f 81       	ldd	r25, Y+7	; 0x07
    198a:	01 96       	adiw	r24, 0x01	; 1
    198c:	9f 83       	std	Y+7, r25	; 0x07
    198e:	8e 83       	std	Y+6, r24	; 0x06
    1990:	02 c0       	rjmp	.+4      	; 0x1996 <fputc+0x4c>
    1992:	0f ef       	ldi	r16, 0xFF	; 255
    1994:	1f ef       	ldi	r17, 0xFF	; 255
    1996:	c8 01       	movw	r24, r16
    1998:	df 91       	pop	r29
    199a:	cf 91       	pop	r28
    199c:	1f 91       	pop	r17
    199e:	0f 91       	pop	r16
    19a0:	08 95       	ret

000019a2 <fputs>:
    19a2:	ef 92       	push	r14
    19a4:	ff 92       	push	r15
    19a6:	0f 93       	push	r16
    19a8:	1f 93       	push	r17
    19aa:	cf 93       	push	r28
    19ac:	df 93       	push	r29
    19ae:	7c 01       	movw	r14, r24
    19b0:	8b 01       	movw	r16, r22
    19b2:	db 01       	movw	r26, r22
    19b4:	13 96       	adiw	r26, 0x03	; 3
    19b6:	8c 91       	ld	r24, X
    19b8:	81 fd       	sbrc	r24, 1
    19ba:	03 c0       	rjmp	.+6      	; 0x19c2 <fputs+0x20>
    19bc:	cf ef       	ldi	r28, 0xFF	; 255
    19be:	df ef       	ldi	r29, 0xFF	; 255
    19c0:	13 c0       	rjmp	.+38     	; 0x19e8 <fputs+0x46>
    19c2:	c0 e0       	ldi	r28, 0x00	; 0
    19c4:	d0 e0       	ldi	r29, 0x00	; 0
    19c6:	0b c0       	rjmp	.+22     	; 0x19de <fputs+0x3c>
    19c8:	d8 01       	movw	r26, r16
    19ca:	18 96       	adiw	r26, 0x08	; 8
    19cc:	ed 91       	ld	r30, X+
    19ce:	fc 91       	ld	r31, X
    19d0:	19 97       	sbiw	r26, 0x09	; 9
    19d2:	b8 01       	movw	r22, r16
    19d4:	09 95       	icall
    19d6:	89 2b       	or	r24, r25
    19d8:	11 f0       	breq	.+4      	; 0x19de <fputs+0x3c>
    19da:	cf ef       	ldi	r28, 0xFF	; 255
    19dc:	df ef       	ldi	r29, 0xFF	; 255
    19de:	f7 01       	movw	r30, r14
    19e0:	81 91       	ld	r24, Z+
    19e2:	7f 01       	movw	r14, r30
    19e4:	88 23       	and	r24, r24
    19e6:	81 f7       	brne	.-32     	; 0x19c8 <fputs+0x26>
    19e8:	ce 01       	movw	r24, r28
    19ea:	cd b7       	in	r28, 0x3d	; 61
    19ec:	de b7       	in	r29, 0x3e	; 62
    19ee:	e6 e0       	ldi	r30, 0x06	; 6
    19f0:	0c 94 ce 12 	jmp	0x259c	; 0x259c <__epilogue_restores__+0x18>

000019f4 <fscanf>:
    19f4:	a0 e0       	ldi	r26, 0x00	; 0
    19f6:	b0 e0       	ldi	r27, 0x00	; 0
    19f8:	e0 e0       	ldi	r30, 0x00	; 0
    19fa:	fd e0       	ldi	r31, 0x0D	; 13
    19fc:	0c 94 b6 12 	jmp	0x256c	; 0x256c <__prologue_saves__+0x20>
    1a00:	ce 01       	movw	r24, r28
    1a02:	09 96       	adiw	r24, 0x09	; 9
    1a04:	ac 01       	movw	r20, r24
    1a06:	6f 81       	ldd	r22, Y+7	; 0x07
    1a08:	78 85       	ldd	r23, Y+8	; 0x08
    1a0a:	8d 81       	ldd	r24, Y+5	; 0x05
    1a0c:	9e 81       	ldd	r25, Y+6	; 0x06
    1a0e:	0e 94 93 10 	call	0x2126	; 0x2126 <vfscanf>
    1a12:	20 96       	adiw	r28, 0x00	; 0
    1a14:	e2 e0       	ldi	r30, 0x02	; 2
    1a16:	0c 94 d2 12 	jmp	0x25a4	; 0x25a4 <__epilogue_restores__+0x20>

00001a1a <sprintf>:
    1a1a:	ae e0       	ldi	r26, 0x0E	; 14
    1a1c:	b0 e0       	ldi	r27, 0x00	; 0
    1a1e:	e3 e1       	ldi	r30, 0x13	; 19
    1a20:	fd e0       	ldi	r31, 0x0D	; 13
    1a22:	0c 94 b4 12 	jmp	0x2568	; 0x2568 <__prologue_saves__+0x1c>
    1a26:	0d 89       	ldd	r16, Y+21	; 0x15
    1a28:	1e 89       	ldd	r17, Y+22	; 0x16
    1a2a:	86 e0       	ldi	r24, 0x06	; 6
    1a2c:	8c 83       	std	Y+4, r24	; 0x04
    1a2e:	1a 83       	std	Y+2, r17	; 0x02
    1a30:	09 83       	std	Y+1, r16	; 0x01
    1a32:	8f ef       	ldi	r24, 0xFF	; 255
    1a34:	9f e7       	ldi	r25, 0x7F	; 127
    1a36:	9e 83       	std	Y+6, r25	; 0x06
    1a38:	8d 83       	std	Y+5, r24	; 0x05
    1a3a:	ce 01       	movw	r24, r28
    1a3c:	49 96       	adiw	r24, 0x19	; 25
    1a3e:	ac 01       	movw	r20, r24
    1a40:	6f 89       	ldd	r22, Y+23	; 0x17
    1a42:	78 8d       	ldd	r23, Y+24	; 0x18
    1a44:	ce 01       	movw	r24, r28
    1a46:	01 96       	adiw	r24, 0x01	; 1
    1a48:	0e 94 30 0d 	call	0x1a60	; 0x1a60 <vfprintf>
    1a4c:	2f 81       	ldd	r18, Y+7	; 0x07
    1a4e:	38 85       	ldd	r19, Y+8	; 0x08
    1a50:	02 0f       	add	r16, r18
    1a52:	13 1f       	adc	r17, r19
    1a54:	f8 01       	movw	r30, r16
    1a56:	10 82       	st	Z, r1
    1a58:	2e 96       	adiw	r28, 0x0e	; 14
    1a5a:	e4 e0       	ldi	r30, 0x04	; 4
    1a5c:	0c 94 d0 12 	jmp	0x25a0	; 0x25a0 <__epilogue_restores__+0x1c>

00001a60 <vfprintf>:
    1a60:	ab e0       	ldi	r26, 0x0B	; 11
    1a62:	b0 e0       	ldi	r27, 0x00	; 0
    1a64:	e6 e3       	ldi	r30, 0x36	; 54
    1a66:	fd e0       	ldi	r31, 0x0D	; 13
    1a68:	0c 94 a6 12 	jmp	0x254c	; 0x254c <__prologue_saves__>
    1a6c:	3c 01       	movw	r6, r24
    1a6e:	2b 01       	movw	r4, r22
    1a70:	5a 01       	movw	r10, r20
    1a72:	fc 01       	movw	r30, r24
    1a74:	17 82       	std	Z+7, r1	; 0x07
    1a76:	16 82       	std	Z+6, r1	; 0x06
    1a78:	83 81       	ldd	r24, Z+3	; 0x03
    1a7a:	81 fd       	sbrc	r24, 1
    1a7c:	03 c0       	rjmp	.+6      	; 0x1a84 <vfprintf+0x24>
    1a7e:	6f ef       	ldi	r22, 0xFF	; 255
    1a80:	7f ef       	ldi	r23, 0xFF	; 255
    1a82:	c8 c1       	rjmp	.+912    	; 0x1e14 <vfprintf+0x3b4>
    1a84:	9a e0       	ldi	r25, 0x0A	; 10
    1a86:	89 2e       	mov	r8, r25
    1a88:	1e 01       	movw	r2, r28
    1a8a:	08 94       	sec
    1a8c:	21 1c       	adc	r2, r1
    1a8e:	31 1c       	adc	r3, r1
    1a90:	f3 01       	movw	r30, r6
    1a92:	23 81       	ldd	r18, Z+3	; 0x03
    1a94:	f2 01       	movw	r30, r4
    1a96:	23 fd       	sbrc	r18, 3
    1a98:	85 91       	lpm	r24, Z+
    1a9a:	23 ff       	sbrs	r18, 3
    1a9c:	81 91       	ld	r24, Z+
    1a9e:	2f 01       	movw	r4, r30
    1aa0:	88 23       	and	r24, r24
    1aa2:	09 f4       	brne	.+2      	; 0x1aa6 <vfprintf+0x46>
    1aa4:	b4 c1       	rjmp	.+872    	; 0x1e0e <vfprintf+0x3ae>
    1aa6:	85 32       	cpi	r24, 0x25	; 37
    1aa8:	39 f4       	brne	.+14     	; 0x1ab8 <vfprintf+0x58>
    1aaa:	23 fd       	sbrc	r18, 3
    1aac:	85 91       	lpm	r24, Z+
    1aae:	23 ff       	sbrs	r18, 3
    1ab0:	81 91       	ld	r24, Z+
    1ab2:	2f 01       	movw	r4, r30
    1ab4:	85 32       	cpi	r24, 0x25	; 37
    1ab6:	29 f4       	brne	.+10     	; 0x1ac2 <vfprintf+0x62>
    1ab8:	b3 01       	movw	r22, r6
    1aba:	90 e0       	ldi	r25, 0x00	; 0
    1abc:	0e 94 a5 0c 	call	0x194a	; 0x194a <fputc>
    1ac0:	e7 cf       	rjmp	.-50     	; 0x1a90 <vfprintf+0x30>
    1ac2:	98 2f       	mov	r25, r24
    1ac4:	dd 24       	eor	r13, r13
    1ac6:	cc 24       	eor	r12, r12
    1ac8:	99 24       	eor	r9, r9
    1aca:	ff e1       	ldi	r31, 0x1F	; 31
    1acc:	fd 15       	cp	r31, r13
    1ace:	d0 f0       	brcs	.+52     	; 0x1b04 <vfprintf+0xa4>
    1ad0:	9b 32       	cpi	r25, 0x2B	; 43
    1ad2:	69 f0       	breq	.+26     	; 0x1aee <vfprintf+0x8e>
    1ad4:	9c 32       	cpi	r25, 0x2C	; 44
    1ad6:	28 f4       	brcc	.+10     	; 0x1ae2 <vfprintf+0x82>
    1ad8:	90 32       	cpi	r25, 0x20	; 32
    1ada:	59 f0       	breq	.+22     	; 0x1af2 <vfprintf+0x92>
    1adc:	93 32       	cpi	r25, 0x23	; 35
    1ade:	91 f4       	brne	.+36     	; 0x1b04 <vfprintf+0xa4>
    1ae0:	0e c0       	rjmp	.+28     	; 0x1afe <vfprintf+0x9e>
    1ae2:	9d 32       	cpi	r25, 0x2D	; 45
    1ae4:	49 f0       	breq	.+18     	; 0x1af8 <vfprintf+0x98>
    1ae6:	90 33       	cpi	r25, 0x30	; 48
    1ae8:	69 f4       	brne	.+26     	; 0x1b04 <vfprintf+0xa4>
    1aea:	41 e0       	ldi	r20, 0x01	; 1
    1aec:	24 c0       	rjmp	.+72     	; 0x1b36 <vfprintf+0xd6>
    1aee:	52 e0       	ldi	r21, 0x02	; 2
    1af0:	d5 2a       	or	r13, r21
    1af2:	84 e0       	ldi	r24, 0x04	; 4
    1af4:	d8 2a       	or	r13, r24
    1af6:	28 c0       	rjmp	.+80     	; 0x1b48 <vfprintf+0xe8>
    1af8:	98 e0       	ldi	r25, 0x08	; 8
    1afa:	d9 2a       	or	r13, r25
    1afc:	25 c0       	rjmp	.+74     	; 0x1b48 <vfprintf+0xe8>
    1afe:	e0 e1       	ldi	r30, 0x10	; 16
    1b00:	de 2a       	or	r13, r30
    1b02:	22 c0       	rjmp	.+68     	; 0x1b48 <vfprintf+0xe8>
    1b04:	d7 fc       	sbrc	r13, 7
    1b06:	29 c0       	rjmp	.+82     	; 0x1b5a <vfprintf+0xfa>
    1b08:	89 2f       	mov	r24, r25
    1b0a:	80 53       	subi	r24, 0x30	; 48
    1b0c:	8a 30       	cpi	r24, 0x0A	; 10
    1b0e:	70 f4       	brcc	.+28     	; 0x1b2c <vfprintf+0xcc>
    1b10:	d6 fe       	sbrs	r13, 6
    1b12:	05 c0       	rjmp	.+10     	; 0x1b1e <vfprintf+0xbe>
    1b14:	98 9c       	mul	r9, r8
    1b16:	90 2c       	mov	r9, r0
    1b18:	11 24       	eor	r1, r1
    1b1a:	98 0e       	add	r9, r24
    1b1c:	15 c0       	rjmp	.+42     	; 0x1b48 <vfprintf+0xe8>
    1b1e:	c8 9c       	mul	r12, r8
    1b20:	c0 2c       	mov	r12, r0
    1b22:	11 24       	eor	r1, r1
    1b24:	c8 0e       	add	r12, r24
    1b26:	f0 e2       	ldi	r31, 0x20	; 32
    1b28:	df 2a       	or	r13, r31
    1b2a:	0e c0       	rjmp	.+28     	; 0x1b48 <vfprintf+0xe8>
    1b2c:	9e 32       	cpi	r25, 0x2E	; 46
    1b2e:	29 f4       	brne	.+10     	; 0x1b3a <vfprintf+0xda>
    1b30:	d6 fc       	sbrc	r13, 6
    1b32:	6d c1       	rjmp	.+730    	; 0x1e0e <vfprintf+0x3ae>
    1b34:	40 e4       	ldi	r20, 0x40	; 64
    1b36:	d4 2a       	or	r13, r20
    1b38:	07 c0       	rjmp	.+14     	; 0x1b48 <vfprintf+0xe8>
    1b3a:	9c 36       	cpi	r25, 0x6C	; 108
    1b3c:	19 f4       	brne	.+6      	; 0x1b44 <vfprintf+0xe4>
    1b3e:	50 e8       	ldi	r21, 0x80	; 128
    1b40:	d5 2a       	or	r13, r21
    1b42:	02 c0       	rjmp	.+4      	; 0x1b48 <vfprintf+0xe8>
    1b44:	98 36       	cpi	r25, 0x68	; 104
    1b46:	49 f4       	brne	.+18     	; 0x1b5a <vfprintf+0xfa>
    1b48:	f2 01       	movw	r30, r4
    1b4a:	23 fd       	sbrc	r18, 3
    1b4c:	95 91       	lpm	r25, Z+
    1b4e:	23 ff       	sbrs	r18, 3
    1b50:	91 91       	ld	r25, Z+
    1b52:	2f 01       	movw	r4, r30
    1b54:	99 23       	and	r25, r25
    1b56:	09 f0       	breq	.+2      	; 0x1b5a <vfprintf+0xfa>
    1b58:	b8 cf       	rjmp	.-144    	; 0x1aca <vfprintf+0x6a>
    1b5a:	89 2f       	mov	r24, r25
    1b5c:	85 54       	subi	r24, 0x45	; 69
    1b5e:	83 30       	cpi	r24, 0x03	; 3
    1b60:	18 f0       	brcs	.+6      	; 0x1b68 <vfprintf+0x108>
    1b62:	80 52       	subi	r24, 0x20	; 32
    1b64:	83 30       	cpi	r24, 0x03	; 3
    1b66:	38 f4       	brcc	.+14     	; 0x1b76 <vfprintf+0x116>
    1b68:	44 e0       	ldi	r20, 0x04	; 4
    1b6a:	50 e0       	ldi	r21, 0x00	; 0
    1b6c:	a4 0e       	add	r10, r20
    1b6e:	b5 1e       	adc	r11, r21
    1b70:	5f e3       	ldi	r21, 0x3F	; 63
    1b72:	59 83       	std	Y+1, r21	; 0x01
    1b74:	0f c0       	rjmp	.+30     	; 0x1b94 <vfprintf+0x134>
    1b76:	93 36       	cpi	r25, 0x63	; 99
    1b78:	31 f0       	breq	.+12     	; 0x1b86 <vfprintf+0x126>
    1b7a:	93 37       	cpi	r25, 0x73	; 115
    1b7c:	79 f0       	breq	.+30     	; 0x1b9c <vfprintf+0x13c>
    1b7e:	93 35       	cpi	r25, 0x53	; 83
    1b80:	09 f0       	breq	.+2      	; 0x1b84 <vfprintf+0x124>
    1b82:	56 c0       	rjmp	.+172    	; 0x1c30 <vfprintf+0x1d0>
    1b84:	20 c0       	rjmp	.+64     	; 0x1bc6 <vfprintf+0x166>
    1b86:	f5 01       	movw	r30, r10
    1b88:	80 81       	ld	r24, Z
    1b8a:	89 83       	std	Y+1, r24	; 0x01
    1b8c:	42 e0       	ldi	r20, 0x02	; 2
    1b8e:	50 e0       	ldi	r21, 0x00	; 0
    1b90:	a4 0e       	add	r10, r20
    1b92:	b5 1e       	adc	r11, r21
    1b94:	71 01       	movw	r14, r2
    1b96:	01 e0       	ldi	r16, 0x01	; 1
    1b98:	10 e0       	ldi	r17, 0x00	; 0
    1b9a:	12 c0       	rjmp	.+36     	; 0x1bc0 <vfprintf+0x160>
    1b9c:	f5 01       	movw	r30, r10
    1b9e:	e0 80       	ld	r14, Z
    1ba0:	f1 80       	ldd	r15, Z+1	; 0x01
    1ba2:	d6 fc       	sbrc	r13, 6
    1ba4:	03 c0       	rjmp	.+6      	; 0x1bac <vfprintf+0x14c>
    1ba6:	6f ef       	ldi	r22, 0xFF	; 255
    1ba8:	7f ef       	ldi	r23, 0xFF	; 255
    1baa:	02 c0       	rjmp	.+4      	; 0x1bb0 <vfprintf+0x150>
    1bac:	69 2d       	mov	r22, r9
    1bae:	70 e0       	ldi	r23, 0x00	; 0
    1bb0:	42 e0       	ldi	r20, 0x02	; 2
    1bb2:	50 e0       	ldi	r21, 0x00	; 0
    1bb4:	a4 0e       	add	r10, r20
    1bb6:	b5 1e       	adc	r11, r21
    1bb8:	c7 01       	movw	r24, r14
    1bba:	0e 94 ba 11 	call	0x2374	; 0x2374 <strnlen>
    1bbe:	8c 01       	movw	r16, r24
    1bc0:	5f e7       	ldi	r21, 0x7F	; 127
    1bc2:	d5 22       	and	r13, r21
    1bc4:	14 c0       	rjmp	.+40     	; 0x1bee <vfprintf+0x18e>
    1bc6:	f5 01       	movw	r30, r10
    1bc8:	e0 80       	ld	r14, Z
    1bca:	f1 80       	ldd	r15, Z+1	; 0x01
    1bcc:	d6 fc       	sbrc	r13, 6
    1bce:	03 c0       	rjmp	.+6      	; 0x1bd6 <vfprintf+0x176>
    1bd0:	6f ef       	ldi	r22, 0xFF	; 255
    1bd2:	7f ef       	ldi	r23, 0xFF	; 255
    1bd4:	02 c0       	rjmp	.+4      	; 0x1bda <vfprintf+0x17a>
    1bd6:	69 2d       	mov	r22, r9
    1bd8:	70 e0       	ldi	r23, 0x00	; 0
    1bda:	42 e0       	ldi	r20, 0x02	; 2
    1bdc:	50 e0       	ldi	r21, 0x00	; 0
    1bde:	a4 0e       	add	r10, r20
    1be0:	b5 1e       	adc	r11, r21
    1be2:	c7 01       	movw	r24, r14
    1be4:	0e 94 af 11 	call	0x235e	; 0x235e <strnlen_P>
    1be8:	8c 01       	movw	r16, r24
    1bea:	50 e8       	ldi	r21, 0x80	; 128
    1bec:	d5 2a       	or	r13, r21
    1bee:	d3 fe       	sbrs	r13, 3
    1bf0:	07 c0       	rjmp	.+14     	; 0x1c00 <vfprintf+0x1a0>
    1bf2:	1a c0       	rjmp	.+52     	; 0x1c28 <vfprintf+0x1c8>
    1bf4:	b3 01       	movw	r22, r6
    1bf6:	80 e2       	ldi	r24, 0x20	; 32
    1bf8:	90 e0       	ldi	r25, 0x00	; 0
    1bfa:	0e 94 a5 0c 	call	0x194a	; 0x194a <fputc>
    1bfe:	ca 94       	dec	r12
    1c00:	8c 2d       	mov	r24, r12
    1c02:	90 e0       	ldi	r25, 0x00	; 0
    1c04:	08 17       	cp	r16, r24
    1c06:	19 07       	cpc	r17, r25
    1c08:	a8 f3       	brcs	.-22     	; 0x1bf4 <vfprintf+0x194>
    1c0a:	0e c0       	rjmp	.+28     	; 0x1c28 <vfprintf+0x1c8>
    1c0c:	f7 01       	movw	r30, r14
    1c0e:	d7 fc       	sbrc	r13, 7
    1c10:	85 91       	lpm	r24, Z+
    1c12:	d7 fe       	sbrs	r13, 7
    1c14:	81 91       	ld	r24, Z+
    1c16:	7f 01       	movw	r14, r30
    1c18:	b3 01       	movw	r22, r6
    1c1a:	90 e0       	ldi	r25, 0x00	; 0
    1c1c:	0e 94 a5 0c 	call	0x194a	; 0x194a <fputc>
    1c20:	c1 10       	cpse	r12, r1
    1c22:	ca 94       	dec	r12
    1c24:	01 50       	subi	r16, 0x01	; 1
    1c26:	10 40       	sbci	r17, 0x00	; 0
    1c28:	01 15       	cp	r16, r1
    1c2a:	11 05       	cpc	r17, r1
    1c2c:	79 f7       	brne	.-34     	; 0x1c0c <vfprintf+0x1ac>
    1c2e:	ec c0       	rjmp	.+472    	; 0x1e08 <vfprintf+0x3a8>
    1c30:	94 36       	cpi	r25, 0x64	; 100
    1c32:	11 f0       	breq	.+4      	; 0x1c38 <vfprintf+0x1d8>
    1c34:	99 36       	cpi	r25, 0x69	; 105
    1c36:	71 f5       	brne	.+92     	; 0x1c94 <vfprintf+0x234>
    1c38:	d7 fe       	sbrs	r13, 7
    1c3a:	08 c0       	rjmp	.+16     	; 0x1c4c <vfprintf+0x1ec>
    1c3c:	f5 01       	movw	r30, r10
    1c3e:	e0 80       	ld	r14, Z
    1c40:	f1 80       	ldd	r15, Z+1	; 0x01
    1c42:	02 81       	ldd	r16, Z+2	; 0x02
    1c44:	13 81       	ldd	r17, Z+3	; 0x03
    1c46:	44 e0       	ldi	r20, 0x04	; 4
    1c48:	50 e0       	ldi	r21, 0x00	; 0
    1c4a:	0a c0       	rjmp	.+20     	; 0x1c60 <vfprintf+0x200>
    1c4c:	f5 01       	movw	r30, r10
    1c4e:	80 81       	ld	r24, Z
    1c50:	91 81       	ldd	r25, Z+1	; 0x01
    1c52:	7c 01       	movw	r14, r24
    1c54:	00 27       	eor	r16, r16
    1c56:	f7 fc       	sbrc	r15, 7
    1c58:	00 95       	com	r16
    1c5a:	10 2f       	mov	r17, r16
    1c5c:	42 e0       	ldi	r20, 0x02	; 2
    1c5e:	50 e0       	ldi	r21, 0x00	; 0
    1c60:	a4 0e       	add	r10, r20
    1c62:	b5 1e       	adc	r11, r21
    1c64:	5f e6       	ldi	r21, 0x6F	; 111
    1c66:	d5 22       	and	r13, r21
    1c68:	17 ff       	sbrs	r17, 7
    1c6a:	0a c0       	rjmp	.+20     	; 0x1c80 <vfprintf+0x220>
    1c6c:	10 95       	com	r17
    1c6e:	00 95       	com	r16
    1c70:	f0 94       	com	r15
    1c72:	e0 94       	com	r14
    1c74:	e1 1c       	adc	r14, r1
    1c76:	f1 1c       	adc	r15, r1
    1c78:	01 1d       	adc	r16, r1
    1c7a:	11 1d       	adc	r17, r1
    1c7c:	80 e8       	ldi	r24, 0x80	; 128
    1c7e:	d8 2a       	or	r13, r24
    1c80:	2a e0       	ldi	r18, 0x0A	; 10
    1c82:	30 e0       	ldi	r19, 0x00	; 0
    1c84:	a1 01       	movw	r20, r2
    1c86:	c8 01       	movw	r24, r16
    1c88:	b7 01       	movw	r22, r14
    1c8a:	0e 94 21 12 	call	0x2442	; 0x2442 <__ultoa_invert>
    1c8e:	f8 2e       	mov	r15, r24
    1c90:	f2 18       	sub	r15, r2
    1c92:	40 c0       	rjmp	.+128    	; 0x1d14 <vfprintf+0x2b4>
    1c94:	95 37       	cpi	r25, 0x75	; 117
    1c96:	29 f4       	brne	.+10     	; 0x1ca2 <vfprintf+0x242>
    1c98:	1d 2d       	mov	r17, r13
    1c9a:	1f 7e       	andi	r17, 0xEF	; 239
    1c9c:	2a e0       	ldi	r18, 0x0A	; 10
    1c9e:	30 e0       	ldi	r19, 0x00	; 0
    1ca0:	1d c0       	rjmp	.+58     	; 0x1cdc <vfprintf+0x27c>
    1ca2:	1d 2d       	mov	r17, r13
    1ca4:	19 7f       	andi	r17, 0xF9	; 249
    1ca6:	9f 36       	cpi	r25, 0x6F	; 111
    1ca8:	61 f0       	breq	.+24     	; 0x1cc2 <vfprintf+0x262>
    1caa:	90 37       	cpi	r25, 0x70	; 112
    1cac:	20 f4       	brcc	.+8      	; 0x1cb6 <vfprintf+0x256>
    1cae:	98 35       	cpi	r25, 0x58	; 88
    1cb0:	09 f0       	breq	.+2      	; 0x1cb4 <vfprintf+0x254>
    1cb2:	ad c0       	rjmp	.+346    	; 0x1e0e <vfprintf+0x3ae>
    1cb4:	0f c0       	rjmp	.+30     	; 0x1cd4 <vfprintf+0x274>
    1cb6:	90 37       	cpi	r25, 0x70	; 112
    1cb8:	39 f0       	breq	.+14     	; 0x1cc8 <vfprintf+0x268>
    1cba:	98 37       	cpi	r25, 0x78	; 120
    1cbc:	09 f0       	breq	.+2      	; 0x1cc0 <vfprintf+0x260>
    1cbe:	a7 c0       	rjmp	.+334    	; 0x1e0e <vfprintf+0x3ae>
    1cc0:	04 c0       	rjmp	.+8      	; 0x1cca <vfprintf+0x26a>
    1cc2:	28 e0       	ldi	r18, 0x08	; 8
    1cc4:	30 e0       	ldi	r19, 0x00	; 0
    1cc6:	0a c0       	rjmp	.+20     	; 0x1cdc <vfprintf+0x27c>
    1cc8:	10 61       	ori	r17, 0x10	; 16
    1cca:	14 fd       	sbrc	r17, 4
    1ccc:	14 60       	ori	r17, 0x04	; 4
    1cce:	20 e1       	ldi	r18, 0x10	; 16
    1cd0:	30 e0       	ldi	r19, 0x00	; 0
    1cd2:	04 c0       	rjmp	.+8      	; 0x1cdc <vfprintf+0x27c>
    1cd4:	14 fd       	sbrc	r17, 4
    1cd6:	16 60       	ori	r17, 0x06	; 6
    1cd8:	20 e1       	ldi	r18, 0x10	; 16
    1cda:	32 e0       	ldi	r19, 0x02	; 2
    1cdc:	17 ff       	sbrs	r17, 7
    1cde:	08 c0       	rjmp	.+16     	; 0x1cf0 <vfprintf+0x290>
    1ce0:	f5 01       	movw	r30, r10
    1ce2:	60 81       	ld	r22, Z
    1ce4:	71 81       	ldd	r23, Z+1	; 0x01
    1ce6:	82 81       	ldd	r24, Z+2	; 0x02
    1ce8:	93 81       	ldd	r25, Z+3	; 0x03
    1cea:	44 e0       	ldi	r20, 0x04	; 4
    1cec:	50 e0       	ldi	r21, 0x00	; 0
    1cee:	08 c0       	rjmp	.+16     	; 0x1d00 <vfprintf+0x2a0>
    1cf0:	f5 01       	movw	r30, r10
    1cf2:	80 81       	ld	r24, Z
    1cf4:	91 81       	ldd	r25, Z+1	; 0x01
    1cf6:	bc 01       	movw	r22, r24
    1cf8:	80 e0       	ldi	r24, 0x00	; 0
    1cfa:	90 e0       	ldi	r25, 0x00	; 0
    1cfc:	42 e0       	ldi	r20, 0x02	; 2
    1cfe:	50 e0       	ldi	r21, 0x00	; 0
    1d00:	a4 0e       	add	r10, r20
    1d02:	b5 1e       	adc	r11, r21
    1d04:	a1 01       	movw	r20, r2
    1d06:	0e 94 21 12 	call	0x2442	; 0x2442 <__ultoa_invert>
    1d0a:	f8 2e       	mov	r15, r24
    1d0c:	f2 18       	sub	r15, r2
    1d0e:	8f e7       	ldi	r24, 0x7F	; 127
    1d10:	d8 2e       	mov	r13, r24
    1d12:	d1 22       	and	r13, r17
    1d14:	d6 fe       	sbrs	r13, 6
    1d16:	0b c0       	rjmp	.+22     	; 0x1d2e <vfprintf+0x2ce>
    1d18:	5e ef       	ldi	r21, 0xFE	; 254
    1d1a:	d5 22       	and	r13, r21
    1d1c:	f9 14       	cp	r15, r9
    1d1e:	38 f4       	brcc	.+14     	; 0x1d2e <vfprintf+0x2ce>
    1d20:	d4 fe       	sbrs	r13, 4
    1d22:	07 c0       	rjmp	.+14     	; 0x1d32 <vfprintf+0x2d2>
    1d24:	d2 fc       	sbrc	r13, 2
    1d26:	05 c0       	rjmp	.+10     	; 0x1d32 <vfprintf+0x2d2>
    1d28:	8f ee       	ldi	r24, 0xEF	; 239
    1d2a:	d8 22       	and	r13, r24
    1d2c:	02 c0       	rjmp	.+4      	; 0x1d32 <vfprintf+0x2d2>
    1d2e:	1f 2d       	mov	r17, r15
    1d30:	01 c0       	rjmp	.+2      	; 0x1d34 <vfprintf+0x2d4>
    1d32:	19 2d       	mov	r17, r9
    1d34:	d4 fe       	sbrs	r13, 4
    1d36:	0d c0       	rjmp	.+26     	; 0x1d52 <vfprintf+0x2f2>
    1d38:	fe 01       	movw	r30, r28
    1d3a:	ef 0d       	add	r30, r15
    1d3c:	f1 1d       	adc	r31, r1
    1d3e:	80 81       	ld	r24, Z
    1d40:	80 33       	cpi	r24, 0x30	; 48
    1d42:	19 f4       	brne	.+6      	; 0x1d4a <vfprintf+0x2ea>
    1d44:	99 ee       	ldi	r25, 0xE9	; 233
    1d46:	d9 22       	and	r13, r25
    1d48:	08 c0       	rjmp	.+16     	; 0x1d5a <vfprintf+0x2fa>
    1d4a:	1f 5f       	subi	r17, 0xFF	; 255
    1d4c:	d2 fe       	sbrs	r13, 2
    1d4e:	05 c0       	rjmp	.+10     	; 0x1d5a <vfprintf+0x2fa>
    1d50:	03 c0       	rjmp	.+6      	; 0x1d58 <vfprintf+0x2f8>
    1d52:	8d 2d       	mov	r24, r13
    1d54:	86 78       	andi	r24, 0x86	; 134
    1d56:	09 f0       	breq	.+2      	; 0x1d5a <vfprintf+0x2fa>
    1d58:	1f 5f       	subi	r17, 0xFF	; 255
    1d5a:	0d 2d       	mov	r16, r13
    1d5c:	d3 fc       	sbrc	r13, 3
    1d5e:	14 c0       	rjmp	.+40     	; 0x1d88 <vfprintf+0x328>
    1d60:	d0 fe       	sbrs	r13, 0
    1d62:	0f c0       	rjmp	.+30     	; 0x1d82 <vfprintf+0x322>
    1d64:	1c 15       	cp	r17, r12
    1d66:	10 f0       	brcs	.+4      	; 0x1d6c <vfprintf+0x30c>
    1d68:	9f 2c       	mov	r9, r15
    1d6a:	0b c0       	rjmp	.+22     	; 0x1d82 <vfprintf+0x322>
    1d6c:	9f 2c       	mov	r9, r15
    1d6e:	9c 0c       	add	r9, r12
    1d70:	91 1a       	sub	r9, r17
    1d72:	1c 2d       	mov	r17, r12
    1d74:	06 c0       	rjmp	.+12     	; 0x1d82 <vfprintf+0x322>
    1d76:	b3 01       	movw	r22, r6
    1d78:	80 e2       	ldi	r24, 0x20	; 32
    1d7a:	90 e0       	ldi	r25, 0x00	; 0
    1d7c:	0e 94 a5 0c 	call	0x194a	; 0x194a <fputc>
    1d80:	1f 5f       	subi	r17, 0xFF	; 255
    1d82:	1c 15       	cp	r17, r12
    1d84:	c0 f3       	brcs	.-16     	; 0x1d76 <vfprintf+0x316>
    1d86:	04 c0       	rjmp	.+8      	; 0x1d90 <vfprintf+0x330>
    1d88:	1c 15       	cp	r17, r12
    1d8a:	10 f4       	brcc	.+4      	; 0x1d90 <vfprintf+0x330>
    1d8c:	c1 1a       	sub	r12, r17
    1d8e:	01 c0       	rjmp	.+2      	; 0x1d92 <vfprintf+0x332>
    1d90:	cc 24       	eor	r12, r12
    1d92:	04 ff       	sbrs	r16, 4
    1d94:	10 c0       	rjmp	.+32     	; 0x1db6 <vfprintf+0x356>
    1d96:	b3 01       	movw	r22, r6
    1d98:	80 e3       	ldi	r24, 0x30	; 48
    1d9a:	90 e0       	ldi	r25, 0x00	; 0
    1d9c:	0e 94 a5 0c 	call	0x194a	; 0x194a <fputc>
    1da0:	02 ff       	sbrs	r16, 2
    1da2:	1e c0       	rjmp	.+60     	; 0x1de0 <vfprintf+0x380>
    1da4:	01 fd       	sbrc	r16, 1
    1da6:	03 c0       	rjmp	.+6      	; 0x1dae <vfprintf+0x34e>
    1da8:	88 e7       	ldi	r24, 0x78	; 120
    1daa:	90 e0       	ldi	r25, 0x00	; 0
    1dac:	02 c0       	rjmp	.+4      	; 0x1db2 <vfprintf+0x352>
    1dae:	88 e5       	ldi	r24, 0x58	; 88
    1db0:	90 e0       	ldi	r25, 0x00	; 0
    1db2:	b3 01       	movw	r22, r6
    1db4:	0c c0       	rjmp	.+24     	; 0x1dce <vfprintf+0x36e>
    1db6:	80 2f       	mov	r24, r16
    1db8:	86 78       	andi	r24, 0x86	; 134
    1dba:	91 f0       	breq	.+36     	; 0x1de0 <vfprintf+0x380>
    1dbc:	01 ff       	sbrs	r16, 1
    1dbe:	02 c0       	rjmp	.+4      	; 0x1dc4 <vfprintf+0x364>
    1dc0:	8b e2       	ldi	r24, 0x2B	; 43
    1dc2:	01 c0       	rjmp	.+2      	; 0x1dc6 <vfprintf+0x366>
    1dc4:	80 e2       	ldi	r24, 0x20	; 32
    1dc6:	d7 fc       	sbrc	r13, 7
    1dc8:	8d e2       	ldi	r24, 0x2D	; 45
    1dca:	b3 01       	movw	r22, r6
    1dcc:	90 e0       	ldi	r25, 0x00	; 0
    1dce:	0e 94 a5 0c 	call	0x194a	; 0x194a <fputc>
    1dd2:	06 c0       	rjmp	.+12     	; 0x1de0 <vfprintf+0x380>
    1dd4:	b3 01       	movw	r22, r6
    1dd6:	80 e3       	ldi	r24, 0x30	; 48
    1dd8:	90 e0       	ldi	r25, 0x00	; 0
    1dda:	0e 94 a5 0c 	call	0x194a	; 0x194a <fputc>
    1dde:	9a 94       	dec	r9
    1de0:	f9 14       	cp	r15, r9
    1de2:	c0 f3       	brcs	.-16     	; 0x1dd4 <vfprintf+0x374>
    1de4:	fa 94       	dec	r15
    1de6:	f1 01       	movw	r30, r2
    1de8:	ef 0d       	add	r30, r15
    1dea:	f1 1d       	adc	r31, r1
    1dec:	b3 01       	movw	r22, r6
    1dee:	80 81       	ld	r24, Z
    1df0:	90 e0       	ldi	r25, 0x00	; 0
    1df2:	0e 94 a5 0c 	call	0x194a	; 0x194a <fputc>
    1df6:	ff 20       	and	r15, r15
    1df8:	a9 f7       	brne	.-22     	; 0x1de4 <vfprintf+0x384>
    1dfa:	06 c0       	rjmp	.+12     	; 0x1e08 <vfprintf+0x3a8>
    1dfc:	b3 01       	movw	r22, r6
    1dfe:	80 e2       	ldi	r24, 0x20	; 32
    1e00:	90 e0       	ldi	r25, 0x00	; 0
    1e02:	0e 94 a5 0c 	call	0x194a	; 0x194a <fputc>
    1e06:	ca 94       	dec	r12
    1e08:	cc 20       	and	r12, r12
    1e0a:	c1 f7       	brne	.-16     	; 0x1dfc <vfprintf+0x39c>
    1e0c:	41 ce       	rjmp	.-894    	; 0x1a90 <vfprintf+0x30>
    1e0e:	f3 01       	movw	r30, r6
    1e10:	66 81       	ldd	r22, Z+6	; 0x06
    1e12:	77 81       	ldd	r23, Z+7	; 0x07
    1e14:	cb 01       	movw	r24, r22
    1e16:	2b 96       	adiw	r28, 0x0b	; 11
    1e18:	e2 e1       	ldi	r30, 0x12	; 18
    1e1a:	0c 94 c2 12 	jmp	0x2584	; 0x2584 <__epilogue_restores__>

00001e1e <putval>:
    1e1e:	fc 01       	movw	r30, r24
    1e20:	20 fd       	sbrc	r18, 0
    1e22:	08 c0       	rjmp	.+16     	; 0x1e34 <putval+0x16>
    1e24:	23 fd       	sbrc	r18, 3
    1e26:	05 c0       	rjmp	.+10     	; 0x1e32 <putval+0x14>
    1e28:	22 ff       	sbrs	r18, 2
    1e2a:	02 c0       	rjmp	.+4      	; 0x1e30 <putval+0x12>
    1e2c:	73 83       	std	Z+3, r23	; 0x03
    1e2e:	62 83       	std	Z+2, r22	; 0x02
    1e30:	51 83       	std	Z+1, r21	; 0x01
    1e32:	40 83       	st	Z, r20
    1e34:	08 95       	ret

00001e36 <mulacc>:
    1e36:	ef 92       	push	r14
    1e38:	ff 92       	push	r15
    1e3a:	0f 93       	push	r16
    1e3c:	1f 93       	push	r17
    1e3e:	44 ff       	sbrs	r20, 4
    1e40:	02 c0       	rjmp	.+4      	; 0x1e46 <mulacc+0x10>
    1e42:	33 e0       	ldi	r19, 0x03	; 3
    1e44:	11 c0       	rjmp	.+34     	; 0x1e68 <mulacc+0x32>
    1e46:	46 ff       	sbrs	r20, 6
    1e48:	02 c0       	rjmp	.+4      	; 0x1e4e <mulacc+0x18>
    1e4a:	34 e0       	ldi	r19, 0x04	; 4
    1e4c:	0d c0       	rjmp	.+26     	; 0x1e68 <mulacc+0x32>
    1e4e:	db 01       	movw	r26, r22
    1e50:	fc 01       	movw	r30, r24
    1e52:	aa 0f       	add	r26, r26
    1e54:	bb 1f       	adc	r27, r27
    1e56:	ee 1f       	adc	r30, r30
    1e58:	ff 1f       	adc	r31, r31
    1e5a:	10 94       	com	r1
    1e5c:	d1 f7       	brne	.-12     	; 0x1e52 <mulacc+0x1c>
    1e5e:	6a 0f       	add	r22, r26
    1e60:	7b 1f       	adc	r23, r27
    1e62:	8e 1f       	adc	r24, r30
    1e64:	9f 1f       	adc	r25, r31
    1e66:	31 e0       	ldi	r19, 0x01	; 1
    1e68:	66 0f       	add	r22, r22
    1e6a:	77 1f       	adc	r23, r23
    1e6c:	88 1f       	adc	r24, r24
    1e6e:	99 1f       	adc	r25, r25
    1e70:	31 50       	subi	r19, 0x01	; 1
    1e72:	d1 f7       	brne	.-12     	; 0x1e68 <mulacc+0x32>
    1e74:	7b 01       	movw	r14, r22
    1e76:	8c 01       	movw	r16, r24
    1e78:	e2 0e       	add	r14, r18
    1e7a:	f1 1c       	adc	r15, r1
    1e7c:	01 1d       	adc	r16, r1
    1e7e:	11 1d       	adc	r17, r1
    1e80:	a8 01       	movw	r20, r16
    1e82:	97 01       	movw	r18, r14
    1e84:	b7 01       	movw	r22, r14
    1e86:	ca 01       	movw	r24, r20
    1e88:	1f 91       	pop	r17
    1e8a:	0f 91       	pop	r16
    1e8c:	ff 90       	pop	r15
    1e8e:	ef 90       	pop	r14
    1e90:	08 95       	ret

00001e92 <skip_spaces>:
    1e92:	0f 93       	push	r16
    1e94:	1f 93       	push	r17
    1e96:	cf 93       	push	r28
    1e98:	df 93       	push	r29
    1e9a:	8c 01       	movw	r16, r24
    1e9c:	c8 01       	movw	r24, r16
    1e9e:	0e 94 c5 11 	call	0x238a	; 0x238a <fgetc>
    1ea2:	ec 01       	movw	r28, r24
    1ea4:	97 fd       	sbrc	r25, 7
    1ea6:	08 c0       	rjmp	.+16     	; 0x1eb8 <skip_spaces+0x26>
    1ea8:	0e 94 dd 12 	call	0x25ba	; 0x25ba <isspace>
    1eac:	89 2b       	or	r24, r25
    1eae:	b1 f7       	brne	.-20     	; 0x1e9c <skip_spaces+0xa>
    1eb0:	b8 01       	movw	r22, r16
    1eb2:	ce 01       	movw	r24, r28
    1eb4:	0e 94 07 12 	call	0x240e	; 0x240e <ungetc>
    1eb8:	ce 01       	movw	r24, r28
    1eba:	df 91       	pop	r29
    1ebc:	cf 91       	pop	r28
    1ebe:	1f 91       	pop	r17
    1ec0:	0f 91       	pop	r16
    1ec2:	08 95       	ret

00001ec4 <conv_int>:
    1ec4:	a0 e0       	ldi	r26, 0x00	; 0
    1ec6:	b0 e0       	ldi	r27, 0x00	; 0
    1ec8:	e8 e6       	ldi	r30, 0x68	; 104
    1eca:	ff e0       	ldi	r31, 0x0F	; 15
    1ecc:	0c 94 ae 12 	jmp	0x255c	; 0x255c <__prologue_saves__+0x10>
    1ed0:	ec 01       	movw	r28, r24
    1ed2:	c6 2e       	mov	r12, r22
    1ed4:	5a 01       	movw	r10, r20
    1ed6:	12 2f       	mov	r17, r18
    1ed8:	0e 94 c5 11 	call	0x238a	; 0x238a <fgetc>
    1edc:	ac 01       	movw	r20, r24
    1ede:	8b 32       	cpi	r24, 0x2B	; 43
    1ee0:	19 f0       	breq	.+6      	; 0x1ee8 <conv_int+0x24>
    1ee2:	8d 32       	cpi	r24, 0x2D	; 45
    1ee4:	51 f4       	brne	.+20     	; 0x1efa <conv_int+0x36>
    1ee6:	10 68       	ori	r17, 0x80	; 128
    1ee8:	ca 94       	dec	r12
    1eea:	09 f4       	brne	.+2      	; 0x1eee <conv_int+0x2a>
    1eec:	6d c0       	rjmp	.+218    	; 0x1fc8 <conv_int+0x104>
    1eee:	ce 01       	movw	r24, r28
    1ef0:	0e 94 c5 11 	call	0x238a	; 0x238a <fgetc>
    1ef4:	ac 01       	movw	r20, r24
    1ef6:	97 fd       	sbrc	r25, 7
    1ef8:	67 c0       	rjmp	.+206    	; 0x1fc8 <conv_int+0x104>
    1efa:	6d ef       	ldi	r22, 0xFD	; 253
    1efc:	d6 2e       	mov	r13, r22
    1efe:	d1 22       	and	r13, r17
    1f00:	8d 2d       	mov	r24, r13
    1f02:	80 73       	andi	r24, 0x30	; 48
    1f04:	01 f5       	brne	.+64     	; 0x1f46 <conv_int+0x82>
    1f06:	40 33       	cpi	r20, 0x30	; 48
    1f08:	f1 f4       	brne	.+60     	; 0x1f46 <conv_int+0x82>
    1f0a:	ca 94       	dec	r12
    1f0c:	09 f4       	brne	.+2      	; 0x1f10 <conv_int+0x4c>
    1f0e:	47 c0       	rjmp	.+142    	; 0x1f9e <conv_int+0xda>
    1f10:	ce 01       	movw	r24, r28
    1f12:	0e 94 c5 11 	call	0x238a	; 0x238a <fgetc>
    1f16:	ac 01       	movw	r20, r24
    1f18:	97 fd       	sbrc	r25, 7
    1f1a:	41 c0       	rjmp	.+130    	; 0x1f9e <conv_int+0xda>
    1f1c:	82 e0       	ldi	r24, 0x02	; 2
    1f1e:	d8 2a       	or	r13, r24
    1f20:	48 37       	cpi	r20, 0x78	; 120
    1f22:	11 f0       	breq	.+4      	; 0x1f28 <conv_int+0x64>
    1f24:	48 35       	cpi	r20, 0x58	; 88
    1f26:	59 f4       	brne	.+22     	; 0x1f3e <conv_int+0x7a>
    1f28:	80 e4       	ldi	r24, 0x40	; 64
    1f2a:	d8 2a       	or	r13, r24
    1f2c:	ca 94       	dec	r12
    1f2e:	b9 f1       	breq	.+110    	; 0x1f9e <conv_int+0xda>
    1f30:	ce 01       	movw	r24, r28
    1f32:	0e 94 c5 11 	call	0x238a	; 0x238a <fgetc>
    1f36:	ac 01       	movw	r20, r24
    1f38:	99 23       	and	r25, r25
    1f3a:	2c f4       	brge	.+10     	; 0x1f46 <conv_int+0x82>
    1f3c:	30 c0       	rjmp	.+96     	; 0x1f9e <conv_int+0xda>
    1f3e:	d6 fc       	sbrc	r13, 6
    1f40:	02 c0       	rjmp	.+4      	; 0x1f46 <conv_int+0x82>
    1f42:	80 e1       	ldi	r24, 0x10	; 16
    1f44:	d8 2a       	or	r13, r24
    1f46:	ee 24       	eor	r14, r14
    1f48:	ff 24       	eor	r15, r15
    1f4a:	87 01       	movw	r16, r14
    1f4c:	24 2f       	mov	r18, r20
    1f4e:	20 53       	subi	r18, 0x30	; 48
    1f50:	28 30       	cpi	r18, 0x08	; 8
    1f52:	88 f0       	brcs	.+34     	; 0x1f76 <conv_int+0xb2>
    1f54:	d4 fc       	sbrc	r13, 4
    1f56:	09 c0       	rjmp	.+18     	; 0x1f6a <conv_int+0xa6>
    1f58:	2a 30       	cpi	r18, 0x0A	; 10
    1f5a:	68 f0       	brcs	.+26     	; 0x1f76 <conv_int+0xb2>
    1f5c:	d6 fe       	sbrs	r13, 6
    1f5e:	05 c0       	rjmp	.+10     	; 0x1f6a <conv_int+0xa6>
    1f60:	2f 7d       	andi	r18, 0xDF	; 223
    1f62:	82 2f       	mov	r24, r18
    1f64:	81 51       	subi	r24, 0x11	; 17
    1f66:	86 30       	cpi	r24, 0x06	; 6
    1f68:	28 f0       	brcs	.+10     	; 0x1f74 <conv_int+0xb0>
    1f6a:	be 01       	movw	r22, r28
    1f6c:	ca 01       	movw	r24, r20
    1f6e:	0e 94 07 12 	call	0x240e	; 0x240e <ungetc>
    1f72:	12 c0       	rjmp	.+36     	; 0x1f98 <conv_int+0xd4>
    1f74:	27 50       	subi	r18, 0x07	; 7
    1f76:	4d 2d       	mov	r20, r13
    1f78:	c8 01       	movw	r24, r16
    1f7a:	b7 01       	movw	r22, r14
    1f7c:	0e 94 1b 0f 	call	0x1e36	; 0x1e36 <mulacc>
    1f80:	7b 01       	movw	r14, r22
    1f82:	8c 01       	movw	r16, r24
    1f84:	82 e0       	ldi	r24, 0x02	; 2
    1f86:	d8 2a       	or	r13, r24
    1f88:	ca 94       	dec	r12
    1f8a:	61 f0       	breq	.+24     	; 0x1fa4 <conv_int+0xe0>
    1f8c:	ce 01       	movw	r24, r28
    1f8e:	0e 94 c5 11 	call	0x238a	; 0x238a <fgetc>
    1f92:	ac 01       	movw	r20, r24
    1f94:	97 ff       	sbrs	r25, 7
    1f96:	da cf       	rjmp	.-76     	; 0x1f4c <conv_int+0x88>
    1f98:	d1 fc       	sbrc	r13, 1
    1f9a:	04 c0       	rjmp	.+8      	; 0x1fa4 <conv_int+0xe0>
    1f9c:	15 c0       	rjmp	.+42     	; 0x1fc8 <conv_int+0x104>
    1f9e:	ee 24       	eor	r14, r14
    1fa0:	ff 24       	eor	r15, r15
    1fa2:	87 01       	movw	r16, r14
    1fa4:	d7 fe       	sbrs	r13, 7
    1fa6:	08 c0       	rjmp	.+16     	; 0x1fb8 <conv_int+0xf4>
    1fa8:	10 95       	com	r17
    1faa:	00 95       	com	r16
    1fac:	f0 94       	com	r15
    1fae:	e0 94       	com	r14
    1fb0:	e1 1c       	adc	r14, r1
    1fb2:	f1 1c       	adc	r15, r1
    1fb4:	01 1d       	adc	r16, r1
    1fb6:	11 1d       	adc	r17, r1
    1fb8:	2d 2d       	mov	r18, r13
    1fba:	b8 01       	movw	r22, r16
    1fbc:	a7 01       	movw	r20, r14
    1fbe:	c5 01       	movw	r24, r10
    1fc0:	0e 94 0f 0f 	call	0x1e1e	; 0x1e1e <putval>
    1fc4:	81 e0       	ldi	r24, 0x01	; 1
    1fc6:	01 c0       	rjmp	.+2      	; 0x1fca <conv_int+0x106>
    1fc8:	80 e0       	ldi	r24, 0x00	; 0
    1fca:	cd b7       	in	r28, 0x3d	; 61
    1fcc:	de b7       	in	r29, 0x3e	; 62
    1fce:	ea e0       	ldi	r30, 0x0A	; 10
    1fd0:	0c 94 ca 12 	jmp	0x2594	; 0x2594 <__epilogue_restores__+0x10>

00001fd4 <conv_brk>:
    1fd4:	a0 e2       	ldi	r26, 0x20	; 32
    1fd6:	b0 e0       	ldi	r27, 0x00	; 0
    1fd8:	e0 ef       	ldi	r30, 0xF0	; 240
    1fda:	ff e0       	ldi	r31, 0x0F	; 15
    1fdc:	0c 94 aa 12 	jmp	0x2554	; 0x2554 <__prologue_saves__+0x8>
    1fe0:	6c 01       	movw	r12, r24
    1fe2:	a6 2e       	mov	r10, r22
    1fe4:	8a 01       	movw	r16, r20
    1fe6:	79 01       	movw	r14, r18
    1fe8:	fe 01       	movw	r30, r28
    1fea:	31 96       	adiw	r30, 0x01	; 1
    1fec:	80 e2       	ldi	r24, 0x20	; 32
    1fee:	df 01       	movw	r26, r30
    1ff0:	1d 92       	st	X+, r1
    1ff2:	8a 95       	dec	r24
    1ff4:	e9 f7       	brne	.-6      	; 0x1ff0 <conv_brk+0x1c>
    1ff6:	70 e0       	ldi	r23, 0x00	; 0
    1ff8:	30 e0       	ldi	r19, 0x00	; 0
    1ffa:	60 e0       	ldi	r22, 0x00	; 0
    1ffc:	40 e0       	ldi	r20, 0x00	; 0
    1ffe:	50 e0       	ldi	r21, 0x00	; 0
    2000:	4f 01       	movw	r8, r30
    2002:	a1 e0       	ldi	r26, 0x01	; 1
    2004:	b0 e0       	ldi	r27, 0x00	; 0
    2006:	f6 01       	movw	r30, r12
    2008:	83 81       	ldd	r24, Z+3	; 0x03
    200a:	f7 01       	movw	r30, r14
    200c:	83 fd       	sbrc	r24, 3
    200e:	25 91       	lpm	r18, Z+
    2010:	83 ff       	sbrs	r24, 3
    2012:	21 91       	ld	r18, Z+
    2014:	7f 01       	movw	r14, r30
    2016:	22 23       	and	r18, r18
    2018:	09 f4       	brne	.+2      	; 0x201c <conv_brk+0x48>
    201a:	7e c0       	rjmp	.+252    	; 0x2118 <conv_brk+0x144>
    201c:	2e 35       	cpi	r18, 0x5E	; 94
    201e:	19 f4       	brne	.+6      	; 0x2026 <conv_brk+0x52>
    2020:	41 15       	cp	r20, r1
    2022:	51 05       	cpc	r21, r1
    2024:	69 f1       	breq	.+90     	; 0x2080 <conv_brk+0xac>
    2026:	87 2f       	mov	r24, r23
    2028:	90 e0       	ldi	r25, 0x00	; 0
    202a:	84 17       	cp	r24, r20
    202c:	95 07       	cpc	r25, r21
    202e:	44 f4       	brge	.+16     	; 0x2040 <conv_brk+0x6c>
    2030:	2d 35       	cpi	r18, 0x5D	; 93
    2032:	51 f1       	breq	.+84     	; 0x2088 <conv_brk+0xb4>
    2034:	2d 32       	cpi	r18, 0x2D	; 45
    2036:	21 f4       	brne	.+8      	; 0x2040 <conv_brk+0x6c>
    2038:	33 23       	and	r19, r19
    203a:	29 f4       	brne	.+10     	; 0x2046 <conv_brk+0x72>
    203c:	31 e0       	ldi	r19, 0x01	; 1
    203e:	21 c0       	rjmp	.+66     	; 0x2082 <conv_brk+0xae>
    2040:	33 23       	and	r19, r19
    2042:	09 f4       	brne	.+2      	; 0x2046 <conv_brk+0x72>
    2044:	62 2f       	mov	r22, r18
    2046:	32 2f       	mov	r19, r18
    2048:	83 2f       	mov	r24, r19
    204a:	86 95       	lsr	r24
    204c:	86 95       	lsr	r24
    204e:	86 95       	lsr	r24
    2050:	f4 01       	movw	r30, r8
    2052:	e8 0f       	add	r30, r24
    2054:	f1 1d       	adc	r31, r1
    2056:	83 2f       	mov	r24, r19
    2058:	87 70       	andi	r24, 0x07	; 7
    205a:	3d 01       	movw	r6, r26
    205c:	02 c0       	rjmp	.+4      	; 0x2062 <conv_brk+0x8e>
    205e:	66 0c       	add	r6, r6
    2060:	77 1c       	adc	r7, r7
    2062:	8a 95       	dec	r24
    2064:	e2 f7       	brpl	.-8      	; 0x205e <conv_brk+0x8a>
    2066:	20 81       	ld	r18, Z
    2068:	26 29       	or	r18, r6
    206a:	20 83       	st	Z, r18
    206c:	36 17       	cp	r19, r22
    206e:	11 f4       	brne	.+4      	; 0x2074 <conv_brk+0xa0>
    2070:	30 e0       	ldi	r19, 0x00	; 0
    2072:	07 c0       	rjmp	.+14     	; 0x2082 <conv_brk+0xae>
    2074:	36 17       	cp	r19, r22
    2076:	10 f4       	brcc	.+4      	; 0x207c <conv_brk+0xa8>
    2078:	3f 5f       	subi	r19, 0xFF	; 255
    207a:	e6 cf       	rjmp	.-52     	; 0x2048 <conv_brk+0x74>
    207c:	31 50       	subi	r19, 0x01	; 1
    207e:	e4 cf       	rjmp	.-56     	; 0x2048 <conv_brk+0x74>
    2080:	71 e0       	ldi	r23, 0x01	; 1
    2082:	4f 5f       	subi	r20, 0xFF	; 255
    2084:	5f 4f       	sbci	r21, 0xFF	; 255
    2086:	bf cf       	rjmp	.-130    	; 0x2006 <conv_brk+0x32>
    2088:	33 23       	and	r19, r19
    208a:	19 f0       	breq	.+6      	; 0x2092 <conv_brk+0xbe>
    208c:	8e 81       	ldd	r24, Y+6	; 0x06
    208e:	80 62       	ori	r24, 0x20	; 32
    2090:	8e 83       	std	Y+6, r24	; 0x06
    2092:	77 23       	and	r23, r23
    2094:	59 f0       	breq	.+22     	; 0x20ac <conv_brk+0xd8>
    2096:	fe 01       	movw	r30, r28
    2098:	31 96       	adiw	r30, 0x01	; 1
    209a:	9e 01       	movw	r18, r28
    209c:	2f 5d       	subi	r18, 0xDF	; 223
    209e:	3f 4f       	sbci	r19, 0xFF	; 255
    20a0:	80 81       	ld	r24, Z
    20a2:	80 95       	com	r24
    20a4:	81 93       	st	Z+, r24
    20a6:	e2 17       	cp	r30, r18
    20a8:	f3 07       	cpc	r31, r19
    20aa:	d1 f7       	brne	.-12     	; 0x20a0 <conv_brk+0xcc>
    20ac:	bb 24       	eor	r11, r11
    20ae:	b3 94       	inc	r11
    20b0:	4e 01       	movw	r8, r28
    20b2:	08 94       	sec
    20b4:	81 1c       	adc	r8, r1
    20b6:	91 1c       	adc	r9, r1
    20b8:	c6 01       	movw	r24, r12
    20ba:	0e 94 c5 11 	call	0x238a	; 0x238a <fgetc>
    20be:	ac 01       	movw	r20, r24
    20c0:	97 fd       	sbrc	r25, 7
    20c2:	22 c0       	rjmp	.+68     	; 0x2108 <conv_brk+0x134>
    20c4:	86 95       	lsr	r24
    20c6:	86 95       	lsr	r24
    20c8:	86 95       	lsr	r24
    20ca:	f4 01       	movw	r30, r8
    20cc:	e8 0f       	add	r30, r24
    20ce:	f1 1d       	adc	r31, r1
    20d0:	80 81       	ld	r24, Z
    20d2:	90 e0       	ldi	r25, 0x00	; 0
    20d4:	9a 01       	movw	r18, r20
    20d6:	27 70       	andi	r18, 0x07	; 7
    20d8:	30 70       	andi	r19, 0x00	; 0
    20da:	02 c0       	rjmp	.+4      	; 0x20e0 <conv_brk+0x10c>
    20dc:	95 95       	asr	r25
    20de:	87 95       	ror	r24
    20e0:	2a 95       	dec	r18
    20e2:	e2 f7       	brpl	.-8      	; 0x20dc <conv_brk+0x108>
    20e4:	80 fd       	sbrc	r24, 0
    20e6:	05 c0       	rjmp	.+10     	; 0x20f2 <conv_brk+0x11e>
    20e8:	b6 01       	movw	r22, r12
    20ea:	ca 01       	movw	r24, r20
    20ec:	0e 94 07 12 	call	0x240e	; 0x240e <ungetc>
    20f0:	0b c0       	rjmp	.+22     	; 0x2108 <conv_brk+0x134>
    20f2:	01 15       	cp	r16, r1
    20f4:	11 05       	cpc	r17, r1
    20f6:	19 f0       	breq	.+6      	; 0x20fe <conv_brk+0x12a>
    20f8:	d8 01       	movw	r26, r16
    20fa:	4d 93       	st	X+, r20
    20fc:	8d 01       	movw	r16, r26
    20fe:	aa 94       	dec	r10
    2100:	bb 24       	eor	r11, r11
    2102:	aa 20       	and	r10, r10
    2104:	c9 f6       	brne	.-78     	; 0x20b8 <conv_brk+0xe4>
    2106:	02 c0       	rjmp	.+4      	; 0x210c <conv_brk+0x138>
    2108:	bb 20       	and	r11, r11
    210a:	31 f4       	brne	.+12     	; 0x2118 <conv_brk+0x144>
    210c:	01 15       	cp	r16, r1
    210e:	11 05       	cpc	r17, r1
    2110:	29 f0       	breq	.+10     	; 0x211c <conv_brk+0x148>
    2112:	f8 01       	movw	r30, r16
    2114:	10 82       	st	Z, r1
    2116:	02 c0       	rjmp	.+4      	; 0x211c <conv_brk+0x148>
    2118:	ee 24       	eor	r14, r14
    211a:	ff 24       	eor	r15, r15
    211c:	c7 01       	movw	r24, r14
    211e:	a0 96       	adiw	r28, 0x20	; 32
    2120:	ee e0       	ldi	r30, 0x0E	; 14
    2122:	0c 94 c6 12 	jmp	0x258c	; 0x258c <__epilogue_restores__+0x8>

00002126 <vfscanf>:
    2126:	a0 e0       	ldi	r26, 0x00	; 0
    2128:	b0 e0       	ldi	r27, 0x00	; 0
    212a:	e9 e9       	ldi	r30, 0x99	; 153
    212c:	f0 e1       	ldi	r31, 0x10	; 16
    212e:	0c 94 aa 12 	jmp	0x2554	; 0x2554 <__prologue_saves__+0x8>
    2132:	5c 01       	movw	r10, r24
    2134:	6b 01       	movw	r12, r22
    2136:	3a 01       	movw	r6, r20
    2138:	fc 01       	movw	r30, r24
    213a:	17 82       	std	Z+7, r1	; 0x07
    213c:	16 82       	std	Z+6, r1	; 0x06
    213e:	88 24       	eor	r8, r8
    2140:	ea c0       	rjmp	.+468    	; 0x2316 <vfscanf+0x1f0>
    2142:	81 2f       	mov	r24, r17
    2144:	90 e0       	ldi	r25, 0x00	; 0
    2146:	0e 94 dd 12 	call	0x25ba	; 0x25ba <isspace>
    214a:	89 2b       	or	r24, r25
    214c:	21 f0       	breq	.+8      	; 0x2156 <vfscanf+0x30>
    214e:	c5 01       	movw	r24, r10
    2150:	0e 94 49 0f 	call	0x1e92	; 0x1e92 <skip_spaces>
    2154:	e0 c0       	rjmp	.+448    	; 0x2316 <vfscanf+0x1f0>
    2156:	15 32       	cpi	r17, 0x25	; 37
    2158:	49 f4       	brne	.+18     	; 0x216c <vfscanf+0x46>
    215a:	f6 01       	movw	r30, r12
    215c:	f3 fc       	sbrc	r15, 3
    215e:	65 91       	lpm	r22, Z+
    2160:	f3 fe       	sbrs	r15, 3
    2162:	61 91       	ld	r22, Z+
    2164:	6f 01       	movw	r12, r30
    2166:	65 32       	cpi	r22, 0x25	; 37
    2168:	69 f4       	brne	.+26     	; 0x2184 <vfscanf+0x5e>
    216a:	15 e2       	ldi	r17, 0x25	; 37
    216c:	c5 01       	movw	r24, r10
    216e:	0e 94 c5 11 	call	0x238a	; 0x238a <fgetc>
    2172:	97 fd       	sbrc	r25, 7
    2174:	dc c0       	rjmp	.+440    	; 0x232e <vfscanf+0x208>
    2176:	18 17       	cp	r17, r24
    2178:	09 f4       	brne	.+2      	; 0x217c <vfscanf+0x56>
    217a:	cd c0       	rjmp	.+410    	; 0x2316 <vfscanf+0x1f0>
    217c:	b5 01       	movw	r22, r10
    217e:	0e 94 07 12 	call	0x240e	; 0x240e <ungetc>
    2182:	da c0       	rjmp	.+436    	; 0x2338 <vfscanf+0x212>
    2184:	6a 32       	cpi	r22, 0x2A	; 42
    2186:	19 f0       	breq	.+6      	; 0x218e <vfscanf+0x68>
    2188:	16 2f       	mov	r17, r22
    218a:	00 e0       	ldi	r16, 0x00	; 0
    218c:	06 c0       	rjmp	.+12     	; 0x219a <vfscanf+0x74>
    218e:	f3 fc       	sbrc	r15, 3
    2190:	15 91       	lpm	r17, Z+
    2192:	f3 fe       	sbrs	r15, 3
    2194:	11 91       	ld	r17, Z+
    2196:	6f 01       	movw	r12, r30
    2198:	01 e0       	ldi	r16, 0x01	; 1
    219a:	99 24       	eor	r9, r9
    219c:	0f c0       	rjmp	.+30     	; 0x21bc <vfscanf+0x96>
    219e:	02 60       	ori	r16, 0x02	; 2
    21a0:	69 2d       	mov	r22, r9
    21a2:	70 e0       	ldi	r23, 0x00	; 0
    21a4:	80 e0       	ldi	r24, 0x00	; 0
    21a6:	90 e0       	ldi	r25, 0x00	; 0
    21a8:	40 e2       	ldi	r20, 0x20	; 32
    21aa:	0e 94 1b 0f 	call	0x1e36	; 0x1e36 <mulacc>
    21ae:	96 2e       	mov	r9, r22
    21b0:	f6 01       	movw	r30, r12
    21b2:	f3 fc       	sbrc	r15, 3
    21b4:	15 91       	lpm	r17, Z+
    21b6:	f3 fe       	sbrs	r15, 3
    21b8:	11 91       	ld	r17, Z+
    21ba:	6f 01       	movw	r12, r30
    21bc:	21 2f       	mov	r18, r17
    21be:	20 53       	subi	r18, 0x30	; 48
    21c0:	2a 30       	cpi	r18, 0x0A	; 10
    21c2:	68 f3       	brcs	.-38     	; 0x219e <vfscanf+0x78>
    21c4:	01 fd       	sbrc	r16, 1
    21c6:	03 c0       	rjmp	.+6      	; 0x21ce <vfscanf+0xa8>
    21c8:	99 24       	eor	r9, r9
    21ca:	9a 94       	dec	r9
    21cc:	03 c0       	rjmp	.+6      	; 0x21d4 <vfscanf+0xae>
    21ce:	99 20       	and	r9, r9
    21d0:	09 f4       	brne	.+2      	; 0x21d4 <vfscanf+0xae>
    21d2:	b2 c0       	rjmp	.+356    	; 0x2338 <vfscanf+0x212>
    21d4:	18 36       	cpi	r17, 0x68	; 104
    21d6:	21 f0       	breq	.+8      	; 0x21e0 <vfscanf+0xba>
    21d8:	1c 36       	cpi	r17, 0x6C	; 108
    21da:	99 f4       	brne	.+38     	; 0x2202 <vfscanf+0xdc>
    21dc:	f6 01       	movw	r30, r12
    21de:	0b c0       	rjmp	.+22     	; 0x21f6 <vfscanf+0xd0>
    21e0:	f6 01       	movw	r30, r12
    21e2:	f3 fc       	sbrc	r15, 3
    21e4:	65 91       	lpm	r22, Z+
    21e6:	f3 fe       	sbrs	r15, 3
    21e8:	61 91       	ld	r22, Z+
    21ea:	68 36       	cpi	r22, 0x68	; 104
    21ec:	19 f0       	breq	.+6      	; 0x21f4 <vfscanf+0xce>
    21ee:	6f 01       	movw	r12, r30
    21f0:	16 2f       	mov	r17, r22
    21f2:	07 c0       	rjmp	.+14     	; 0x2202 <vfscanf+0xdc>
    21f4:	08 60       	ori	r16, 0x08	; 8
    21f6:	04 60       	ori	r16, 0x04	; 4
    21f8:	f3 fc       	sbrc	r15, 3
    21fa:	15 91       	lpm	r17, Z+
    21fc:	f3 fe       	sbrs	r15, 3
    21fe:	11 91       	ld	r17, Z+
    2200:	6f 01       	movw	r12, r30
    2202:	11 23       	and	r17, r17
    2204:	09 f4       	brne	.+2      	; 0x2208 <vfscanf+0xe2>
    2206:	98 c0       	rjmp	.+304    	; 0x2338 <vfscanf+0x212>
    2208:	61 2f       	mov	r22, r17
    220a:	70 e0       	ldi	r23, 0x00	; 0
    220c:	80 ee       	ldi	r24, 0xE0	; 224
    220e:	90 e0       	ldi	r25, 0x00	; 0
    2210:	0e 94 a4 11 	call	0x2348	; 0x2348 <strchr_P>
    2214:	89 2b       	or	r24, r25
    2216:	09 f4       	brne	.+2      	; 0x221a <vfscanf+0xf4>
    2218:	8f c0       	rjmp	.+286    	; 0x2338 <vfscanf+0x212>
    221a:	80 2f       	mov	r24, r16
    221c:	00 ff       	sbrs	r16, 0
    221e:	03 c0       	rjmp	.+6      	; 0x2226 <vfscanf+0x100>
    2220:	ee 24       	eor	r14, r14
    2222:	ff 24       	eor	r15, r15
    2224:	07 c0       	rjmp	.+14     	; 0x2234 <vfscanf+0x10e>
    2226:	f3 01       	movw	r30, r6
    2228:	e0 80       	ld	r14, Z
    222a:	f1 80       	ldd	r15, Z+1	; 0x01
    222c:	22 e0       	ldi	r18, 0x02	; 2
    222e:	30 e0       	ldi	r19, 0x00	; 0
    2230:	62 0e       	add	r6, r18
    2232:	73 1e       	adc	r7, r19
    2234:	1e 36       	cpi	r17, 0x6E	; 110
    2236:	51 f4       	brne	.+20     	; 0x224c <vfscanf+0x126>
    2238:	f5 01       	movw	r30, r10
    223a:	46 81       	ldd	r20, Z+6	; 0x06
    223c:	57 81       	ldd	r21, Z+7	; 0x07
    223e:	60 e0       	ldi	r22, 0x00	; 0
    2240:	70 e0       	ldi	r23, 0x00	; 0
    2242:	20 2f       	mov	r18, r16
    2244:	c7 01       	movw	r24, r14
    2246:	0e 94 0f 0f 	call	0x1e1e	; 0x1e1e <putval>
    224a:	65 c0       	rjmp	.+202    	; 0x2316 <vfscanf+0x1f0>
    224c:	13 36       	cpi	r17, 0x63	; 99
    224e:	91 f4       	brne	.+36     	; 0x2274 <vfscanf+0x14e>
    2250:	81 fd       	sbrc	r24, 1
    2252:	02 c0       	rjmp	.+4      	; 0x2258 <vfscanf+0x132>
    2254:	99 24       	eor	r9, r9
    2256:	93 94       	inc	r9
    2258:	c5 01       	movw	r24, r10
    225a:	0e 94 c5 11 	call	0x238a	; 0x238a <fgetc>
    225e:	97 fd       	sbrc	r25, 7
    2260:	66 c0       	rjmp	.+204    	; 0x232e <vfscanf+0x208>
    2262:	e1 14       	cp	r14, r1
    2264:	f1 04       	cpc	r15, r1
    2266:	19 f0       	breq	.+6      	; 0x226e <vfscanf+0x148>
    2268:	f7 01       	movw	r30, r14
    226a:	81 93       	st	Z+, r24
    226c:	7f 01       	movw	r14, r30
    226e:	9a 94       	dec	r9
    2270:	99 f7       	brne	.-26     	; 0x2258 <vfscanf+0x132>
    2272:	4f c0       	rjmp	.+158    	; 0x2312 <vfscanf+0x1ec>
    2274:	1b 35       	cpi	r17, 0x5B	; 91
    2276:	59 f4       	brne	.+22     	; 0x228e <vfscanf+0x168>
    2278:	96 01       	movw	r18, r12
    227a:	a7 01       	movw	r20, r14
    227c:	69 2d       	mov	r22, r9
    227e:	c5 01       	movw	r24, r10
    2280:	0e 94 ea 0f 	call	0x1fd4	; 0x1fd4 <conv_brk>
    2284:	6c 01       	movw	r12, r24
    2286:	00 97       	sbiw	r24, 0x00	; 0
    2288:	09 f0       	breq	.+2      	; 0x228c <vfscanf+0x166>
    228a:	43 c0       	rjmp	.+134    	; 0x2312 <vfscanf+0x1ec>
    228c:	3d c0       	rjmp	.+122    	; 0x2308 <vfscanf+0x1e2>
    228e:	c5 01       	movw	r24, r10
    2290:	0e 94 49 0f 	call	0x1e92	; 0x1e92 <skip_spaces>
    2294:	97 fd       	sbrc	r25, 7
    2296:	4b c0       	rjmp	.+150    	; 0x232e <vfscanf+0x208>
    2298:	1f 36       	cpi	r17, 0x6F	; 111
    229a:	59 f1       	breq	.+86     	; 0x22f2 <vfscanf+0x1cc>
    229c:	10 37       	cpi	r17, 0x70	; 112
    229e:	28 f4       	brcc	.+10     	; 0x22aa <vfscanf+0x184>
    22a0:	14 36       	cpi	r17, 0x64	; 100
    22a2:	29 f1       	breq	.+74     	; 0x22ee <vfscanf+0x1c8>
    22a4:	19 36       	cpi	r17, 0x69	; 105
    22a6:	39 f5       	brne	.+78     	; 0x22f6 <vfscanf+0x1d0>
    22a8:	27 c0       	rjmp	.+78     	; 0x22f8 <vfscanf+0x1d2>
    22aa:	13 37       	cpi	r17, 0x73	; 115
    22ac:	19 f0       	breq	.+6      	; 0x22b4 <vfscanf+0x18e>
    22ae:	15 37       	cpi	r17, 0x75	; 117
    22b0:	11 f5       	brne	.+68     	; 0x22f6 <vfscanf+0x1d0>
    22b2:	1d c0       	rjmp	.+58     	; 0x22ee <vfscanf+0x1c8>
    22b4:	c5 01       	movw	r24, r10
    22b6:	0e 94 c5 11 	call	0x238a	; 0x238a <fgetc>
    22ba:	ec 01       	movw	r28, r24
    22bc:	97 fd       	sbrc	r25, 7
    22be:	11 c0       	rjmp	.+34     	; 0x22e2 <vfscanf+0x1bc>
    22c0:	0e 94 dd 12 	call	0x25ba	; 0x25ba <isspace>
    22c4:	89 2b       	or	r24, r25
    22c6:	29 f0       	breq	.+10     	; 0x22d2 <vfscanf+0x1ac>
    22c8:	b5 01       	movw	r22, r10
    22ca:	ce 01       	movw	r24, r28
    22cc:	0e 94 07 12 	call	0x240e	; 0x240e <ungetc>
    22d0:	08 c0       	rjmp	.+16     	; 0x22e2 <vfscanf+0x1bc>
    22d2:	e1 14       	cp	r14, r1
    22d4:	f1 04       	cpc	r15, r1
    22d6:	19 f0       	breq	.+6      	; 0x22de <vfscanf+0x1b8>
    22d8:	f7 01       	movw	r30, r14
    22da:	c1 93       	st	Z+, r28
    22dc:	7f 01       	movw	r14, r30
    22de:	9a 94       	dec	r9
    22e0:	49 f7       	brne	.-46     	; 0x22b4 <vfscanf+0x18e>
    22e2:	e1 14       	cp	r14, r1
    22e4:	f1 04       	cpc	r15, r1
    22e6:	a9 f0       	breq	.+42     	; 0x2312 <vfscanf+0x1ec>
    22e8:	f7 01       	movw	r30, r14
    22ea:	10 82       	st	Z, r1
    22ec:	12 c0       	rjmp	.+36     	; 0x2312 <vfscanf+0x1ec>
    22ee:	00 62       	ori	r16, 0x20	; 32
    22f0:	03 c0       	rjmp	.+6      	; 0x22f8 <vfscanf+0x1d2>
    22f2:	00 61       	ori	r16, 0x10	; 16
    22f4:	01 c0       	rjmp	.+2      	; 0x22f8 <vfscanf+0x1d2>
    22f6:	00 64       	ori	r16, 0x40	; 64
    22f8:	20 2f       	mov	r18, r16
    22fa:	a7 01       	movw	r20, r14
    22fc:	69 2d       	mov	r22, r9
    22fe:	c5 01       	movw	r24, r10
    2300:	0e 94 62 0f 	call	0x1ec4	; 0x1ec4 <conv_int>
    2304:	88 23       	and	r24, r24
    2306:	29 f4       	brne	.+10     	; 0x2312 <vfscanf+0x1ec>
    2308:	f5 01       	movw	r30, r10
    230a:	83 81       	ldd	r24, Z+3	; 0x03
    230c:	80 73       	andi	r24, 0x30	; 48
    230e:	79 f4       	brne	.+30     	; 0x232e <vfscanf+0x208>
    2310:	13 c0       	rjmp	.+38     	; 0x2338 <vfscanf+0x212>
    2312:	00 ff       	sbrs	r16, 0
    2314:	83 94       	inc	r8
    2316:	f5 01       	movw	r30, r10
    2318:	f3 80       	ldd	r15, Z+3	; 0x03
    231a:	f6 01       	movw	r30, r12
    231c:	f3 fc       	sbrc	r15, 3
    231e:	15 91       	lpm	r17, Z+
    2320:	f3 fe       	sbrs	r15, 3
    2322:	11 91       	ld	r17, Z+
    2324:	6f 01       	movw	r12, r30
    2326:	11 23       	and	r17, r17
    2328:	09 f0       	breq	.+2      	; 0x232c <vfscanf+0x206>
    232a:	0b cf       	rjmp	.-490    	; 0x2142 <vfscanf+0x1c>
    232c:	05 c0       	rjmp	.+10     	; 0x2338 <vfscanf+0x212>
    232e:	88 20       	and	r8, r8
    2330:	19 f4       	brne	.+6      	; 0x2338 <vfscanf+0x212>
    2332:	2f ef       	ldi	r18, 0xFF	; 255
    2334:	3f ef       	ldi	r19, 0xFF	; 255
    2336:	02 c0       	rjmp	.+4      	; 0x233c <vfscanf+0x216>
    2338:	28 2d       	mov	r18, r8
    233a:	30 e0       	ldi	r19, 0x00	; 0
    233c:	c9 01       	movw	r24, r18
    233e:	cd b7       	in	r28, 0x3d	; 61
    2340:	de b7       	in	r29, 0x3e	; 62
    2342:	ee e0       	ldi	r30, 0x0E	; 14
    2344:	0c 94 c6 12 	jmp	0x258c	; 0x258c <__epilogue_restores__+0x8>

00002348 <strchr_P>:
    2348:	fc 01       	movw	r30, r24
    234a:	05 90       	lpm	r0, Z+
    234c:	06 16       	cp	r0, r22
    234e:	21 f0       	breq	.+8      	; 0x2358 <strchr_P+0x10>
    2350:	00 20       	and	r0, r0
    2352:	d9 f7       	brne	.-10     	; 0x234a <strchr_P+0x2>
    2354:	c0 01       	movw	r24, r0
    2356:	08 95       	ret
    2358:	31 97       	sbiw	r30, 0x01	; 1
    235a:	cf 01       	movw	r24, r30
    235c:	08 95       	ret

0000235e <strnlen_P>:
    235e:	fc 01       	movw	r30, r24
    2360:	05 90       	lpm	r0, Z+
    2362:	61 50       	subi	r22, 0x01	; 1
    2364:	70 40       	sbci	r23, 0x00	; 0
    2366:	01 10       	cpse	r0, r1
    2368:	d8 f7       	brcc	.-10     	; 0x2360 <strnlen_P+0x2>
    236a:	80 95       	com	r24
    236c:	90 95       	com	r25
    236e:	8e 0f       	add	r24, r30
    2370:	9f 1f       	adc	r25, r31
    2372:	08 95       	ret

00002374 <strnlen>:
    2374:	fc 01       	movw	r30, r24
    2376:	61 50       	subi	r22, 0x01	; 1
    2378:	70 40       	sbci	r23, 0x00	; 0
    237a:	01 90       	ld	r0, Z+
    237c:	01 10       	cpse	r0, r1
    237e:	d8 f7       	brcc	.-10     	; 0x2376 <strnlen+0x2>
    2380:	80 95       	com	r24
    2382:	90 95       	com	r25
    2384:	8e 0f       	add	r24, r30
    2386:	9f 1f       	adc	r25, r31
    2388:	08 95       	ret

0000238a <fgetc>:
    238a:	cf 93       	push	r28
    238c:	df 93       	push	r29
    238e:	ec 01       	movw	r28, r24
    2390:	4b 81       	ldd	r20, Y+3	; 0x03
    2392:	40 ff       	sbrs	r20, 0
    2394:	1a c0       	rjmp	.+52     	; 0x23ca <fgetc+0x40>
    2396:	46 ff       	sbrs	r20, 6
    2398:	0a c0       	rjmp	.+20     	; 0x23ae <fgetc+0x24>
    239a:	4f 7b       	andi	r20, 0xBF	; 191
    239c:	4b 83       	std	Y+3, r20	; 0x03
    239e:	8e 81       	ldd	r24, Y+6	; 0x06
    23a0:	9f 81       	ldd	r25, Y+7	; 0x07
    23a2:	01 96       	adiw	r24, 0x01	; 1
    23a4:	9f 83       	std	Y+7, r25	; 0x07
    23a6:	8e 83       	std	Y+6, r24	; 0x06
    23a8:	8a 81       	ldd	r24, Y+2	; 0x02
    23aa:	28 2f       	mov	r18, r24
    23ac:	2b c0       	rjmp	.+86     	; 0x2404 <fgetc+0x7a>
    23ae:	42 ff       	sbrs	r20, 2
    23b0:	13 c0       	rjmp	.+38     	; 0x23d8 <fgetc+0x4e>
    23b2:	e8 81       	ld	r30, Y
    23b4:	f9 81       	ldd	r31, Y+1	; 0x01
    23b6:	80 81       	ld	r24, Z
    23b8:	28 2f       	mov	r18, r24
    23ba:	33 27       	eor	r19, r19
    23bc:	27 fd       	sbrc	r18, 7
    23be:	30 95       	com	r19
    23c0:	21 15       	cp	r18, r1
    23c2:	31 05       	cpc	r19, r1
    23c4:	29 f4       	brne	.+10     	; 0x23d0 <fgetc+0x46>
    23c6:	40 62       	ori	r20, 0x20	; 32
    23c8:	4b 83       	std	Y+3, r20	; 0x03
    23ca:	2f ef       	ldi	r18, 0xFF	; 255
    23cc:	3f ef       	ldi	r19, 0xFF	; 255
    23ce:	1b c0       	rjmp	.+54     	; 0x2406 <fgetc+0x7c>
    23d0:	31 96       	adiw	r30, 0x01	; 1
    23d2:	f9 83       	std	Y+1, r31	; 0x01
    23d4:	e8 83       	st	Y, r30
    23d6:	11 c0       	rjmp	.+34     	; 0x23fa <fgetc+0x70>
    23d8:	ea 85       	ldd	r30, Y+10	; 0x0a
    23da:	fb 85       	ldd	r31, Y+11	; 0x0b
    23dc:	ce 01       	movw	r24, r28
    23de:	09 95       	icall
    23e0:	9c 01       	movw	r18, r24
    23e2:	97 ff       	sbrs	r25, 7
    23e4:	0a c0       	rjmp	.+20     	; 0x23fa <fgetc+0x70>
    23e6:	9b 81       	ldd	r25, Y+3	; 0x03
    23e8:	2f 5f       	subi	r18, 0xFF	; 255
    23ea:	3f 4f       	sbci	r19, 0xFF	; 255
    23ec:	11 f0       	breq	.+4      	; 0x23f2 <fgetc+0x68>
    23ee:	80 e2       	ldi	r24, 0x20	; 32
    23f0:	01 c0       	rjmp	.+2      	; 0x23f4 <fgetc+0x6a>
    23f2:	80 e1       	ldi	r24, 0x10	; 16
    23f4:	89 2b       	or	r24, r25
    23f6:	8b 83       	std	Y+3, r24	; 0x03
    23f8:	e8 cf       	rjmp	.-48     	; 0x23ca <fgetc+0x40>
    23fa:	8e 81       	ldd	r24, Y+6	; 0x06
    23fc:	9f 81       	ldd	r25, Y+7	; 0x07
    23fe:	01 96       	adiw	r24, 0x01	; 1
    2400:	9f 83       	std	Y+7, r25	; 0x07
    2402:	8e 83       	std	Y+6, r24	; 0x06
    2404:	30 e0       	ldi	r19, 0x00	; 0
    2406:	c9 01       	movw	r24, r18
    2408:	df 91       	pop	r29
    240a:	cf 91       	pop	r28
    240c:	08 95       	ret

0000240e <ungetc>:
    240e:	9c 01       	movw	r18, r24
    2410:	fb 01       	movw	r30, r22
    2412:	83 81       	ldd	r24, Z+3	; 0x03
    2414:	80 ff       	sbrs	r24, 0
    2416:	11 c0       	rjmp	.+34     	; 0x243a <ungetc+0x2c>
    2418:	86 fd       	sbrc	r24, 6
    241a:	0f c0       	rjmp	.+30     	; 0x243a <ungetc+0x2c>
    241c:	9f ef       	ldi	r25, 0xFF	; 255
    241e:	2f 3f       	cpi	r18, 0xFF	; 255
    2420:	39 07       	cpc	r19, r25
    2422:	59 f0       	breq	.+22     	; 0x243a <ungetc+0x2c>
    2424:	22 83       	std	Z+2, r18	; 0x02
    2426:	80 64       	ori	r24, 0x40	; 64
    2428:	8f 7d       	andi	r24, 0xDF	; 223
    242a:	83 83       	std	Z+3, r24	; 0x03
    242c:	86 81       	ldd	r24, Z+6	; 0x06
    242e:	97 81       	ldd	r25, Z+7	; 0x07
    2430:	01 97       	sbiw	r24, 0x01	; 1
    2432:	97 83       	std	Z+7, r25	; 0x07
    2434:	86 83       	std	Z+6, r24	; 0x06
    2436:	30 e0       	ldi	r19, 0x00	; 0
    2438:	02 c0       	rjmp	.+4      	; 0x243e <ungetc+0x30>
    243a:	2f ef       	ldi	r18, 0xFF	; 255
    243c:	3f ef       	ldi	r19, 0xFF	; 255
    243e:	c9 01       	movw	r24, r18
    2440:	08 95       	ret

00002442 <__ultoa_invert>:
    2442:	fa 01       	movw	r30, r20
    2444:	aa 27       	eor	r26, r26
    2446:	28 30       	cpi	r18, 0x08	; 8
    2448:	51 f1       	breq	.+84     	; 0x249e <__ultoa_invert+0x5c>
    244a:	20 31       	cpi	r18, 0x10	; 16
    244c:	81 f1       	breq	.+96     	; 0x24ae <__ultoa_invert+0x6c>
    244e:	e8 94       	clt
    2450:	6f 93       	push	r22
    2452:	6e 7f       	andi	r22, 0xFE	; 254
    2454:	6e 5f       	subi	r22, 0xFE	; 254
    2456:	7f 4f       	sbci	r23, 0xFF	; 255
    2458:	8f 4f       	sbci	r24, 0xFF	; 255
    245a:	9f 4f       	sbci	r25, 0xFF	; 255
    245c:	af 4f       	sbci	r26, 0xFF	; 255
    245e:	b1 e0       	ldi	r27, 0x01	; 1
    2460:	3e d0       	rcall	.+124    	; 0x24de <__ultoa_invert+0x9c>
    2462:	b4 e0       	ldi	r27, 0x04	; 4
    2464:	3c d0       	rcall	.+120    	; 0x24de <__ultoa_invert+0x9c>
    2466:	67 0f       	add	r22, r23
    2468:	78 1f       	adc	r23, r24
    246a:	89 1f       	adc	r24, r25
    246c:	9a 1f       	adc	r25, r26
    246e:	a1 1d       	adc	r26, r1
    2470:	68 0f       	add	r22, r24
    2472:	79 1f       	adc	r23, r25
    2474:	8a 1f       	adc	r24, r26
    2476:	91 1d       	adc	r25, r1
    2478:	a1 1d       	adc	r26, r1
    247a:	6a 0f       	add	r22, r26
    247c:	71 1d       	adc	r23, r1
    247e:	81 1d       	adc	r24, r1
    2480:	91 1d       	adc	r25, r1
    2482:	a1 1d       	adc	r26, r1
    2484:	20 d0       	rcall	.+64     	; 0x24c6 <__ultoa_invert+0x84>
    2486:	09 f4       	brne	.+2      	; 0x248a <__ultoa_invert+0x48>
    2488:	68 94       	set
    248a:	3f 91       	pop	r19
    248c:	2a e0       	ldi	r18, 0x0A	; 10
    248e:	26 9f       	mul	r18, r22
    2490:	11 24       	eor	r1, r1
    2492:	30 19       	sub	r19, r0
    2494:	30 5d       	subi	r19, 0xD0	; 208
    2496:	31 93       	st	Z+, r19
    2498:	de f6       	brtc	.-74     	; 0x2450 <__ultoa_invert+0xe>
    249a:	cf 01       	movw	r24, r30
    249c:	08 95       	ret
    249e:	46 2f       	mov	r20, r22
    24a0:	47 70       	andi	r20, 0x07	; 7
    24a2:	40 5d       	subi	r20, 0xD0	; 208
    24a4:	41 93       	st	Z+, r20
    24a6:	b3 e0       	ldi	r27, 0x03	; 3
    24a8:	0f d0       	rcall	.+30     	; 0x24c8 <__ultoa_invert+0x86>
    24aa:	c9 f7       	brne	.-14     	; 0x249e <__ultoa_invert+0x5c>
    24ac:	f6 cf       	rjmp	.-20     	; 0x249a <__ultoa_invert+0x58>
    24ae:	46 2f       	mov	r20, r22
    24b0:	4f 70       	andi	r20, 0x0F	; 15
    24b2:	40 5d       	subi	r20, 0xD0	; 208
    24b4:	4a 33       	cpi	r20, 0x3A	; 58
    24b6:	18 f0       	brcs	.+6      	; 0x24be <__ultoa_invert+0x7c>
    24b8:	49 5d       	subi	r20, 0xD9	; 217
    24ba:	31 fd       	sbrc	r19, 1
    24bc:	40 52       	subi	r20, 0x20	; 32
    24be:	41 93       	st	Z+, r20
    24c0:	02 d0       	rcall	.+4      	; 0x24c6 <__ultoa_invert+0x84>
    24c2:	a9 f7       	brne	.-22     	; 0x24ae <__ultoa_invert+0x6c>
    24c4:	ea cf       	rjmp	.-44     	; 0x249a <__ultoa_invert+0x58>
    24c6:	b4 e0       	ldi	r27, 0x04	; 4
    24c8:	a6 95       	lsr	r26
    24ca:	97 95       	ror	r25
    24cc:	87 95       	ror	r24
    24ce:	77 95       	ror	r23
    24d0:	67 95       	ror	r22
    24d2:	ba 95       	dec	r27
    24d4:	c9 f7       	brne	.-14     	; 0x24c8 <__ultoa_invert+0x86>
    24d6:	00 97       	sbiw	r24, 0x00	; 0
    24d8:	61 05       	cpc	r22, r1
    24da:	71 05       	cpc	r23, r1
    24dc:	08 95       	ret
    24de:	9b 01       	movw	r18, r22
    24e0:	ac 01       	movw	r20, r24
    24e2:	0a 2e       	mov	r0, r26
    24e4:	06 94       	lsr	r0
    24e6:	57 95       	ror	r21
    24e8:	47 95       	ror	r20
    24ea:	37 95       	ror	r19
    24ec:	27 95       	ror	r18
    24ee:	ba 95       	dec	r27
    24f0:	c9 f7       	brne	.-14     	; 0x24e4 <__ultoa_invert+0xa2>
    24f2:	62 0f       	add	r22, r18
    24f4:	73 1f       	adc	r23, r19
    24f6:	84 1f       	adc	r24, r20
    24f8:	95 1f       	adc	r25, r21
    24fa:	a0 1d       	adc	r26, r0
    24fc:	08 95       	ret

000024fe <__udivmodhi4>:
    24fe:	aa 1b       	sub	r26, r26
    2500:	bb 1b       	sub	r27, r27
    2502:	51 e1       	ldi	r21, 0x11	; 17
    2504:	07 c0       	rjmp	.+14     	; 0x2514 <__udivmodhi4_ep>

00002506 <__udivmodhi4_loop>:
    2506:	aa 1f       	adc	r26, r26
    2508:	bb 1f       	adc	r27, r27
    250a:	a6 17       	cp	r26, r22
    250c:	b7 07       	cpc	r27, r23
    250e:	10 f0       	brcs	.+4      	; 0x2514 <__udivmodhi4_ep>
    2510:	a6 1b       	sub	r26, r22
    2512:	b7 0b       	sbc	r27, r23

00002514 <__udivmodhi4_ep>:
    2514:	88 1f       	adc	r24, r24
    2516:	99 1f       	adc	r25, r25
    2518:	5a 95       	dec	r21
    251a:	a9 f7       	brne	.-22     	; 0x2506 <__udivmodhi4_loop>
    251c:	80 95       	com	r24
    251e:	90 95       	com	r25
    2520:	bc 01       	movw	r22, r24
    2522:	cd 01       	movw	r24, r26
    2524:	08 95       	ret

00002526 <__divmodhi4>:
    2526:	97 fb       	bst	r25, 7
    2528:	09 2e       	mov	r0, r25
    252a:	07 26       	eor	r0, r23
    252c:	0a d0       	rcall	.+20     	; 0x2542 <__divmodhi4_neg1>
    252e:	77 fd       	sbrc	r23, 7
    2530:	04 d0       	rcall	.+8      	; 0x253a <__divmodhi4_neg2>
    2532:	e5 df       	rcall	.-54     	; 0x24fe <__udivmodhi4>
    2534:	06 d0       	rcall	.+12     	; 0x2542 <__divmodhi4_neg1>
    2536:	00 20       	and	r0, r0
    2538:	1a f4       	brpl	.+6      	; 0x2540 <__divmodhi4_exit>

0000253a <__divmodhi4_neg2>:
    253a:	70 95       	com	r23
    253c:	61 95       	neg	r22
    253e:	7f 4f       	sbci	r23, 0xFF	; 255

00002540 <__divmodhi4_exit>:
    2540:	08 95       	ret

00002542 <__divmodhi4_neg1>:
    2542:	f6 f7       	brtc	.-4      	; 0x2540 <__divmodhi4_exit>
    2544:	90 95       	com	r25
    2546:	81 95       	neg	r24
    2548:	9f 4f       	sbci	r25, 0xFF	; 255
    254a:	08 95       	ret

0000254c <__prologue_saves__>:
    254c:	2f 92       	push	r2
    254e:	3f 92       	push	r3
    2550:	4f 92       	push	r4
    2552:	5f 92       	push	r5
    2554:	6f 92       	push	r6
    2556:	7f 92       	push	r7
    2558:	8f 92       	push	r8
    255a:	9f 92       	push	r9
    255c:	af 92       	push	r10
    255e:	bf 92       	push	r11
    2560:	cf 92       	push	r12
    2562:	df 92       	push	r13
    2564:	ef 92       	push	r14
    2566:	ff 92       	push	r15
    2568:	0f 93       	push	r16
    256a:	1f 93       	push	r17
    256c:	cf 93       	push	r28
    256e:	df 93       	push	r29
    2570:	cd b7       	in	r28, 0x3d	; 61
    2572:	de b7       	in	r29, 0x3e	; 62
    2574:	ca 1b       	sub	r28, r26
    2576:	db 0b       	sbc	r29, r27
    2578:	0f b6       	in	r0, 0x3f	; 63
    257a:	f8 94       	cli
    257c:	de bf       	out	0x3e, r29	; 62
    257e:	0f be       	out	0x3f, r0	; 63
    2580:	cd bf       	out	0x3d, r28	; 61
    2582:	09 94       	ijmp

00002584 <__epilogue_restores__>:
    2584:	2a 88       	ldd	r2, Y+18	; 0x12
    2586:	39 88       	ldd	r3, Y+17	; 0x11
    2588:	48 88       	ldd	r4, Y+16	; 0x10
    258a:	5f 84       	ldd	r5, Y+15	; 0x0f
    258c:	6e 84       	ldd	r6, Y+14	; 0x0e
    258e:	7d 84       	ldd	r7, Y+13	; 0x0d
    2590:	8c 84       	ldd	r8, Y+12	; 0x0c
    2592:	9b 84       	ldd	r9, Y+11	; 0x0b
    2594:	aa 84       	ldd	r10, Y+10	; 0x0a
    2596:	b9 84       	ldd	r11, Y+9	; 0x09
    2598:	c8 84       	ldd	r12, Y+8	; 0x08
    259a:	df 80       	ldd	r13, Y+7	; 0x07
    259c:	ee 80       	ldd	r14, Y+6	; 0x06
    259e:	fd 80       	ldd	r15, Y+5	; 0x05
    25a0:	0c 81       	ldd	r16, Y+4	; 0x04
    25a2:	1b 81       	ldd	r17, Y+3	; 0x03
    25a4:	aa 81       	ldd	r26, Y+2	; 0x02
    25a6:	b9 81       	ldd	r27, Y+1	; 0x01
    25a8:	ce 0f       	add	r28, r30
    25aa:	d1 1d       	adc	r29, r1
    25ac:	0f b6       	in	r0, 0x3f	; 63
    25ae:	f8 94       	cli
    25b0:	de bf       	out	0x3e, r29	; 62
    25b2:	0f be       	out	0x3f, r0	; 63
    25b4:	cd bf       	out	0x3d, r28	; 61
    25b6:	ed 01       	movw	r28, r26
    25b8:	08 95       	ret

000025ba <isspace>:
    25ba:	91 11       	cpse	r25, r1
    25bc:	06 c0       	rjmp	.+12     	; 0x25ca <__ctype_isfalse>
    25be:	80 32       	cpi	r24, 0x20	; 32
    25c0:	19 f0       	breq	.+6      	; 0x25c8 <isspace+0xe>
    25c2:	89 50       	subi	r24, 0x09	; 9
    25c4:	85 50       	subi	r24, 0x05	; 5
    25c6:	d0 f7       	brcc	.-12     	; 0x25bc <isspace+0x2>
    25c8:	08 95       	ret

000025ca <__ctype_isfalse>:
    25ca:	99 27       	eor	r25, r25
    25cc:	88 27       	eor	r24, r24

000025ce <__ctype_istrue>:
    25ce:	08 95       	ret

000025d0 <_exit>:
    25d0:	f8 94       	cli

000025d2 <__stop_program>:
    25d2:	ff cf       	rjmp	.-2      	; 0x25d2 <__stop_program>
