#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jun 26 17:41:31 2018
# Process ID: 11200
# Current directory: C:/Users/Diabolum/Downloads/mll/frame-compression
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10300 C:\Users\Diabolum\Downloads\mll\frame-compression\frame-compression.xpr
# Log file: C:/Users/Diabolum/Downloads/mll/frame-compression/vivado.log
# Journal file: C:/Users/Diabolum/Downloads/mll/frame-compression\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/shzhang/Desktop/frame-compression' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'Residual_BRAM' is locked:
* IP definition 'Block Memory Generator (8.3)' for IP 'Residual_BRAM' (customized with software release 2016.1) has a newer minor version in the IP Catalog.
* IP definition 'Block Memory Generator (8.3)' for IP 'Residual_BRAM' (customized with software release 2016.1) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Project 1-230] Project 'frame-compression.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 807.383 ; gain = 114.480
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -srcset Residual_BRAM -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  Residual_BRAM] -log ip_upgrade.log
Upgrading 'Residual_BRAM'
INFO: [Project 1-386] Moving file 'C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM.xci' from fileset 'Residual_BRAM' to fileset 'sources_1'.
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [IP_Flow 19-1972] Upgraded Residual_BRAM from Block Memory Generator 8.3 to Block Memory Generator 8.4
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Residual_BRAM'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Diabolum/Downloads/mll/frame-compression/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1202.699 ; gain = 387.469
export_ip_user_files -of_objects [get_ips Residual_BRAM] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/new/TBT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/new/Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/new/TBT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/new/Top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:]
ERROR: [Common 17-180] Spawn failed: No error
generate_target all [get_files C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Residual_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Residual_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Residual_BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Residual_BRAM'...
export_ip_user_files -of_objects [get_files C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM.xci] -directory C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.ip_user_files -ipstatic_source_dir C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.cache/compile_simlib/modelsim} {questa=C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.cache/compile_simlib/questa} {riviera=C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.cache/compile_simlib/riviera} {activehdl=C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset Residual_BRAM
set_property top Residual_BRAM [get_fileset Residual_BRAM]
move_files -fileset [get_fileset Residual_BRAM] [get_files -of_objects [get_fileset sources_1] C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM.xci]
launch_run Residual_BRAM_synth_1
[Tue Jun 26 18:15:13 2018] Launched Residual_BRAM_synth_1...
Run output will be captured here: C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.runs/Residual_BRAM_synth_1/runme.log
wait_on_run Residual_BRAM_synth_1

[Tue Jun 26 18:15:13 2018] Waiting for Residual_BRAM_synth_1 to finish...
[Tue Jun 26 18:15:18 2018] Waiting for Residual_BRAM_synth_1 to finish...
[Tue Jun 26 18:15:23 2018] Waiting for Residual_BRAM_synth_1 to finish...
[Tue Jun 26 18:15:28 2018] Waiting for Residual_BRAM_synth_1 to finish...
[Tue Jun 26 18:15:38 2018] Waiting for Residual_BRAM_synth_1 to finish...
[Tue Jun 26 18:15:48 2018] Waiting for Residual_BRAM_synth_1 to finish...
[Tue Jun 26 18:15:58 2018] Waiting for Residual_BRAM_synth_1 to finish...
[Tue Jun 26 18:16:08 2018] Waiting for Residual_BRAM_synth_1 to finish...
[Tue Jun 26 18:16:29 2018] Waiting for Residual_BRAM_synth_1 to finish...
[Tue Jun 26 18:16:49 2018] Waiting for Residual_BRAM_synth_1 to finish...
[Tue Jun 26 18:17:09 2018] Waiting for Residual_BRAM_synth_1 to finish...
[Tue Jun 26 18:17:29 2018] Waiting for Residual_BRAM_synth_1 to finish...
[Tue Jun 26 18:18:09 2018] Waiting for Residual_BRAM_synth_1 to finish...

*** Running vivado
    with args -log Residual_BRAM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Residual_BRAM.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Residual_BRAM.tcl -notrace
Command: synth_design -top Residual_BRAM -part xc7vx485tffg1157-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1104 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 408.293 ; gain = 101.629
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Residual_BRAM' [c:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/synth/Residual_BRAM.vhd:70]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: Residual_BRAM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.97835 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/synth/Residual_BRAM.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'Residual_BRAM' (9#1) [c:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/synth/Residual_BRAM.vhd:70]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port RSTB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_input_block has unconnected port DINB[15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 665.691 ; gain = 359.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:51 ; elapsed = 00:02:01 . Memory (MB): peak = 665.691 ; gain = 359.027
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/Residual_BRAM_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.runs/Residual_BRAM_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.runs/Residual_BRAM_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 890.449 ; gain = 0.012
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:15 ; elapsed = 00:02:26 . Memory (MB): peak = 890.449 ; gain = 583.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:15 ; elapsed = 00:02:26 . Memory (MB): peak = 890.449 ; gain = 583.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.runs/Residual_BRAM_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:15 ; elapsed = 00:02:26 . Memory (MB): peak = 890.449 ; gain = 583.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:15 ; elapsed = 00:02:26 . Memory (MB): peak = 890.449 ; gain = 583.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:16 ; elapsed = 00:02:27 . Memory (MB): peak = 890.449 ; gain = 583.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:28 ; elapsed = 00:02:40 . Memory (MB): peak = 939.238 ; gain = 632.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:28 ; elapsed = 00:02:40 . Memory (MB): peak = 939.238 ; gain = 632.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:28 ; elapsed = 00:02:40 . Memory (MB): peak = 948.777 ; gain = 642.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:29 ; elapsed = 00:02:41 . Memory (MB): peak = 948.777 ; gain = 642.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:29 ; elapsed = 00:02:41 . Memory (MB): peak = 948.777 ; gain = 642.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:29 ; elapsed = 00:02:41 . Memory (MB): peak = 948.777 ; gain = 642.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:29 ; elapsed = 00:02:41 . Memory (MB): peak = 948.777 ; gain = 642.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:29 ; elapsed = 00:02:41 . Memory (MB): peak = 948.777 ; gain = 642.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:29 ; elapsed = 00:02:41 . Memory (MB): peak = 948.777 ; gain = 642.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------+-------------------------+------+
|      |Instance                                     |Module                   |Cells |
+------+---------------------------------------------+-------------------------+------+
|1     |top                                          |                         |     1|
|2     |  U0                                         |blk_mem_gen_v8_4_1       |     1|
|3     |    inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth |     1|
|4     |      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top          |     1|
|5     |        \valid.cstr                          |blk_mem_gen_generic_cstr |     1|
|6     |          \ramloop[0].ram.r                  |blk_mem_gen_prim_width   |     1|
|7     |            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper |     1|
+------+---------------------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:29 ; elapsed = 00:02:41 . Memory (MB): peak = 948.777 ; gain = 642.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 159 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:02:24 . Memory (MB): peak = 948.777 ; gain = 417.355
Synthesis Optimization Complete : Time (s): cpu = 00:02:30 ; elapsed = 00:02:41 . Memory (MB): peak = 948.777 ; gain = 642.113
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:33 ; elapsed = 00:02:46 . Memory (MB): peak = 973.742 ; gain = 678.551
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.runs/Residual_BRAM_synth_1/Residual_BRAM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Residual_BRAM_utilization_synth.rpt -pb Residual_BRAM_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.416 . Memory (MB): peak = 973.742 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 26 18:18:12 2018...
[Tue Jun 26 18:18:14 2018] Residual_BRAM_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:03:01 . Memory (MB): peak = 1229.086 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'VLC_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj VLC_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Residual_BRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/new/VLC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sim_1/new/VLC_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VLC_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot VLC_Test_behav xil_defaultlib.VLC_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.VLC_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot VLC_Test_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.sim/sim_1/behav/xsim/xsim.dir/VLC_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.sim/sim_1/behav/xsim/xsim.dir/VLC_Test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 26 18:18:25 2018. For additional details about this file, please refer to the WebTalk help file at D:/software/xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 26 18:18:25 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1229.086 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "VLC_Test_behav -key {Behavioral:sim_1:Functional:VLC_Test} -tclbatch {VLC_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source VLC_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module VLC_Test.t1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'VLC_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1263.598 ; gain = 34.512
run 5 us
set_property top Top_Test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/software/xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/new/IBP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBP
INFO: [VRFC 10-2458] undeclared symbol IntraOut1, assumed default net type wire [C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
INFO: [VRFC 10-2458] undeclared symbol IntraOut2, assumed default net type wire [C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
INFO: [VRFC 10-2458] undeclared symbol IntraOut3, assumed default net type wire [C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Intra_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/new/TBT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TBT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sim_1/new/Top_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/software/xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e0b1e9f51fa74407b45e0b59f8d23dbb --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Top_Test_behav xil_defaultlib.Top_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut1 [C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:107]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut2 [C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port DataOut3 [C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TBT
Compiling module xil_defaultlib.Intra_mode
Compiling module xil_defaultlib.IBP_default
Compiling module xil_defaultlib.VLC
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_ELABORATION...
Compiling module xil_defaultlib.Residual_BRAM
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Test_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.sim/sim_1/behav/xsim/xsim.dir/Top_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.sim/sim_1/behav/xsim/xsim.dir/Top_Test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 26 20:18:14 2018. For additional details about this file, please refer to the WebTalk help file at D:/software/xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 26 20:18:14 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1268.859 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Diabolum/Downloads/mll/frame-compression/frame-compression.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Test_behav -key {Behavioral:sim_1:Functional:Top_Test} -tclbatch {Top_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Top_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Top_Test.uut.b1.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b2.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module Top_Test.uut.b3.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1281.266 ; gain = 13.457
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1283.305 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1283.305 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 27 00:22:43 2018...
