{"vcs1":{"timestamp_begin":1739432784.500799938, "rt":0.28, "ut":0.13, "st":0.10}}
{"vcselab":{"timestamp_begin":1739432784.858489889, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739432785.177429990, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739432784.274479373}
{"VCS_COMP_START_TIME": 1739432784.274479373}
{"VCS_COMP_END_TIME": 1739432785.394245752}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265544}}
{"vcselab": {"peak_mem": 150344}}
