#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: heat3ds_1_16_opt_compute_units.h
#include "heat3ds_1_16_opt_compute_units.h"

struct h3_0_h3_0_update_0_write0_to_heat3ds_1_16_rd0_cache {
	// RAM Box: {[0, 16], [0, 31], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_0_h3_0_update_0_write1_to_heat3ds_1_16_rd1_cache {
	// RAM Box: {[1, 17], [0, 31], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_0_h3_0_update_0_write10_to_heat3ds_1_16_rd10_cache {
	// RAM Box: {[10, 26], [0, 31], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_0_h3_0_update_0_write11_to_heat3ds_1_16_rd11_cache {
	// RAM Box: {[11, 27], [0, 31], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_0_h3_0_update_0_write12_to_heat3ds_1_16_rd12_cache {
	// RAM Box: {[12, 28], [0, 31], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_0_h3_0_update_0_write13_to_heat3ds_1_16_rd13_cache {
	// RAM Box: {[13, 29], [0, 31], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_0_h3_0_update_0_write14_to_heat3ds_1_16_rd14_cache {
	// RAM Box: {[14, 30], [0, 31], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_0_h3_0_update_0_write15_to_heat3ds_1_16_rd15_cache {
	// RAM Box: {[15, 31], [0, 31], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_0_h3_0_update_0_write2_to_heat3ds_1_16_rd2_cache {
	// RAM Box: {[2, 18], [0, 31], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_0_h3_0_update_0_write3_to_heat3ds_1_16_rd3_cache {
	// RAM Box: {[3, 19], [0, 31], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_0_h3_0_update_0_write4_to_heat3ds_1_16_rd4_cache {
	// RAM Box: {[4, 20], [0, 31], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_0_h3_0_update_0_write5_to_heat3ds_1_16_rd5_cache {
	// RAM Box: {[5, 21], [0, 31], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_0_h3_0_update_0_write6_to_heat3ds_1_16_rd6_cache {
	// RAM Box: {[6, 22], [0, 31], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_0_h3_0_update_0_write7_to_heat3ds_1_16_rd7_cache {
	// RAM Box: {[7, 23], [0, 31], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_0_h3_0_update_0_write8_to_heat3ds_1_16_rd8_cache {
	// RAM Box: {[8, 24], [0, 31], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_0_h3_0_update_0_write9_to_heat3ds_1_16_rd9_cache {
	// RAM Box: {[9, 25], [0, 31], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_0_cache {
  // # of banks: 16
  h3_0_h3_0_update_0_write0_to_heat3ds_1_16_rd0_cache h3_0_h3_0_update_0_write0_to_heat3ds_1_16_rd0;
  h3_0_h3_0_update_0_write1_to_heat3ds_1_16_rd1_cache h3_0_h3_0_update_0_write1_to_heat3ds_1_16_rd1;
  h3_0_h3_0_update_0_write10_to_heat3ds_1_16_rd10_cache h3_0_h3_0_update_0_write10_to_heat3ds_1_16_rd10;
  h3_0_h3_0_update_0_write11_to_heat3ds_1_16_rd11_cache h3_0_h3_0_update_0_write11_to_heat3ds_1_16_rd11;
  h3_0_h3_0_update_0_write12_to_heat3ds_1_16_rd12_cache h3_0_h3_0_update_0_write12_to_heat3ds_1_16_rd12;
  h3_0_h3_0_update_0_write13_to_heat3ds_1_16_rd13_cache h3_0_h3_0_update_0_write13_to_heat3ds_1_16_rd13;
  h3_0_h3_0_update_0_write14_to_heat3ds_1_16_rd14_cache h3_0_h3_0_update_0_write14_to_heat3ds_1_16_rd14;
  h3_0_h3_0_update_0_write15_to_heat3ds_1_16_rd15_cache h3_0_h3_0_update_0_write15_to_heat3ds_1_16_rd15;
  h3_0_h3_0_update_0_write2_to_heat3ds_1_16_rd2_cache h3_0_h3_0_update_0_write2_to_heat3ds_1_16_rd2;
  h3_0_h3_0_update_0_write3_to_heat3ds_1_16_rd3_cache h3_0_h3_0_update_0_write3_to_heat3ds_1_16_rd3;
  h3_0_h3_0_update_0_write4_to_heat3ds_1_16_rd4_cache h3_0_h3_0_update_0_write4_to_heat3ds_1_16_rd4;
  h3_0_h3_0_update_0_write5_to_heat3ds_1_16_rd5_cache h3_0_h3_0_update_0_write5_to_heat3ds_1_16_rd5;
  h3_0_h3_0_update_0_write6_to_heat3ds_1_16_rd6_cache h3_0_h3_0_update_0_write6_to_heat3ds_1_16_rd6;
  h3_0_h3_0_update_0_write7_to_heat3ds_1_16_rd7_cache h3_0_h3_0_update_0_write7_to_heat3ds_1_16_rd7;
  h3_0_h3_0_update_0_write8_to_heat3ds_1_16_rd8_cache h3_0_h3_0_update_0_write8_to_heat3ds_1_16_rd8;
  h3_0_h3_0_update_0_write9_to_heat3ds_1_16_rd9_cache h3_0_h3_0_update_0_write9_to_heat3ds_1_16_rd9;
};



inline void h3_0_h3_0_update_0_write0_write(hw_uint<32> & h3_0_h3_0_update_0_write0, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write0_to_heat3ds_1_16_rd0.push(h3_0_h3_0_update_0_write0);
}

inline void h3_0_h3_0_update_0_write1_write(hw_uint<32> & h3_0_h3_0_update_0_write1, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write1_to_heat3ds_1_16_rd1.push(h3_0_h3_0_update_0_write1);
}

inline void h3_0_h3_0_update_0_write10_write(hw_uint<32> & h3_0_h3_0_update_0_write10, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write10_to_heat3ds_1_16_rd10.push(h3_0_h3_0_update_0_write10);
}

inline void h3_0_h3_0_update_0_write11_write(hw_uint<32> & h3_0_h3_0_update_0_write11, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write11_to_heat3ds_1_16_rd11.push(h3_0_h3_0_update_0_write11);
}

inline void h3_0_h3_0_update_0_write12_write(hw_uint<32> & h3_0_h3_0_update_0_write12, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write12_to_heat3ds_1_16_rd12.push(h3_0_h3_0_update_0_write12);
}

inline void h3_0_h3_0_update_0_write13_write(hw_uint<32> & h3_0_h3_0_update_0_write13, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write13_to_heat3ds_1_16_rd13.push(h3_0_h3_0_update_0_write13);
}

inline void h3_0_h3_0_update_0_write14_write(hw_uint<32> & h3_0_h3_0_update_0_write14, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write14_to_heat3ds_1_16_rd14.push(h3_0_h3_0_update_0_write14);
}

inline void h3_0_h3_0_update_0_write15_write(hw_uint<32> & h3_0_h3_0_update_0_write15, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write15_to_heat3ds_1_16_rd15.push(h3_0_h3_0_update_0_write15);
}

inline void h3_0_h3_0_update_0_write2_write(hw_uint<32> & h3_0_h3_0_update_0_write2, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write2_to_heat3ds_1_16_rd2.push(h3_0_h3_0_update_0_write2);
}

inline void h3_0_h3_0_update_0_write3_write(hw_uint<32> & h3_0_h3_0_update_0_write3, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write3_to_heat3ds_1_16_rd3.push(h3_0_h3_0_update_0_write3);
}

inline void h3_0_h3_0_update_0_write4_write(hw_uint<32> & h3_0_h3_0_update_0_write4, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write4_to_heat3ds_1_16_rd4.push(h3_0_h3_0_update_0_write4);
}

inline void h3_0_h3_0_update_0_write5_write(hw_uint<32> & h3_0_h3_0_update_0_write5, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write5_to_heat3ds_1_16_rd5.push(h3_0_h3_0_update_0_write5);
}

inline void h3_0_h3_0_update_0_write6_write(hw_uint<32> & h3_0_h3_0_update_0_write6, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write6_to_heat3ds_1_16_rd6.push(h3_0_h3_0_update_0_write6);
}

inline void h3_0_h3_0_update_0_write7_write(hw_uint<32> & h3_0_h3_0_update_0_write7, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write7_to_heat3ds_1_16_rd7.push(h3_0_h3_0_update_0_write7);
}

inline void h3_0_h3_0_update_0_write8_write(hw_uint<32> & h3_0_h3_0_update_0_write8, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write8_to_heat3ds_1_16_rd8.push(h3_0_h3_0_update_0_write8);
}

inline void h3_0_h3_0_update_0_write9_write(hw_uint<32> & h3_0_h3_0_update_0_write9, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write9_to_heat3ds_1_16_rd9.push(h3_0_h3_0_update_0_write9);
}

inline hw_uint<32>  heat3ds_1_16_rd0_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3ds_1_16_rd0 read pattern: { heat3ds_1_16_update_0[d0, d1, d2] -> h3_0[16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { heat3ds_1_16_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 3] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  auto value_h3_0_h3_0_update_0_write0 = h3_0.h3_0_h3_0_update_0_write0_to_heat3ds_1_16_rd0.peek(/* one reader or all rams */ 0);
  return value_h3_0_h3_0_update_0_write0;
  return 0;
}

inline hw_uint<32>  heat3ds_1_16_rd1_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3ds_1_16_rd1 read pattern: { heat3ds_1_16_update_0[d0, d1, d2] -> h3_0[1 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { heat3ds_1_16_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 3] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  auto value_h3_0_h3_0_update_0_write1 = h3_0.h3_0_h3_0_update_0_write1_to_heat3ds_1_16_rd1.peek(/* one reader or all rams */ 0);
  return value_h3_0_h3_0_update_0_write1;
  return 0;
}

inline hw_uint<32>  heat3ds_1_16_rd10_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3ds_1_16_rd10 read pattern: { heat3ds_1_16_update_0[d0, d1, d2] -> h3_0[10 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { heat3ds_1_16_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 3] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  auto value_h3_0_h3_0_update_0_write10 = h3_0.h3_0_h3_0_update_0_write10_to_heat3ds_1_16_rd10.peek(/* one reader or all rams */ 0);
  return value_h3_0_h3_0_update_0_write10;
  return 0;
}

inline hw_uint<32>  heat3ds_1_16_rd11_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3ds_1_16_rd11 read pattern: { heat3ds_1_16_update_0[d0, d1, d2] -> h3_0[11 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { heat3ds_1_16_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 3] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  auto value_h3_0_h3_0_update_0_write11 = h3_0.h3_0_h3_0_update_0_write11_to_heat3ds_1_16_rd11.peek(/* one reader or all rams */ 0);
  return value_h3_0_h3_0_update_0_write11;
  return 0;
}

inline hw_uint<32>  heat3ds_1_16_rd12_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3ds_1_16_rd12 read pattern: { heat3ds_1_16_update_0[d0, d1, d2] -> h3_0[12 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { heat3ds_1_16_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 3] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  auto value_h3_0_h3_0_update_0_write12 = h3_0.h3_0_h3_0_update_0_write12_to_heat3ds_1_16_rd12.peek(/* one reader or all rams */ 0);
  return value_h3_0_h3_0_update_0_write12;
  return 0;
}

inline hw_uint<32>  heat3ds_1_16_rd13_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3ds_1_16_rd13 read pattern: { heat3ds_1_16_update_0[d0, d1, d2] -> h3_0[13 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { heat3ds_1_16_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 3] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  auto value_h3_0_h3_0_update_0_write13 = h3_0.h3_0_h3_0_update_0_write13_to_heat3ds_1_16_rd13.peek(/* one reader or all rams */ 0);
  return value_h3_0_h3_0_update_0_write13;
  return 0;
}

inline hw_uint<32>  heat3ds_1_16_rd14_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3ds_1_16_rd14 read pattern: { heat3ds_1_16_update_0[d0, d1, d2] -> h3_0[14 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { heat3ds_1_16_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 3] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  auto value_h3_0_h3_0_update_0_write14 = h3_0.h3_0_h3_0_update_0_write14_to_heat3ds_1_16_rd14.peek(/* one reader or all rams */ 0);
  return value_h3_0_h3_0_update_0_write14;
  return 0;
}

inline hw_uint<32>  heat3ds_1_16_rd15_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3ds_1_16_rd15 read pattern: { heat3ds_1_16_update_0[d0, d1, d2] -> h3_0[15 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { heat3ds_1_16_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 3] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  auto value_h3_0_h3_0_update_0_write15 = h3_0.h3_0_h3_0_update_0_write15_to_heat3ds_1_16_rd15.peek(/* one reader or all rams */ 0);
  return value_h3_0_h3_0_update_0_write15;
  return 0;
}

inline hw_uint<32>  heat3ds_1_16_rd2_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3ds_1_16_rd2 read pattern: { heat3ds_1_16_update_0[d0, d1, d2] -> h3_0[2 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { heat3ds_1_16_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 3] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  auto value_h3_0_h3_0_update_0_write2 = h3_0.h3_0_h3_0_update_0_write2_to_heat3ds_1_16_rd2.peek(/* one reader or all rams */ 0);
  return value_h3_0_h3_0_update_0_write2;
  return 0;
}

inline hw_uint<32>  heat3ds_1_16_rd3_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3ds_1_16_rd3 read pattern: { heat3ds_1_16_update_0[d0, d1, d2] -> h3_0[3 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { heat3ds_1_16_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 3] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  auto value_h3_0_h3_0_update_0_write3 = h3_0.h3_0_h3_0_update_0_write3_to_heat3ds_1_16_rd3.peek(/* one reader or all rams */ 0);
  return value_h3_0_h3_0_update_0_write3;
  return 0;
}

inline hw_uint<32>  heat3ds_1_16_rd4_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3ds_1_16_rd4 read pattern: { heat3ds_1_16_update_0[d0, d1, d2] -> h3_0[4 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { heat3ds_1_16_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 3] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  auto value_h3_0_h3_0_update_0_write4 = h3_0.h3_0_h3_0_update_0_write4_to_heat3ds_1_16_rd4.peek(/* one reader or all rams */ 0);
  return value_h3_0_h3_0_update_0_write4;
  return 0;
}

inline hw_uint<32>  heat3ds_1_16_rd5_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3ds_1_16_rd5 read pattern: { heat3ds_1_16_update_0[d0, d1, d2] -> h3_0[5 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { heat3ds_1_16_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 3] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  auto value_h3_0_h3_0_update_0_write5 = h3_0.h3_0_h3_0_update_0_write5_to_heat3ds_1_16_rd5.peek(/* one reader or all rams */ 0);
  return value_h3_0_h3_0_update_0_write5;
  return 0;
}

inline hw_uint<32>  heat3ds_1_16_rd6_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3ds_1_16_rd6 read pattern: { heat3ds_1_16_update_0[d0, d1, d2] -> h3_0[6 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { heat3ds_1_16_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 3] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  auto value_h3_0_h3_0_update_0_write6 = h3_0.h3_0_h3_0_update_0_write6_to_heat3ds_1_16_rd6.peek(/* one reader or all rams */ 0);
  return value_h3_0_h3_0_update_0_write6;
  return 0;
}

inline hw_uint<32>  heat3ds_1_16_rd7_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3ds_1_16_rd7 read pattern: { heat3ds_1_16_update_0[d0, d1, d2] -> h3_0[7 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { heat3ds_1_16_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 3] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  auto value_h3_0_h3_0_update_0_write7 = h3_0.h3_0_h3_0_update_0_write7_to_heat3ds_1_16_rd7.peek(/* one reader or all rams */ 0);
  return value_h3_0_h3_0_update_0_write7;
  return 0;
}

inline hw_uint<32>  heat3ds_1_16_rd8_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3ds_1_16_rd8 read pattern: { heat3ds_1_16_update_0[d0, d1, d2] -> h3_0[8 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { heat3ds_1_16_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 3] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  auto value_h3_0_h3_0_update_0_write8 = h3_0.h3_0_h3_0_update_0_write8_to_heat3ds_1_16_rd8.peek(/* one reader or all rams */ 0);
  return value_h3_0_h3_0_update_0_write8;
  return 0;
}

inline hw_uint<32>  heat3ds_1_16_rd9_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3ds_1_16_rd9 read pattern: { heat3ds_1_16_update_0[d0, d1, d2] -> h3_0[9 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { heat3ds_1_16_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 3] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  auto value_h3_0_h3_0_update_0_write9 = h3_0.h3_0_h3_0_update_0_write9_to_heat3ds_1_16_rd9.peek(/* one reader or all rams */ 0);
  return value_h3_0_h3_0_update_0_write9;
  return 0;
}

// # of bundles = 2
// h3_0_update_0_write
//	h3_0_h3_0_update_0_write0
//	h3_0_h3_0_update_0_write1
//	h3_0_h3_0_update_0_write2
//	h3_0_h3_0_update_0_write3
//	h3_0_h3_0_update_0_write4
//	h3_0_h3_0_update_0_write5
//	h3_0_h3_0_update_0_write6
//	h3_0_h3_0_update_0_write7
//	h3_0_h3_0_update_0_write8
//	h3_0_h3_0_update_0_write9
//	h3_0_h3_0_update_0_write10
//	h3_0_h3_0_update_0_write11
//	h3_0_h3_0_update_0_write12
//	h3_0_h3_0_update_0_write13
//	h3_0_h3_0_update_0_write14
//	h3_0_h3_0_update_0_write15
inline void h3_0_h3_0_update_0_write_bundle_write(hw_uint<512>& h3_0_update_0_write, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
	hw_uint<32>  h3_0_h3_0_update_0_write0_res = h3_0_update_0_write.extract<0, 31>();
	h3_0_h3_0_update_0_write0_write(h3_0_h3_0_update_0_write0_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write1_res = h3_0_update_0_write.extract<32, 63>();
	h3_0_h3_0_update_0_write1_write(h3_0_h3_0_update_0_write1_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write2_res = h3_0_update_0_write.extract<64, 95>();
	h3_0_h3_0_update_0_write2_write(h3_0_h3_0_update_0_write2_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write3_res = h3_0_update_0_write.extract<96, 127>();
	h3_0_h3_0_update_0_write3_write(h3_0_h3_0_update_0_write3_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write4_res = h3_0_update_0_write.extract<128, 159>();
	h3_0_h3_0_update_0_write4_write(h3_0_h3_0_update_0_write4_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write5_res = h3_0_update_0_write.extract<160, 191>();
	h3_0_h3_0_update_0_write5_write(h3_0_h3_0_update_0_write5_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write6_res = h3_0_update_0_write.extract<192, 223>();
	h3_0_h3_0_update_0_write6_write(h3_0_h3_0_update_0_write6_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write7_res = h3_0_update_0_write.extract<224, 255>();
	h3_0_h3_0_update_0_write7_write(h3_0_h3_0_update_0_write7_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write8_res = h3_0_update_0_write.extract<256, 287>();
	h3_0_h3_0_update_0_write8_write(h3_0_h3_0_update_0_write8_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write9_res = h3_0_update_0_write.extract<288, 319>();
	h3_0_h3_0_update_0_write9_write(h3_0_h3_0_update_0_write9_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write10_res = h3_0_update_0_write.extract<320, 351>();
	h3_0_h3_0_update_0_write10_write(h3_0_h3_0_update_0_write10_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write11_res = h3_0_update_0_write.extract<352, 383>();
	h3_0_h3_0_update_0_write11_write(h3_0_h3_0_update_0_write11_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write12_res = h3_0_update_0_write.extract<384, 415>();
	h3_0_h3_0_update_0_write12_write(h3_0_h3_0_update_0_write12_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write13_res = h3_0_update_0_write.extract<416, 447>();
	h3_0_h3_0_update_0_write13_write(h3_0_h3_0_update_0_write13_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write14_res = h3_0_update_0_write.extract<448, 479>();
	h3_0_h3_0_update_0_write14_write(h3_0_h3_0_update_0_write14_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write15_res = h3_0_update_0_write.extract<480, 511>();
	h3_0_h3_0_update_0_write15_write(h3_0_h3_0_update_0_write15_res, h3_0, d0, d1, d2, dynamic_address);
}

// heat3ds_1_16_update_0_read
//	heat3ds_1_16_rd0
//	heat3ds_1_16_rd1
//	heat3ds_1_16_rd2
//	heat3ds_1_16_rd3
//	heat3ds_1_16_rd4
//	heat3ds_1_16_rd5
//	heat3ds_1_16_rd6
//	heat3ds_1_16_rd7
//	heat3ds_1_16_rd8
//	heat3ds_1_16_rd9
//	heat3ds_1_16_rd10
//	heat3ds_1_16_rd11
//	heat3ds_1_16_rd12
//	heat3ds_1_16_rd13
//	heat3ds_1_16_rd14
//	heat3ds_1_16_rd15
inline hw_uint<512> h3_0_heat3ds_1_16_update_0_read_bundle_read(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  // # of ports in bundle: 16
    // heat3ds_1_16_rd0
    // heat3ds_1_16_rd1
    // heat3ds_1_16_rd2
    // heat3ds_1_16_rd3
    // heat3ds_1_16_rd4
    // heat3ds_1_16_rd5
    // heat3ds_1_16_rd6
    // heat3ds_1_16_rd7
    // heat3ds_1_16_rd8
    // heat3ds_1_16_rd9
    // heat3ds_1_16_rd10
    // heat3ds_1_16_rd11
    // heat3ds_1_16_rd12
    // heat3ds_1_16_rd13
    // heat3ds_1_16_rd14
    // heat3ds_1_16_rd15

	hw_uint<512> result;
	hw_uint<32>  heat3ds_1_16_rd0_res = heat3ds_1_16_rd0_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<0, 512>(result, heat3ds_1_16_rd0_res);
	hw_uint<32>  heat3ds_1_16_rd1_res = heat3ds_1_16_rd1_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<32, 512>(result, heat3ds_1_16_rd1_res);
	hw_uint<32>  heat3ds_1_16_rd2_res = heat3ds_1_16_rd2_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<64, 512>(result, heat3ds_1_16_rd2_res);
	hw_uint<32>  heat3ds_1_16_rd3_res = heat3ds_1_16_rd3_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<96, 512>(result, heat3ds_1_16_rd3_res);
	hw_uint<32>  heat3ds_1_16_rd4_res = heat3ds_1_16_rd4_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<128, 512>(result, heat3ds_1_16_rd4_res);
	hw_uint<32>  heat3ds_1_16_rd5_res = heat3ds_1_16_rd5_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<160, 512>(result, heat3ds_1_16_rd5_res);
	hw_uint<32>  heat3ds_1_16_rd6_res = heat3ds_1_16_rd6_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<192, 512>(result, heat3ds_1_16_rd6_res);
	hw_uint<32>  heat3ds_1_16_rd7_res = heat3ds_1_16_rd7_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<224, 512>(result, heat3ds_1_16_rd7_res);
	hw_uint<32>  heat3ds_1_16_rd8_res = heat3ds_1_16_rd8_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<256, 512>(result, heat3ds_1_16_rd8_res);
	hw_uint<32>  heat3ds_1_16_rd9_res = heat3ds_1_16_rd9_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<288, 512>(result, heat3ds_1_16_rd9_res);
	hw_uint<32>  heat3ds_1_16_rd10_res = heat3ds_1_16_rd10_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<320, 512>(result, heat3ds_1_16_rd10_res);
	hw_uint<32>  heat3ds_1_16_rd11_res = heat3ds_1_16_rd11_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<352, 512>(result, heat3ds_1_16_rd11_res);
	hw_uint<32>  heat3ds_1_16_rd12_res = heat3ds_1_16_rd12_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<384, 512>(result, heat3ds_1_16_rd12_res);
	hw_uint<32>  heat3ds_1_16_rd13_res = heat3ds_1_16_rd13_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<416, 512>(result, heat3ds_1_16_rd13_res);
	hw_uint<32>  heat3ds_1_16_rd14_res = heat3ds_1_16_rd14_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<448, 512>(result, heat3ds_1_16_rd14_res);
	hw_uint<32>  heat3ds_1_16_rd15_res = heat3ds_1_16_rd15_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<480, 512>(result, heat3ds_1_16_rd15_res);
	return result;
}

struct in_cc_in_cc_update_0_write0_merged_banks_7_cache {
	// RAM Box: {[0, 32], [-1, 31], [0, 31]}
	// Capacity: 278
	// # of read delays: 7
  // 0, 5, 137, 140, 141, 145, 277
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 4> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 131> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 2> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 131> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_4() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_5() {
		return f2;
	}

	inline hw_uint<32>  peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_137() {
		return f4;
	}

	inline hw_uint<32>  peek_139() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_140() {
		return f6;
	}

	inline hw_uint<32>  peek_141() {
		return f8;
	}

	inline hw_uint<32>  peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_145() {
		return f10;
	}

	inline hw_uint<32>  peek_276() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_277() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 4
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 4 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write1_merged_banks_7_cache {
	// RAM Box: {[1, 17], [-1, 32], [0, 31]}
	// Capacity: 278
	// # of read delays: 6
  // 0, 5, 137, 141, 145, 277
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 4> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 131> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 3> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 3> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 131> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_4() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_5() {
		return f2;
	}

	inline hw_uint<32>  peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_137() {
		return f4;
	}

	inline hw_uint<32>  peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_141() {
		return f6;
	}

	inline hw_uint<32>  peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_145() {
		return f8;
	}

	inline hw_uint<32>  peek_276() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_277() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 4
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 4 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write10_merged_banks_7_cache {
	// RAM Box: {[10, 26], [-1, 32], [0, 31]}
	// Capacity: 278
	// # of read delays: 6
  // 0, 5, 137, 141, 145, 277
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 4> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 131> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 3> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 3> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 131> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_4() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_5() {
		return f2;
	}

	inline hw_uint<32>  peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_137() {
		return f4;
	}

	inline hw_uint<32>  peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_141() {
		return f6;
	}

	inline hw_uint<32>  peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_145() {
		return f8;
	}

	inline hw_uint<32>  peek_276() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_277() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 4
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 4 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write11_merged_banks_7_cache {
	// RAM Box: {[11, 27], [-1, 32], [0, 31]}
	// Capacity: 278
	// # of read delays: 6
  // 0, 5, 137, 141, 145, 277
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 4> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 131> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 3> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 3> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 131> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_4() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_5() {
		return f2;
	}

	inline hw_uint<32>  peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_137() {
		return f4;
	}

	inline hw_uint<32>  peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_141() {
		return f6;
	}

	inline hw_uint<32>  peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_145() {
		return f8;
	}

	inline hw_uint<32>  peek_276() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_277() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 4
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 4 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write12_merged_banks_7_cache {
	// RAM Box: {[12, 28], [-1, 32], [0, 31]}
	// Capacity: 278
	// # of read delays: 6
  // 0, 5, 137, 141, 145, 277
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 4> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 131> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 3> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 3> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 131> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_4() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_5() {
		return f2;
	}

	inline hw_uint<32>  peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_137() {
		return f4;
	}

	inline hw_uint<32>  peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_141() {
		return f6;
	}

	inline hw_uint<32>  peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_145() {
		return f8;
	}

	inline hw_uint<32>  peek_276() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_277() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 4
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 4 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write13_merged_banks_7_cache {
	// RAM Box: {[13, 29], [-1, 32], [0, 31]}
	// Capacity: 278
	// # of read delays: 6
  // 0, 5, 137, 141, 145, 277
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 4> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 131> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 3> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 3> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 131> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_4() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_5() {
		return f2;
	}

	inline hw_uint<32>  peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_137() {
		return f4;
	}

	inline hw_uint<32>  peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_141() {
		return f6;
	}

	inline hw_uint<32>  peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_145() {
		return f8;
	}

	inline hw_uint<32>  peek_276() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_277() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 4
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 4 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write14_merged_banks_7_cache {
	// RAM Box: {[14, 30], [-1, 32], [0, 31]}
	// Capacity: 278
	// # of read delays: 6
  // 0, 5, 137, 141, 145, 277
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 4> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 131> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 3> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 3> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 131> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_4() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_5() {
		return f2;
	}

	inline hw_uint<32>  peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_137() {
		return f4;
	}

	inline hw_uint<32>  peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_141() {
		return f6;
	}

	inline hw_uint<32>  peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_145() {
		return f8;
	}

	inline hw_uint<32>  peek_276() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_277() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 4
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 4 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write15_merged_banks_7_cache {
	// RAM Box: {[-1, 31], [0, 32], [0, 31]}
	// Capacity: 278
	// # of read delays: 7
  // 0, 5, 137, 141, 142, 145, 277
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 4> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 131> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 3> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 131> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_4() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_5() {
		return f2;
	}

	inline hw_uint<32>  peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_137() {
		return f4;
	}

	inline hw_uint<32>  peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_141() {
		return f6;
	}

	inline hw_uint<32>  peek_142() {
		return f8;
	}

	inline hw_uint<32>  peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_145() {
		return f10;
	}

	inline hw_uint<32>  peek_276() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_277() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 4
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 4 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write2_merged_banks_7_cache {
	// RAM Box: {[2, 18], [-1, 32], [0, 31]}
	// Capacity: 278
	// # of read delays: 6
  // 0, 5, 137, 141, 145, 277
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 4> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 131> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 3> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 3> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 131> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_4() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_5() {
		return f2;
	}

	inline hw_uint<32>  peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_137() {
		return f4;
	}

	inline hw_uint<32>  peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_141() {
		return f6;
	}

	inline hw_uint<32>  peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_145() {
		return f8;
	}

	inline hw_uint<32>  peek_276() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_277() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 4
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 4 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write3_merged_banks_7_cache {
	// RAM Box: {[3, 19], [-1, 32], [0, 31]}
	// Capacity: 278
	// # of read delays: 6
  // 0, 5, 137, 141, 145, 277
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 4> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 131> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 3> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 3> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 131> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_4() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_5() {
		return f2;
	}

	inline hw_uint<32>  peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_137() {
		return f4;
	}

	inline hw_uint<32>  peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_141() {
		return f6;
	}

	inline hw_uint<32>  peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_145() {
		return f8;
	}

	inline hw_uint<32>  peek_276() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_277() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 4
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 4 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write4_merged_banks_7_cache {
	// RAM Box: {[4, 20], [-1, 32], [0, 31]}
	// Capacity: 278
	// # of read delays: 6
  // 0, 5, 137, 141, 145, 277
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 4> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 131> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 3> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 3> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 131> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_4() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_5() {
		return f2;
	}

	inline hw_uint<32>  peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_137() {
		return f4;
	}

	inline hw_uint<32>  peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_141() {
		return f6;
	}

	inline hw_uint<32>  peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_145() {
		return f8;
	}

	inline hw_uint<32>  peek_276() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_277() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 4
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 4 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write5_merged_banks_7_cache {
	// RAM Box: {[5, 21], [-1, 32], [0, 31]}
	// Capacity: 278
	// # of read delays: 6
  // 0, 5, 137, 141, 145, 277
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 4> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 131> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 3> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 3> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 131> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_4() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_5() {
		return f2;
	}

	inline hw_uint<32>  peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_137() {
		return f4;
	}

	inline hw_uint<32>  peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_141() {
		return f6;
	}

	inline hw_uint<32>  peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_145() {
		return f8;
	}

	inline hw_uint<32>  peek_276() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_277() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 4
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 4 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write6_merged_banks_7_cache {
	// RAM Box: {[6, 22], [-1, 32], [0, 31]}
	// Capacity: 278
	// # of read delays: 6
  // 0, 5, 137, 141, 145, 277
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 4> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 131> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 3> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 3> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 131> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_4() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_5() {
		return f2;
	}

	inline hw_uint<32>  peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_137() {
		return f4;
	}

	inline hw_uint<32>  peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_141() {
		return f6;
	}

	inline hw_uint<32>  peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_145() {
		return f8;
	}

	inline hw_uint<32>  peek_276() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_277() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 4
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 4 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write7_merged_banks_7_cache {
	// RAM Box: {[7, 23], [-1, 32], [0, 31]}
	// Capacity: 278
	// # of read delays: 6
  // 0, 5, 137, 141, 145, 277
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 4> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 131> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 3> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 3> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 131> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_4() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_5() {
		return f2;
	}

	inline hw_uint<32>  peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_137() {
		return f4;
	}

	inline hw_uint<32>  peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_141() {
		return f6;
	}

	inline hw_uint<32>  peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_145() {
		return f8;
	}

	inline hw_uint<32>  peek_276() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_277() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 4
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 4 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write8_merged_banks_7_cache {
	// RAM Box: {[8, 24], [-1, 32], [0, 31]}
	// Capacity: 278
	// # of read delays: 6
  // 0, 5, 137, 141, 145, 277
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 4> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 131> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 3> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 3> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 131> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_4() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_5() {
		return f2;
	}

	inline hw_uint<32>  peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_137() {
		return f4;
	}

	inline hw_uint<32>  peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_141() {
		return f6;
	}

	inline hw_uint<32>  peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_145() {
		return f8;
	}

	inline hw_uint<32>  peek_276() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_277() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 4
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 4 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write9_merged_banks_7_cache {
	// RAM Box: {[9, 25], [-1, 32], [0, 31]}
	// Capacity: 278
	// # of read delays: 6
  // 0, 5, 137, 141, 145, 277
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 4> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 131> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 3> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 3> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 131> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_4() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_5() {
		return f2;
	}

	inline hw_uint<32>  peek_136() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_137() {
		return f4;
	}

	inline hw_uint<32>  peek_140() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_141() {
		return f6;
	}

	inline hw_uint<32>  peek_144() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_145() {
		return f8;
	}

	inline hw_uint<32>  peek_276() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_277() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 4
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 4 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_cache {
  // # of banks: 16
  in_cc_in_cc_update_0_write0_merged_banks_7_cache in_cc_in_cc_update_0_write0_merged_banks_7;
  in_cc_in_cc_update_0_write1_merged_banks_7_cache in_cc_in_cc_update_0_write1_merged_banks_7;
  in_cc_in_cc_update_0_write10_merged_banks_7_cache in_cc_in_cc_update_0_write10_merged_banks_7;
  in_cc_in_cc_update_0_write11_merged_banks_7_cache in_cc_in_cc_update_0_write11_merged_banks_7;
  in_cc_in_cc_update_0_write12_merged_banks_7_cache in_cc_in_cc_update_0_write12_merged_banks_7;
  in_cc_in_cc_update_0_write13_merged_banks_7_cache in_cc_in_cc_update_0_write13_merged_banks_7;
  in_cc_in_cc_update_0_write14_merged_banks_7_cache in_cc_in_cc_update_0_write14_merged_banks_7;
  in_cc_in_cc_update_0_write15_merged_banks_7_cache in_cc_in_cc_update_0_write15_merged_banks_7;
  in_cc_in_cc_update_0_write2_merged_banks_7_cache in_cc_in_cc_update_0_write2_merged_banks_7;
  in_cc_in_cc_update_0_write3_merged_banks_7_cache in_cc_in_cc_update_0_write3_merged_banks_7;
  in_cc_in_cc_update_0_write4_merged_banks_7_cache in_cc_in_cc_update_0_write4_merged_banks_7;
  in_cc_in_cc_update_0_write5_merged_banks_7_cache in_cc_in_cc_update_0_write5_merged_banks_7;
  in_cc_in_cc_update_0_write6_merged_banks_7_cache in_cc_in_cc_update_0_write6_merged_banks_7;
  in_cc_in_cc_update_0_write7_merged_banks_7_cache in_cc_in_cc_update_0_write7_merged_banks_7;
  in_cc_in_cc_update_0_write8_merged_banks_7_cache in_cc_in_cc_update_0_write8_merged_banks_7;
  in_cc_in_cc_update_0_write9_merged_banks_7_cache in_cc_in_cc_update_0_write9_merged_banks_7;
};



inline void in_cc_in_cc_update_0_write0_write(hw_uint<32> & in_cc_in_cc_update_0_write0, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write0_merged_banks_7.push(in_cc_in_cc_update_0_write0);
}

inline void in_cc_in_cc_update_0_write1_write(hw_uint<32> & in_cc_in_cc_update_0_write1, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write1_merged_banks_7.push(in_cc_in_cc_update_0_write1);
}

inline void in_cc_in_cc_update_0_write10_write(hw_uint<32> & in_cc_in_cc_update_0_write10, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write10_merged_banks_7.push(in_cc_in_cc_update_0_write10);
}

inline void in_cc_in_cc_update_0_write11_write(hw_uint<32> & in_cc_in_cc_update_0_write11, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write11_merged_banks_7.push(in_cc_in_cc_update_0_write11);
}

inline void in_cc_in_cc_update_0_write12_write(hw_uint<32> & in_cc_in_cc_update_0_write12, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write12_merged_banks_7.push(in_cc_in_cc_update_0_write12);
}

inline void in_cc_in_cc_update_0_write13_write(hw_uint<32> & in_cc_in_cc_update_0_write13, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write13_merged_banks_7.push(in_cc_in_cc_update_0_write13);
}

inline void in_cc_in_cc_update_0_write14_write(hw_uint<32> & in_cc_in_cc_update_0_write14, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write14_merged_banks_7.push(in_cc_in_cc_update_0_write14);
}

inline void in_cc_in_cc_update_0_write15_write(hw_uint<32> & in_cc_in_cc_update_0_write15, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write15_merged_banks_7.push(in_cc_in_cc_update_0_write15);
}

inline void in_cc_in_cc_update_0_write2_write(hw_uint<32> & in_cc_in_cc_update_0_write2, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write2_merged_banks_7.push(in_cc_in_cc_update_0_write2);
}

inline void in_cc_in_cc_update_0_write3_write(hw_uint<32> & in_cc_in_cc_update_0_write3, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write3_merged_banks_7.push(in_cc_in_cc_update_0_write3);
}

inline void in_cc_in_cc_update_0_write4_write(hw_uint<32> & in_cc_in_cc_update_0_write4, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write4_merged_banks_7.push(in_cc_in_cc_update_0_write4);
}

inline void in_cc_in_cc_update_0_write5_write(hw_uint<32> & in_cc_in_cc_update_0_write5, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write5_merged_banks_7.push(in_cc_in_cc_update_0_write5);
}

inline void in_cc_in_cc_update_0_write6_write(hw_uint<32> & in_cc_in_cc_update_0_write6, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write6_merged_banks_7.push(in_cc_in_cc_update_0_write6);
}

inline void in_cc_in_cc_update_0_write7_write(hw_uint<32> & in_cc_in_cc_update_0_write7, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write7_merged_banks_7.push(in_cc_in_cc_update_0_write7);
}

inline void in_cc_in_cc_update_0_write8_write(hw_uint<32> & in_cc_in_cc_update_0_write8, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write8_merged_banks_7.push(in_cc_in_cc_update_0_write8);
}

inline void in_cc_in_cc_update_0_write9_write(hw_uint<32> & in_cc_in_cc_update_0_write9, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write9_merged_banks_7.push(in_cc_in_cc_update_0_write9);
}

inline hw_uint<32>  h3_0_rd0_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd0 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[-1 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write15 = in_cc.in_cc_in_cc_update_0_write15_merged_banks_7.peek_142();
  return value_in_cc_in_cc_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_0_rd1_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd1 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[16d0, -1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write0 = in_cc.in_cc_in_cc_update_0_write0_merged_banks_7.peek_145();
  return value_in_cc_in_cc_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_0_rd10_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd10 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[1 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write1 = in_cc.in_cc_in_cc_update_0_write1_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_0_rd100_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd100 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[14 + 16d0, d1, -1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write14 = in_cc.in_cc_in_cc_update_0_write14_merged_banks_7.peek_277();
  return value_in_cc_in_cc_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_0_rd101_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd101 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[14 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write14 = in_cc.in_cc_in_cc_update_0_write14_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_0_rd102_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd102 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[14 + 16d0, d1, 1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write14 = in_cc.in_cc_in_cc_update_0_write14_merged_banks_7.peek_5();
  return value_in_cc_in_cc_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_0_rd103_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd103 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[14 + 16d0, 1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write14 = in_cc.in_cc_in_cc_update_0_write14_merged_banks_7.peek_137();
  return value_in_cc_in_cc_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_0_rd104_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd104 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[15 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write15 = in_cc.in_cc_in_cc_update_0_write15_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_0_rd105_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd105 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[14 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write14 = in_cc.in_cc_in_cc_update_0_write14_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_0_rd106_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd106 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[15 + 16d0, -1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write15 = in_cc.in_cc_in_cc_update_0_write15_merged_banks_7.peek_145();
  return value_in_cc_in_cc_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_0_rd107_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd107 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[15 + 16d0, d1, -1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write15 = in_cc.in_cc_in_cc_update_0_write15_merged_banks_7.peek_277();
  return value_in_cc_in_cc_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_0_rd108_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd108 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[15 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write15 = in_cc.in_cc_in_cc_update_0_write15_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_0_rd109_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd109 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[15 + 16d0, d1, 1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write15 = in_cc.in_cc_in_cc_update_0_write15_merged_banks_7.peek_5();
  return value_in_cc_in_cc_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_0_rd11_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd11 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[1 + 16d0, d1, 1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write1 = in_cc.in_cc_in_cc_update_0_write1_merged_banks_7.peek_5();
  return value_in_cc_in_cc_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_0_rd110_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd110 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[15 + 16d0, 1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write15 = in_cc.in_cc_in_cc_update_0_write15_merged_banks_7.peek_137();
  return value_in_cc_in_cc_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_0_rd111_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd111 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[16 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write0 = in_cc.in_cc_in_cc_update_0_write0_merged_banks_7.peek_140();
  return value_in_cc_in_cc_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_0_rd12_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd12 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[1 + 16d0, 1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write1 = in_cc.in_cc_in_cc_update_0_write1_merged_banks_7.peek_137();
  return value_in_cc_in_cc_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_0_rd13_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd13 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[2 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write2 = in_cc.in_cc_in_cc_update_0_write2_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_0_rd14_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd14 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[1 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write1 = in_cc.in_cc_in_cc_update_0_write1_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_0_rd15_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd15 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[2 + 16d0, -1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write2 = in_cc.in_cc_in_cc_update_0_write2_merged_banks_7.peek_145();
  return value_in_cc_in_cc_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_0_rd16_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd16 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[2 + 16d0, d1, -1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write2 = in_cc.in_cc_in_cc_update_0_write2_merged_banks_7.peek_277();
  return value_in_cc_in_cc_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_0_rd17_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd17 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[2 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write2 = in_cc.in_cc_in_cc_update_0_write2_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_0_rd18_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd18 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[2 + 16d0, d1, 1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write2 = in_cc.in_cc_in_cc_update_0_write2_merged_banks_7.peek_5();
  return value_in_cc_in_cc_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_0_rd19_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd19 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[2 + 16d0, 1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write2 = in_cc.in_cc_in_cc_update_0_write2_merged_banks_7.peek_137();
  return value_in_cc_in_cc_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_0_rd2_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd2 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[16d0, d1, -1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write0 = in_cc.in_cc_in_cc_update_0_write0_merged_banks_7.peek_277();
  return value_in_cc_in_cc_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_0_rd20_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd20 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[3 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write3 = in_cc.in_cc_in_cc_update_0_write3_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_0_rd21_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd21 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[2 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write2 = in_cc.in_cc_in_cc_update_0_write2_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_0_rd22_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd22 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[3 + 16d0, -1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write3 = in_cc.in_cc_in_cc_update_0_write3_merged_banks_7.peek_145();
  return value_in_cc_in_cc_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_0_rd23_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd23 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[3 + 16d0, d1, -1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write3 = in_cc.in_cc_in_cc_update_0_write3_merged_banks_7.peek_277();
  return value_in_cc_in_cc_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_0_rd24_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd24 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[3 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write3 = in_cc.in_cc_in_cc_update_0_write3_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_0_rd25_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd25 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[3 + 16d0, d1, 1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write3 = in_cc.in_cc_in_cc_update_0_write3_merged_banks_7.peek_5();
  return value_in_cc_in_cc_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_0_rd26_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd26 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[3 + 16d0, 1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write3 = in_cc.in_cc_in_cc_update_0_write3_merged_banks_7.peek_137();
  return value_in_cc_in_cc_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_0_rd27_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd27 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[4 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write4 = in_cc.in_cc_in_cc_update_0_write4_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_0_rd28_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd28 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[3 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write3 = in_cc.in_cc_in_cc_update_0_write3_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_0_rd29_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd29 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[4 + 16d0, -1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write4 = in_cc.in_cc_in_cc_update_0_write4_merged_banks_7.peek_145();
  return value_in_cc_in_cc_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_0_rd3_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd3 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write0 = in_cc.in_cc_in_cc_update_0_write0_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_0_rd30_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd30 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[4 + 16d0, d1, -1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write4 = in_cc.in_cc_in_cc_update_0_write4_merged_banks_7.peek_277();
  return value_in_cc_in_cc_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_0_rd31_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd31 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[4 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write4 = in_cc.in_cc_in_cc_update_0_write4_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_0_rd32_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd32 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[4 + 16d0, d1, 1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write4 = in_cc.in_cc_in_cc_update_0_write4_merged_banks_7.peek_5();
  return value_in_cc_in_cc_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_0_rd33_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd33 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[4 + 16d0, 1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write4 = in_cc.in_cc_in_cc_update_0_write4_merged_banks_7.peek_137();
  return value_in_cc_in_cc_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_0_rd34_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd34 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[5 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write5 = in_cc.in_cc_in_cc_update_0_write5_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_0_rd35_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd35 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[4 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write4 = in_cc.in_cc_in_cc_update_0_write4_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_0_rd36_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd36 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[5 + 16d0, -1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write5 = in_cc.in_cc_in_cc_update_0_write5_merged_banks_7.peek_145();
  return value_in_cc_in_cc_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_0_rd37_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd37 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[5 + 16d0, d1, -1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write5 = in_cc.in_cc_in_cc_update_0_write5_merged_banks_7.peek_277();
  return value_in_cc_in_cc_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_0_rd38_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd38 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[5 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write5 = in_cc.in_cc_in_cc_update_0_write5_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_0_rd39_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd39 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[5 + 16d0, d1, 1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write5 = in_cc.in_cc_in_cc_update_0_write5_merged_banks_7.peek_5();
  return value_in_cc_in_cc_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_0_rd4_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd4 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[16d0, d1, 1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write0 = in_cc.in_cc_in_cc_update_0_write0_merged_banks_7.peek_5();
  return value_in_cc_in_cc_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_0_rd40_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd40 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[5 + 16d0, 1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write5 = in_cc.in_cc_in_cc_update_0_write5_merged_banks_7.peek_137();
  return value_in_cc_in_cc_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_0_rd41_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd41 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[6 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write6 = in_cc.in_cc_in_cc_update_0_write6_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_0_rd42_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd42 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[5 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write5 = in_cc.in_cc_in_cc_update_0_write5_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_0_rd43_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd43 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[6 + 16d0, -1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write6 = in_cc.in_cc_in_cc_update_0_write6_merged_banks_7.peek_145();
  return value_in_cc_in_cc_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_0_rd44_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd44 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[6 + 16d0, d1, -1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write6 = in_cc.in_cc_in_cc_update_0_write6_merged_banks_7.peek_277();
  return value_in_cc_in_cc_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_0_rd45_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd45 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[6 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write6 = in_cc.in_cc_in_cc_update_0_write6_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_0_rd46_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd46 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[6 + 16d0, d1, 1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write6 = in_cc.in_cc_in_cc_update_0_write6_merged_banks_7.peek_5();
  return value_in_cc_in_cc_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_0_rd47_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd47 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[6 + 16d0, 1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write6 = in_cc.in_cc_in_cc_update_0_write6_merged_banks_7.peek_137();
  return value_in_cc_in_cc_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_0_rd48_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd48 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[7 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write7 = in_cc.in_cc_in_cc_update_0_write7_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_0_rd49_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd49 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[6 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write6 = in_cc.in_cc_in_cc_update_0_write6_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_0_rd5_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd5 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[16d0, 1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write0 = in_cc.in_cc_in_cc_update_0_write0_merged_banks_7.peek_137();
  return value_in_cc_in_cc_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_0_rd50_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd50 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[7 + 16d0, -1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write7 = in_cc.in_cc_in_cc_update_0_write7_merged_banks_7.peek_145();
  return value_in_cc_in_cc_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_0_rd51_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd51 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[7 + 16d0, d1, -1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write7 = in_cc.in_cc_in_cc_update_0_write7_merged_banks_7.peek_277();
  return value_in_cc_in_cc_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_0_rd52_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd52 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[7 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write7 = in_cc.in_cc_in_cc_update_0_write7_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_0_rd53_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd53 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[7 + 16d0, d1, 1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write7 = in_cc.in_cc_in_cc_update_0_write7_merged_banks_7.peek_5();
  return value_in_cc_in_cc_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_0_rd54_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd54 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[7 + 16d0, 1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write7 = in_cc.in_cc_in_cc_update_0_write7_merged_banks_7.peek_137();
  return value_in_cc_in_cc_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_0_rd55_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd55 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[8 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write8 = in_cc.in_cc_in_cc_update_0_write8_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_0_rd56_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd56 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[7 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write7 = in_cc.in_cc_in_cc_update_0_write7_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_0_rd57_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd57 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[8 + 16d0, -1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write8 = in_cc.in_cc_in_cc_update_0_write8_merged_banks_7.peek_145();
  return value_in_cc_in_cc_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_0_rd58_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd58 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[8 + 16d0, d1, -1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write8 = in_cc.in_cc_in_cc_update_0_write8_merged_banks_7.peek_277();
  return value_in_cc_in_cc_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_0_rd59_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd59 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[8 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write8 = in_cc.in_cc_in_cc_update_0_write8_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_0_rd6_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd6 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[1 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write1 = in_cc.in_cc_in_cc_update_0_write1_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_0_rd60_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd60 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[8 + 16d0, d1, 1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write8 = in_cc.in_cc_in_cc_update_0_write8_merged_banks_7.peek_5();
  return value_in_cc_in_cc_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_0_rd61_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd61 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[8 + 16d0, 1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write8 = in_cc.in_cc_in_cc_update_0_write8_merged_banks_7.peek_137();
  return value_in_cc_in_cc_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_0_rd62_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd62 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[9 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write9 = in_cc.in_cc_in_cc_update_0_write9_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_0_rd63_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd63 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[8 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write8 = in_cc.in_cc_in_cc_update_0_write8_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_0_rd64_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd64 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[9 + 16d0, -1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write9 = in_cc.in_cc_in_cc_update_0_write9_merged_banks_7.peek_145();
  return value_in_cc_in_cc_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_0_rd65_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd65 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[9 + 16d0, d1, -1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write9 = in_cc.in_cc_in_cc_update_0_write9_merged_banks_7.peek_277();
  return value_in_cc_in_cc_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_0_rd66_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd66 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[9 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write9 = in_cc.in_cc_in_cc_update_0_write9_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_0_rd67_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd67 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[9 + 16d0, d1, 1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write9 = in_cc.in_cc_in_cc_update_0_write9_merged_banks_7.peek_5();
  return value_in_cc_in_cc_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_0_rd68_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd68 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[9 + 16d0, 1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write9 = in_cc.in_cc_in_cc_update_0_write9_merged_banks_7.peek_137();
  return value_in_cc_in_cc_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_0_rd69_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd69 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[10 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write10 = in_cc.in_cc_in_cc_update_0_write10_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_0_rd7_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd7 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write0 = in_cc.in_cc_in_cc_update_0_write0_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_0_rd70_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd70 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[9 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write9 = in_cc.in_cc_in_cc_update_0_write9_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_0_rd71_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd71 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[10 + 16d0, -1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write10 = in_cc.in_cc_in_cc_update_0_write10_merged_banks_7.peek_145();
  return value_in_cc_in_cc_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_0_rd72_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd72 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[10 + 16d0, d1, -1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write10 = in_cc.in_cc_in_cc_update_0_write10_merged_banks_7.peek_277();
  return value_in_cc_in_cc_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_0_rd73_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd73 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[10 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write10 = in_cc.in_cc_in_cc_update_0_write10_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_0_rd74_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd74 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[10 + 16d0, d1, 1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write10 = in_cc.in_cc_in_cc_update_0_write10_merged_banks_7.peek_5();
  return value_in_cc_in_cc_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_0_rd75_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd75 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[10 + 16d0, 1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write10 = in_cc.in_cc_in_cc_update_0_write10_merged_banks_7.peek_137();
  return value_in_cc_in_cc_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_0_rd76_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd76 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[11 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write11 = in_cc.in_cc_in_cc_update_0_write11_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_0_rd77_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd77 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[10 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write10 = in_cc.in_cc_in_cc_update_0_write10_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_0_rd78_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd78 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[11 + 16d0, -1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write11 = in_cc.in_cc_in_cc_update_0_write11_merged_banks_7.peek_145();
  return value_in_cc_in_cc_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_0_rd79_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd79 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[11 + 16d0, d1, -1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write11 = in_cc.in_cc_in_cc_update_0_write11_merged_banks_7.peek_277();
  return value_in_cc_in_cc_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_0_rd8_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd8 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[1 + 16d0, -1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write1 = in_cc.in_cc_in_cc_update_0_write1_merged_banks_7.peek_145();
  return value_in_cc_in_cc_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_0_rd80_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd80 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[11 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write11 = in_cc.in_cc_in_cc_update_0_write11_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_0_rd81_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd81 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[11 + 16d0, d1, 1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write11 = in_cc.in_cc_in_cc_update_0_write11_merged_banks_7.peek_5();
  return value_in_cc_in_cc_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_0_rd82_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd82 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[11 + 16d0, 1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write11 = in_cc.in_cc_in_cc_update_0_write11_merged_banks_7.peek_137();
  return value_in_cc_in_cc_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_0_rd83_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd83 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[12 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write12 = in_cc.in_cc_in_cc_update_0_write12_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_0_rd84_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd84 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[11 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write11 = in_cc.in_cc_in_cc_update_0_write11_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_0_rd85_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd85 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[12 + 16d0, -1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write12 = in_cc.in_cc_in_cc_update_0_write12_merged_banks_7.peek_145();
  return value_in_cc_in_cc_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_0_rd86_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd86 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[12 + 16d0, d1, -1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write12 = in_cc.in_cc_in_cc_update_0_write12_merged_banks_7.peek_277();
  return value_in_cc_in_cc_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_0_rd87_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd87 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[12 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write12 = in_cc.in_cc_in_cc_update_0_write12_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_0_rd88_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd88 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[12 + 16d0, d1, 1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write12 = in_cc.in_cc_in_cc_update_0_write12_merged_banks_7.peek_5();
  return value_in_cc_in_cc_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_0_rd89_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd89 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[12 + 16d0, 1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write12 = in_cc.in_cc_in_cc_update_0_write12_merged_banks_7.peek_137();
  return value_in_cc_in_cc_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_0_rd9_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd9 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[1 + 16d0, d1, -1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write1 = in_cc.in_cc_in_cc_update_0_write1_merged_banks_7.peek_277();
  return value_in_cc_in_cc_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_0_rd90_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd90 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[13 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write13 = in_cc.in_cc_in_cc_update_0_write13_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_0_rd91_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd91 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[12 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write12 = in_cc.in_cc_in_cc_update_0_write12_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_0_rd92_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd92 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[13 + 16d0, -1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write13 = in_cc.in_cc_in_cc_update_0_write13_merged_banks_7.peek_145();
  return value_in_cc_in_cc_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_0_rd93_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd93 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[13 + 16d0, d1, -1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write13 = in_cc.in_cc_in_cc_update_0_write13_merged_banks_7.peek_277();
  return value_in_cc_in_cc_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_0_rd94_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd94 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[13 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write13 = in_cc.in_cc_in_cc_update_0_write13_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_0_rd95_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd95 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[13 + 16d0, d1, 1 + d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write13 = in_cc.in_cc_in_cc_update_0_write13_merged_banks_7.peek_5();
  return value_in_cc_in_cc_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_0_rd96_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd96 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[13 + 16d0, 1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write13 = in_cc.in_cc_in_cc_update_0_write13_merged_banks_7.peek_137();
  return value_in_cc_in_cc_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_0_rd97_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd97 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[14 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write14 = in_cc.in_cc_in_cc_update_0_write14_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_0_rd98_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd98 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[13 + 16d0, d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write13 = in_cc.in_cc_in_cc_update_0_write13_merged_banks_7.peek_141();
  return value_in_cc_in_cc_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_0_rd99_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd99 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[14 + 16d0, -1 + d1, d2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
  auto value_in_cc_in_cc_update_0_write14 = in_cc.in_cc_in_cc_update_0_write14_merged_banks_7.peek_145();
  return value_in_cc_in_cc_update_0_write14;
  return 0;
}

// # of bundles = 2
// h3_0_update_0_read
//	h3_0_rd0
//	h3_0_rd1
//	h3_0_rd2
//	h3_0_rd3
//	h3_0_rd4
//	h3_0_rd5
//	h3_0_rd6
//	h3_0_rd7
//	h3_0_rd8
//	h3_0_rd9
//	h3_0_rd10
//	h3_0_rd11
//	h3_0_rd12
//	h3_0_rd13
//	h3_0_rd14
//	h3_0_rd15
//	h3_0_rd16
//	h3_0_rd17
//	h3_0_rd18
//	h3_0_rd19
//	h3_0_rd20
//	h3_0_rd21
//	h3_0_rd22
//	h3_0_rd23
//	h3_0_rd24
//	h3_0_rd25
//	h3_0_rd26
//	h3_0_rd27
//	h3_0_rd28
//	h3_0_rd29
//	h3_0_rd30
//	h3_0_rd31
//	h3_0_rd32
//	h3_0_rd33
//	h3_0_rd34
//	h3_0_rd35
//	h3_0_rd36
//	h3_0_rd37
//	h3_0_rd38
//	h3_0_rd39
//	h3_0_rd40
//	h3_0_rd41
//	h3_0_rd42
//	h3_0_rd43
//	h3_0_rd44
//	h3_0_rd45
//	h3_0_rd46
//	h3_0_rd47
//	h3_0_rd48
//	h3_0_rd49
//	h3_0_rd50
//	h3_0_rd51
//	h3_0_rd52
//	h3_0_rd53
//	h3_0_rd54
//	h3_0_rd55
//	h3_0_rd56
//	h3_0_rd57
//	h3_0_rd58
//	h3_0_rd59
//	h3_0_rd60
//	h3_0_rd61
//	h3_0_rd62
//	h3_0_rd63
//	h3_0_rd64
//	h3_0_rd65
//	h3_0_rd66
//	h3_0_rd67
//	h3_0_rd68
//	h3_0_rd69
//	h3_0_rd70
//	h3_0_rd71
//	h3_0_rd72
//	h3_0_rd73
//	h3_0_rd74
//	h3_0_rd75
//	h3_0_rd76
//	h3_0_rd77
//	h3_0_rd78
//	h3_0_rd79
//	h3_0_rd80
//	h3_0_rd81
//	h3_0_rd82
//	h3_0_rd83
//	h3_0_rd84
//	h3_0_rd85
//	h3_0_rd86
//	h3_0_rd87
//	h3_0_rd88
//	h3_0_rd89
//	h3_0_rd90
//	h3_0_rd91
//	h3_0_rd92
//	h3_0_rd93
//	h3_0_rd94
//	h3_0_rd95
//	h3_0_rd96
//	h3_0_rd97
//	h3_0_rd98
//	h3_0_rd99
//	h3_0_rd100
//	h3_0_rd101
//	h3_0_rd102
//	h3_0_rd103
//	h3_0_rd104
//	h3_0_rd105
//	h3_0_rd106
//	h3_0_rd107
//	h3_0_rd108
//	h3_0_rd109
//	h3_0_rd110
//	h3_0_rd111
inline hw_uint<3584> in_cc_h3_0_update_0_read_bundle_read(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  // # of ports in bundle: 112
    // h3_0_rd0
    // h3_0_rd1
    // h3_0_rd2
    // h3_0_rd3
    // h3_0_rd4
    // h3_0_rd5
    // h3_0_rd6
    // h3_0_rd7
    // h3_0_rd8
    // h3_0_rd9
    // h3_0_rd10
    // h3_0_rd11
    // h3_0_rd12
    // h3_0_rd13
    // h3_0_rd14
    // h3_0_rd15
    // h3_0_rd16
    // h3_0_rd17
    // h3_0_rd18
    // h3_0_rd19
    // h3_0_rd20
    // h3_0_rd21
    // h3_0_rd22
    // h3_0_rd23
    // h3_0_rd24
    // h3_0_rd25
    // h3_0_rd26
    // h3_0_rd27
    // h3_0_rd28
    // h3_0_rd29
    // h3_0_rd30
    // h3_0_rd31
    // h3_0_rd32
    // h3_0_rd33
    // h3_0_rd34
    // h3_0_rd35
    // h3_0_rd36
    // h3_0_rd37
    // h3_0_rd38
    // h3_0_rd39
    // h3_0_rd40
    // h3_0_rd41
    // h3_0_rd42
    // h3_0_rd43
    // h3_0_rd44
    // h3_0_rd45
    // h3_0_rd46
    // h3_0_rd47
    // h3_0_rd48
    // h3_0_rd49
    // h3_0_rd50
    // h3_0_rd51
    // h3_0_rd52
    // h3_0_rd53
    // h3_0_rd54
    // h3_0_rd55
    // h3_0_rd56
    // h3_0_rd57
    // h3_0_rd58
    // h3_0_rd59
    // h3_0_rd60
    // h3_0_rd61
    // h3_0_rd62
    // h3_0_rd63
    // h3_0_rd64
    // h3_0_rd65
    // h3_0_rd66
    // h3_0_rd67
    // h3_0_rd68
    // h3_0_rd69
    // h3_0_rd70
    // h3_0_rd71
    // h3_0_rd72
    // h3_0_rd73
    // h3_0_rd74
    // h3_0_rd75
    // h3_0_rd76
    // h3_0_rd77
    // h3_0_rd78
    // h3_0_rd79
    // h3_0_rd80
    // h3_0_rd81
    // h3_0_rd82
    // h3_0_rd83
    // h3_0_rd84
    // h3_0_rd85
    // h3_0_rd86
    // h3_0_rd87
    // h3_0_rd88
    // h3_0_rd89
    // h3_0_rd90
    // h3_0_rd91
    // h3_0_rd92
    // h3_0_rd93
    // h3_0_rd94
    // h3_0_rd95
    // h3_0_rd96
    // h3_0_rd97
    // h3_0_rd98
    // h3_0_rd99
    // h3_0_rd100
    // h3_0_rd101
    // h3_0_rd102
    // h3_0_rd103
    // h3_0_rd104
    // h3_0_rd105
    // h3_0_rd106
    // h3_0_rd107
    // h3_0_rd108
    // h3_0_rd109
    // h3_0_rd110
    // h3_0_rd111

	hw_uint<3584> result;
	hw_uint<32>  h3_0_rd0_res = h3_0_rd0_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<0, 3584>(result, h3_0_rd0_res);
	hw_uint<32>  h3_0_rd1_res = h3_0_rd1_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<32, 3584>(result, h3_0_rd1_res);
	hw_uint<32>  h3_0_rd2_res = h3_0_rd2_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<64, 3584>(result, h3_0_rd2_res);
	hw_uint<32>  h3_0_rd3_res = h3_0_rd3_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<96, 3584>(result, h3_0_rd3_res);
	hw_uint<32>  h3_0_rd4_res = h3_0_rd4_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<128, 3584>(result, h3_0_rd4_res);
	hw_uint<32>  h3_0_rd5_res = h3_0_rd5_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<160, 3584>(result, h3_0_rd5_res);
	hw_uint<32>  h3_0_rd6_res = h3_0_rd6_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<192, 3584>(result, h3_0_rd6_res);
	hw_uint<32>  h3_0_rd7_res = h3_0_rd7_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<224, 3584>(result, h3_0_rd7_res);
	hw_uint<32>  h3_0_rd8_res = h3_0_rd8_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<256, 3584>(result, h3_0_rd8_res);
	hw_uint<32>  h3_0_rd9_res = h3_0_rd9_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<288, 3584>(result, h3_0_rd9_res);
	hw_uint<32>  h3_0_rd10_res = h3_0_rd10_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<320, 3584>(result, h3_0_rd10_res);
	hw_uint<32>  h3_0_rd11_res = h3_0_rd11_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<352, 3584>(result, h3_0_rd11_res);
	hw_uint<32>  h3_0_rd12_res = h3_0_rd12_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<384, 3584>(result, h3_0_rd12_res);
	hw_uint<32>  h3_0_rd13_res = h3_0_rd13_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<416, 3584>(result, h3_0_rd13_res);
	hw_uint<32>  h3_0_rd14_res = h3_0_rd14_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<448, 3584>(result, h3_0_rd14_res);
	hw_uint<32>  h3_0_rd15_res = h3_0_rd15_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<480, 3584>(result, h3_0_rd15_res);
	hw_uint<32>  h3_0_rd16_res = h3_0_rd16_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<512, 3584>(result, h3_0_rd16_res);
	hw_uint<32>  h3_0_rd17_res = h3_0_rd17_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<544, 3584>(result, h3_0_rd17_res);
	hw_uint<32>  h3_0_rd18_res = h3_0_rd18_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<576, 3584>(result, h3_0_rd18_res);
	hw_uint<32>  h3_0_rd19_res = h3_0_rd19_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<608, 3584>(result, h3_0_rd19_res);
	hw_uint<32>  h3_0_rd20_res = h3_0_rd20_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<640, 3584>(result, h3_0_rd20_res);
	hw_uint<32>  h3_0_rd21_res = h3_0_rd21_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<672, 3584>(result, h3_0_rd21_res);
	hw_uint<32>  h3_0_rd22_res = h3_0_rd22_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<704, 3584>(result, h3_0_rd22_res);
	hw_uint<32>  h3_0_rd23_res = h3_0_rd23_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<736, 3584>(result, h3_0_rd23_res);
	hw_uint<32>  h3_0_rd24_res = h3_0_rd24_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<768, 3584>(result, h3_0_rd24_res);
	hw_uint<32>  h3_0_rd25_res = h3_0_rd25_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<800, 3584>(result, h3_0_rd25_res);
	hw_uint<32>  h3_0_rd26_res = h3_0_rd26_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<832, 3584>(result, h3_0_rd26_res);
	hw_uint<32>  h3_0_rd27_res = h3_0_rd27_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<864, 3584>(result, h3_0_rd27_res);
	hw_uint<32>  h3_0_rd28_res = h3_0_rd28_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<896, 3584>(result, h3_0_rd28_res);
	hw_uint<32>  h3_0_rd29_res = h3_0_rd29_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<928, 3584>(result, h3_0_rd29_res);
	hw_uint<32>  h3_0_rd30_res = h3_0_rd30_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<960, 3584>(result, h3_0_rd30_res);
	hw_uint<32>  h3_0_rd31_res = h3_0_rd31_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<992, 3584>(result, h3_0_rd31_res);
	hw_uint<32>  h3_0_rd32_res = h3_0_rd32_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1024, 3584>(result, h3_0_rd32_res);
	hw_uint<32>  h3_0_rd33_res = h3_0_rd33_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1056, 3584>(result, h3_0_rd33_res);
	hw_uint<32>  h3_0_rd34_res = h3_0_rd34_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1088, 3584>(result, h3_0_rd34_res);
	hw_uint<32>  h3_0_rd35_res = h3_0_rd35_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1120, 3584>(result, h3_0_rd35_res);
	hw_uint<32>  h3_0_rd36_res = h3_0_rd36_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1152, 3584>(result, h3_0_rd36_res);
	hw_uint<32>  h3_0_rd37_res = h3_0_rd37_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1184, 3584>(result, h3_0_rd37_res);
	hw_uint<32>  h3_0_rd38_res = h3_0_rd38_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1216, 3584>(result, h3_0_rd38_res);
	hw_uint<32>  h3_0_rd39_res = h3_0_rd39_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1248, 3584>(result, h3_0_rd39_res);
	hw_uint<32>  h3_0_rd40_res = h3_0_rd40_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1280, 3584>(result, h3_0_rd40_res);
	hw_uint<32>  h3_0_rd41_res = h3_0_rd41_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1312, 3584>(result, h3_0_rd41_res);
	hw_uint<32>  h3_0_rd42_res = h3_0_rd42_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1344, 3584>(result, h3_0_rd42_res);
	hw_uint<32>  h3_0_rd43_res = h3_0_rd43_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1376, 3584>(result, h3_0_rd43_res);
	hw_uint<32>  h3_0_rd44_res = h3_0_rd44_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1408, 3584>(result, h3_0_rd44_res);
	hw_uint<32>  h3_0_rd45_res = h3_0_rd45_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1440, 3584>(result, h3_0_rd45_res);
	hw_uint<32>  h3_0_rd46_res = h3_0_rd46_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1472, 3584>(result, h3_0_rd46_res);
	hw_uint<32>  h3_0_rd47_res = h3_0_rd47_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1504, 3584>(result, h3_0_rd47_res);
	hw_uint<32>  h3_0_rd48_res = h3_0_rd48_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1536, 3584>(result, h3_0_rd48_res);
	hw_uint<32>  h3_0_rd49_res = h3_0_rd49_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1568, 3584>(result, h3_0_rd49_res);
	hw_uint<32>  h3_0_rd50_res = h3_0_rd50_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1600, 3584>(result, h3_0_rd50_res);
	hw_uint<32>  h3_0_rd51_res = h3_0_rd51_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1632, 3584>(result, h3_0_rd51_res);
	hw_uint<32>  h3_0_rd52_res = h3_0_rd52_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1664, 3584>(result, h3_0_rd52_res);
	hw_uint<32>  h3_0_rd53_res = h3_0_rd53_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1696, 3584>(result, h3_0_rd53_res);
	hw_uint<32>  h3_0_rd54_res = h3_0_rd54_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1728, 3584>(result, h3_0_rd54_res);
	hw_uint<32>  h3_0_rd55_res = h3_0_rd55_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1760, 3584>(result, h3_0_rd55_res);
	hw_uint<32>  h3_0_rd56_res = h3_0_rd56_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1792, 3584>(result, h3_0_rd56_res);
	hw_uint<32>  h3_0_rd57_res = h3_0_rd57_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1824, 3584>(result, h3_0_rd57_res);
	hw_uint<32>  h3_0_rd58_res = h3_0_rd58_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1856, 3584>(result, h3_0_rd58_res);
	hw_uint<32>  h3_0_rd59_res = h3_0_rd59_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1888, 3584>(result, h3_0_rd59_res);
	hw_uint<32>  h3_0_rd60_res = h3_0_rd60_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1920, 3584>(result, h3_0_rd60_res);
	hw_uint<32>  h3_0_rd61_res = h3_0_rd61_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1952, 3584>(result, h3_0_rd61_res);
	hw_uint<32>  h3_0_rd62_res = h3_0_rd62_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1984, 3584>(result, h3_0_rd62_res);
	hw_uint<32>  h3_0_rd63_res = h3_0_rd63_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2016, 3584>(result, h3_0_rd63_res);
	hw_uint<32>  h3_0_rd64_res = h3_0_rd64_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2048, 3584>(result, h3_0_rd64_res);
	hw_uint<32>  h3_0_rd65_res = h3_0_rd65_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2080, 3584>(result, h3_0_rd65_res);
	hw_uint<32>  h3_0_rd66_res = h3_0_rd66_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2112, 3584>(result, h3_0_rd66_res);
	hw_uint<32>  h3_0_rd67_res = h3_0_rd67_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2144, 3584>(result, h3_0_rd67_res);
	hw_uint<32>  h3_0_rd68_res = h3_0_rd68_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2176, 3584>(result, h3_0_rd68_res);
	hw_uint<32>  h3_0_rd69_res = h3_0_rd69_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2208, 3584>(result, h3_0_rd69_res);
	hw_uint<32>  h3_0_rd70_res = h3_0_rd70_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2240, 3584>(result, h3_0_rd70_res);
	hw_uint<32>  h3_0_rd71_res = h3_0_rd71_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2272, 3584>(result, h3_0_rd71_res);
	hw_uint<32>  h3_0_rd72_res = h3_0_rd72_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2304, 3584>(result, h3_0_rd72_res);
	hw_uint<32>  h3_0_rd73_res = h3_0_rd73_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2336, 3584>(result, h3_0_rd73_res);
	hw_uint<32>  h3_0_rd74_res = h3_0_rd74_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2368, 3584>(result, h3_0_rd74_res);
	hw_uint<32>  h3_0_rd75_res = h3_0_rd75_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2400, 3584>(result, h3_0_rd75_res);
	hw_uint<32>  h3_0_rd76_res = h3_0_rd76_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2432, 3584>(result, h3_0_rd76_res);
	hw_uint<32>  h3_0_rd77_res = h3_0_rd77_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2464, 3584>(result, h3_0_rd77_res);
	hw_uint<32>  h3_0_rd78_res = h3_0_rd78_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2496, 3584>(result, h3_0_rd78_res);
	hw_uint<32>  h3_0_rd79_res = h3_0_rd79_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2528, 3584>(result, h3_0_rd79_res);
	hw_uint<32>  h3_0_rd80_res = h3_0_rd80_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2560, 3584>(result, h3_0_rd80_res);
	hw_uint<32>  h3_0_rd81_res = h3_0_rd81_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2592, 3584>(result, h3_0_rd81_res);
	hw_uint<32>  h3_0_rd82_res = h3_0_rd82_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2624, 3584>(result, h3_0_rd82_res);
	hw_uint<32>  h3_0_rd83_res = h3_0_rd83_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2656, 3584>(result, h3_0_rd83_res);
	hw_uint<32>  h3_0_rd84_res = h3_0_rd84_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2688, 3584>(result, h3_0_rd84_res);
	hw_uint<32>  h3_0_rd85_res = h3_0_rd85_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2720, 3584>(result, h3_0_rd85_res);
	hw_uint<32>  h3_0_rd86_res = h3_0_rd86_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2752, 3584>(result, h3_0_rd86_res);
	hw_uint<32>  h3_0_rd87_res = h3_0_rd87_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2784, 3584>(result, h3_0_rd87_res);
	hw_uint<32>  h3_0_rd88_res = h3_0_rd88_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2816, 3584>(result, h3_0_rd88_res);
	hw_uint<32>  h3_0_rd89_res = h3_0_rd89_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2848, 3584>(result, h3_0_rd89_res);
	hw_uint<32>  h3_0_rd90_res = h3_0_rd90_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2880, 3584>(result, h3_0_rd90_res);
	hw_uint<32>  h3_0_rd91_res = h3_0_rd91_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2912, 3584>(result, h3_0_rd91_res);
	hw_uint<32>  h3_0_rd92_res = h3_0_rd92_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2944, 3584>(result, h3_0_rd92_res);
	hw_uint<32>  h3_0_rd93_res = h3_0_rd93_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2976, 3584>(result, h3_0_rd93_res);
	hw_uint<32>  h3_0_rd94_res = h3_0_rd94_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3008, 3584>(result, h3_0_rd94_res);
	hw_uint<32>  h3_0_rd95_res = h3_0_rd95_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3040, 3584>(result, h3_0_rd95_res);
	hw_uint<32>  h3_0_rd96_res = h3_0_rd96_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3072, 3584>(result, h3_0_rd96_res);
	hw_uint<32>  h3_0_rd97_res = h3_0_rd97_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3104, 3584>(result, h3_0_rd97_res);
	hw_uint<32>  h3_0_rd98_res = h3_0_rd98_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3136, 3584>(result, h3_0_rd98_res);
	hw_uint<32>  h3_0_rd99_res = h3_0_rd99_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3168, 3584>(result, h3_0_rd99_res);
	hw_uint<32>  h3_0_rd100_res = h3_0_rd100_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3200, 3584>(result, h3_0_rd100_res);
	hw_uint<32>  h3_0_rd101_res = h3_0_rd101_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3232, 3584>(result, h3_0_rd101_res);
	hw_uint<32>  h3_0_rd102_res = h3_0_rd102_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3264, 3584>(result, h3_0_rd102_res);
	hw_uint<32>  h3_0_rd103_res = h3_0_rd103_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3296, 3584>(result, h3_0_rd103_res);
	hw_uint<32>  h3_0_rd104_res = h3_0_rd104_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3328, 3584>(result, h3_0_rd104_res);
	hw_uint<32>  h3_0_rd105_res = h3_0_rd105_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3360, 3584>(result, h3_0_rd105_res);
	hw_uint<32>  h3_0_rd106_res = h3_0_rd106_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3392, 3584>(result, h3_0_rd106_res);
	hw_uint<32>  h3_0_rd107_res = h3_0_rd107_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3424, 3584>(result, h3_0_rd107_res);
	hw_uint<32>  h3_0_rd108_res = h3_0_rd108_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3456, 3584>(result, h3_0_rd108_res);
	hw_uint<32>  h3_0_rd109_res = h3_0_rd109_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3488, 3584>(result, h3_0_rd109_res);
	hw_uint<32>  h3_0_rd110_res = h3_0_rd110_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3520, 3584>(result, h3_0_rd110_res);
	hw_uint<32>  h3_0_rd111_res = h3_0_rd111_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3552, 3584>(result, h3_0_rd111_res);
	return result;
}

// in_cc_update_0_write
//	in_cc_in_cc_update_0_write0
//	in_cc_in_cc_update_0_write1
//	in_cc_in_cc_update_0_write2
//	in_cc_in_cc_update_0_write3
//	in_cc_in_cc_update_0_write4
//	in_cc_in_cc_update_0_write5
//	in_cc_in_cc_update_0_write6
//	in_cc_in_cc_update_0_write7
//	in_cc_in_cc_update_0_write8
//	in_cc_in_cc_update_0_write9
//	in_cc_in_cc_update_0_write10
//	in_cc_in_cc_update_0_write11
//	in_cc_in_cc_update_0_write12
//	in_cc_in_cc_update_0_write13
//	in_cc_in_cc_update_0_write14
//	in_cc_in_cc_update_0_write15
inline void in_cc_in_cc_update_0_write_bundle_write(hw_uint<512>& in_cc_update_0_write, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
	hw_uint<32>  in_cc_in_cc_update_0_write0_res = in_cc_update_0_write.extract<0, 31>();
	in_cc_in_cc_update_0_write0_write(in_cc_in_cc_update_0_write0_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write1_res = in_cc_update_0_write.extract<32, 63>();
	in_cc_in_cc_update_0_write1_write(in_cc_in_cc_update_0_write1_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write2_res = in_cc_update_0_write.extract<64, 95>();
	in_cc_in_cc_update_0_write2_write(in_cc_in_cc_update_0_write2_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write3_res = in_cc_update_0_write.extract<96, 127>();
	in_cc_in_cc_update_0_write3_write(in_cc_in_cc_update_0_write3_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write4_res = in_cc_update_0_write.extract<128, 159>();
	in_cc_in_cc_update_0_write4_write(in_cc_in_cc_update_0_write4_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write5_res = in_cc_update_0_write.extract<160, 191>();
	in_cc_in_cc_update_0_write5_write(in_cc_in_cc_update_0_write5_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write6_res = in_cc_update_0_write.extract<192, 223>();
	in_cc_in_cc_update_0_write6_write(in_cc_in_cc_update_0_write6_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write7_res = in_cc_update_0_write.extract<224, 255>();
	in_cc_in_cc_update_0_write7_write(in_cc_in_cc_update_0_write7_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write8_res = in_cc_update_0_write.extract<256, 287>();
	in_cc_in_cc_update_0_write8_write(in_cc_in_cc_update_0_write8_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write9_res = in_cc_update_0_write.extract<288, 319>();
	in_cc_in_cc_update_0_write9_write(in_cc_in_cc_update_0_write9_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write10_res = in_cc_update_0_write.extract<320, 351>();
	in_cc_in_cc_update_0_write10_write(in_cc_in_cc_update_0_write10_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write11_res = in_cc_update_0_write.extract<352, 383>();
	in_cc_in_cc_update_0_write11_write(in_cc_in_cc_update_0_write11_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write12_res = in_cc_update_0_write.extract<384, 415>();
	in_cc_in_cc_update_0_write12_write(in_cc_in_cc_update_0_write12_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write13_res = in_cc_update_0_write.extract<416, 447>();
	in_cc_in_cc_update_0_write13_write(in_cc_in_cc_update_0_write13_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write14_res = in_cc_update_0_write.extract<448, 479>();
	in_cc_in_cc_update_0_write14_write(in_cc_in_cc_update_0_write14_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write15_res = in_cc_update_0_write.extract<480, 511>();
	in_cc_in_cc_update_0_write15_write(in_cc_in_cc_update_0_write15_res, in_cc, d0, d1, d2, dynamic_address);
}

// Total re-use buffer capacity: 141824 bits


// Operation logic
inline void in_cc_update_0(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */in, in_cc_cache& in_cc, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in
	auto in_0_c__0_value = in.read();
	auto compute_result = in_cc_generated_compute_unrolled_16(in_0_c__0_value);
	// Produce: in_cc
	in_cc_in_cc_update_0_write_bundle_write(/* arg names */compute_result, in_cc, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_0_update_0(in_cc_cache& in_cc, h3_0_cache& h3_0, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in_cc
	auto in_cc_0_c__0_value = in_cc_h3_0_update_0_read_bundle_read(in_cc/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_0_generated_compute_unrolled_16(in_cc_0_c__0_value);
	// Produce: h3_0
	h3_0_h3_0_update_0_write_bundle_write(/* arg names */compute_result, h3_0, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void heat3ds_1_16_update_0(h3_0_cache& h3_0, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */heat3ds_1_16, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: h3_0
	auto h3_0_0_c__0_value = h3_0_heat3ds_1_16_update_0_read_bundle_read(h3_0/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = heat3ds_1_16_generated_compute_unrolled_16(h3_0_0_c__0_value);
	// Produce: heat3ds_1_16
	heat3ds_1_16.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void heat3ds_1_16_opt(HWStream<hw_uint<512> >& /* get_args num ports = 16 */in, HWStream<hw_uint<512> >& /* get_args num ports = 16 */heat3ds_1_16) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("heat3ds_1_16_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  h3_0_cache h3_0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in_cc_cache in_cc;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31; in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32; heat3ds_1_16_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 3] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
//   { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
// Condition for h3_0_update_0(((-2 + i3 == 0) && (-1 + i2 >= 0) && (2 - i2 >= 0) && (-1 + i1 >= 0) && (32 - i1 >= 0) && (-1 + i0 >= 0) && (32 - i0 >= 0)))
//   { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -1 <= d0 <= 2 and -1 <= d1 <= 32 and -1 <= d2 <= 32 }
// Condition for in_cc_update_0(((-1 + i3 == 0) && (1 + i2 >= 0) && (2 - i2 >= 0) && (1 + i1 >= 0) && (32 - i1 >= 0) && (1 + i0 >= 0) && (32 - i0 >= 0)))
//   { heat3ds_1_16_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 3] : 0 <= d0 <= 1 and 0 <= d1 <= 31 and 0 <= d2 <= 31 }
// Condition for heat3ds_1_16_update_0(((-3 + i3 == 0) && (-1 + i2 >= 0) && (2 - i2 >= 0) && (-1 + i1 >= 0) && (32 - i1 >= 0) && (-1 + i0 >= 0) && (32 - i0 >= 0)))

  /*
  // Schedules...
    // h3_0_update_0 -> [1*d2*1*1 + 1*1,1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*2]
    // heat3ds_1_16_update_0 -> [1*d2*1*1 + 1*1,1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*3]
    // in_cc_update_0 -> [1*d2*1*1 + 1*0,1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
    // in_update_0 -> [1*d2*1*1 + 1*0,1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
for (int c0 = -1; c0 <= 32; c0++) {
  for (int c1 = -1; c1 <= 32; c1++) {
    for (int c2 = -1; c2 <= 2; c2++) {

#ifdef __VIVADO_SYNTH__
#pragma HLS pipeline II=1
#endif // __VIVADO_SYNTH__

      if ((-1 <= c2 && c2 <= 2) && ((c2 - 0) % 1 == 0) && (-1 <= c1 && c1 <= 32) && ((c1 - 0) % 1 == 0) && (-1 <= c0 && c0 <= 32) && ((c0 - 0) % 1 == 0)) {
        in_cc_update_0((c2 - 0) / 1, (c1 - 0) / 1, (c0 - 0) / 1);
      }

      if ((1 <= c2 && c2 <= 2) && ((c2 - 1) % 1 == 0) && (1 <= c1 && c1 <= 32) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 32) && ((c0 - 1) % 1 == 0)) {
        h3_0_update_0((c2 - 1) / 1, (c1 - 1) / 1, (c0 - 1) / 1);
      }

      if ((1 <= c2 && c2 <= 2) && ((c2 - 1) % 1 == 0) && (1 <= c1 && c1 <= 32) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 32) && ((c0 - 1) % 1 == 0)) {
        heat3ds_1_16_update_0((c2 - 1) / 1, (c1 - 1) / 1, (c0 - 1) / 1);
      }

    }
  }
}

  */
	  // Schedules...
	    // h3_0_update_0 -> [1*d2*1*1 + 1*1,1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*2]
	    // heat3ds_1_16_update_0 -> [1*d2*1*1 + 1*1,1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*3]
	    // in_cc_update_0 -> [1*d2*1*1 + 1*0,1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
	    // in_update_0 -> [1*d2*1*1 + 1*0,1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
	for (int c0 = -1; c0 <= 32; c0++) {
	  for (int c1 = -1; c1 <= 32; c1++) {
	    for (int c2 = -1; c2 <= 2; c2++) {
	
	#ifdef __VIVADO_SYNTH__
	#pragma HLS pipeline II=1
	#endif // __VIVADO_SYNTH__
	
	      if ((-1 <= c2 && c2 <= 2) && ((c2 - 0) % 1 == 0) && (-1 <= c1 && c1 <= 32) && ((c1 - 0) % 1 == 0) && (-1 <= c0 && c0 <= 32) && ((c0 - 0) % 1 == 0)) {
	        in_cc_update_0(in /* buf name */, in_cc, (c2 - 0) / 1, (c1 - 0) / 1, (c0 - 0) / 1);
	      }
	
	      if ((1 <= c2 && c2 <= 2) && ((c2 - 1) % 1 == 0) && (1 <= c1 && c1 <= 32) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 32) && ((c0 - 1) % 1 == 0)) {
	        h3_0_update_0(in_cc /* buf name */, h3_0, (c2 - 1) / 1, (c1 - 1) / 1, (c0 - 1) / 1);
	      }
	
	      if ((1 <= c2 && c2 <= 2) && ((c2 - 1) % 1 == 0) && (1 <= c1 && c1 <= 32) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 32) && ((c0 - 1) % 1 == 0)) {
	        heat3ds_1_16_update_0(h3_0 /* buf name */, heat3ds_1_16, (c2 - 1) / 1, (c1 - 1) / 1, (c0 - 1) / 1);
	      }
	
	    }
	  }
	}
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void heat3ds_1_16_opt_wrapper(HWStream<hw_uint<512> >& /* get_args num ports = 16 */in, HWStream<hw_uint<512> >& /* get_args num ports = 16 */heat3ds_1_16, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    heat3ds_1_16_opt(in, heat3ds_1_16);
  }
}
#ifdef __VIVADO_SYNTH__
  // { heat3ds_1_16_update_0[root = 0, heat3ds_1_16_0, heat3ds_1_16_1, heat3ds_1_16_2] -> heat3ds_1_16[0, 0] : 0 <= heat3ds_1_16_0 <= 1 and 0 <= heat3ds_1_16_1 <= 31 and 0 <= heat3ds_1_16_2 <= 31 }
const int heat3ds_1_16_update_0_write_pipe0_num_transfers = 2048;
  // { in_cc_update_0[root = 0, in_cc_0, in_cc_1, in_cc_2] -> in[0, 0] : -1 <= in_cc_0 <= 2 and -1 <= in_cc_1 <= 32 and -1 <= in_cc_2 <= 32 }
const int in_cc_update_0_read_pipe0_num_transfers = 4624;


extern "C" {

void heat3ds_1_16_opt_accel(hw_uint<512>* in_cc_update_0_read_pipe0, hw_uint<512>* heat3ds_1_16_update_0_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = in_cc_update_0_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = heat3ds_1_16_update_0_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = in_cc_update_0_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = heat3ds_1_16_update_0_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<512> > in_cc_update_0_read_pipe0_channel;
  static HWStream<hw_uint<512> > heat3ds_1_16_update_0_write_pipe0_channel;

  burst_read<512>(in_cc_update_0_read_pipe0, in_cc_update_0_read_pipe0_channel, in_cc_update_0_read_pipe0_num_transfers*size);

  heat3ds_1_16_opt_wrapper(in_cc_update_0_read_pipe0_channel, heat3ds_1_16_update_0_write_pipe0_channel, size);

  burst_write<512>(heat3ds_1_16_update_0_write_pipe0, heat3ds_1_16_update_0_write_pipe0_channel, heat3ds_1_16_update_0_write_pipe0_num_transfers*size);
}

}
extern "C" {

void heat3ds_1_16_opt_rdai(HWStream<hw_uint<512> >& in_cc_update_0_read_pipe0, HWStream<hw_uint<512> >&  heat3ds_1_16_update_0_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = in_cc_update_0_read_pipe0
#pragma HLS INTERFACE axis register port = heat3ds_1_16_update_0_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  heat3ds_1_16_opt(in_cc_update_0_read_pipe0, heat3ds_1_16_update_0_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

