<?xml version="1.0" encoding="ISO-8859-1" ?>
<opml version="1.0">
	<head>
		<title>VCS dump file for DVE debugging</title>
		<vcsVersion>D-2010.06-SP1</vcsVersion>
		<dateCreated>Thu Dec  6 12:56:39 2018</dateCreated>
	</head>
	<body>
		<!-- VCS compile options -->
		<vcsCompileOptions text="/home/quanghan/icdesign/synopsys_src/VCS_D-2010.06-SP1/linux/bin/vcs1 -Mcc=gcc -Mcplusplus=g++ -Masflags= -Mcfl= -pipe -O -I/home/quanghan/icdesign/synopsys_src/VCS_D-2010.06-SP1/include  -Mldflags=-melf_i386  -Mout=simv -Mamsrun= -Mvcsaceobjs= -Mcmodrun= -Mobjects= /home/quanghan/icdesign/synopsys_src/VCS_D-2010.06-SP1/linux/lib/libvirsim.so /home/quanghan/icdesign/synopsys_src/VCS_D-2010.06-SP1/linux/lib/librterrorinf.so /home/quanghan/icdesign/synopsys_src/VCS_D-2010.06-SP1/linux/lib/libsnpsmalloc.so  -Msaverestoreobj=/home/quanghan/icdesign/synopsys_src/VCS_D-2010.06-SP1/linux/lib/vcs_save_restore_new.o -Mcrt0= -Mcrtn= -Mcsrc= -Msyslibs=/home/quanghan/icdesign/synopsys_src/VCS_D-2010.06-SP1/linux/lib/ctype-stubs_32.a -ldl -lm  +v2k -Xcbug=0x1 -debug_all -cm_xmldb +cli+4 +vcsd +itf+/home/quanghan/icdesign/synopsys_src/VCS_D-2010.06-SP1/linux/lib/vcsd.tab +vpi -line -debug=4 +memcbk +vpi -gen_obj adder24.v adder8.v add_fp_clk.v add.v amplitude_state_ctrl.v amplitude.v arrange.v ceptrum_state_ctrl.v ceptrum.v change_addr_15bits.v change_addr.v cla_12bit.v cla_14bit.v cla_15bit.v cla_6bit.v cla_7bit.v cla_8bit.v control_floating_point.v copy_energy_state_ctrl.v copy_energy.v counter_cep_7bit.v counter_cep_in_delta_7bit.v counter_cep_in_delta.v counter_cep.v counter_frame_delta_2nd.v counter_frame_delta_7bit.v counter_frame_delta.v counter_frame.v counter_loop_6bit.v counter_loop_7bit.v counter_loop_8bit.v counter_loop_top_7bit.v counter_loop_top.v counter_loop.v counter_top.v counter.v delta_2nd_state_ctrl.v delta_2nd.v delta_state_ctrl.v delta.v eight_mem_cof_ctrl.v fft_core_control.v fft_core.v floating_point_adder.v floating_point_multiple.v four_mem_cof_ctrl.v four_mem_result_ctrl.v log_fp_clk.v max_min_fp_clk.v max_pair_compare.v mel_state_ctrl.v mel.v mem_cepstral_cof.v mem_ctrl.v mem_exponent.v mem_fft_ctrl.v mem_input_data.v mem_mantissa.v mem_mel_cof_0.v mem_mel_cof_1.v mem_mel_cof_2.v mem_mel_cof_3.v mem_mel_cof_4.v mem_mel_cof_5.v mem_mel_cof_6.v mem_mel_cof_7.v memory.v mem_w_image.v mem_window_cof.v mem_w_real.v min_pair_compare.v mul26.v mul_fp_clk.v network_control.v one_mem_cof_ctrl.v one_mem_data_ctrl.v pre_emphasis.v preem_state_ctrl.v prepare.v result_addr_decoder.v top_ctrl.v top_fft.v top_state.v top.v t_top.v window_state_ctrl.v window.v "/>
		<!-- File list for the whole design -->
		<fileList>
			<file fid="28" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/counter_loop_6bit.v" />
			<file fid="20" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/counter_cep_7bit.v" />
			<file fid="44" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/floating_point_multiple.v" />
			<file fid="26" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/counter_frame_delta.v" />
			<file fid="39" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/delta.v" />
			<file fid="3" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/add.v" />
			<file fid="14" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/cla_6bit.v" />
			<file fid="51" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/mel.v" />
			<file fid="23" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/counter_cep.v" />
			<file fid="71" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/mul26.v" />
			<file fid="50" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/mel_state_ctrl.v" />
			<file fid="24" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/counter_frame_delta_2nd.v" />
			<file fid="64" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/mem_mel_cof_6.v" />
			<file fid="4" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/amplitude_state_ctrl.v" />
			<file fid="59" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/mem_mel_cof_1.v" />
			<file fid="12" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/cla_14bit.v" />
			<file fid="81" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/top_fft.v" />
			<file fid="57" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/mem_mantissa.v" />
			<file fid="37" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/delta_2nd.v" />
			<file fid="86" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/window.v" />
			<file fid="54" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/mem_exponent.v" />
			<file fid="40" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/eight_mem_cof_ctrl.v" />
			<file fid="73" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/network_control.v" />
			<file fid="85" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/window_state_ctrl.v" />
			<file fid="42" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/fft_core.v" />
			<file fid="47" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/log_fp_clk.v" />
			<file fid="32" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/counter_loop_top.v" />
			<file fid="80" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/top_ctrl.v" />
			<file fid="79" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/result_addr_decoder.v" />
			<file fid="65" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/mem_mel_cof_7.v" />
			<file fid="25" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/counter_frame_delta_7bit.v" />
			<file fid="60" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/mem_mel_cof_2.v" />
			<file fid="5" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/amplitude.v" />
			<file fid="49" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/max_pair_compare.v" />
			<file fid="77" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/preem_state_ctrl.v" />
			<file fid="78" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/prepare.v" />
			<file fid="38" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/delta_state_ctrl.v" />
			<file fid="66" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/memory.v" />
			<file fid="19" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/copy_energy.v" />
			<file fid="67" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/mem_w_image.v" />
			<file fid="33" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/counter_loop.v" />
			<file fid="31" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/counter_loop_top_7bit.v" />
			<file fid="61" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/mem_mel_cof_3.v" />
			<file fid="53" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/mem_ctrl.v" />
			<file fid="30" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/counter_loop_8bit.v" />
			<file fid="17" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/control_floating_point.v" />
			<file fid="35" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/counter.v" />
			<file fid="7" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/ceptrum_state_ctrl.v" />
			<file fid="46" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/four_mem_result_ctrl.v" />
			<file fid="52" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/mem_cepstral_cof.v" />
			<file fid="11" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/cla_12bit.v" />
			<file fid="48" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/max_min_fp_clk.v" />
			<file fid="16" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/cla_8bit.v" />
			<file fid="76" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/pre_emphasis.v" />
			<file fid="69" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/mem_w_real.v" />
			<file fid="18" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/copy_energy_state_ctrl.v" />
			<file fid="2" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/add_fp_clk.v" />
			<file fid="22" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/counter_cep_in_delta.v" />
			<file fid="34" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/counter_top.v" />
			<file fid="62" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/mem_mel_cof_4.v" />
			<file fid="36" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/delta_2nd_state_ctrl.v" />
			<file fid="1" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/adder8.v" />
			<file fid="8" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/ceptrum.v" />
			<file fid="84" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/t_top.v" />
			<file fid="29" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/counter_loop_7bit.v" />
			<file fid="21" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/counter_cep_in_delta_7bit.v" />
			<file fid="43" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/floating_point_adder.v" />
			<file fid="55" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/mem_fft_ctrl.v" />
			<file fid="41" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/fft_core_control.v" />
			<file fid="15" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/cla_7bit.v" />
			<file fid="10" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/change_addr.v" />
			<file fid="82" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/top_state.v" />
			<file fid="0" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/adder24.v" />
			<file fid="83" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/top.v" />
			<file fid="72" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/mul_fp_clk.v" />
			<file fid="45" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/four_mem_cof_ctrl.v" />
			<file fid="9" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/change_addr_15bits.v" />
			<file fid="13" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/cla_15bit.v" />
			<file fid="6" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/arrange.v" />
			<file fid="56" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/mem_input_data.v" />
			<file fid="27" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/counter_frame.v" />
			<file fid="63" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/mem_mel_cof_5.v" />
			<file fid="74" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/one_mem_cof_ctrl.v" />
			<file fid="58" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/mem_mel_cof_0.v" />
			<file fid="68" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/mem_window_cof.v" />
			<file fid="75" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/one_mem_data_ctrl.v" />
			<file fid="70" path="/home/quanghan/Work/ThanhDat/02_MFCC_Update_Hoan_Chinh/02_MFCC/02_Simulate/top/run/min_pair_compare.v" />
		</fileList>
		<!-- Include file list for the whole design -->
		<includeFileList>
		</includeFileList>
		<!-- Encrypted codes list for the whole design -->
		<encryptedCodesList>
		</encryptedCodesList>
		<!-- Inactive codes list for the whole design -->
		<inactiveCodesList>
		</inactiveCodesList>
		<!-- Compile options UUM based -->
		<langKeywords>
			<v2kFiles fid="0-86" />
		</langKeywords>
		<!--  Case insensitive file list -->
		<caseInsensitiveFiles fid="" />
		<!-- Macro definition list for the whole design --> 
		<macroDefinitionList>
		</macroDefinitionList>
		<!-- Macro value list for the whole design --> 
		<macroValueList>
		</macroValueList>
	</body>
</opml>
