# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/clock/adi,sc5xx-clocks.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Clock Tree Drivers for Analog Devices ADSP-SC5XX Processors

maintainers:
  - Arturs Artamonovs <arturs.artamonovs@analog.com>
  - Utsav Agarwal <Utsav.Agarwal@analog.com>

description: |
  These drivers read in the processors CDU (clock distribution unit)
  and CGU (clock generation unit) values to determine various clock
  rates

properties:
  compatible:
    oneOf:
      - items:
          - enum:
              - adi,sc598-cgu0
              - adi,sc598-cgu1
              - adi,sc598-cdu
              - adi,sc598-pll

  '#clock-cells':
    const: 1

  reg:
    maxItems: 1

  clocks:
    description:
      Specifies the CLKIN0 and CLKIN1 reference clock(s) from which the
      output frequencies are derived via CDU+CGU
    minItems: 2
    maxItems: 2

  clock-names:
    description:
      String reference names for CLKIN0 and CLKIN1
    minItems: 2
    maxItems: 2

required:
  - compatible
  - reg
  - clocks
  - '#clock-cells'
  - clock-names

additionalProperties: false

examples:
  - |
    clk_cgu0: 3108d000 {
      compatible = "adi,sc598-cgu0";
      reg = <0x3108d000 0x1000>;
      #clock-cells = <1>;
      clocks = <&sys_clkin0>, <&sys_clkin1>;
      clock-names = "sys_clkin0", "sys_clkin1";
    };

    clk_cgu1: 3108e000 {
      compatible = "adi,sc598-cgu1";
      reg = <0x3108e000 0x1000>;
      #clock-cells = <1>;
      clocks = <&sys_clkin0>, <&sys_clkin1>;
      clock-names = "sys_clkin0", "sys_clkin1";
    };

    clk_cdu: 3108f000 {
      compatible = "adi,sc598-cdu";
      reg = <0x3108f000 0x1000>;
      #clock-cells = <1>;
      clocks = <&clk_dummy>;
      clock-names = "clk_dummy";
    };

    clk_ddr_pll: 310a9000 {
      compatible = "adi,sc598-pll";
      reg = <0x310a9000 0x1000>;
      #clock-cells = <1>;
      clocks = <&clk_dummy>;
      clock-names = "clk_dummy";
    };
