// Code generated by svdxgen; DO NOT EDIT.

//go:build stm32h7x3

// Package hrtim_common provides access to the registers of the HRTIM_Common peripheral.
//
// Instances:
//
//	HRTIM_Common  HRTIM_Common_BASE  -  HRTIM_TIME  High Resolution Timer: Common functions
//
// Registers:
//
//	0x000 32  CR1      Control Register 1
//	0x004 32  CR2      Control Register 2
//	0x008 32  ISR      Interrupt Status Register
//	0x00C 32  ICR      Interrupt Clear Register
//	0x010 32  IER      Interrupt Enable Register
//	0x014 32  OENR     Output Enable Register
//	0x018 32  DISR     DISR
//	0x01C 32  ODSR     Output Disable Status Register
//	0x020 32  BMCR     Burst Mode Control Register
//	0x024 32  BMTRG    BMTRG
//	0x028 32  BMCMPR6  BMCMPR6
//	0x02C 32  BMPER    Burst Mode Period Register
//	0x030 32  EECR1    Timer External Event Control Register 1
//	0x034 32  EECR2    Timer External Event Control Register 2
//	0x038 32  EECR3    Timer External Event Control Register 3
//	0x03C 32  ADC1R    ADC Trigger 1 Register
//	0x040 32  ADC2R    ADC Trigger 2 Register
//	0x044 32  ADC3R    ADC Trigger 3 Register
//	0x048 32  ADC4R    ADC Trigger 4 Register
//	0x04C 32  DLLCR    DLL Control Register
//	0x050 32  FLTINR1  HRTIM Fault Input Register 1
//	0x054 32  FLTINR2  HRTIM Fault Input Register 2
//	0x058 32  BDMUPDR  BDMUPDR
//	0x05C 32  BDTxUPR  Burst DMA Timerx update Register
//	0x060 32  BDMADR   Burst DMA Data Register
//
// Import:
//
//	github.com/embeddedgo/stm32/p/mmap
package hrtim_common

const (
	MUDIS   CR1 = 0x01 << 0  //+ Master Update Disable
	TAUDIS  CR1 = 0x01 << 1  //+ Timer A Update Disable
	TBUDIS  CR1 = 0x01 << 2  //+ Timer B Update Disable
	TCUDIS  CR1 = 0x01 << 3  //+ Timer C Update Disable
	TDUDIS  CR1 = 0x01 << 4  //+ Timer D Update Disable
	TEUDIS  CR1 = 0x01 << 5  //+ Timer E Update Disable
	AD1USRC CR1 = 0x07 << 16 //+ ADC Trigger 1 Update Source
	AD2USRC CR1 = 0x07 << 19 //+ ADC Trigger 2 Update Source
	AD3USRC CR1 = 0x07 << 22 //+ ADC Trigger 3 Update Source
	AD4USRC CR1 = 0x07 << 25 //+ ADC Trigger 4 Update Source
)

const (
	MUDISn   = 0
	TAUDISn  = 1
	TBUDISn  = 2
	TCUDISn  = 3
	TDUDISn  = 4
	TEUDISn  = 5
	AD1USRCn = 16
	AD2USRCn = 19
	AD3USRCn = 22
	AD4USRCn = 25
)

const (
	MSWU  CR2 = 0x01 << 0  //+ Master Timer Software update
	TASWU CR2 = 0x01 << 1  //+ Timer A Software update
	TBSWU CR2 = 0x01 << 2  //+ Timer B Software Update
	TCSWU CR2 = 0x01 << 3  //+ Timer C Software Update
	TDSWU CR2 = 0x01 << 4  //+ Timer D Software Update
	TESWU CR2 = 0x01 << 5  //+ Timer E Software Update
	MRST  CR2 = 0x01 << 8  //+ Master Counter software reset
	TARST CR2 = 0x01 << 9  //+ Timer A counter software reset
	TBRST CR2 = 0x01 << 10 //+ Timer B counter software reset
	TCRST CR2 = 0x01 << 11 //+ Timer C counter software reset
	TDRST CR2 = 0x01 << 12 //+ Timer D counter software reset
	TERST CR2 = 0x01 << 13 //+ Timer E counter software reset
)

const (
	MSWUn  = 0
	TASWUn = 1
	TBSWUn = 2
	TCSWUn = 3
	TDSWUn = 4
	TESWUn = 5
	MRSTn  = 8
	TARSTn = 9
	TBRSTn = 10
	TCRSTn = 11
	TDRSTn = 12
	TERSTn = 13
)

const (
	FLT1   ISR = 0x01 << 0  //+ Fault 1 Interrupt Flag
	FLT2   ISR = 0x01 << 1  //+ Fault 2 Interrupt Flag
	FLT3   ISR = 0x01 << 2  //+ Fault 3 Interrupt Flag
	FLT4   ISR = 0x01 << 3  //+ Fault 4 Interrupt Flag
	FLT5   ISR = 0x01 << 4  //+ Fault 5 Interrupt Flag
	SYSFLT ISR = 0x01 << 5  //+ System Fault Interrupt Flag
	DLLRDY ISR = 0x01 << 16 //+ DLL Ready Interrupt Flag
	BMPER  ISR = 0x01 << 17 //+ Burst mode Period Interrupt Flag
)

const (
	FLT1n   = 0
	FLT2n   = 1
	FLT3n   = 2
	FLT4n   = 3
	FLT5n   = 4
	SYSFLTn = 5
	DLLRDYn = 16
	BMPERn  = 17
)

const (
	FLT1C   ICR = 0x01 << 0  //+ Fault 1 Interrupt Flag Clear
	FLT2C   ICR = 0x01 << 1  //+ Fault 2 Interrupt Flag Clear
	FLT3C   ICR = 0x01 << 2  //+ Fault 3 Interrupt Flag Clear
	FLT4C   ICR = 0x01 << 3  //+ Fault 4 Interrupt Flag Clear
	FLT5C   ICR = 0x01 << 4  //+ Fault 5 Interrupt Flag Clear
	SYSFLTC ICR = 0x01 << 5  //+ System Fault Interrupt Flag Clear
	DLLRDYC ICR = 0x01 << 16 //+ DLL Ready Interrupt flag Clear
	BMPERC  ICR = 0x01 << 17 //+ Burst mode period flag Clear
)

const (
	FLT1Cn   = 0
	FLT2Cn   = 1
	FLT3Cn   = 2
	FLT4Cn   = 3
	FLT5Cn   = 4
	SYSFLTCn = 5
	DLLRDYCn = 16
	BMPERCn  = 17
)

const (
	FLT1IE   IER = 0x01 << 0  //+ Fault 1 Interrupt Enable
	FLT2IE   IER = 0x01 << 1  //+ Fault 2 Interrupt Enable
	FLT3IE   IER = 0x01 << 2  //+ Fault 3 Interrupt Enable
	FLT4IE   IER = 0x01 << 3  //+ Fault 4 Interrupt Enable
	FLT5IE   IER = 0x01 << 4  //+ Fault 5 Interrupt Enable
	SYSFLTE  IER = 0x01 << 5  //+ System Fault Interrupt Enable
	DLLRDYIE IER = 0x01 << 16 //+ DLL Ready Interrupt Enable
	BMPERIE  IER = 0x01 << 17 //+ Burst mode period Interrupt Enable
)

const (
	FLT1IEn   = 0
	FLT2IEn   = 1
	FLT3IEn   = 2
	FLT4IEn   = 3
	FLT5IEn   = 4
	SYSFLTEn  = 5
	DLLRDYIEn = 16
	BMPERIEn  = 17
)

const (
	TA1OEN OENR = 0x01 << 0 //+ Timer A Output 1 Enable
	TA2OEN OENR = 0x01 << 1 //+ Timer A Output 2 Enable
	TB1OEN OENR = 0x01 << 2 //+ Timer B Output 1 Enable
	TB2OEN OENR = 0x01 << 3 //+ Timer B Output 2 Enable
	TC1OEN OENR = 0x01 << 4 //+ Timer C Output 1 Enable
	TC2OEN OENR = 0x01 << 5 //+ Timer C Output 2 Enable
	TD1OEN OENR = 0x01 << 6 //+ Timer D Output 1 Enable
	TD2OEN OENR = 0x01 << 7 //+ Timer D Output 2 Enable
	TE1OEN OENR = 0x01 << 8 //+ Timer E Output 1 Enable
	TE2OEN OENR = 0x01 << 9 //+ Timer E Output 2 Enable
)

const (
	TA1OENn = 0
	TA2OENn = 1
	TB1OENn = 2
	TB2OENn = 3
	TC1OENn = 4
	TC2OENn = 5
	TD1OENn = 6
	TD2OENn = 7
	TE1OENn = 8
	TE2OENn = 9
)

const (
	TA1ODIS DISR = 0x01 << 0 //+ TA1ODIS
	TA2ODIS DISR = 0x01 << 1 //+ TA2ODIS
	TB1ODIS DISR = 0x01 << 2 //+ TB1ODIS
	TB2ODIS DISR = 0x01 << 3 //+ TB2ODIS
	TC1ODIS DISR = 0x01 << 4 //+ TC1ODIS
	TC2ODIS DISR = 0x01 << 5 //+ TC2ODIS
	TD1ODIS DISR = 0x01 << 6 //+ TD1ODIS
	TD2ODIS DISR = 0x01 << 7 //+ TD2ODIS
	TE1ODIS DISR = 0x01 << 8 //+ TE1ODIS
	TE2ODIS DISR = 0x01 << 9 //+ TE2ODIS
)

const (
	TA1ODISn = 0
	TA2ODISn = 1
	TB1ODISn = 2
	TB2ODISn = 3
	TC1ODISn = 4
	TC2ODISn = 5
	TD1ODISn = 6
	TD2ODISn = 7
	TE1ODISn = 8
	TE2ODISn = 9
)

const (
	TA1ODS ODSR = 0x01 << 0 //+ Timer A Output 1 disable status
	TA2ODS ODSR = 0x01 << 1 //+ Timer A Output 2 disable status
	TB1ODS ODSR = 0x01 << 2 //+ Timer B Output 1 disable status
	TB2ODS ODSR = 0x01 << 3 //+ Timer B Output 2 disable status
	TC1ODS ODSR = 0x01 << 4 //+ Timer C Output 1 disable status
	TC2ODS ODSR = 0x01 << 5 //+ Timer C Output 2 disable status
	TD1ODS ODSR = 0x01 << 6 //+ Timer D Output 1 disable status
	TD2ODS ODSR = 0x01 << 7 //+ Timer D Output 2 disable status
	TE1ODS ODSR = 0x01 << 8 //+ Timer E Output 1 disable status
	TE2ODS ODSR = 0x01 << 9 //+ Timer E Output 2 disable status
)

const (
	TA1ODSn = 0
	TA2ODSn = 1
	TB1ODSn = 2
	TB2ODSn = 3
	TC1ODSn = 4
	TC2ODSn = 5
	TD1ODSn = 6
	TD2ODSn = 7
	TE1ODSn = 8
	TE2ODSn = 9
)

const (
	BME    BMCR = 0x01 << 0  //+ Burst Mode enable
	BMOM   BMCR = 0x01 << 1  //+ Burst Mode operating mode
	BMCLK  BMCR = 0x0F << 2  //+ Burst Mode Clock source
	BMPRSC BMCR = 0x0F << 6  //+ Burst Mode Prescaler
	BMPREN BMCR = 0x01 << 10 //+ Burst Mode Preload Enable
	MTBM   BMCR = 0x01 << 16 //+ Master Timer Burst Mode
	TABM   BMCR = 0x01 << 17 //+ Timer A Burst Mode
	TBBM   BMCR = 0x01 << 18 //+ Timer B Burst Mode
	TCBM   BMCR = 0x01 << 19 //+ Timer C Burst Mode
	TDBM   BMCR = 0x01 << 20 //+ Timer D Burst Mode
	TEBM   BMCR = 0x01 << 21 //+ Timer E Burst Mode
	BMSTAT BMCR = 0x01 << 31 //+ Burst Mode Status
)

const (
	BMEn    = 0
	BMOMn   = 1
	BMCLKn  = 2
	BMPRSCn = 6
	BMPRENn = 10
	MTBMn   = 16
	TABMn   = 17
	TBBMn   = 18
	TCBMn   = 19
	TDBMn   = 20
	TEBMn   = 21
	BMSTATn = 31
)

const (
	SW      BMTRG = 0x01 << 0  //+ SW
	MSTRST  BMTRG = 0x01 << 1  //+ MSTRST
	MSTREP  BMTRG = 0x01 << 2  //+ MSTREP
	MSTCMP1 BMTRG = 0x01 << 3  //+ MSTCMP1
	MSTCMP2 BMTRG = 0x01 << 4  //+ MSTCMP2
	MSTCMP3 BMTRG = 0x01 << 5  //+ MSTCMP3
	MSTCMP4 BMTRG = 0x01 << 6  //+ MSTCMP4
	TARST   BMTRG = 0x01 << 7  //+ TARST
	TAREP   BMTRG = 0x01 << 8  //+ TAREP
	TACMP1  BMTRG = 0x01 << 9  //+ TACMP1
	TACMP2  BMTRG = 0x01 << 10 //+ TACMP2
	TBRST   BMTRG = 0x01 << 11 //+ TBRST
	TBREP   BMTRG = 0x01 << 12 //+ TBREP
	TBCMP1  BMTRG = 0x01 << 13 //+ TBCMP1
	TBCMP2  BMTRG = 0x01 << 14 //+ TBCMP2
	TCRST   BMTRG = 0x01 << 15 //+ TCRST
	TCREP   BMTRG = 0x01 << 16 //+ TCREP
	TCCMP1  BMTRG = 0x01 << 17 //+ TCCMP1
	TCCMP2  BMTRG = 0x01 << 18 //+ TCCMP2
	TDRST   BMTRG = 0x01 << 19 //+ TDRST
	TDREP   BMTRG = 0x01 << 20 //+ TDREP
	TDCMP1  BMTRG = 0x01 << 21 //+ TDCMP1
	TDCMP2  BMTRG = 0x01 << 22 //+ TDCMP2
	TERST   BMTRG = 0x01 << 23 //+ TERST
	TEREP   BMTRG = 0x01 << 24 //+ TEREP
	TECMP1  BMTRG = 0x01 << 25 //+ TECMP1
	TECMP2  BMTRG = 0x01 << 26 //+ TECMP2
	OCHPEV  BMTRG = 0x01 << 31 //+ OCHPEV
)

const (
	SWn      = 0
	MSTRSTn  = 1
	MSTREPn  = 2
	MSTCMP1n = 3
	MSTCMP2n = 4
	MSTCMP3n = 5
	MSTCMP4n = 6
	TARSTn   = 7
	TAREPn   = 8
	TACMP1n  = 9
	TACMP2n  = 10
	TBRSTn   = 11
	TBREPn   = 12
	TBCMP1n  = 13
	TBCMP2n  = 14
	TCRSTn   = 15
	TCREPn   = 16
	TCCMP1n  = 17
	TCCMP2n  = 18
	TDRSTn   = 19
	TDREPn   = 20
	TDCMP1n  = 21
	TDCMP2n  = 22
	TERSTn   = 23
	TEREPn   = 24
	TECMP1n  = 25
	TECMP2n  = 26
	OCHPEVn  = 31
)

const (
	BMCMP BMCMPR6 = 0xFFFF << 0 //+ BMCMP
)

const (
	BMCMPn = 0
)

const (
	BMPER BMPER = 0xFFFF << 0 //+ Burst mode Period
)

const (
	BMPERn = 0
)

const (
	EE1SRC  EECR1 = 0x03 << 0  //+ External Event 1 Source
	EE1POL  EECR1 = 0x01 << 2  //+ External Event 1 Polarity
	EE1SNS  EECR1 = 0x03 << 3  //+ External Event 1 Sensitivity
	EE1FAST EECR1 = 0x01 << 5  //+ External Event 1 Fast mode
	EE2SRC  EECR1 = 0x03 << 6  //+ External Event 2 Source
	EE2POL  EECR1 = 0x01 << 8  //+ External Event 2 Polarity
	EE2SNS  EECR1 = 0x03 << 9  //+ External Event 2 Sensitivity
	EE2FAST EECR1 = 0x01 << 11 //+ External Event 2 Fast mode
	EE3SRC  EECR1 = 0x03 << 12 //+ External Event 3 Source
	EE3POL  EECR1 = 0x01 << 14 //+ External Event 3 Polarity
	EE3SNS  EECR1 = 0x03 << 15 //+ External Event 3 Sensitivity
	EE3FAST EECR1 = 0x01 << 17 //+ External Event 3 Fast mode
	EE4SRC  EECR1 = 0x03 << 18 //+ External Event 4 Source
	EE4POL  EECR1 = 0x01 << 20 //+ External Event 4 Polarity
	EE4SNS  EECR1 = 0x03 << 21 //+ External Event 4 Sensitivity
	EE4FAST EECR1 = 0x01 << 23 //+ External Event 4 Fast mode
	EE5SRC  EECR1 = 0x03 << 24 //+ External Event 5 Source
	EE5POL  EECR1 = 0x01 << 26 //+ External Event 5 Polarity
	EE5SNS  EECR1 = 0x03 << 27 //+ External Event 5 Sensitivity
	EE5FAST EECR1 = 0x01 << 29 //+ External Event 5 Fast mode
)

const (
	EE1SRCn  = 0
	EE1POLn  = 2
	EE1SNSn  = 3
	EE1FASTn = 5
	EE2SRCn  = 6
	EE2POLn  = 8
	EE2SNSn  = 9
	EE2FASTn = 11
	EE3SRCn  = 12
	EE3POLn  = 14
	EE3SNSn  = 15
	EE3FASTn = 17
	EE4SRCn  = 18
	EE4POLn  = 20
	EE4SNSn  = 21
	EE4FASTn = 23
	EE5SRCn  = 24
	EE5POLn  = 26
	EE5SNSn  = 27
	EE5FASTn = 29
)

const (
	EE6SRC  EECR2 = 0x03 << 0  //+ External Event 6 Source
	EE6POL  EECR2 = 0x01 << 2  //+ External Event 6 Polarity
	EE6SNS  EECR2 = 0x03 << 3  //+ External Event 6 Sensitivity
	EE7SRC  EECR2 = 0x03 << 6  //+ External Event 7 Source
	EE7POL  EECR2 = 0x01 << 8  //+ External Event 7 Polarity
	EE7SNS  EECR2 = 0x03 << 9  //+ External Event 7 Sensitivity
	EE8SRC  EECR2 = 0x03 << 12 //+ External Event 8 Source
	EE8POL  EECR2 = 0x01 << 14 //+ External Event 8 Polarity
	EE8SNS  EECR2 = 0x03 << 15 //+ External Event 8 Sensitivity
	EE9SRC  EECR2 = 0x03 << 18 //+ External Event 9 Source
	EE9POL  EECR2 = 0x01 << 20 //+ External Event 9 Polarity
	EE9SNS  EECR2 = 0x03 << 21 //+ External Event 9 Sensitivity
	EE10SRC EECR2 = 0x03 << 24 //+ External Event 10 Source
	EE10POL EECR2 = 0x01 << 26 //+ External Event 10 Polarity
	EE10SNS EECR2 = 0x03 << 27 //+ External Event 10 Sensitivity
)

const (
	EE6SRCn  = 0
	EE6POLn  = 2
	EE6SNSn  = 3
	EE7SRCn  = 6
	EE7POLn  = 8
	EE7SNSn  = 9
	EE8SRCn  = 12
	EE8POLn  = 14
	EE8SNSn  = 15
	EE9SRCn  = 18
	EE9POLn  = 20
	EE9SNSn  = 21
	EE10SRCn = 24
	EE10POLn = 26
	EE10SNSn = 27
)

const (
	EE6SRC  EECR3 = 0x03 << 0  //+ EE6SRC
	EE6POL  EECR3 = 0x01 << 2  //+ EE6POL
	EE6SNS  EECR3 = 0x03 << 3  //+ EE6SNS
	EE7SRC  EECR3 = 0x03 << 6  //+ EE7SRC
	EE7POL  EECR3 = 0x01 << 8  //+ EE7POL
	EE7SNS  EECR3 = 0x03 << 9  //+ EE7SNS
	EE8SRC  EECR3 = 0x03 << 12 //+ EE8SRC
	EE8POL  EECR3 = 0x01 << 14 //+ EE8POL
	EE8SNS  EECR3 = 0x03 << 15 //+ EE8SNS
	EE9SRC  EECR3 = 0x03 << 18 //+ EE9SRC
	EE9POL  EECR3 = 0x01 << 20 //+ EE9POL
	EE9SNS  EECR3 = 0x03 << 21 //+ EE9SNS
	EE10SRC EECR3 = 0x03 << 24 //+ EE10SRC
	EE10POL EECR3 = 0x01 << 26 //+ EE10POL
	EE10SNS EECR3 = 0x03 << 27 //+ EE10SNS
)

const (
	EE6SRCn  = 0
	EE6POLn  = 2
	EE6SNSn  = 3
	EE7SRCn  = 6
	EE7POLn  = 8
	EE7SNSn  = 9
	EE8SRCn  = 12
	EE8POLn  = 14
	EE8SNSn  = 15
	EE9SRCn  = 18
	EE9POLn  = 20
	EE9SNSn  = 21
	EE10SRCn = 24
	EE10POLn = 26
	EE10SNSn = 27
)

const (
	AD1MC1   ADC1R = 0x01 << 0  //+ ADC trigger 1 on Master Compare 1
	AD1MC2   ADC1R = 0x01 << 1  //+ ADC trigger 1 on Master Compare 2
	AD1MC3   ADC1R = 0x01 << 2  //+ ADC trigger 1 on Master Compare 3
	AD1MC4   ADC1R = 0x01 << 3  //+ ADC trigger 1 on Master Compare 4
	AD1MPER  ADC1R = 0x01 << 4  //+ ADC trigger 1 on Master Period
	AD1EEV1  ADC1R = 0x01 << 5  //+ ADC trigger 1 on External Event 1
	AD1EEV2  ADC1R = 0x01 << 6  //+ ADC trigger 1 on External Event 2
	AD1EEV3  ADC1R = 0x01 << 7  //+ ADC trigger 1 on External Event 3
	AD1EEV4  ADC1R = 0x01 << 8  //+ ADC trigger 1 on External Event 4
	AD1EEV5  ADC1R = 0x01 << 9  //+ ADC trigger 1 on External Event 5
	AD1TAC2  ADC1R = 0x01 << 10 //+ ADC trigger 1 on Timer A compare 2
	AD1TAC3  ADC1R = 0x01 << 11 //+ ADC trigger 1 on Timer A compare 3
	AD1TAC4  ADC1R = 0x01 << 12 //+ ADC trigger 1 on Timer A compare 4
	AD1TAPER ADC1R = 0x01 << 13 //+ ADC trigger 1 on Timer A Period
	AD1TARST ADC1R = 0x01 << 14 //+ ADC trigger 1 on Timer A Reset
	AD1TBC2  ADC1R = 0x01 << 15 //+ ADC trigger 1 on Timer B compare 2
	AD1TBC3  ADC1R = 0x01 << 16 //+ ADC trigger 1 on Timer B compare 3
	AD1TBC4  ADC1R = 0x01 << 17 //+ ADC trigger 1 on Timer B compare 4
	AD1TBPER ADC1R = 0x01 << 18 //+ ADC trigger 1 on Timer B Period
	AD1TBRST ADC1R = 0x01 << 19 //+ ADC trigger 1 on Timer B Reset
	AD1TCC2  ADC1R = 0x01 << 20 //+ ADC trigger 1 on Timer C compare 2
	AD1TCC3  ADC1R = 0x01 << 21 //+ ADC trigger 1 on Timer C compare 3
	AD1TCC4  ADC1R = 0x01 << 22 //+ ADC trigger 1 on Timer C compare 4
	AD1TCPER ADC1R = 0x01 << 23 //+ ADC trigger 1 on Timer C Period
	AD1TDC2  ADC1R = 0x01 << 24 //+ ADC trigger 1 on Timer D compare 2
	AD1TDC3  ADC1R = 0x01 << 25 //+ ADC trigger 1 on Timer D compare 3
	AD1TDC4  ADC1R = 0x01 << 26 //+ ADC trigger 1 on Timer D compare 4
	AD1TDPER ADC1R = 0x01 << 27 //+ ADC trigger 1 on Timer D Period
	AD1TEC2  ADC1R = 0x01 << 28 //+ ADC trigger 1 on Timer E compare 2
	AD1TEC3  ADC1R = 0x01 << 29 //+ ADC trigger 1 on Timer E compare 3
	AD1TEC4  ADC1R = 0x01 << 30 //+ ADC trigger 1 on Timer E compare 4
	AD1TEPER ADC1R = 0x01 << 31 //+ ADC trigger 1 on Timer E Period
)

const (
	AD1MC1n   = 0
	AD1MC2n   = 1
	AD1MC3n   = 2
	AD1MC4n   = 3
	AD1MPERn  = 4
	AD1EEV1n  = 5
	AD1EEV2n  = 6
	AD1EEV3n  = 7
	AD1EEV4n  = 8
	AD1EEV5n  = 9
	AD1TAC2n  = 10
	AD1TAC3n  = 11
	AD1TAC4n  = 12
	AD1TAPERn = 13
	AD1TARSTn = 14
	AD1TBC2n  = 15
	AD1TBC3n  = 16
	AD1TBC4n  = 17
	AD1TBPERn = 18
	AD1TBRSTn = 19
	AD1TCC2n  = 20
	AD1TCC3n  = 21
	AD1TCC4n  = 22
	AD1TCPERn = 23
	AD1TDC2n  = 24
	AD1TDC3n  = 25
	AD1TDC4n  = 26
	AD1TDPERn = 27
	AD1TEC2n  = 28
	AD1TEC3n  = 29
	AD1TEC4n  = 30
	AD1TEPERn = 31
)

const (
	AD2MC1   ADC2R = 0x01 << 0  //+ ADC trigger 2 on Master Compare 1
	AD2MC2   ADC2R = 0x01 << 1  //+ ADC trigger 2 on Master Compare 2
	AD2MC3   ADC2R = 0x01 << 2  //+ ADC trigger 2 on Master Compare 3
	AD2MC4   ADC2R = 0x01 << 3  //+ ADC trigger 2 on Master Compare 4
	AD2MPER  ADC2R = 0x01 << 4  //+ ADC trigger 2 on Master Period
	AD2EEV6  ADC2R = 0x01 << 5  //+ ADC trigger 2 on External Event 6
	AD2EEV7  ADC2R = 0x01 << 6  //+ ADC trigger 2 on External Event 7
	AD2EEV8  ADC2R = 0x01 << 7  //+ ADC trigger 2 on External Event 8
	AD2EEV9  ADC2R = 0x01 << 8  //+ ADC trigger 2 on External Event 9
	AD2EEV10 ADC2R = 0x01 << 9  //+ ADC trigger 2 on External Event 10
	AD2TAC2  ADC2R = 0x01 << 10 //+ ADC trigger 2 on Timer A compare 2
	AD2TAC3  ADC2R = 0x01 << 11 //+ ADC trigger 2 on Timer A compare 3
	AD2TAC4  ADC2R = 0x01 << 12 //+ ADC trigger 2 on Timer A compare 4
	AD2TAPER ADC2R = 0x01 << 13 //+ ADC trigger 2 on Timer A Period
	AD2TBC2  ADC2R = 0x01 << 14 //+ ADC trigger 2 on Timer B compare 2
	AD2TBC3  ADC2R = 0x01 << 15 //+ ADC trigger 2 on Timer B compare 3
	AD2TBC4  ADC2R = 0x01 << 16 //+ ADC trigger 2 on Timer B compare 4
	AD2TBPER ADC2R = 0x01 << 17 //+ ADC trigger 2 on Timer B Period
	AD2TCC2  ADC2R = 0x01 << 18 //+ ADC trigger 2 on Timer C compare 2
	AD2TCC3  ADC2R = 0x01 << 19 //+ ADC trigger 2 on Timer C compare 3
	AD2TCC4  ADC2R = 0x01 << 20 //+ ADC trigger 2 on Timer C compare 4
	AD2TCPER ADC2R = 0x01 << 21 //+ ADC trigger 2 on Timer C Period
	AD2TCRST ADC2R = 0x01 << 22 //+ ADC trigger 2 on Timer C Reset
	AD2TDC2  ADC2R = 0x01 << 23 //+ ADC trigger 2 on Timer D compare 2
	AD2TDC3  ADC2R = 0x01 << 24 //+ ADC trigger 2 on Timer D compare 3
	AD2TDC4  ADC2R = 0x01 << 25 //+ ADC trigger 2 on Timer D compare 4
	AD2TDPER ADC2R = 0x01 << 26 //+ ADC trigger 2 on Timer D Period
	AD2TDRST ADC2R = 0x01 << 27 //+ ADC trigger 2 on Timer D Reset
	AD2TEC2  ADC2R = 0x01 << 28 //+ ADC trigger 2 on Timer E compare 2
	AD2TEC3  ADC2R = 0x01 << 29 //+ ADC trigger 2 on Timer E compare 3
	AD2TEC4  ADC2R = 0x01 << 30 //+ ADC trigger 2 on Timer E compare 4
	AD2TERST ADC2R = 0x01 << 31 //+ ADC trigger 2 on Timer E Reset
)

const (
	AD2MC1n   = 0
	AD2MC2n   = 1
	AD2MC3n   = 2
	AD2MC4n   = 3
	AD2MPERn  = 4
	AD2EEV6n  = 5
	AD2EEV7n  = 6
	AD2EEV8n  = 7
	AD2EEV9n  = 8
	AD2EEV10n = 9
	AD2TAC2n  = 10
	AD2TAC3n  = 11
	AD2TAC4n  = 12
	AD2TAPERn = 13
	AD2TBC2n  = 14
	AD2TBC3n  = 15
	AD2TBC4n  = 16
	AD2TBPERn = 17
	AD2TCC2n  = 18
	AD2TCC3n  = 19
	AD2TCC4n  = 20
	AD2TCPERn = 21
	AD2TCRSTn = 22
	AD2TDC2n  = 23
	AD2TDC3n  = 24
	AD2TDC4n  = 25
	AD2TDPERn = 26
	AD2TDRSTn = 27
	AD2TEC2n  = 28
	AD2TEC3n  = 29
	AD2TEC4n  = 30
	AD2TERSTn = 31
)

const (
	AD1MC1   ADC3R = 0x01 << 0  //+ AD1MC1
	AD1MC2   ADC3R = 0x01 << 1  //+ AD1MC2
	AD1MC3   ADC3R = 0x01 << 2  //+ AD1MC3
	AD1MC4   ADC3R = 0x01 << 3  //+ AD1MC4
	AD1MPER  ADC3R = 0x01 << 4  //+ AD1MPER
	AD1EEV1  ADC3R = 0x01 << 5  //+ AD1EEV1
	AD1EEV2  ADC3R = 0x01 << 6  //+ AD1EEV2
	AD1EEV3  ADC3R = 0x01 << 7  //+ AD1EEV3
	AD1EEV4  ADC3R = 0x01 << 8  //+ AD1EEV4
	AD1EEV5  ADC3R = 0x01 << 9  //+ AD1EEV5
	AD1TAC2  ADC3R = 0x01 << 10 //+ AD1TAC2
	AD1TAC3  ADC3R = 0x01 << 11 //+ AD1TAC3
	AD1TAC4  ADC3R = 0x01 << 12 //+ AD1TAC4
	AD1TAPER ADC3R = 0x01 << 13 //+ AD1TAPER
	AD1TARST ADC3R = 0x01 << 14 //+ AD1TARST
	AD1TBC2  ADC3R = 0x01 << 15 //+ AD1TBC2
	AD1TBC3  ADC3R = 0x01 << 16 //+ AD1TBC3
	AD1TBC4  ADC3R = 0x01 << 17 //+ AD1TBC4
	AD1TBPER ADC3R = 0x01 << 18 //+ AD1TBPER
	AD1TBRST ADC3R = 0x01 << 19 //+ AD1TBRST
	AD1TCC2  ADC3R = 0x01 << 20 //+ AD1TCC2
	AD1TCC3  ADC3R = 0x01 << 21 //+ AD1TCC3
	AD1TCC4  ADC3R = 0x01 << 22 //+ AD1TCC4
	AD1TCPER ADC3R = 0x01 << 23 //+ AD1TCPER
	AD1TDC2  ADC3R = 0x01 << 24 //+ AD1TDC2
	AD1TDC3  ADC3R = 0x01 << 25 //+ AD1TDC3
	AD1TDC4  ADC3R = 0x01 << 26 //+ AD1TDC4
	AD1TDPER ADC3R = 0x01 << 27 //+ AD1TDPER
	AD1TEC2  ADC3R = 0x01 << 28 //+ AD1TEC2
	AD1TEC3  ADC3R = 0x01 << 29 //+ AD1TEC3
	AD1TEC4  ADC3R = 0x01 << 30 //+ AD1TEC4
	AD1TEPER ADC3R = 0x01 << 31 //+ AD1TEPER
)

const (
	AD1MC1n   = 0
	AD1MC2n   = 1
	AD1MC3n   = 2
	AD1MC4n   = 3
	AD1MPERn  = 4
	AD1EEV1n  = 5
	AD1EEV2n  = 6
	AD1EEV3n  = 7
	AD1EEV4n  = 8
	AD1EEV5n  = 9
	AD1TAC2n  = 10
	AD1TAC3n  = 11
	AD1TAC4n  = 12
	AD1TAPERn = 13
	AD1TARSTn = 14
	AD1TBC2n  = 15
	AD1TBC3n  = 16
	AD1TBC4n  = 17
	AD1TBPERn = 18
	AD1TBRSTn = 19
	AD1TCC2n  = 20
	AD1TCC3n  = 21
	AD1TCC4n  = 22
	AD1TCPERn = 23
	AD1TDC2n  = 24
	AD1TDC3n  = 25
	AD1TDC4n  = 26
	AD1TDPERn = 27
	AD1TEC2n  = 28
	AD1TEC3n  = 29
	AD1TEC4n  = 30
	AD1TEPERn = 31
)

const (
	AD2MC1   ADC4R = 0x01 << 0  //+ AD2MC1
	AD2MC2   ADC4R = 0x01 << 1  //+ AD2MC2
	AD2MC3   ADC4R = 0x01 << 2  //+ AD2MC3
	AD2MC4   ADC4R = 0x01 << 3  //+ AD2MC4
	AD2MPER  ADC4R = 0x01 << 4  //+ AD2MPER
	AD2EEV6  ADC4R = 0x01 << 5  //+ AD2EEV6
	AD2EEV7  ADC4R = 0x01 << 6  //+ AD2EEV7
	AD2EEV8  ADC4R = 0x01 << 7  //+ AD2EEV8
	AD2EEV9  ADC4R = 0x01 << 8  //+ AD2EEV9
	AD2EEV10 ADC4R = 0x01 << 9  //+ AD2EEV10
	AD2TAC2  ADC4R = 0x01 << 10 //+ AD2TAC2
	AD2TAC3  ADC4R = 0x01 << 11 //+ AD2TAC3
	AD2TAC4  ADC4R = 0x01 << 12 //+ AD2TAC4
	AD2TAPER ADC4R = 0x01 << 13 //+ AD2TAPER
	AD2TBC2  ADC4R = 0x01 << 14 //+ AD2TBC2
	AD2TBC3  ADC4R = 0x01 << 15 //+ AD2TBC3
	AD2TBC4  ADC4R = 0x01 << 16 //+ AD2TBC4
	AD2TBPER ADC4R = 0x01 << 17 //+ AD2TBPER
	AD2TCC2  ADC4R = 0x01 << 18 //+ AD2TCC2
	AD2TCC3  ADC4R = 0x01 << 19 //+ AD2TCC3
	AD2TCC4  ADC4R = 0x01 << 20 //+ AD2TCC4
	AD2TCPER ADC4R = 0x01 << 21 //+ AD2TCPER
	AD2TCRST ADC4R = 0x01 << 22 //+ AD2TCRST
	AD2TDC2  ADC4R = 0x01 << 23 //+ AD2TDC2
	AD2TDC3  ADC4R = 0x01 << 24 //+ AD2TDC3
	AD2TDC4  ADC4R = 0x01 << 25 //+ AD2TDC4
	AD2TDPER ADC4R = 0x01 << 26 //+ AD2TDPER
	AD2TDRST ADC4R = 0x01 << 27 //+ AD2TDRST
	AD2TEC2  ADC4R = 0x01 << 28 //+ AD2TEC2
	AD2TEC3  ADC4R = 0x01 << 29 //+ AD2TEC3
	AD2TEC4  ADC4R = 0x01 << 30 //+ AD2TEC4
	AD2TERST ADC4R = 0x01 << 31 //+ AD2TERST
)

const (
	AD2MC1n   = 0
	AD2MC2n   = 1
	AD2MC3n   = 2
	AD2MC4n   = 3
	AD2MPERn  = 4
	AD2EEV6n  = 5
	AD2EEV7n  = 6
	AD2EEV8n  = 7
	AD2EEV9n  = 8
	AD2EEV10n = 9
	AD2TAC2n  = 10
	AD2TAC3n  = 11
	AD2TAC4n  = 12
	AD2TAPERn = 13
	AD2TBC2n  = 14
	AD2TBC3n  = 15
	AD2TBC4n  = 16
	AD2TBPERn = 17
	AD2TCC2n  = 18
	AD2TCC3n  = 19
	AD2TCC4n  = 20
	AD2TCPERn = 21
	AD2TCRSTn = 22
	AD2TDC2n  = 23
	AD2TDC3n  = 24
	AD2TDC4n  = 25
	AD2TDPERn = 26
	AD2TDRSTn = 27
	AD2TEC2n  = 28
	AD2TEC3n  = 29
	AD2TEC4n  = 30
	AD2TERSTn = 31
)

const (
	CAL    DLLCR = 0x01 << 0 //+ DLL Calibration Start
	CALEN  DLLCR = 0x01 << 1 //+ DLL Calibration Enable
	CALRTE DLLCR = 0x03 << 2 //+ DLL Calibration rate
)

const (
	CALn    = 0
	CALENn  = 1
	CALRTEn = 2
)

const (
	FLT1E   FLTINR1 = 0x01 << 0  //+ FLT1E
	FLT1P   FLTINR1 = 0x01 << 1  //+ FLT1P
	FLT1SRC FLTINR1 = 0x01 << 2  //+ FLT1SRC
	FLT1F   FLTINR1 = 0x0F << 3  //+ FLT1F
	FLT1LCK FLTINR1 = 0x01 << 7  //+ FLT1LCK
	FLT2E   FLTINR1 = 0x01 << 8  //+ FLT2E
	FLT2P   FLTINR1 = 0x01 << 9  //+ FLT2P
	FLT2SRC FLTINR1 = 0x01 << 10 //+ FLT2SRC
	FLT2F   FLTINR1 = 0x0F << 11 //+ FLT2F
	FLT2LCK FLTINR1 = 0x01 << 15 //+ FLT2LCK
	FLT3E   FLTINR1 = 0x01 << 16 //+ FLT3E
	FLT3P   FLTINR1 = 0x01 << 17 //+ FLT3P
	FLT3SRC FLTINR1 = 0x01 << 18 //+ FLT3SRC
	FLT3F   FLTINR1 = 0x0F << 19 //+ FLT3F
	FLT3LCK FLTINR1 = 0x01 << 23 //+ FLT3LCK
	FLT4E   FLTINR1 = 0x01 << 24 //+ FLT4E
	FLT4P   FLTINR1 = 0x01 << 25 //+ FLT4P
	FLT4SRC FLTINR1 = 0x01 << 26 //+ FLT4SRC
	FLT4F   FLTINR1 = 0x0F << 27 //+ FLT4F
	FLT4LCK FLTINR1 = 0x01 << 31 //+ FLT4LCK
)

const (
	FLT1En   = 0
	FLT1Pn   = 1
	FLT1SRCn = 2
	FLT1Fn   = 3
	FLT1LCKn = 7
	FLT2En   = 8
	FLT2Pn   = 9
	FLT2SRCn = 10
	FLT2Fn   = 11
	FLT2LCKn = 15
	FLT3En   = 16
	FLT3Pn   = 17
	FLT3SRCn = 18
	FLT3Fn   = 19
	FLT3LCKn = 23
	FLT4En   = 24
	FLT4Pn   = 25
	FLT4SRCn = 26
	FLT4Fn   = 27
	FLT4LCKn = 31
)

const (
	FLT5E   FLTINR2 = 0x01 << 0  //+ FLT5E
	FLT5P   FLTINR2 = 0x01 << 1  //+ FLT5P
	FLT5SRC FLTINR2 = 0x01 << 2  //+ FLT5SRC
	FLT5F   FLTINR2 = 0x0F << 3  //+ FLT5F
	FLT5LCK FLTINR2 = 0x01 << 7  //+ FLT5LCK
	FLTSD   FLTINR2 = 0x03 << 24 //+ FLTSD
)

const (
	FLT5En   = 0
	FLT5Pn   = 1
	FLT5SRCn = 2
	FLT5Fn   = 3
	FLT5LCKn = 7
	FLTSDn   = 24
)

const (
	MCR   BDMUPDR = 0x01 << 0 //+ MCR
	MICR  BDMUPDR = 0x01 << 1 //+ MICR
	MDIER BDMUPDR = 0x01 << 2 //+ MDIER
	MCNT  BDMUPDR = 0x01 << 3 //+ MCNT
	MPER  BDMUPDR = 0x01 << 4 //+ MPER
	MREP  BDMUPDR = 0x01 << 5 //+ MREP
	MCMP1 BDMUPDR = 0x01 << 6 //+ MCMP1
	MCMP2 BDMUPDR = 0x01 << 7 //+ MCMP2
	MCMP3 BDMUPDR = 0x01 << 8 //+ MCMP3
	MCMP4 BDMUPDR = 0x01 << 9 //+ MCMP4
)

const (
	MCRn   = 0
	MICRn  = 1
	MDIERn = 2
	MCNTn  = 3
	MPERn  = 4
	MREPn  = 5
	MCMP1n = 6
	MCMP2n = 7
	MCMP3n = 8
	MCMP4n = 9
)

const (
	TIMxCR    BDTxUPR = 0x01 << 0  //+ HRTIM_TIMxCR register update enable
	TIMxICR   BDTxUPR = 0x01 << 1  //+ HRTIM_TIMxICR register update enable
	TIMxDIER  BDTxUPR = 0x01 << 2  //+ HRTIM_TIMxDIER register update enable
	TIMxCNT   BDTxUPR = 0x01 << 3  //+ HRTIM_CNTxR register update enable
	TIMxPER   BDTxUPR = 0x01 << 4  //+ HRTIM_PERxR register update enable
	TIMxREP   BDTxUPR = 0x01 << 5  //+ HRTIM_REPxR register update enable
	TIMxCMP1  BDTxUPR = 0x01 << 6  //+ HRTIM_CMP1xR register update enable
	TIMxCMP2  BDTxUPR = 0x01 << 7  //+ HRTIM_CMP2xR register update enable
	TIMxCMP3  BDTxUPR = 0x01 << 8  //+ HRTIM_CMP3xR register update enable
	TIMxCMP4  BDTxUPR = 0x01 << 9  //+ HRTIM_CMP4xR register update enable
	TIMx_DTxR BDTxUPR = 0x01 << 10 //+ HRTIM_DTxR register update enable
	TIMxSET1R BDTxUPR = 0x01 << 11 //+ HRTIM_SET1xR register update enable
	TIMxRST1R BDTxUPR = 0x01 << 12 //+ HRTIM_RST1xR register update enable
	TIMxSET2R BDTxUPR = 0x01 << 13 //+ HRTIM_SET2xR register update enable
	TIMxRST2R BDTxUPR = 0x01 << 14 //+ HRTIM_RST2xR register update enable
	TIMxEEFR1 BDTxUPR = 0x01 << 15 //+ HRTIM_EEFxR1 register update enable
	TIMxEEFR2 BDTxUPR = 0x01 << 16 //+ HRTIM_EEFxR2 register update enable
	TIMxRSTR  BDTxUPR = 0x01 << 17 //+ HRTIM_RSTxR register update enable
	TIMxCHPR  BDTxUPR = 0x01 << 18 //+ HRTIM_CHPxR register update enable
	TIMxOUTR  BDTxUPR = 0x01 << 19 //+ HRTIM_OUTxR register update enable
	TIMxFLTR  BDTxUPR = 0x01 << 20 //+ HRTIM_FLTxR register update enable
)

const (
	TIMxCRn    = 0
	TIMxICRn   = 1
	TIMxDIERn  = 2
	TIMxCNTn   = 3
	TIMxPERn   = 4
	TIMxREPn   = 5
	TIMxCMP1n  = 6
	TIMxCMP2n  = 7
	TIMxCMP3n  = 8
	TIMxCMP4n  = 9
	TIMx_DTxRn = 10
	TIMxSET1Rn = 11
	TIMxRST1Rn = 12
	TIMxSET2Rn = 13
	TIMxRST2Rn = 14
	TIMxEEFR1n = 15
	TIMxEEFR2n = 16
	TIMxRSTRn  = 17
	TIMxCHPRn  = 18
	TIMxOUTRn  = 19
	TIMxFLTRn  = 20
)

const (
	BDMADR BDMADR = 0xFFFFFFFF << 0 //+ Burst DMA Data register
)

const (
	BDMADRn = 0
)
