{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668602932802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668602932802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 20:48:52 2022 " "Processing started: Wed Nov 16 20:48:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668602932802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668602932802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mux2_1 -c mux2_1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mux2_1 -c mux2_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668602932802 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mux2_1_8_1200mv_85c_slow.vo D:/FPGA/FPGA_text/2_1_mux2/quartus_prj/simulation/modelsim/ simulation " "Generated file mux2_1_8_1200mv_85c_slow.vo in folder \"D:/FPGA/FPGA_text/2_1_mux2/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1668602933060 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mux2_1_8_1200mv_0c_slow.vo D:/FPGA/FPGA_text/2_1_mux2/quartus_prj/simulation/modelsim/ simulation " "Generated file mux2_1_8_1200mv_0c_slow.vo in folder \"D:/FPGA/FPGA_text/2_1_mux2/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1668602933073 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mux2_1_min_1200mv_0c_fast.vo D:/FPGA/FPGA_text/2_1_mux2/quartus_prj/simulation/modelsim/ simulation " "Generated file mux2_1_min_1200mv_0c_fast.vo in folder \"D:/FPGA/FPGA_text/2_1_mux2/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1668602933087 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mux2_1.vo D:/FPGA/FPGA_text/2_1_mux2/quartus_prj/simulation/modelsim/ simulation " "Generated file mux2_1.vo in folder \"D:/FPGA/FPGA_text/2_1_mux2/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1668602933099 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mux2_1_8_1200mv_85c_v_slow.sdo D:/FPGA/FPGA_text/2_1_mux2/quartus_prj/simulation/modelsim/ simulation " "Generated file mux2_1_8_1200mv_85c_v_slow.sdo in folder \"D:/FPGA/FPGA_text/2_1_mux2/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1668602933111 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mux2_1_8_1200mv_0c_v_slow.sdo D:/FPGA/FPGA_text/2_1_mux2/quartus_prj/simulation/modelsim/ simulation " "Generated file mux2_1_8_1200mv_0c_v_slow.sdo in folder \"D:/FPGA/FPGA_text/2_1_mux2/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1668602933125 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mux2_1_min_1200mv_0c_v_fast.sdo D:/FPGA/FPGA_text/2_1_mux2/quartus_prj/simulation/modelsim/ simulation " "Generated file mux2_1_min_1200mv_0c_v_fast.sdo in folder \"D:/FPGA/FPGA_text/2_1_mux2/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1668602933138 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mux2_1_v.sdo D:/FPGA/FPGA_text/2_1_mux2/quartus_prj/simulation/modelsim/ simulation " "Generated file mux2_1_v.sdo in folder \"D:/FPGA/FPGA_text/2_1_mux2/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1668602933152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4515 " "Peak virtual memory: 4515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668602933189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 20:48:53 2022 " "Processing ended: Wed Nov 16 20:48:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668602933189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668602933189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668602933189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668602933189 ""}
