[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS79601DRBR production of TEXAS INSTRUMENTS from the text:Output Spectral Noise Density ( V/ )/c109Hz/c214\n100 1 k 10 k 100 k\nFrequency (Hz)0.7\n0.6\n0.5\n0.4\n0.3\n0.2\n0.1\n0I = 1.5 AOUTI = 1 AOUTV = 5.5 VIN\nC = 2.2 F\nC = 0.1 FOUT\nNR/c109\n/c109\n80\n70\n60\n50\n40\n30\n20\n10\n0Ripple Rejection (dB)\n1 10 100 1 k 10 k 100 k 1 M 10 M\nFrequency (Hz)I = 1 mAOUT\nI = 1 AOUTV = 4 VIN\nC = 10 F\nC = 0.01 FOUT\nNR/c109\n/c109\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nTPS79601 ,TPS79613 ,TPS79618 ,TPS79625\nTPS79628 ,TPS79630 ,TPS79633 ,TPS79650\nSLVS351P –SEPTEMBER 2002 –REVISED MARCH 2015\nTPS796xx Ultralow-Noise, HighPSRR, Fast,RF,1-ALow-Dropout Linear Regulators\n1Features 3Description\nThe TPS796 family oflow-dropout (LDO) low-power\n1•1-ALow-Dropout Regulator With Enable\nlinear voltage regulators features high power-supply•Available inFixed andAdjustable (1.2Vto5.5V)rejection ratio (PSRR), ultralow-noise, fast start-up,Versionsand excellent line and load transient responses in\n•High PSRR (53dBat10kHz) small outline, 3×3VSON, SOT223-6, and TO-263\npackages. Each device inthefamily isstable with a •Ultralow-Noise (40μVRMS,TPS79630)\nsmall, 1-μFceramic capacitor ontheoutput. The•Fast Start-Up Time (50μs)family uses an advanced, proprietary BiCMOS\n•Stable With a1-μFCeramic Capacitor fabrication process toyield extremely low dropout\nvoltages (forexample, 250 mVat1A).Each device •Excellent Load andLine Transient Response\nachieves faststart-up times (approximately 50μswith•Very Low Dropout Voltage (250 mVatFullLoad,a0.001-μFbypass capacitor) while consuming veryTPS79630)low quiescent current (265μAtypical). Moreover,\n•3×3VSON PowerPAD ™,SOT223-6, and when thedevice isplaced instandby mode, the\nTO-263 Packages supply current isreduced toless than 1μA.The\nTPS79630 exhibits approximately 40μVRMSofoutput\nvoltage noise at3.0-V output, with a0.1-μFbypass 2Applications\ncapacitor. Applications with analog components that•RF:VCOs, Receivers, ADCsarenoise sensitive, such asportable RFelectronics,\n•Audio benefit from thehigh PSRR, lownoise features, and\nneed fastresponse time. •Bluetooth®,Wireless LAN\n•Cellular andCordless TelephonesDevice Information(1)\n•Handheld Organizers, PDAsPART NUMBER PACKAGE BODY SIZE (NOM)\nVSON (8) 3.00 mm×3.00 mm\nTPS796 SOT-223 (6) 6.50 mm×3.50 mm\nTO-263 (5) 10.16 mm×8.42 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nRipple Rejection vsFrequency\nOutput Spectral Noise Density vsFrequency TPS79630\nTPS79630\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nTPS79601 ,TPS79613 ,TPS79618 ,TPS79625\nTPS79628 ,TPS79630 ,TPS79633 ,TPS79650\nSLVS351P –SEPTEMBER 2002 –REVISED MARCH 2015 www.ti.com\nTable ofContents\n8.1 Application Information ............................................ 14 1Features .................................................................. 1\n8.2 Typical Application .................................................. 14 2Applications ........................................................... 1\n8.3 Do\'sandDon\'ts...................................................... 173Description ............................................................. 1\n9Power Supply Recommendations ...................... 174Revision History ..................................................... 2\n10Layout ................................................................... 175PinConfiguration andFunctions ......................... 3\n10.1 Layout Guidelines ................................................. 176Specifications ......................................................... 4\n10.2 Layout Examples ................................................... 186.1 Absolute Maximum Ratings ...................................... 4\n10.3 Thermal Considerations ........................................ 196.2 ESD Ratings ............................................................ 4\n10.4 Estimating Junction Temperature ........................ 206.3 Recommended Operating Conditions ....................... 4\n11Device andDocumentation Support ................. 226.4 Thermal Information .................................................. 5\n11.1 Device Support ...................................................... 226.5 Electrical Characteristics ........................................... 6\n11.2 Documentation Support ........................................ 226.6 Typical Characteristics .............................................. 7\n11.3 Related Links ........................................................ 227Detailed Description ............................................ 11\n11.4 Trademarks ........................................................... 237.1 Overview ................................................................. 11\n11.5 Electrostatic Discharge Caution ............................ 237.2 Functional Block Diagrams ..................................... 11\n11.6 Glossary ................................................................ 237.3 Feature Description ................................................. 12\n12Mechanical, Packaging, andOrderable7.4 Device Functional Modes ........................................ 13Information ........................................................... 238Application andImplementation ........................ 14\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision O(November 2013) toRevision P Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section ................................................................................................. 1\n•Changed front-page figure; updated graph style, replaced device pinouts with application circuits ..................................... 1\n•Changed PinConfiguration andFunctions section; updated table format andadded pinout drawings................................. 3\n•Changed "free-air "to"junction "temperature incondition statement forAbsolute Maximum Ratings .................................. 4\n•Changed VOUTaccuracy forTPS79601, testconditions andspecified values ...................................................................... 6\n•Deleted Start-up time symbol ................................................................................................................................................. 6\n•Added Thermal shutdown temperature specification toElectrical Characteristics ................................................................ 6\n•Added Operating junction temperature specification toElectrical Characteristics ................................................................ 6\n•Added condition statement toTypical Characteristics ........................................................................................................... 7\nChanges from Revision N(January 2011) toRevision O Page\n•Changed Power-Supply Ripple Rejection 3rdtestcondition from "f=10Hz"to"f=10kHz"(typo) .................................... 6\n•Changed Power-Supply Ripple Rejection 4thtestcondition from "f=100Hz"to"f=100kHz"(typo) ................................ 6\nChanges from Revision M(October 2010) toRevision N Page\n•Corrected typo infront-page figure ......................................................................................................................................... 1\nChanges from Revision L(August 2010) toRevision M Page\n•Corrected typo inFigure 32................................................................................................................................................. 21\n2 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS79601 TPS79613 TPS79618 TPS79625 TPS79628 TPS79630 TPS79633 TPS79650\n3\n4 5678\n21IN\nOUTIN N/C\nGND\nOUT NR/FBEN\nIN OUTGND NR/FB EN1 2 3 46\n5\nIN\nOUTGND\nNR/FBEN 1\n2\n3\n4\n5\nTPS79601 ,TPS79613 ,TPS79618 ,TPS79625\nTPS79628 ,TPS79630 ,TPS79633 ,TPS79650\nwww.ti.com SLVS351P –SEPTEMBER 2002 –REVISED MARCH 2015\n5PinConfiguration andFunctions\nDCQ PackageKTT Package6-Pin SOT-2235-Pin TO-263TopViewTopView\nDRB Package\n8-Pin VSON\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION SOT223NAME VSONTO-263\nDriving theenable pin(EN) high turns ontheregulator. Driving thispinlowputs theEN 1 8 Iregulator intoshutdown mode. ENcanbeconnected toINifnotused.\nFB 5 5 I This terminal isthefeedback input voltage fortheadjustable device.\n6, Regulator groundGND 3,Tab —PowerPAD\nIN 2 1,2 I Unregulated input tothedevice.\nN/C — 7 — Notinternally connected. This pinmust either beleftopen, ortiedtoGND.\nConnecting anexternal capacitor tothispinbypasses noise generated bytheNR 5 5 —internal bandgap. This improves power-supply rejection andreduces output noise.\nOUT 4 3,4 O Output oftheregulator.\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: TPS79601 TPS79613 TPS79618 TPS79625 TPS79628 TPS79630 TPS79633 TPS79650\nTPS79601 ,TPS79613 ,TPS79618 ,TPS79625\nTPS79628 ,TPS79630 ,TPS79633 ,TPS79650\nSLVS351P –SEPTEMBER 2002 –REVISED MARCH 2015 www.ti.com\n6Specifications\n6.1 Absolute Maximum Ratings\nover operating junction temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nIN –0.3 6\nVoltage EN –0.3 VIN+0.3 V\nOUT 6\nCurrent Peak output Internally limited\nPower dissipation Continuous total See Thermal Information\nJunction, TJ –40 150\nTemperature °C\nStorage, Tstg –65 150\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n6.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, allpins(1)±2000\nV(ESD) Electrostatic discharge V Charged device model (CDM), perJEDEC specification JESD22-C101,±500allpins(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n6.3 Recommended Operating Conditions\nover operating junction temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVIN Input voltage 2.7 5.5 V\nIOUT Output current 0 1 A\nTJ Operating junction temperature –40 125 °C\n4 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS79601 TPS79613 TPS79618 TPS79625 TPS79628 TPS79630 TPS79633 TPS79650\nTPS79601 ,TPS79613 ,TPS79618 ,TPS79625\nTPS79628 ,TPS79630 ,TPS79633 ,TPS79650\nwww.ti.com SLVS351P –SEPTEMBER 2002 –REVISED MARCH 2015\n6.4 Thermal Information\nTPS796xx(3)\nDRB (VSON) DCQ KTT (TO-263)THERMAL METRIC(1)(2)UNIT(SOT-223)\n8PINS 6PINS 5PINS\nRθJA Junction-to-ambient thermal resistance 47.8 70.4 25\nRθJC(top) Junction-to-case (top) thermal resistance 83 70 35\nRθJB Junction-to-board thermal resistance N/A N/A N/A\n°C/W\nψJT Junction-to-top characterization parameter 2.1 6.8 1.5\nψJB Junction-to-board characterization parameter 17.8 30.1 8.52\nRθJC(bot) Junction-to-case (bottom) thermal resistance 12.1 6.3 0.4\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n(2) Forthermal estimates ofthisdevice based onPCB copper area, seetheTIPCB Thermal Calculator .\n(3) Thermal data fortheDRB, DCQ, andDRV packages arederived bythermal simulations based onJEDEC-standard methodology as\nspecified intheJESD51 series. Thefollowing assumptions areused inthesimulations:\n(a)i.DRB: The exposed pad isconnected tothe PCB ground layer through a2×2thermal viaarray.\n.ii.DCQ: The exposed pad isconnected tothe PCB ground layer through a3×2thermal viaarray.\n.iii.KTT: Theexposed padisconnected tothePCB ground layer through a5×4thermal viaarray.\n(b)i.DRB: The topandbottom copper layers areassumed tohave a20% thermal conductivity ofcopper representing a20% copper\ncoverage.\n.ii.DCQ: Each oftop and bottom copper layers has adedicated pattern for20% copper coverage.\n.iii.KTT: The topandbottom copper layers areassumed tohave a20% thermal conductivity ofcopper representing a20% copper\ncoverage.\n(c)These data were generated with only asingle device atthecenter ofaJEDEC high-K (2s2p) board with 3in×3incopper area. To\nunderstand theeffects ofthecopper area onthermal performance, seePower Dissipation andEstimating Junction Temperature .\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: TPS79601 TPS79613 TPS79618 TPS79625 TPS79628 TPS79630 TPS79633 TPS79650\nTPS79601 ,TPS79613 ,TPS79618 ,TPS79625\nTPS79628 ,TPS79630 ,TPS79633 ,TPS79650\nSLVS351P –SEPTEMBER 2002 –REVISED MARCH 2015 www.ti.com\n6.5 Electrical Characteristics\nOver recommended operating temperature range (TJ=–40°Cto125°C),VEN=VIN,,VIN=VOUT(nom) +1V(1),IOUT=1mA, COUT\n=10μF,andCNR=0.01μF,unless otherwise noted. Typical values areat25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIN Input voltage(1)2.7 5.5 V\nVFB Internal reference (TPS79601) 1.2 1.225 1.25 V\nIOUT Continuous output current 0 1 A\nOutput voltageTPS79601 1.225 5.5–VDO Vrange\nTPS79601(2)0μA≤IOUT≤1A,VOUT(nom) +1V≤VIN≤5.5V(1)0.98V OUT(nom) VOUT(nom) 1.02V OUT(nom) VVOUT\nAccuracy Fixed VOUT<5V 0μA≤IOUT≤1A,VOUT(nom) +1V≤VIN≤5.5V(1)–2% 2%\nFixed VOUT=5V 0μA≤IOUT≤1A,VOUT(nom) +1V≤VIN≤5.5V(1)–3% 3%\nΔVO(ΔVI) Line regulation(1)VOUT+1V≤VIN≤5.5V 0.05 0.12 %/V\nΔVO(ΔIO) Load regulation 0μA≤IOUT≤1A 5 mV\nTPS79628 IOUT=1A 270 365\nTPS79628DRB IOUT=250mA 52 90Dropout voltage(3)\nVDO (VIN=VOUT(nom) – TPS79630 IOUT=1A 250 345 mV\n0.1V)TPS79633 IOUT=1A 220 325\nTPS79650 IOUT=1A 200 300\nICL Output current limit VOUT=0V 2.4 4.2 A\nIGND Ground pincurrent 0μA≤IOUT≤1A 265 385μA\nISHDN Shutdown current(4)VEN=0V,2.7V≤VIN≤5.5V 0.07 1μA\nIFB Feedback pincurrent VFB=1.225 V 1 µA\nf=100Hz.IOUT=10mA 59\nf=100Hz,IOUT=1A 54 Power-supply rejection ratioPSRR dB(TPS79630)f=10kHz, IOUT=1A 53\nf=100kHz, IOUT=1A 42\nCNR=0.001μF 54\nCNR=0.0047μF 46 BW=100Hzto100kHz,Vn Output noise voltage (TPS79630) μVRMSIOUT=1ACNR=0.01μF 41\nCNR=0.1μF 40\nCNR=0.001μF 50\nRL=3Ω,Start-up time (TPS79630) CNR=0.0047μF 75 μsCOUT=1μF\nCNR=0.01μF 110\nVEN(HI) Enable high (enabled) 2.7V≤VIN≤5.5V 1.7 VIN V\nVEN(LO) Enable low(shutdown) 2.7V≤VIN≤5.5V 0 0.7 V\nIEN(HI) Enable pincurrent, enabled VEN=0V –1 1μA\nUndervoltage lockout VCCrising 2.25 2.65 V\nUVLO\nHysteresis 100 mV\nShutdown, temperature increasing 165\nTsd Thermal shutdown temperature °C\nReset, temperature decreasing 140\nTJ Operating junction temperature –40 125 °C\n(1) Minimum VIN=VOUT+VDOor2.7V,whichever isgreater. TPS79650 istested atVIN=5.5V.\n(2) Tolerance ofexternal resistors notincluded inthisspecification.\n(3) VDOisnotmeasured forTPS79618 andTPS79625 because minimum VIN=2.7V.\n(4) Foradjustable version, thisapplies only after VINisapplied; then VENtransitions high tolow.\n6 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS79601 TPS79613 TPS79618 TPS79625 TPS79628 TPS79630 TPS79633 TPS79650\n0.00.10.20.30.40.50.6\nFrequency (Hz)100 10k 100k 1kOutput Spectral Noise Density −/c109V//c214Hz\nIOUT= 1 mA\nIOUT= 1 AVIN= 5.5 V\nCOUT= 10 F /c109\nCNR= 0.1 F /c109\n0.00.51.01.52.02.5\nFrequency (Hz)100 10k 100k 1kVIN= 5.5 V\nCOUT= 10 F /c109\nIOUT= 1 A\nCNR= 0.1 F /c109CNR= 0.01 F /c109\nCNR= 0.0047 F /c109\nCNR= 0.001 F /c109\nOutput Spectral Noise Density −/c109V//c214Hz\n290300310320330340350\n−40 −25 −10 5 20 35 50 65 80 95 110 125IGND(/c109A)\nTJ(/c176C)VIN= 3.8 V\nCOUT= 10 F /c109\nIOUT= 1 mAIOUT= 1 A\n0.00.10.20.30.40.50.60.7\nFrequency (Hz)100 10k 100k 1kIOUT= 1 mA\nIOUT= 1.5 AVIN= 5.5 V\nCOUT= 2.2 F /c109\nCNR= 0.1 F /c109\nOutput Spectral Noise Density −/c109V//c214Hz\n2.952.962.972.982.993.003.013.023.033.043.05\n0.0 0.2 0.4 0.6 0.8 1.0VOUT(V)\nIOUT(A)VIN= 4 V\nCOUT= 10 F /c109\nTJ= 25 C /c176\n01234\n−40 −25 −10 5 20 35 50 65 80 95 110 125VOUT(V)\nTJ( C)/c176IOUT= 1 mA2.795\n2.790\n2.785\n2.780\n2.775IOUT= 1 AVIN= 3.8 V\nCOUT= 10 F /c109\nTPS79601 ,TPS79613 ,TPS79618 ,TPS79625\nTPS79628 ,TPS79630 ,TPS79633 ,TPS79650\nwww.ti.com SLVS351P –SEPTEMBER 2002 –REVISED MARCH 2015\n6.6 Typical Characteristics\nAtVEN=VIN,VIN=VOUT(nom) +1V,IOUT=1mA, COUT=10µF,CNR=0.01 µF,CIN=2.2µF,andTJ=25°C,unless otherwise\nnoted.\nFigure 1.TPS79630 Output Voltage vsOutput Current Figure 2.TPS79628 Output Voltage vs\nJunction Temperature\nFigure 3.TPS79628 Ground Current vs Figure 4.TPS79630 Output Spectral Noise Density vs\nFrequency Junction Temperature\nFigure 5.TPS79630 Output Spectral Noise Density vs Figure 6.TPS79630 Output Spectral Noise Density vs\nFrequency Frequency\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: TPS79601 TPS79613 TPS79618 TPS79625 TPS79628 TPS79630 TPS79633 TPS79650\n01020304050607080\nFrequency (Hz)1 10k 10M 1kRipple Rejection − dBIOUT= 1 mA\nIOUT= 1 AVIN= 4 V\nCOUT= 2.2 F /c109\nCNR= 0.01 F /c109\n10 100 100k 1M\n00.250.500.7511.251.501.7522.252.502.753\n0 100 200 300 400 500 600\nt (µs)VIN= 4 V,\nCOUT= 10 F, /c109\nIOUT= 1.0 A\nEnable\nCNR=\n0.01 F /c109CNR=\n0.001 F /c109CNR=\n0.0047 F /c109\nVOUT(V)\n01020304050607080\nFrequency (Hz)1 10k 10M 1kRipple Rejection − dBIOUT= 1 mA\nIOUT= 1 AVIN= 4 V\nCOUT= 10 F /c109\nCNR= 0.01 F /c109\n10 100 100k 1M\n01020304050607080\nFrequency (Hz)1 10k 10M 1kRipple Rejection − dBIOUT= 1 mA\nIOUT= 1 AVIN= 4 V\nCOUT= 10 F /c109\nCNR= 0.1 F /c109\n10 100 100k 1M\n0102030405060\nRMS − Root Mean Squared Output Noise −/c109VRMS\nCNR(/c109F)IOUT= 250 mA\nCOUT= 10 F /c109\n0.001 F /c109 0.01 F /c109 0.1 F/c109 0.0047 F /c109BW = 100 Hz to 100 kHz\n050100150200250300350\n/c45 /c45 /c4540 25 10 5 20 35 50 65 80 95 110 125VDO(mV)\nTJ(°C)VIN= 2.7 V\nCOUT= 10 /c109F\nIOUT= 1 A\nIOUT= 250 mA\nTPS79601 ,TPS79613 ,TPS79618 ,TPS79625\nTPS79628 ,TPS79630 ,TPS79633 ,TPS79650\nSLVS351P –SEPTEMBER 2002 –REVISED MARCH 2015 www.ti.com\nTypical Characteristics (continued)\nAtVEN=VIN,VIN=VOUT(nom) +1V,IOUT=1mA, COUT=10µF,CNR=0.01 µF,CIN=2.2µF,andTJ=25°C,unless otherwise\nnoted.\nFigure 8.TPS79628 Dropout Voltage vs Figure 7.TPS79630 Root Mean Squared Output Noise vs\nJunction Temperature Bypass Capacitance\nFigure 9.TPS79630 Ripple Rejection vsFrequency Figure 10.TPS79630 Ripple Rejection vsFrequency\nFigure 11.TPS79630 Ripple Rejection vsFrequency Figure 12.Start-Up Time\n8 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS79601 TPS79613 TPS79618 TPS79625 TPS79628 TPS79630 TPS79633 TPS79650\n050100150200250300\n2.5 3.0 3.5 4.0 4.5 5.0VDO(mV)\nVIN(V)TJ= 125°C\nTJ= −40°CTJ= 25°C\nIOUT= 1 A\nCOUT= 10 µF\nCNR= 0.01 µF\n050100150200250300350\n0 100 200 300 400 500 600 700 800 9001000VDO(mV)\nIOUT(mA)TJ= 125°C\nTJ= −40°CTJ= 25°C\nt (/c109s)2\n1\n−1\n−75\n−1500\n075150\n300200 1000 400 500 600 700 800 900 1000VIN= 3.8 V\nCOUT= 10 F /c109\nCNR= 0.01 F /c109di\ndt1 A\nµsIOUT(A)\n/c68VOUT(mV)\n200 s/Div /c1094.0\n3.5\n2.5\n0.5\n03.0\n1.01.52.0\n500 mV/Div\n3 2 1 0 4 5 6 7 8 9 10VOUT= 2.5 V\nRL= 10 /c87\nCNR= 0.01 F /c109\nVIN\nVOUT\n020VIN(V)\nt (/c109s)5\n4\n2\n−20\n−403\n40\n6040200 80 100 120 140 160 180 200IOUT= 1 A\nCOUT= 10 F /c109\nCNR= 0.01 F /c109dv\ndt1 V\nµs\n/c68VOUT(mV)\nt (/c109s)6\n5\n3\n−20\n−404\n02040\n6040200 80 100 120 140 160 180 200IOUT= 1 A\nCOUT= 10 F /c109\nCNR= 0.01 F /c109dv\ndt1 V\nµsVIN(V)\n/c68VOUT(mV)\nTPS79601 ,TPS79613 ,TPS79618 ,TPS79625\nTPS79628 ,TPS79630 ,TPS79633 ,TPS79650\nwww.ti.com SLVS351P –SEPTEMBER 2002 –REVISED MARCH 2015\nTypical Characteristics (continued)\nAtVEN=VIN,VIN=VOUT(nom) +1V,IOUT=1mA, COUT=10µF,CNR=0.01 µF,CIN=2.2µF,andTJ=25°C,unless otherwise\nnoted.\nFigure 13.TPS79618 Line Transient Response Figure 14.TPS79630 Line Transient Response\nFigure 15.TPS79628 Load Transient Response Figure 16.TPS79625 Power Up/Power Down\nFigure 17.TPS79630 Dropout Voltage vsOutput Current Figure 18.TPS79601 Dropout Voltage vsInput Voltage\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: TPS79601 TPS79613 TPS79618 TPS79625 TPS79628 TPS79630 TPS79633 TPS79650\nESR − Equivalent Series Resistance −/c87\nIOUT(mA)100\n10\n1\n0.1\n0.01COUT= 10.0 F /c109\nRegion of Stability\n10 1 500 750 1000 60 30 250 125Region of\nInstability\nESR − Equivalent Series Resistance −/c87\nIOUT(mA)Region of\nInstability100\n10\n1\n0.1\n0.01COUT= 1 µF\nRegion of Stability\n10 1 500 750 1000 60 30 250 125\nESR − Equivalent Series Resistance −/c87\nIOUT(mA)100\n10\n1\n0.1\n0.01COUT= 2.2 F /c109\nRegion of Stability\n10 1 500 750 1000 60 30 250 125Region of\nInstability\nTPS79601 ,TPS79613 ,TPS79618 ,TPS79625\nTPS79628 ,TPS79630 ,TPS79633 ,TPS79650\nSLVS351P –SEPTEMBER 2002 –REVISED MARCH 2015 www.ti.com\nTypical Characteristics (continued)\nAtVEN=VIN,VIN=VOUT(nom) +1V,IOUT=1mA, COUT=10µF,CNR=0.01 µF,CIN=2.2µF,andTJ=25°C,unless otherwise\nnoted.\nFigure 19.TPS79630 Typical Regions ofStability Equivalent Figure 20.TPS79630 Typical Regions ofStability Equivalent\nSeries Resistance (ESR) vsOutput Current Series Resistance (ESR) vsOutput Current\nFigure 21.TPS79630 Typical Regions ofStability Equivalent Series Resistance (ESR) vsOutput Current\n10 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS79601 TPS79613 TPS79618 TPS79625 TPS79628 TPS79630 TPS79633 TPS79650\n250 k /c87QuickstartR2R1\nVINVREFUVLO\nUVLOSHUTDOWNCurrent\nSense\nThermal\nShutdown\nBandgap\nReference\n1.225 VILIM\nNROUT IN\nENGND\nR = 40 k2 /c87\n250 k /c87QuickstartR2R1\nVINVREFUVLO\nUVLOSHUTDOWNCurrent\nSense\nThermal\nShutdown\nBandgap\nReference\n1.225 VILIM\nFB\nExternal to\nthe deviceOUT IN\nENGND\nTPS79601 ,TPS79613 ,TPS79618 ,TPS79625\nTPS79628 ,TPS79630 ,TPS79633 ,TPS79650\nwww.ti.com SLVS351P –SEPTEMBER 2002 –REVISED MARCH 2015\n7Detailed Description\n7.1 Overview\nThe TPS796 family oflow-dropout (LDO) regulators combines thehigh performance required ofmany RFand\nprecision analog applications with low current consumption. High PSRR isprovided byahigh-gain, high-\nbandwidth error loop with good supply rejection atvery lowheadroom (VIN–VOUT).Anoise-reduction pinis\nprovided tobypass noise generated bytheband-gap reference andtoimprove PSRR, while aquick-start circuit\nquickly charges thiscapacitor atstart-up. Allversions have thermal and overcurrent protection, and arefully\nspecified from –40°Cto125°C.\n7.2 Functional Block Diagrams\nFigure 22.Functional Block Diagram —Adjustable Version\nFigure 23.Functional Block Diagram —Fixed Version\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: TPS79601 TPS79613 TPS79618 TPS79625 TPS79628 TPS79630 TPS79633 TPS79650\nTPS79601 ,TPS79613 ,TPS79618 ,TPS79625\nTPS79628 ,TPS79630 ,TPS79633 ,TPS79650\nSLVS351P –SEPTEMBER 2002 –REVISED MARCH 2015 www.ti.com\n7.3 Feature Description\n7.3.1 Shutdown\nThe enable pin(EN) isactive high and iscompatible with standard and low-voltage TTL-CMOS levels. When\nshutdown capability isnotrequired, ENcanbeconnected toIN.\n7.3.2 Start-Up\nThe TPS796 uses astart-up circuit toquickly charge thenoise reduction capacitor, CNR,ifpresent (see the\nFunctional Block Diagrams ).This circuit allows forthecombination ofvery lowoutput noise and faststart-up\ntimes. TheNRpinishigh impedance soalowleakage CNRcapacitor must beused; most ceramic capacitors are\nappropriate forthisconfiguration.\nForthefastest start-up, apply VINfirst, and then drive theenable pin(EN) high. IfENistiedtoIN,start-up is\nsomewhat slower. Toensure thatCNRisfully charged during start-up, usea0.1-μForsmaller capacitor.\n7.3.3 Undervoltage Lockout (UVLO)\nThe TPS796 uses anundervoltage lockout circuit tokeep theoutput shut offuntil internal circuitry isoperating\nproperly. The UVLO circuit hasapproximately 100mVofhysteresis tohelp reject input voltage drops when the\nregulator firstturns on.\n7.3.4 Regulator Protection\nThe TPS796xx PMOS-pass transistor has abuilt-in back diode that conducts reverse current when theinput\nvoltage drops below theoutput voltage (forexample, during power-down). Current isconducted from theoutput\ntotheinput and isnotinternally limited. Ifextended reverse voltage operation isanticipated, external limiting\nmight beappropriate.\nThe TPS796xx features internal current limiting andthermal protection. During normal operation, theTPS796xx\nlimits output current toapproximately 2.8A.When current limiting engages, theoutput voltage scales back\nlinearly until theovercurrent condition ends. While current limiting isdesigned toprevent gross device failure,\ncare should betaken nottoexceed thepower dissipation ratings ofthepackage. Ifthetemperature ofthedevice\nexceeds approximately 165°C(Tsd),thermal-protection circuitry shuts itdown. Once thedevice hascooled down\ntobelow approximately 140°C,regulator operation resumes.\n12 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS79601 TPS79613 TPS79618 TPS79625 TPS79628 TPS79630 TPS79633 TPS79650\nTPS79601 ,TPS79613 ,TPS79618 ,TPS79625\nTPS79628 ,TPS79630 ,TPS79633 ,TPS79650\nwww.ti.com SLVS351P –SEPTEMBER 2002 –REVISED MARCH 2015\n7.4 Device Functional Modes\nTable 1provides aquick comparison between thenormal, dropout, anddisabled modes ofoperation.\nTable 1.Device Functional Mode Comparison\nPARAMETER\nOPERATING MODE\nVIN EN IOUT TJ\nNormal VIN>VOUT(nom) +VDO VEN>VEN(HI) IOUT<ICL TJ<TSD\nDropout VIN<VOUT(nom) +VDO VEN>VEN(HI) IOUT<ICL TJ<TSD\nDisabled — VEN<VEN(LO) — TJ>TSD\n7.4.1 Normal Operation\nThedevice regulates tothenominal output voltage under thefollowing conditions:\n•Theinput voltage isgreater than thenominal output voltage plus thedropout voltage (VOUT(nom) +VDO).\n•Theenable voltage haspreviously exceeded theenable rising threshold voltage andnotyetdecreased below\ntheenable falling threshold.\n•Theoutput current isless than thecurrent limit (IOUT<ICL).\n•Thedevice junction temperature isless than thethermal shutdown temperature (TJ<TSD).\n7.4.2 Dropout Operation\nIftheinput voltage islower than thenominal output voltage plus thespecified dropout voltage, butallother\nconditions aremetfornormal operation, thedevice operates indropout mode. Inthismode, theoutput voltage\ntracks theinput voltage. During this mode, thetransient performance ofthedevice becomes significantly\ndegraded because thepass device isinatriode state andnolonger controls thecurrent through theLDO. Line\norload transients indropout canresult inlarge output-voltage deviations.\n7.4.3 Disabled\nThedevice isdisabled under thefollowing conditions:\n•Theenable voltage isless than theenable falling threshold voltage orhasnotyetexceeded theenable rising\nthreshold.\n•Thedevice junction temperature isgreater than thethermal shutdown temperature (TJ>TSD).\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: TPS79601 TPS79613 TPS79618 TPS79625 TPS79628 TPS79630 TPS79633 TPS79650\nGNDEN NRIN OUTVIN VOUT\n0.01µFTPS796xx\n2.2µF 1 µF\nTPS79601 ,TPS79613 ,TPS79618 ,TPS79625\nTPS79628 ,TPS79630 ,TPS79633 ,TPS79650\nSLVS351P –SEPTEMBER 2002 –REVISED MARCH 2015 www.ti.com\n8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TPS796xx family oflow-dropout (LDO) regulators hasbeen optimized foruseinnoise-sensitive equipment.\nThe device features extremely lowdropout voltages, high PSRR, ultralow output noise, lowquiescent current\n(265μAtypically), andenable input toreduce supply currents toless than 1μAwhen theregulator isturned off.\n8.2 Typical Application\nAtypical application circuit isshown inFigure 24.\nFigure 24.Typical Application Circuit\n8.2.1 Design Requirements\nTable 2liststhedesign parameters.\nTable 2.Design Parameters\nPARAMETER DESIGN REQUIREMENT\nInput voltage 3.3V\nOutput voltage 2.5V\nMaximum output current 700mA\n8.2.2 Detailed Design Procedure\nSelect thedesired device based ontheoutput voltage.\nProvide aninput supply with adequate headroom toaccount fordropout and output current toaccount forthe\nGND terminal current, andpower theload.\n8.2.2.1 Input andOutput Capacitor Requirements\nA2.2-μForlarger ceramic input bypass capacitor, connected between INand GND and located close tothe\nTPS796xx, isrequired forstability and improves transient response, noise rejection, and ripple rejection. A\nhigher-value input capacitor may benecessary iflarge, fast-rise-time load transients areanticipated and the\ndevice islocated several inches from thepower source.\nLike most lowdropout regulators, theTPS796xx requires anoutput capacitor connected between OUT andGND\ntostabilize theinternal control loop. The minimum recommended capacitor is1μF.Any 1-μForlarger ceramic\ncapacitor issuitable.\n14 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS79601 TPS79613 TPS79618 TPS79625 TPS79628 TPS79630 TPS79633 TPS79650\nTPS79601 ,TPS79613 ,TPS79618 ,TPS79625\nTPS79628 ,TPS79630 ,TPS79633 ,TPS79650\nwww.ti.com SLVS351P –SEPTEMBER 2002 –REVISED MARCH 2015\n8.2.2.2 Output Noise\nTheinternal voltage reference isakeysource ofnoise inanLDO regulator. TheTPS796xx hasanNRpinwhich\nisconnected tothevoltage reference through a250-kΩinternal resistor. The 250-kΩinternal resistor, in\nconjunction with anexternal bypass capacitor connected totheNRpin,creates alow-pass filter toreduce the\nvoltage reference noise and, therefore, thenoise attheregulator output. Inorder fortheregulator tooperate\nproperly, thecurrent flow outoftheNRpinmust beataminimum, because anyleakage current creates anIR\ndrop across theinternal resistor, thus creating anoutput error. Therefore, thebypass capacitor must have\nminimal leakage current. The bypass capacitor should benomore than 0.1μFinorder toensure thatitisfully\ncharged during thequickstart time provided bytheinternal switch shown inthefunctional block diagram.\nForexample, theTPS79630 exhibits 40μVRMSofoutput voltage noise using a0.1-μFceramic bypass capacitor\nanda10-μFceramic output capacitor. The output starts upslower asthebypass capacitance increases dueto\ntheRCtime constant atthebypass pinthatiscreated bytheinternal 250-kΩresistor andexternal capacitor.\n8.2.2.3 Dropout Voltage\nThe TPS796 uses aPMOS pass transistor toachieve alowdropout voltage. When (VIN–VOUT)isless than the\ndropout voltage (VDO),thePMOS pass device isinitslinear region ofoperation andrDS(on) ofthePMOS pass\nelement istheinput-to-output resistance. Because thePMOS device behaves likearesistor indropout, VDO\napproximately scales with theoutput current.\nAswith anylinear regulator, PSRR degrades as(VIN–VOUT)approaches dropout. This effect isillustrated in\nFigure 9through Figure 11inTypical Characteristics .\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: TPS79601 TPS79613 TPS79618 TPS79625 TPS79628 TPS79630 TPS79633 TPS79650\n01020304050607080\nFrequency (Hz)1 10k 10M 1kRipple Rejection − dBIOUT= 1 mA\nIOUT= 1 AVIN= 4 V\nCOUT= 10 F /c109\nCNR= 0.1 F /c109\n10 100 100k 1M\n0.00.10.20.30.40.50.6\nFrequency (Hz)100 10k 100k 1kOutput Spectral Noise Density −/c109V//c214Hz\nIOUT= 1 mA\nIOUT= 1 AVIN= 5.5 V\nCOUT= 10 F /c109\nCNR= 0.1 F /c109\n/c0b /c0c /c0b /c0c\n/c0b /c0c73 10 R1 R2\nC1R1 R2/c10/c75 /c75 /c0e\n/c20/c75\nOUT\nREFVR1 1 R2V/ca7 /cb7 /c20 /c10 /c75/ca8 /cb8 \n/ca9 /cb9 \nOUT REFR1V V 1R2/ca7 /cb7 /c20 /c75 /c0e/ca8 /cb8 /ca9 /cb9 \nVIN VOUT\n2.2 F/c109IN\nEN\nGND FBOUT\nR1\nR2C1\n1 F/c109TPS79601OUTPUT VOLTAGE\nPROGRAMMING GUIDE\nOUTPUT\nVOLTAGE R1 R2 C1\n1.8 V\n3.6 V14.0 k /c87\n57.9 k /c8730.1 k /c87\n30.1 k /c8733 pF\n15 pF\nTPS79601 ,TPS79613 ,TPS79618 ,TPS79625\nTPS79628 ,TPS79630 ,TPS79633 ,TPS79650\nSLVS351P –SEPTEMBER 2002 –REVISED MARCH 2015 www.ti.com\n8.2.2.4 Programming theTPS79601 Adjustable LDO Regulator\nThe output voltage oftheTPS79601 adjustable regulator isprogrammed using anexternal resistor divider, as\nFigure 25shows.\nFigure 25.Typical Application, Adjustable Output\nTheoutput voltage iscalculated using Equation 1:\nwhere\n•VREF=1.2246 Vtypical (theinternal reference voltage) (1)\nResistors R1and R2should bechosen forapproximately 40-μAdivider current. Lower value resistors canbe\nused forimproved noise performance, butthedevice wastes more power. Higher values should beavoided, as\nleakage current atFBincreases theoutput voltage error.\nTherecommended design procedure istochoose R2=30.1 kΩtosetthedivider current at40μA,C1=15pFfor\nstability, andthen calculate R1using Equation 2:\n(2)\nInorder toimprove thestability oftheadjustable version, itissuggested thatasmall compensation capacitor be\nplaced between OUT andFB.Theapproximate value ofthiscapacitor canbecalculated asEquation 3:\n(3)\nThe suggested value ofthis capacitor forseveral resistor ratios isshown inthetable inFigure 25.Ifthis\ncapacitor isnotused (such asinaunity-gain configuration) then theminimum recommended output capacitor is\n2.2μFinstead of1μF.\n8.2.3 Application Curves\nFigure 26.TPS79630 Output Spectral Noise Density vs Figure 27.TPS79630 Ripple Rejection vsFrequency\nFrequency\n16 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS79601 TPS79613 TPS79618 TPS79625 TPS79628 TPS79630 TPS79633 TPS79650\nTPS79601 ,TPS79613 ,TPS79618 ,TPS79625\nTPS79628 ,TPS79630 ,TPS79633 ,TPS79650\nwww.ti.com SLVS351P –SEPTEMBER 2002 –REVISED MARCH 2015\n8.3 Do\'sandDon\'ts\nPlace atleast one1-µFceramic capacitor asclose aspossible totheOUT pinoftheregulator.\nDonotplace theoutput capacitor more than 10mmaway from theregulator.\nConnect a2.2-μFlowequivalent series resistance (ESR) capacitor across theINpinand GND input ofthe\nregulator.\nDonotexceed theabsolute maximum ratings.\n9Power Supply Recommendations\nThese devices aredesigned tooperate from aninput voltage supply range between 2.7Vand5.5V.The input\nvoltage range provides adequate headroom inorder forthedevice tohave aregulated output. This input supply\niswell-regulated and stable. Iftheinput supply isnoisy, additional input capacitors with lowESR can help\nimprove theoutput noise performance.\n10Layout\n10.1 Layout Guidelines\n10.1.1 Board Layout Recommendation toImprove PSRR andNoise Performance\nToimprove ACmeasurements likePSRR, output noise, and transient response, itisrecommended that the\nboard bedesigned with separate ground planes forVINandVOUT,with each ground plane connected only atthe\nground pinofthedevice. Inaddition, theground connection forthebypass capacitor should connect directly to\ntheground pinofthedevice.\n10.1.2 Regulator Mounting\nThe taboftheSOT223-6 package iselectrically connected toground. Forbest thermal performance, thetabof\nthesurface-mount version should besoldered directly toacircuit-board copper area. Increasing thecopper area\nimproves heat dissipation.\nSolder pad footprint recommendations forthedevices arepresented inanapplication bulletin Solder Pad\nRecommendations forSurface-Mount Devices ,SBFA015 ,available from theTIwebsite (www.ti.com ).\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: TPS79601 TPS79613 TPS79618 TPS79625 TPS79628 TPS79630 TPS79633 TPS79650\n               EN  \n1\n2\n3\n48\n7\n6\n5GND PLANE\nCIN\nR1R2IN N/C\nGNDVIN\nVOUTTPS79601DRB\nIN\nOUT\nOUT NR/FB\nCOUT\nGND PLANE\nTPS79601 ,TPS79613 ,TPS79618 ,TPS79625\nTPS79628 ,TPS79630 ,TPS79633 ,TPS79650\nSLVS351P –SEPTEMBER 2002 –REVISED MARCH 2015 www.ti.com\n10.2 Layout Examples\nFigure 28.TPS79601 (Adjustable Voltage Version) —DRB Layout Example\n18 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS79601 TPS79613 TPS79618 TPS79625 TPS79628 TPS79630 TPS79633 TPS79650\n/c0b /c0c A\nJA\nD125 C TRP/c54/c0e /c71 /c10/c20\n/c0b /c0cD IN OUT OUTP V V I/c20 /c10 /c75\n               EN  \n1\n2\n3\n48\n7\n6\n5GND PLANE\nCIN\nCNRIN N/C\nGNDVIN\nVOUTTPS796xxDRB\nIN\nOUT\nOUT NR/FB\nCOUT\nGND PLANE\nTPS79601 ,TPS79613 ,TPS79618 ,TPS79625\nTPS79628 ,TPS79630 ,TPS79633 ,TPS79650\nwww.ti.com SLVS351P –SEPTEMBER 2002 –REVISED MARCH 2015\nLayout Examples (continued)\nFigure 29.TPS796xx (Fixed Voltage Versions) —DRB Layout Example\n10.3 Thermal Considerations\nKnowing thedevice power dissipation andproper sizing ofthethermal plane thatisconnected tothetaborpad\niscritical toavoiding thermal shutdown andensuring reliable operation.\nPower dissipation ofthedevice depends oninput voltage and load conditions and can becalculated using\nEquation 4:\n(4)\nPower dissipation canbeminimized andgreater efficiency canbeachieved byusing thelowest possible input\nvoltage necessary toachieve therequired output voltage regulation.\nOntheVSON (DRB) package, theprimary conduction path forheat isthrough theexposed padtotheprinted\ncircuit board (PCB). Thepadcanbeconnected toground orbeleftfloating; however, itshould beattached toan\nappropriate amount ofcopper PCB area toensure thedevice does notoverheat. Onboth SOT-223 (DCQ) and\nTO-263 (KTT) packages, theprimary conduction path forheat isthrough thetabtothePCB. That tabshould be\nconnected toground. The maximum junction-to-ambient thermal resistance depends onthemaximum ambient\ntemperature, maximum device junction temperature, andpower dissipation ofthedevice andcanbecalculated\nusing Equation 5:\n\' (5)\nKnowing themaximum RθJA,theminimum amount ofPCB copper area needed forappropriate heatsinking can\nbeestimated using Figure 30.\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: TPS79601 TPS79613 TPS79618 TPS79625 TPS79628 TPS79630 TPS79633 TPS79650\n/c89 /c89JT J T JT D:□□□T =□T + P /c183\n/c89 /c89JB J B JB D:□□□T =□T + P /c183\n160\n140\n120\n100\n80\n60\n40\n20\n0/c113JA( C/W)/c176\n0 1 2 3 4 5 6 7 8 9 10\nBoard Copper Area ( ) in2DCQ\nDRB\nKTT\nTPS79601 ,TPS79613 ,TPS79618 ,TPS79625\nTPS79628 ,TPS79630 ,TPS79633 ,TPS79650\nSLVS351P –SEPTEMBER 2002 –REVISED MARCH 2015 www.ti.com\nThermal Considerations (continued)\nθJAvalue atboard size of9in2(that is,3in×3in)isaJEDEC standard.\nFigure 30.ΘJAvsBoard Size\nFigure 30shows thevariation ofθJAasafunction ofground plane copper area intheboard. Itisintended only as\naguideline todemonstrate theeffects ofheat spreading intheground plane andshould notbeused toestimate\nactual thermal performance inrealapplication environments.\nNOTE\nWhen thedevice ismounted onanapplication PCB, itisstrongly recommended touse\nΨJTandΨJB,asexplained inEstimating Junction Temperature .\n10.4 Estimating Junction Temperature\nUsing thethermal metricsΨJTandΨJB,asshown inThermal Information ,thejunction temperature can be\nestimated with corresponding formulas (given inEquation 6).Forbackwards compatibility, anolderθJC,Top\nparameter islisted aswell.\nwhere\n•PDisthepower dissipation shown byEquation 5\n•TTisthetemperature atthecenter-top oftheICpackage\n•TBisthePCB temperature measured 1mm away from theICpackage onthePCB surface (asFigure 32\nshows). (6)\nNOTE\nBoth TTand TBcanbemeasured onactual application boards using athermo-gun (an\ninfrared thermometer).\nFormore information about measuring TTand TB,see theapplication note SBVA025 ,Using New Thermal\nMetrics ,available atwww.ti.com .\nBylooking atFigure 31,thenew thermal metrics (ΨJTandΨJB)have very little dependency onboard size. That\nis,usingΨJTorΨJBwith Equation 6isagood way toestimate TJbysimply measuring TTorTB,regardless ofthe\napplication board size.\n20 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS79601 TPS79613 TPS79618 TPS79625 TPS79628 TPS79630 TPS79633 TPS79650\n(a) Example DRB (VSON) Package Measurement (b) Example DCQ (SOT-223) Package Measurement1mmT on topT\nof IC\nT on PCBB\nsurface\n(c) Example KTT (TO-263) Package Measurement1mmX\nXTTTB\n1mmT on of ICTtop(1)\nT on PCBB\nsurface(2)\n35\n30\n25\n20\n15\n10\n5\n0/c89 /c89and ( C/W)\nJT JB/c176\n0 2 4 6 8 10\nBoard Copper Area (in )25 1 3 7 9DCQ /c89JTDCQ\nDRB\nKTT\nKTT /c89JTDRB /c89JT/c89JB\nTPS79601 ,TPS79613 ,TPS79618 ,TPS79625\nTPS79628 ,TPS79630 ,TPS79633 ,TPS79650\nwww.ti.com SLVS351P –SEPTEMBER 2002 –REVISED MARCH 2015\nEstimating Junction Temperature (continued)\nFigure 31.ΨJTAndΨJBvsBoard Size\nForamore detailed discussion ofwhy TIdoes notrecommend usingθJC(top) todetermine thermal characteristics,\nrefer toapplication report SBVA025 ,Using New Thermal Metrics ,available fordownload atwww.ti.com .For\nfurther information, refer toapplication report SPRA953 ,ICPackage Thermal Metrics ,also available ontheTI\nwebsite.\n(1) TTismeasured atthecenter ofboth theX-andY-dimensional axes.\n(2) TBismeasured below thepackage lead onthePCB surface.\nFigure 32.Measuring Points ForTTandTB\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: TPS79601 TPS79613 TPS79618 TPS79625 TPS79628 TPS79630 TPS79633 TPS79650\nTPS79601 ,TPS79613 ,TPS79618 ,TPS79625\nTPS79628 ,TPS79630 ,TPS79633 ,TPS79650\nSLVS351P –SEPTEMBER 2002 –REVISED MARCH 2015 www.ti.com\n11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Development Support\n11.1.1.1 Evaluation Modules\nAnevaluation module (EVM) isavailable toassist intheinitial circuit performance evaluation using theTPS796.\nThe TPS79601DRBEVM evaluation module canberequested attheTIwebsite through theproduct folders or\npurchased directly from theTIeStore .\n11.1.1.2 Spice Models\nComputer simulation ofcircuit performance using SPICE isoften useful when analyzing theperformance of\nanalog circuits and systems. ASPICE model fortheTPS796 isavailable through theproduct folders under\nsimulation models.\n11.1.2 Device Nomenclature\nTable 3.Device Nomenclature(1)\nPRODUCT VOUT\nTPS796 xx(x) yyyz xx(x) isnominal output voltage (forexample, 28=2.8V,285=2.85 V,01=Adjustable).\nyyyispackage designator.\nzispackage quantity.\n(1) Forthemost current package andordering information seethePackage Option Addendum attheendofthisdocument, orvisitthe\ndevice product folder atwww.ti.com .\n11.2 Documentation Support\n11.2.1 Related Documentation\nForrelated documentation, seethefollowing:\n•Using New Thermal Metrics ,SBVA025\n•ICPackage Thermal Metrics ,SPRA953\n•TPS79601DRBEVM User\'s Guide ,SLVU130\n•Solder Pad Recommendations forSurface-Mount Devices ,SBFA015\n11.3 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 4.Related Links\nTECHNICAL TOOLS & SUPPORT &PARTS PRODUCT FOLDER SAMPLE &BUYDOCUMENTS SOFTWARE COMMUNITY\nTPS79601 Click here Click here Click here Click here Click here\nTPS79613 Click here Click here Click here Click here Click here\nTPS79618 Click here Click here Click here Click here Click here\nTPS79625 Click here Click here Click here Click here Click here\nTPS79628 Click here Click here Click here Click here Click here\nTPS79630 Click here Click here Click here Click here Click here\nTPS79633 Click here Click here Click here Click here Click here\nTPS79650 Click here Click here Click here Click here Click here\nTPS79601 Click here Click here Click here Click here Click here\nTPS79613 Click here Click here Click here Click here Click here\nTPS79618 Click here Click here Click here Click here Click here\n22 Submit Documentation Feedback Copyright ©2002 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS79601 TPS79613 TPS79618 TPS79625 TPS79628 TPS79630 TPS79633 TPS79650\nTPS79601 ,TPS79613 ,TPS79618 ,TPS79625\nTPS79628 ,TPS79630 ,TPS79633 ,TPS79650\nwww.ti.com SLVS351P –SEPTEMBER 2002 –REVISED MARCH 2015\nRelated Links (continued)\nTable 4.Related Links (continued)\nTECHNICAL TOOLS & SUPPORT &PARTS PRODUCT FOLDER SAMPLE &BUYDOCUMENTS SOFTWARE COMMUNITY\nTPS79625 Click here Click here Click here Click here Click here\nTPS79628 Click here Click here Click here Click here Click here\nTPS79630 Click here Click here Click here Click here Click here\nTPS79633 Click here Click here Click here Click here Click here\nTPS79650 Click here Click here Click here Click here Click here\n11.4 Trademarks\nPowerPAD isatrademark ofTexas Instruments Inc.\nBluetooth isaregistered trademark ofBluetooth SIG, Inc.\nAllother trademarks aretheproperty oftheir respective owners.\n11.5 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n11.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice andrevision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2002 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: TPS79601 TPS79613 TPS79618 TPS79625 TPS79628 TPS79630 TPS79633 TPS79650\nPACKAGE OPTION ADDENDUM\nwww.ti.com 15-Jan-2023\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS79601DCQ ACTIVE SOT-223 DCQ 678RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 PS79601Samples\nTPS79601DCQG4 ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS79601Samples\nTPS79601DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 PS79601Samples\nTPS79601DRBR ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 CESSamples\nTPS79601DRBRG4 ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 CESSamples\nTPS79601DRBT ACTIVE SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 CESSamples\nTPS79601DRBTG4 ACTIVE SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 CESSamples\nTPS79601KTTR ACTIVE DDPAK/\nTO-263KTT 5500RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 TPS\n79601Samples\nTPS79601KTTRG3 ACTIVE DDPAK/\nTO-263KTT 5500RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 TPS\n79601Samples\nTPS79613DRBR ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 CCTSamples\nTPS79618DCQ ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS79618Samples\nTPS79618DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 PS79618Samples\nTPS79618KTTR ACTIVE DDPAK/\nTO-263KTT 5500RoHS & Green SN Level-2-260C-1 YEAR TPS\n79618Samples\nTPS79625DCQ ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS79625Samples\nTPS79625DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 PS79625Samples\nTPS79625KTTR LIFEBUY DDPAK/\nTO-263KTT 5500RoHS & Green SN Level-2-260C-1 YEAR TPS\n79625\nTPS79628DCQ ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS79628Samples\nTPS79628DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS79628Samples\nTPS79628DRBT LIFEBUY SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 AMI\nTPS79630DCQ LIFEBUY SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS79630\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 15-Jan-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS79630DCQG4 LIFEBUY SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS79630\nTPS79630DCQR LIFEBUY SOT-223 DCQ 62500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS79630\nTPS79630KTTR ACTIVE DDPAK/\nTO-263KTT 5500RoHS & Green SN Level-2-260C-1 YEAR TPS\n79630Samples\nTPS79633DCQ ACTIVE SOT-223 DCQ 678RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 PS79633Samples\nTPS79633DCQG4 LIFEBUY SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS79633\nTPS79633DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 PS79633Samples\nTPS79633DCQRG4 ACTIVE SOT-223 DCQ 62500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS79633Samples\nTPS79633KTTR ACTIVE DDPAK/\nTO-263KTT 5500RoHS & Green SN Level-2-260C-1 YEAR TPS\n79633Samples\nTPS79633KTTRG3 ACTIVE DDPAK/\nTO-263KTT 5500RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 TPS\n79633Samples\nTPS79650DCQ ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS79650Samples\nTPS79650DCQG4 ACTIVE SOT-223 DCQ 678RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS79650Samples\nTPS79650DCQR ACTIVE SOT-223 DCQ 62500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PS79650Samples\nTPS79650DRBR ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 BYZSamples\nTPS79650DRBT ACTIVE SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 BYZSamples\nTPS79650DRBTG4 ACTIVE SON DRB 8250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 BYZSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 15-Jan-2023\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 16-Jan-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS79601DCQR SOT-223 DCQ 62500 330.0 12.46.857.31.888.012.0 Q3\nTPS79601DRBR SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS79601DRBT SON DRB 8250 180.0 12.4 3.33.31.18.012.0 Q2\nTPS79601KTTR DDPAK/\nTO-263KTT 5500 330.0 24.410.615.64.916.024.0 Q2\nTPS79613DRBR SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS79618DCQR SOT-223 DCQ 62500 330.0 12.46.857.31.888.012.0 Q3\nTPS79618KTTR DDPAK/\nTO-263KTT 5500 330.0 24.410.615.64.916.024.0 Q2\nTPS79625DCQR SOT-223 DCQ 62500 330.0 12.46.857.31.888.012.0 Q3\nTPS79625KTTR DDPAK/\nTO-263KTT 5500 330.0 24.410.615.64.916.024.0 Q2\nTPS79628DCQR SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nTPS79628DRBT SON DRB 8250 180.0 12.4 3.33.31.18.012.0 Q2\nTPS79630DCQR SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nTPS79630KTTR DDPAK/\nTO-263KTT 5500 330.0 24.410.615.64.916.024.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 16-Jan-2023\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS79633DCQR SOT-223 DCQ 62500 330.0 12.46.857.31.888.012.0 Q3\nTPS79633DCQRG4 SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nTPS79633KTTR DDPAK/\nTO-263KTT 5500 330.0 24.410.615.64.916.024.0 Q2\nTPS79650DCQR SOT-223 DCQ 62500 330.0 12.4 7.17.451.888.012.0 Q3\nTPS79650DRBR SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS79650DRBT SON DRB 8250 180.0 12.4 3.33.31.18.012.0 Q2\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 16-Jan-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS79601DCQR SOT-223 DCQ 62500 356.0 356.0 35.0\nTPS79601DRBR SON DRB 83000 356.0 356.0 35.0\nTPS79601DRBT SON DRB 8250 210.0 185.0 35.0\nTPS79601KTTR DDPAK/TO-263 KTT 5500 367.0 367.0 45.0\nTPS79613DRBR SON DRB 83000 356.0 356.0 35.0\nTPS79618DCQR SOT-223 DCQ 62500 356.0 356.0 35.0\nTPS79618KTTR DDPAK/TO-263 KTT 5500 367.0 367.0 45.0\nTPS79625DCQR SOT-223 DCQ 62500 356.0 356.0 35.0\nTPS79625KTTR DDPAK/TO-263 KTT 5500 367.0 367.0 45.0\nTPS79628DCQR SOT-223 DCQ 62500 346.0 346.0 29.0\nTPS79628DRBT SON DRB 8250 210.0 185.0 35.0\nTPS79630DCQR SOT-223 DCQ 62500 346.0 346.0 29.0\nTPS79630KTTR DDPAK/TO-263 KTT 5500 367.0 367.0 45.0\nTPS79633DCQR SOT-223 DCQ 62500 356.0 356.0 35.0\nTPS79633DCQRG4 SOT-223 DCQ 62500 346.0 346.0 41.0\nTPS79633KTTR DDPAK/TO-263 KTT 5500 367.0 367.0 45.0\nTPS79650DCQR SOT-223 DCQ 62500 346.0 346.0 29.0\nTPS79650DRBR SON DRB 83000 356.0 356.0 35.0\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 16-Jan-2023\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS79650DRBT SON DRB 8250 210.0 185.0 35.0\nPack Materials-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 16-Jan-2023\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTPS79601DCQ DCQ SOT-223 6 78 543 8.6 3606.8 2.67\nTPS79601DCQG4 DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS79618DCQ DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS79625DCQ DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS79628DCQ DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS79630DCQ DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS79630DCQG4 DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS79633DCQ DCQ SOT-223 6 78 543 8.6 3606.8 2.67\nTPS79633DCQG4 DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS79650DCQ DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nTPS79650DCQG4 DCQ SOT-223 6 78 532.13 8.63 3.6 3.68\nPack Materials-Page 5\nwww.ti.comPACKAGE OUTLINE\nC7.26\n6.86\n5.08\n5X 0.51\n0.411.27\nTYP\n3.052.95\n1.8 MAX0.100.02\n0.320.240.25\nGAGE PLANEA\n6.66.4\nNOTE 3B3.6\n3.4\nNOTE 3\n1.14\n0.91 0-8\nTYP(1.6)SOT - 1.8 mm max height DCQ0006A\nPLASTIC SMALL OUTLINE\n4214845/C   11/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.0.1 CAB0.1 CAB1\n56PIN 1\nINDEX AREA\nSEATING PLANE0.08SCALE  2.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n5X (2.05)5X (0.65)0.2 TYP\n0.07 MAX\nALL AROUND0.07 MINALL AROUND(6)\n(2.05)(3.2)4X (1.27)\n(R0.05) TYP(1.35)\n(0.775) TYPSOT - 1.8 mm max height DCQ0006A\nPLASTIC SMALL OUTLINE\n4214845/C   11/2021\nNOTES: (continued) 4. Publication IPC-7351 may have alternate designs. 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented. SOLDER MASK DETAILSLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMM\nPKG1\n56\nMETAL SOLDER MASK\nOPENING\nEXPOSED METALSOLDER MASKOPENING METAL UNDER\nSOLDER MASK\nEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(6)\n(1.27) TYP\n(R0.05) TYP\n5X (2.05)5X (0.65)(0.755)\n4X (1.31)\n4X (0.92)(0.56) TYPSOT - 1.8 mm max height DCQ0006A\nPLASTIC SMALL OUTLINE\n4214845/C   11/2021\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations. 8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON  0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n56\n\nwww.ti.comPACKAGE OUTLINE\nC\n8X 0.35\n0.252.4 0.052X\n1.951.65 0.05\n6X 0.651 MAX\n8X 0.50.30.050.00A3.12.9 B\n3.12.9\n(0.2) TYPVSON - 1 mm max height DRB0008B\nPLASTIC SMALL OUTLINE - NO LEAD\n4218876/A   12/2017PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n14 5\n8\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05 CTHERMAL PADEXPOSED\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND8X (0.3)\n(2.4)\n(2.8)6X (0.65)(1.65)\n(0.2) VIA\nTYP(0.575)(0.95)8X (0.6)\n(R0.05) TYPVSON - 1 mm max height DRB0008B\nPLASTIC SMALL OUTLINE - NO LEAD\n4218876/A   12/2017SYMM\n1\n4\n58\nLAND PATTERN EXAMPLE\nSCALE:20X\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented. SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R0.05) TYP8X (0.3)8X (0.6)\n(1.47)(1.06)\n(2.8)(0.63)\n6X (0.65)VSON - 1 mm max height DRB0008B\nPLASTIC SMALL OUTLINE - NO LEAD\n4218876/A   12/2017\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD\n 81% PRINTED SOLDER COVERAGE BY AREA\nSCALE:25XSYMM\n1\n458METALTYP\nSYMM\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS79601DRBR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage (VIN): 2.7V to 5.5V
  - Output Voltage (VOUT): 1.225V to 5.5V (adjustable)
  
- **Current Ratings:**
  - Continuous Output Current (IOUT): Up to 1A
  - Peak Output Current: Internally limited (approximately 2.8A)

- **Power Consumption:**
  - Quiescent Current: 265 µA (typical)
  - Shutdown Current: < 1 µA

- **Operating Temperature Range:**
  - Junction Temperature (TJ): -40°C to 125°C

- **Package Type:**
  - Available in SON (DRB), SOT-223 (DCQ), and TO-263 (KTT) packages.

- **Special Features:**
  - Low dropout voltage (250 mV at full load for TPS79630)
  - High Power Supply Rejection Ratio (PSRR): 53 dB at 10 kHz
  - Ultralow output noise: 40 µVRMS (TPS79630)
  - Fast start-up time: 50 µs
  - Enable pin for shutdown mode
  - Stable with a 1 µF ceramic capacitor on the output
  - Thermal shutdown and current limiting protection

- **Moisture Sensitive Level (MSL):**
  - MSL Level: 2, according to JEDEC J-STD-020E

#### Description:
The **TPS79601** is a low-dropout (LDO) linear voltage regulator designed for applications requiring high performance with low power consumption. It features a high power-supply rejection ratio (PSRR) and ultralow noise, making it suitable for noise-sensitive applications. The device is capable of delivering up to 1A of output current while maintaining a low dropout voltage, which is critical for battery-operated devices.

#### Typical Applications:
- **RF Applications:** Voltage-controlled oscillators (VCOs), receivers, and analog-to-digital converters (ADCs).
- **Audio Equipment:** High-fidelity audio systems that require low noise and high stability.
- **Wireless Communication:** Bluetooth, Wireless LAN, and cellular/cordless telephones.
- **Portable Devices:** Handheld organizers and PDAs that benefit from low power consumption and compact size.

The TPS79601 is particularly well-suited for applications where low noise and fast transient response are essential, making it a versatile choice for modern electronic designs.