<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: Kernel/include/cpu.hpp File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('df/dbe/cpu_8hpp.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">cpu.hpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="../../d0/df4/Kernel_2include_2types_8h_source.html">types.h</a>&gt;</code><br />
<code>#include &lt;cstring&gt;</code><br />
<code>#include &lt;<a class="el" href="../../d7/dff/x32_2cpuid__amd_8hpp_source.html">cpu/x86/x32/cpuid_amd.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="../../d3/db9/x32_2cpuid__intel_8hpp_source.html">cpu/x86/x32/cpuid_intel.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="../../df/da5/x32_2cr_8hpp_source.html">cpu/x86/x32/cr.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="../../d3/d82/x32_2msr_8hpp_source.html">cpu/x86/x32/msr.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="../../d5/d88/x64_2cpuid__amd_8hpp_source.html">cpu/x86/x64/cpuid_amd.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="../../dc/d18/x64_2cpuid__intel_8hpp_source.html">cpu/x86/x64/cpuid_intel.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="../../dd/deb/x64_2cr_8hpp_source.html">cpu/x86/x64/cr.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="../../d4/db2/x64_2msr_8hpp_source.html">cpu/x86/x64/msr.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="../../da/d49/exceptions_8hpp_source.html">cpu/x86/exceptions.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="../../d7/db7/cpu_2x86_2interrupts_8hpp_source.html">cpu/x86/interrupts.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="../../d8/dfd/signatures_8hpp_source.html">cpu/signatures.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="../../db/d81/membar_8hpp_source.html">cpu/membar.hpp</a>&gt;</code><br />
</div>
<p><a href="../../df/dbe/cpu_8hpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:d1/d7c/unionCPU_1_1x32_1_1EFLAGS"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d1/d7c/unionCPU_1_1x32_1_1EFLAGS">CPU::x32::EFLAGS</a></td></tr>
<tr class="separator:d1/d7c/unionCPU_1_1x32_1_1EFLAGS"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d3/d23/structCPU_1_1x32_1_1TrapFrame"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d3/d23/structCPU_1_1x32_1_1TrapFrame">CPU::x32::TrapFrame</a></td></tr>
<tr class="separator:d3/d23/structCPU_1_1x32_1_1TrapFrame"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dc/dd3/unionCPU_1_1x32_1_1EFER"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#dc/dd3/unionCPU_1_1x32_1_1EFER">CPU::x32::EFER</a></td></tr>
<tr class="separator:dc/dd3/unionCPU_1_1x32_1_1EFER"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dd/db5/unionCPU_1_1x32_1_1DR7"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#dd/db5/unionCPU_1_1x32_1_1DR7">CPU::x32::DR7</a></td></tr>
<tr class="separator:dd/db5/unionCPU_1_1x32_1_1DR7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d4/d34/structCPU_1_1x32_1_1FXState"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d4/d34/structCPU_1_1x32_1_1FXState">CPU::x32::FXState</a></td></tr>
<tr class="separator:d4/d34/structCPU_1_1x32_1_1FXState"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:db/dc5/unionCPU_1_1x64_1_1____attribute____"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#db/dc5/unionCPU_1_1x64_1_1____attribute____">CPU::x64::__attribute__</a></td></tr>
<tr class="memdesc:db/dc5/unionCPU_1_1x64_1_1____attribute____"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSR_APIC_BASE structure.  <a href="../../d9/d25/namespaceCPU_1_1x64.html#db/dc5/unionCPU_1_1x64_1_1____attribute____">More...</a><br /></td></tr>
<tr class="separator:db/dc5/unionCPU_1_1x64_1_1____attribute____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d8/dd8/unionCPU_1_1x64_1_1RFLAGS"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d8/dd8/unionCPU_1_1x64_1_1RFLAGS">CPU::x64::RFLAGS</a></td></tr>
<tr class="separator:d8/dd8/unionCPU_1_1x64_1_1RFLAGS"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:df/df2/structCPU_1_1x64_1_1TrapFrame"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#df/df2/structCPU_1_1x64_1_1TrapFrame">CPU::x64::TrapFrame</a></td></tr>
<tr class="separator:df/df2/structCPU_1_1x64_1_1TrapFrame"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dd/dfd/unionCPU_1_1x64_1_1EFER"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#dd/dfd/unionCPU_1_1x64_1_1EFER">CPU::x64::EFER</a></td></tr>
<tr class="separator:dd/dfd/unionCPU_1_1x64_1_1EFER"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d5/dca/unionCPU_1_1x64_1_1DR7"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d5/dca/unionCPU_1_1x64_1_1DR7">CPU::x64::DR7</a></td></tr>
<tr class="separator:d5/dca/unionCPU_1_1x64_1_1DR7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:df/d46/unionCPU_1_1x64_1_1PageFaultErrorCode"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#df/d46/unionCPU_1_1x64_1_1PageFaultErrorCode">CPU::x64::PageFaultErrorCode</a></td></tr>
<tr class="separator:df/d46/unionCPU_1_1x64_1_1PageFaultErrorCode"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dc/d33/unionCPU_1_1x64_1_1SelectorErrorCode"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#dc/d33/unionCPU_1_1x64_1_1SelectorErrorCode">CPU::x64::SelectorErrorCode</a></td></tr>
<tr class="separator:dc/d33/unionCPU_1_1x64_1_1SelectorErrorCode"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:df/d25/structCPU_1_1x64_1_1FXState"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#df/d25/structCPU_1_1x64_1_1FXState">CPU::x64::FXState</a></td></tr>
<tr class="separator:df/d25/structCPU_1_1x64_1_1FXState"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d9/d53/structCPU_1_1x32_1_1EFLAGS_8____attribute____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d9/d53/structCPU_1_1x32_1_1EFLAGS_8____attribute____">CPU::x32::EFLAGS.__attribute__</a></td></tr>
<tr class="separator:d9/d53/structCPU_1_1x32_1_1EFLAGS_8____attribute____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d1/dff/structCPU_1_1x32_1_1EFER_8____unnamed722____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d1/dff/structCPU_1_1x32_1_1EFER_8____unnamed722____">CPU::x32::EFER.__unnamed722__</a></td></tr>
<tr class="separator:d1/dff/structCPU_1_1x32_1_1EFER_8____unnamed722____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d7/d7d/structCPU_1_1x32_1_1DR7_8____unnamed726____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d7/d7d/structCPU_1_1x32_1_1DR7_8____unnamed726____">CPU::x32::DR7.__unnamed726__</a></td></tr>
<tr class="separator:d7/d7d/structCPU_1_1x32_1_1DR7_8____unnamed726____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dc/d51/structCPU_1_1x64_1_1____attribute_____8____attribute____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#dc/d51/structCPU_1_1x64_1_1____attribute_____8____attribute____">CPU::x64::__attribute__.__attribute__</a></td></tr>
<tr class="separator:dc/d51/structCPU_1_1x64_1_1____attribute_____8____attribute____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d2/d51/structCPU_1_1x64_1_1RFLAGS_8____unnamed805____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d2/d51/structCPU_1_1x64_1_1RFLAGS_8____unnamed805____">CPU::x64::RFLAGS.__unnamed805__</a></td></tr>
<tr class="separator:d2/d51/structCPU_1_1x64_1_1RFLAGS_8____unnamed805____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d9/d19/structCPU_1_1x64_1_1EFER_8____unnamed836____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d9/d19/structCPU_1_1x64_1_1EFER_8____unnamed836____">CPU::x64::EFER.__unnamed836__</a></td></tr>
<tr class="separator:d9/d19/structCPU_1_1x64_1_1EFER_8____unnamed836____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:df/df5/structCPU_1_1x64_1_1DR7_8____unnamed859____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#df/df5/structCPU_1_1x64_1_1DR7_8____unnamed859____">CPU::x64::DR7.__unnamed859__</a></td></tr>
<tr class="separator:df/df5/structCPU_1_1x64_1_1DR7_8____unnamed859____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dc/d7c/structCPU_1_1x64_1_1PageFaultErrorCode_8____unnamed861____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#dc/d7c/structCPU_1_1x64_1_1PageFaultErrorCode_8____unnamed861____">CPU::x64::PageFaultErrorCode.__unnamed861__</a></td></tr>
<tr class="separator:dc/d7c/structCPU_1_1x64_1_1PageFaultErrorCode_8____unnamed861____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d2/d13/structCPU_1_1x64_1_1SelectorErrorCode_8____unnamed863____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d2/d13/structCPU_1_1x64_1_1SelectorErrorCode_8____unnamed863____">CPU::x64::SelectorErrorCode.__unnamed863__</a></td></tr>
<tr class="separator:d2/d13/structCPU_1_1x64_1_1SelectorErrorCode_8____unnamed863____"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:d7/dfa/namespaceCPU"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></td></tr>
<tr class="memdesc:d7/dfa/namespaceCPU"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> related functions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:de/d78/namespaceCPU_1_1x32"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html">CPU::x32</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d9/d25/namespaceCPU_1_1x64"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html">CPU::x64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:d8/dbc/namespaceCPU_1_1aarch64"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbc/namespaceCPU_1_1aarch64.html">CPU::aarch64</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ad32608774d85b36615c7a8500f842317"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d3/d23/structCPU_1_1x32_1_1TrapFrame">CPU::x32::TrapFrame</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#ad32608774d85b36615c7a8500f842317">CPU::x32::TrapFrame</a></td></tr>
<tr class="separator:ad32608774d85b36615c7a8500f842317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc94818075b7067d4104ee607c422991"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#dd/db5/unionCPU_1_1x32_1_1DR7">CPU::x32::DR7</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#acc94818075b7067d4104ee607c422991">CPU::x32::DR7</a></td></tr>
<tr class="separator:acc94818075b7067d4104ee607c422991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b876ab130e250374b67c12b0cd11680"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#df/df2/structCPU_1_1x64_1_1TrapFrame">CPU::x64::TrapFrame</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#a7b876ab130e250374b67c12b0cd11680">CPU::x64::TrapFrame</a></td></tr>
<tr class="separator:a7b876ab130e250374b67c12b0cd11680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b3e456145bd0e0b402efa6c16ffb864"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d5/dca/unionCPU_1_1x64_1_1DR7">CPU::x64::DR7</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#a4b3e456145bd0e0b402efa6c16ffb864">CPU::x64::DR7</a></td></tr>
<tr class="separator:a4b3e456145bd0e0b402efa6c16ffb864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa75f18d588864de6d36447d9d3987045"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#df/d46/unionCPU_1_1x64_1_1PageFaultErrorCode">CPU::x64::PageFaultErrorCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#aa75f18d588864de6d36447d9d3987045">CPU::x64::PageFaultErrorCode</a></td></tr>
<tr class="separator:aa75f18d588864de6d36447d9d3987045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca18081f834ac01ea5fe9d9d5a0d6c4b"><td class="memItemLeft" align="right" valign="top">typedef union <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#dc/d33/unionCPU_1_1x64_1_1SelectorErrorCode">CPU::x64::SelectorErrorCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#aca18081f834ac01ea5fe9d9d5a0d6c4b">CPU::x64::SelectorErrorCode</a></td></tr>
<tr class="separator:aca18081f834ac01ea5fe9d9d5a0d6c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a8fcf1f2cabd7ed5b6d22e93765aaf178"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#a8fcf1f2cabd7ed5b6d22e93765aaf178">CPU::InterruptsType</a> { <a class="el" href="../../d7/dfa/namespaceCPU.html#a8fcf1f2cabd7ed5b6d22e93765aaf178a2e45a41bd35e0fdd2a5f320d9dfde0db">CPU::Check</a>
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a8fcf1f2cabd7ed5b6d22e93765aaf178adb91be1ff77d40242e5c3ea53f344b05">CPU::Enable</a>
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a8fcf1f2cabd7ed5b6d22e93765aaf178ad9f455a07bfc57fc6a9a63100ba5ded4">CPU::Disable</a>
 }</td></tr>
<tr class="memdesc:a8fcf1f2cabd7ed5b6d22e93765aaf178"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum for <a class="el" href="d7/dfa/namespaceCPU.html#a0d106989c5e6c864175365b9ed51c960" title="Check if interrupts are enabled.">CPU::Interrupts()</a> function.  <a href="../../d7/dfa/namespaceCPU.html#a8fcf1f2cabd7ed5b6d22e93765aaf178">More...</a><br /></td></tr>
<tr class="separator:a8fcf1f2cabd7ed5b6d22e93765aaf178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b7152a6891aa829fafb5d7cdc3c31c9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9">CPU::x86SIMDType</a> { <br />
&#160;&#160;<a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9aed8a9f388df50bf7944d048caf52be17">CPU::SIMD_NONE</a>
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a9c02b303f2b1b7689fa1a404b2c3e8b2">CPU::SIMD_SSE</a>
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a0bddfab10ab67dd079518ac27b44de64">CPU::SIMD_SSE2</a>
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a7a8dbce208816205ba9008314b953b70">CPU::SIMD_SSE3</a>
, <br />
&#160;&#160;<a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9aff181d5aa19033fd79fcbe1169343cbb">CPU::SIMD_SSSE3</a>
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9abbcc74bc18e848d9ba50ae0b3f854659">CPU::SIMD_SSE41</a>
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a98e536aff2bf638955b2b61585e91b7c">CPU::SIMD_SSE42</a>
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a7294b96f97c1e17738f19cd403cace1d">CPU::SIMD_AVX</a>
, <br />
&#160;&#160;<a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a8fa09a3ee42bda382443dc78b943c452">CPU::SIMD_AVX2</a>
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9aba277647448e419a353df061bb23ceda">CPU::SIMD_AVX512F</a>
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9add31486e618662b84c125557c0451a02">CPU::SIMD_AVX512BW</a>
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9ae6e994da67125a8b3868b0ceddeb641c">CPU::SIMD_AVX512CD</a>
, <br />
&#160;&#160;<a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a98ce539eacb549a6d00887b2719eeac5">CPU::SIMD_AVX512DQ</a>
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a7e07f90126cac2d8f6341064fa7db55c">CPU::SIMD_AVX512ER</a>
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9aab4f25f29227303b441cff9f266d1cea">CPU::SIMD_AVX512IFMA</a>
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a0b9348d44fba39d84d0d09cb8342a7fc">CPU::SIMD_AVX512PF</a>
, <br />
&#160;&#160;<a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a3180d84d8f5322510a8c2213ae14ce43">CPU::SIMD_AVX512VBMI</a>
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9ae1d4c012b0937402e34f328952486885">CPU::SIMD_AVX512VL</a>
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9ab886e9c60f8ef87cf1c73930f0d51d1f">CPU::SIMD_AVX512VNNI</a>
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a007810eec04c08b874a72e6505d849ea">CPU::SIMD_AVX512BITALG</a>
, <br />
&#160;&#160;<a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a51931900dccd949f46f9b0d729ab2cc0">CPU::SIMD_AVX512VPOPCNTDQ</a>
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9aa80b78b49dc6c6270b4a1ff9e6826bb4">CPU::SIMD_AVX512_4VNNIW</a>
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a5d725baf5c56b43b463a21dd9f3e51fb">CPU::SIMD_AVX512_4FMAPS</a>
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a46dedc86c4603a57d08c0198eb29b6d2">CPU::SIMD_AVX512_VP2INTERSECT</a>
, <br />
&#160;&#160;<a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a97ced9eb877c66a021ab84dc4fef9489">CPU::SIMD_AVX512_BF16</a>
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9ab4711423623797cc08045963de49b6f3">CPU::SIMD_AVX512_VBMI2</a>
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a495c60e5d5e64026eed202f8eda79cb1">CPU::SIMD_AVX512_GFNI</a>
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a0f024a30c206e29e1117f0e137150d10">CPU::SIMD_AVX512_VAES</a>
, <br />
&#160;&#160;<a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a98433d7cf1b1def4e6fcf11633ca7098">CPU::SIMD_AVX512_VPCLMULQDQ</a>
, <a class="el" href="../../d7/dfa/namespaceCPU.html#a9b7152a6891aa829fafb5d7cdc3c31c9a66c1b6a2325447d22ec8e2f9d99a5b8c">CPU::SIMD_AVX512_VNNI</a>
<br />
 }</td></tr>
<tr class="separator:a9b7152a6891aa829fafb5d7cdc3c31c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a6563538f6b29a9565d3fffab03b82df6"><td class="memItemLeft" align="right" valign="top">char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#a6563538f6b29a9565d3fffab03b82df6">CPU::Vendor</a> ()</td></tr>
<tr class="memdesc:a6563538f6b29a9565d3fffab03b82df6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> vendor identifier.  <a href="../../d7/dfa/namespaceCPU.html#a6563538f6b29a9565d3fffab03b82df6">More...</a><br /></td></tr>
<tr class="separator:a6563538f6b29a9565d3fffab03b82df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea6a677157d4cbe39d21f22bda39000b"><td class="memItemLeft" align="right" valign="top">char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#aea6a677157d4cbe39d21f22bda39000b">CPU::Name</a> ()</td></tr>
<tr class="memdesc:aea6a677157d4cbe39d21f22bda39000b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> name.  <a href="../../d7/dfa/namespaceCPU.html#aea6a677157d4cbe39d21f22bda39000b">More...</a><br /></td></tr>
<tr class="separator:aea6a677157d4cbe39d21f22bda39000b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6d49cc4518ee81a7c344eee5a1a874a"><td class="memItemLeft" align="right" valign="top">char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#aa6d49cc4518ee81a7c344eee5a1a874a">CPU::Hypervisor</a> ()</td></tr>
<tr class="memdesc:aa6d49cc4518ee81a7c344eee5a1a874a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> hypervisor vendor.  <a href="../../d7/dfa/namespaceCPU.html#aa6d49cc4518ee81a7c344eee5a1a874a">More...</a><br /></td></tr>
<tr class="separator:aa6d49cc4518ee81a7c344eee5a1a874a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ab3f190b40194d726cf842f66059082"><td class="memItemLeft" align="right" valign="top">x86SIMDType&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#a6ab3f190b40194d726cf842f66059082">CPU::CheckSIMD</a> ()</td></tr>
<tr class="memdesc:a6ab3f190b40194d726cf842f66059082"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check SIMD support. It will return the highest supported SIMD type.  <a href="../../d7/dfa/namespaceCPU.html#a6ab3f190b40194d726cf842f66059082">More...</a><br /></td></tr>
<tr class="separator:a6ab3f190b40194d726cf842f66059082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d16e0a922dd9127759b9d447c983ffd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dfa/Userspace_2libc_2include_2stddef_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#a3d16e0a922dd9127759b9d447c983ffd">CPU::CheckSIMD</a> (x86SIMDType <a class="el" href="../../d3/d34/eth_8hpp.html#a8e28e365723338285d89f0bb12bb0056">Type</a>)</td></tr>
<tr class="memdesc:a3d16e0a922dd9127759b9d447c983ffd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check SIMD support.  <a href="../../d7/dfa/namespaceCPU.html#a3d16e0a922dd9127759b9d447c983ffd">More...</a><br /></td></tr>
<tr class="separator:a3d16e0a922dd9127759b9d447c983ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa28a1c6e21b176efea57cc6bc092421e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a72459587db2f8ad7625b1814b20fff25">SafeFunction</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#aa28a1c6e21b176efea57cc6bc092421e">CPU::Pause</a> (<a class="el" href="../../dd/dfa/Userspace_2libc_2include_2stddef_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> Loop=<a class="el" href="../../df/d19/Userspace_2libc_2include_2types_8h.html#a65e9886d74aaee76545e83dd09011727">false</a>)</td></tr>
<tr class="memdesc:aa28a1c6e21b176efea57cc6bc092421e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pause the <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a>.  <a href="../../d7/dfa/namespaceCPU.html#aa28a1c6e21b176efea57cc6bc092421e">More...</a><br /></td></tr>
<tr class="separator:aa28a1c6e21b176efea57cc6bc092421e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a561d30b1d7fc3feaa740dc9ed2b04b5d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a72459587db2f8ad7625b1814b20fff25">SafeFunction</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#a561d30b1d7fc3feaa740dc9ed2b04b5d">CPU::Stop</a> ()</td></tr>
<tr class="memdesc:a561d30b1d7fc3feaa740dc9ed2b04b5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop the <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> (infinite loop)  <a href="../../d7/dfa/namespaceCPU.html#a561d30b1d7fc3feaa740dc9ed2b04b5d">More...</a><br /></td></tr>
<tr class="separator:a561d30b1d7fc3feaa740dc9ed2b04b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12d6263298416edfbc74736be8640508"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a72459587db2f8ad7625b1814b20fff25">SafeFunction</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#a12d6263298416edfbc74736be8640508">CPU::Halt</a> (<a class="el" href="../../dd/dfa/Userspace_2libc_2include_2stddef_8h.html#abb452686968e48b67397da5f97445f5b">bool</a> Loop=<a class="el" href="../../df/d19/Userspace_2libc_2include_2types_8h.html#a65e9886d74aaee76545e83dd09011727">false</a>)</td></tr>
<tr class="memdesc:a12d6263298416edfbc74736be8640508"><td class="mdescLeft">&#160;</td><td class="mdescRight">Halt the <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a>.  <a href="../../d7/dfa/namespaceCPU.html#a12d6263298416edfbc74736be8640508">More...</a><br /></td></tr>
<tr class="separator:a12d6263298416edfbc74736be8640508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d106989c5e6c864175365b9ed51c960"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/dfa/Userspace_2libc_2include_2stddef_8h.html#abb452686968e48b67397da5f97445f5b">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#a0d106989c5e6c864175365b9ed51c960">CPU::Interrupts</a> (InterruptsType <a class="el" href="../../d3/d34/eth_8hpp.html#a8e28e365723338285d89f0bb12bb0056">Type</a>=<a class="el" href="../../dc/ddf/XallocV1_8cpp.html#ad747a13f77a96a815e4f5630a03354dd">Check</a>)</td></tr>
<tr class="memdesc:a0d106989c5e6c864175365b9ed51c960"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if interrupts are enabled.  <a href="../../d7/dfa/namespaceCPU.html#a0d106989c5e6c864175365b9ed51c960">More...</a><br /></td></tr>
<tr class="separator:a0d106989c5e6c864175365b9ed51c960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91241794b7196a732d94084fc08f6ec5"><td class="memItemLeft" align="right" valign="top">void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#a91241794b7196a732d94084fc08f6ec5">CPU::PageTable</a> (void *PT=nullptr)</td></tr>
<tr class="memdesc:a91241794b7196a732d94084fc08f6ec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get/Set the <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a>'s page table.  <a href="../../d7/dfa/namespaceCPU.html#a91241794b7196a732d94084fc08f6ec5">More...</a><br /></td></tr>
<tr class="separator:a91241794b7196a732d94084fc08f6ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a262b3d242b975465735fe70c6ed8307d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#a262b3d242b975465735fe70c6ed8307d">CPU::InitializeFeatures</a> (long Core)</td></tr>
<tr class="memdesc:a262b3d242b975465735fe70c6ed8307d"><td class="mdescLeft">&#160;</td><td class="mdescRight">To be used only once.  <a href="../../d7/dfa/namespaceCPU.html#a262b3d242b975465735fe70c6ed8307d">More...</a><br /></td></tr>
<tr class="separator:a262b3d242b975465735fe70c6ed8307d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40205e4faca29a36b5e2edf11c5fcd93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a4788399d1d0b37ccf098a7da82254808">uintptr_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/dfa/namespaceCPU.html#a40205e4faca29a36b5e2edf11c5fcd93">CPU::Counter</a> ()</td></tr>
<tr class="memdesc:a40205e4faca29a36b5e2edf11c5fcd93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> counter value.  <a href="../../d7/dfa/namespaceCPU.html#a40205e4faca29a36b5e2edf11c5fcd93">More...</a><br /></td></tr>
<tr class="separator:a40205e4faca29a36b5e2edf11c5fcd93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8a82635b377609f71f9c3f8c2f76371"><td class="memItemLeft" align="right" valign="top">union <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#dc/dd3/unionCPU_1_1x32_1_1EFER">CPU::x32::EFER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#af8a82635b377609f71f9c3f8c2f76371">CPU::x32::__attribute__</a> ((packed)) EFER</td></tr>
<tr class="separator:af8a82635b377609f71f9c3f8c2f76371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a5fea71c780c7bc4e1ff5e76dc7594b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#a3a5fea71c780c7bc4e1ff5e76dc7594b">CPU::x32::cpuid</a> (<a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> Function, <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> *eax, <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> *ebx, <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> *ecx, <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> *edx)</td></tr>
<tr class="memdesc:a3a5fea71c780c7bc4e1ff5e76dc7594b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPUID.  <a href="../../de/d78/namespaceCPU_1_1x32.html#a3a5fea71c780c7bc4e1ff5e76dc7594b">More...</a><br /></td></tr>
<tr class="separator:a3a5fea71c780c7bc4e1ff5e76dc7594b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acade37040ca65cad0dc4c75ef7beb45f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a72459587db2f8ad7625b1814b20fff25">SafeFunction</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#acade37040ca65cad0dc4c75ef7beb45f">CPU::x32::invlpg</a> (void *<a class="el" href="../../dc/ddf/XallocV1_8cpp.html#ae0cc8a5c23a59a178d241a27f12b1ef5">Address</a>)</td></tr>
<tr class="separator:acade37040ca65cad0dc4c75ef7beb45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3d59b0d8b21477ea640f295bbfb6210"><td class="memItemLeft" align="right" valign="top">union <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#dd/dfd/unionCPU_1_1x64_1_1EFER">CPU::x64::EFER</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#aa3d59b0d8b21477ea640f295bbfb6210">CPU::x64::__attribute__</a> ((packed)) EFER</td></tr>
<tr class="separator:aa3d59b0d8b21477ea640f295bbfb6210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc4e44154625bb16312c6bddf70c2d79"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a72459587db2f8ad7625b1814b20fff25">SafeFunction</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#abc4e44154625bb16312c6bddf70c2d79">CPU::x64::lgdt</a> (void *gdt)</td></tr>
<tr class="separator:abc4e44154625bb16312c6bddf70c2d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a819851ec4d73caf08b2cce91b780e3e0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a72459587db2f8ad7625b1814b20fff25">SafeFunction</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#a819851ec4d73caf08b2cce91b780e3e0">CPU::x64::lidt</a> (void *idt)</td></tr>
<tr class="separator:a819851ec4d73caf08b2cce91b780e3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f304bd7566858854f848ebf432b040a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a72459587db2f8ad7625b1814b20fff25">SafeFunction</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#a8f304bd7566858854f848ebf432b040a">CPU::x64::ltr</a> (<a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a> Segment)</td></tr>
<tr class="separator:a8f304bd7566858854f848ebf432b040a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4ea749ca9e6b6762f36b9b1dc789fed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a72459587db2f8ad7625b1814b20fff25">SafeFunction</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#ad4ea749ca9e6b6762f36b9b1dc789fed">CPU::x64::invlpg</a> (void *<a class="el" href="../../dc/ddf/XallocV1_8cpp.html#ae0cc8a5c23a59a178d241a27f12b1ef5">Address</a>)</td></tr>
<tr class="separator:ad4ea749ca9e6b6762f36b9b1dc789fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac70068a013546cc4c302239122636922"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a72459587db2f8ad7625b1814b20fff25">SafeFunction</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#ac70068a013546cc4c302239122636922">CPU::x64::cpuid</a> (<a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> Function, <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> *eax, <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> *ebx, <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> *ecx, <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> *edx)</td></tr>
<tr class="memdesc:ac70068a013546cc4c302239122636922"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPUID.  <a href="../../d9/d25/namespaceCPU_1_1x64.html#ac70068a013546cc4c302239122636922">More...</a><br /></td></tr>
<tr class="separator:ac70068a013546cc4c302239122636922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a847c22b0e240eacf109768c1a3b666ff"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a72459587db2f8ad7625b1814b20fff25">SafeFunction</a> <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#a847c22b0e240eacf109768c1a3b666ff">CPU::x64::GetHighestLeaf</a> ()</td></tr>
<tr class="separator:a847c22b0e240eacf109768c1a3b666ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cb350f1b9faebc901b7b5898f64547f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a72459587db2f8ad7625b1814b20fff25">SafeFunction</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#a8cb350f1b9faebc901b7b5898f64547f">CPU::x64::fxsave</a> (void *FXSaveArea)</td></tr>
<tr class="separator:a8cb350f1b9faebc901b7b5898f64547f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0547276da3ca5d993f256ad18983a05d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a72459587db2f8ad7625b1814b20fff25">SafeFunction</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#a0547276da3ca5d993f256ad18983a05d">CPU::x64::fxrstor</a> (void *FXRstorArea)</td></tr>
<tr class="separator:a0547276da3ca5d993f256ad18983a05d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a67f31179b3378ecd65d57a54d737d80f"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a4c3bb0a43fa5fc6399ea99cfbe2bc540"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SCE</b>: 1</td></tr>
<tr class="memdesc:a4c3bb0a43fa5fc6399ea99cfbe2bc540"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable syscall &amp; sysret instructions in 64-bit mode.  <a href="../../df/dbe/cpu_8hpp.html#a4c3bb0a43fa5fc6399ea99cfbe2bc540">More...</a><br /></td></tr>
<tr class="separator:a4c3bb0a43fa5fc6399ea99cfbe2bc540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1314b962afed4a78521337253bb75736"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 7</td></tr>
<tr class="memdesc:a1314b962afed4a78521337253bb75736"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/dbe/cpu_8hpp.html#a1314b962afed4a78521337253bb75736">More...</a><br /></td></tr>
<tr class="separator:a1314b962afed4a78521337253bb75736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca66479f7ee2eabaf30c6f213e496f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LME</b>: 1</td></tr>
<tr class="memdesc:a7ca66479f7ee2eabaf30c6f213e496f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable long mode.  <a href="../../df/dbe/cpu_8hpp.html#a7ca66479f7ee2eabaf30c6f213e496f8">More...</a><br /></td></tr>
<tr class="separator:a7ca66479f7ee2eabaf30c6f213e496f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17df424c832f4b814753c80eb73babec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a17df424c832f4b814753c80eb73babec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/dbe/cpu_8hpp.html#a17df424c832f4b814753c80eb73babec">More...</a><br /></td></tr>
<tr class="separator:a17df424c832f4b814753c80eb73babec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac93848ba3005d3c20365fe533cf64023"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LMA</b>: 1</td></tr>
<tr class="memdesc:ac93848ba3005d3c20365fe533cf64023"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates long.  <a href="../../df/dbe/cpu_8hpp.html#ac93848ba3005d3c20365fe533cf64023">More...</a><br /></td></tr>
<tr class="separator:ac93848ba3005d3c20365fe533cf64023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff80f08a96f69d726ed221593446e7af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>NXE</b>: 1</td></tr>
<tr class="memdesc:aff80f08a96f69d726ed221593446e7af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable No-Execute Bit.  <a href="../../df/dbe/cpu_8hpp.html#aff80f08a96f69d726ed221593446e7af">More...</a><br /></td></tr>
<tr class="separator:aff80f08a96f69d726ed221593446e7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb03c649dd51164f7b7ff7e06e85da4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SVME</b>: 1</td></tr>
<tr class="memdesc:aeb03c649dd51164f7b7ff7e06e85da4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Secure Virtual Machine.  <a href="../../df/dbe/cpu_8hpp.html#aeb03c649dd51164f7b7ff7e06e85da4d">More...</a><br /></td></tr>
<tr class="separator:aeb03c649dd51164f7b7ff7e06e85da4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88a20e417f798aa3fe101607a534a605"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LMSLE</b>: 1</td></tr>
<tr class="memdesc:a88a20e417f798aa3fe101607a534a605"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Long Mode Segment Limit.  <a href="../../df/dbe/cpu_8hpp.html#a88a20e417f798aa3fe101607a534a605">More...</a><br /></td></tr>
<tr class="separator:a88a20e417f798aa3fe101607a534a605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4507e4089bd072d8285f5c4a64a0fd30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FFXSR</b>: 1</td></tr>
<tr class="memdesc:a4507e4089bd072d8285f5c4a64a0fd30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Fast FXSAVE/FXRSTOR.  <a href="../../df/dbe/cpu_8hpp.html#a4507e4089bd072d8285f5c4a64a0fd30">More...</a><br /></td></tr>
<tr class="separator:a4507e4089bd072d8285f5c4a64a0fd30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d6d1645cf8830ad55aba9db99fa985d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TCE</b>: 1</td></tr>
<tr class="memdesc:a1d6d1645cf8830ad55aba9db99fa985d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Translation Cache Extension.  <a href="../../df/dbe/cpu_8hpp.html#a1d6d1645cf8830ad55aba9db99fa985d">More...</a><br /></td></tr>
<tr class="separator:a1d6d1645cf8830ad55aba9db99fa985d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d6db902cd9f3db69902b9ad8498d1b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 32</td></tr>
<tr class="memdesc:a7d6db902cd9f3db69902b9ad8498d1b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/dbe/cpu_8hpp.html#a7d6db902cd9f3db69902b9ad8498d1b0">More...</a><br /></td></tr>
<tr class="separator:a7d6db902cd9f3db69902b9ad8498d1b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67f31179b3378ecd65d57a54d737d80f"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a67f31179b3378ecd65d57a54d737d80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33656e1e604e9a92fef40e66e3bf036d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dbe/cpu_8hpp.html#a33656e1e604e9a92fef40e66e3bf036d">raw</a></td></tr>
<tr class="separator:a33656e1e604e9a92fef40e66e3bf036d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e33b01fe25cb595f498d300575eb310"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dbe/cpu_8hpp.html#a2e33b01fe25cb595f498d300575eb310">fcw</a></td></tr>
<tr class="memdesc:a2e33b01fe25cb595f498d300575eb310"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPU control word.  <a href="../../df/dbe/cpu_8hpp.html#a2e33b01fe25cb595f498d300575eb310">More...</a><br /></td></tr>
<tr class="separator:a2e33b01fe25cb595f498d300575eb310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22d66ef6012b705c21f163e38fa496e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dbe/cpu_8hpp.html#ab22d66ef6012b705c21f163e38fa496e">fsw</a></td></tr>
<tr class="memdesc:ab22d66ef6012b705c21f163e38fa496e"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPU status word.  <a href="../../df/dbe/cpu_8hpp.html#ab22d66ef6012b705c21f163e38fa496e">More...</a><br /></td></tr>
<tr class="separator:ab22d66ef6012b705c21f163e38fa496e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c0ce85422a2a1bb4c709c3fa9bfdd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dbe/cpu_8hpp.html#ae7c0ce85422a2a1bb4c709c3fa9bfdd5">ftw</a></td></tr>
<tr class="memdesc:ae7c0ce85422a2a1bb4c709c3fa9bfdd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPU tag words.  <a href="../../df/dbe/cpu_8hpp.html#ae7c0ce85422a2a1bb4c709c3fa9bfdd5">More...</a><br /></td></tr>
<tr class="separator:ae7c0ce85422a2a1bb4c709c3fa9bfdd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68394408e82008fe25bfe2931b59ce58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dbe/cpu_8hpp.html#a68394408e82008fe25bfe2931b59ce58">Reserved</a></td></tr>
<tr class="memdesc:a68394408e82008fe25bfe2931b59ce58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved (zero)  <a href="../../df/dbe/cpu_8hpp.html#a68394408e82008fe25bfe2931b59ce58">More...</a><br /></td></tr>
<tr class="separator:a68394408e82008fe25bfe2931b59ce58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf1ee01ae13a6701cbbcdc3f8330da9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dbe/cpu_8hpp.html#aaaf1ee01ae13a6701cbbcdc3f8330da9">fop</a></td></tr>
<tr class="memdesc:aaaf1ee01ae13a6701cbbcdc3f8330da9"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPU opcode.  <a href="../../df/dbe/cpu_8hpp.html#aaaf1ee01ae13a6701cbbcdc3f8330da9">More...</a><br /></td></tr>
<tr class="separator:aaaf1ee01ae13a6701cbbcdc3f8330da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90e28f434559f0582a69699dc4dbc286"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dbe/cpu_8hpp.html#a90e28f434559f0582a69699dc4dbc286">rip</a></td></tr>
<tr class="memdesc:a90e28f434559f0582a69699dc4dbc286"><td class="mdescLeft">&#160;</td><td class="mdescRight">PFU instruction pointer.  <a href="../../df/dbe/cpu_8hpp.html#a90e28f434559f0582a69699dc4dbc286">More...</a><br /></td></tr>
<tr class="separator:a90e28f434559f0582a69699dc4dbc286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a631e90d006f9914332fd0898840cf728"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dbe/cpu_8hpp.html#a631e90d006f9914332fd0898840cf728">rdp</a></td></tr>
<tr class="memdesc:a631e90d006f9914332fd0898840cf728"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPU data pointer.  <a href="../../df/dbe/cpu_8hpp.html#a631e90d006f9914332fd0898840cf728">More...</a><br /></td></tr>
<tr class="separator:a631e90d006f9914332fd0898840cf728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1485787f3c2fb8d9f8e3668eb0dbbfe3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dbe/cpu_8hpp.html#a1485787f3c2fb8d9f8e3668eb0dbbfe3">mxcsr</a></td></tr>
<tr class="memdesc:a1485787f3c2fb8d9f8e3668eb0dbbfe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSE control register.  <a href="../../df/dbe/cpu_8hpp.html#a1485787f3c2fb8d9f8e3668eb0dbbfe3">More...</a><br /></td></tr>
<tr class="separator:a1485787f3c2fb8d9f8e3668eb0dbbfe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab34c8517083c2fe1c7d1a7bfce6896d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dbe/cpu_8hpp.html#ab34c8517083c2fe1c7d1a7bfce6896d5">mxcsrmask</a></td></tr>
<tr class="memdesc:ab34c8517083c2fe1c7d1a7bfce6896d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSE control register mask.  <a href="../../df/dbe/cpu_8hpp.html#ab34c8517083c2fe1c7d1a7bfce6896d5">More...</a><br /></td></tr>
<tr class="separator:ab34c8517083c2fe1c7d1a7bfce6896d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a134ea376700be77c5d061d7212a5cde3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dbe/cpu_8hpp.html#a134ea376700be77c5d061d7212a5cde3">st</a> [8][16]</td></tr>
<tr class="memdesc:a134ea376700be77c5d061d7212a5cde3"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPU registers (last 6 bytes reserved)  <a href="../../df/dbe/cpu_8hpp.html#a134ea376700be77c5d061d7212a5cde3">More...</a><br /></td></tr>
<tr class="separator:a134ea376700be77c5d061d7212a5cde3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaac7bab3571d29982527056078c0cebc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dbe/cpu_8hpp.html#aaac7bab3571d29982527056078c0cebc">xmm</a> [16][16]</td></tr>
<tr class="memdesc:aaac7bab3571d29982527056078c0cebc"><td class="mdescLeft">&#160;</td><td class="mdescRight">XMM registers.  <a href="../../df/dbe/cpu_8hpp.html#aaac7bab3571d29982527056078c0cebc">More...</a><br /></td></tr>
<tr class="separator:aaac7bab3571d29982527056078c0cebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a6b7bef32ec863a06ccebd39955dcd5"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a763418ee5ce58fcac45732f59975851a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SCE</b>: 1</td></tr>
<tr class="memdesc:a763418ee5ce58fcac45732f59975851a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable syscall &amp; sysret instructions in 64-bit mode.  <a href="../../df/dbe/cpu_8hpp.html#a763418ee5ce58fcac45732f59975851a">More...</a><br /></td></tr>
<tr class="separator:a763418ee5ce58fcac45732f59975851a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30908db289b83f98e2bc1f39a00cc110"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 7</td></tr>
<tr class="memdesc:a30908db289b83f98e2bc1f39a00cc110"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/dbe/cpu_8hpp.html#a30908db289b83f98e2bc1f39a00cc110">More...</a><br /></td></tr>
<tr class="separator:a30908db289b83f98e2bc1f39a00cc110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a573c6c8468271068b80adb3adb09e1e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LME</b>: 1</td></tr>
<tr class="memdesc:a573c6c8468271068b80adb3adb09e1e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable long mode.  <a href="../../df/dbe/cpu_8hpp.html#a573c6c8468271068b80adb3adb09e1e4">More...</a><br /></td></tr>
<tr class="separator:a573c6c8468271068b80adb3adb09e1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e4bcd191f70800a39026722872f08e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a6e4bcd191f70800a39026722872f08e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/dbe/cpu_8hpp.html#a6e4bcd191f70800a39026722872f08e1">More...</a><br /></td></tr>
<tr class="separator:a6e4bcd191f70800a39026722872f08e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a897c64977abc81d98c11e560e2be66a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LMA</b>: 1</td></tr>
<tr class="memdesc:a897c64977abc81d98c11e560e2be66a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates long.  <a href="../../df/dbe/cpu_8hpp.html#a897c64977abc81d98c11e560e2be66a3">More...</a><br /></td></tr>
<tr class="separator:a897c64977abc81d98c11e560e2be66a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c6dd8276374b695318529d6a7831da8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>NXE</b>: 1</td></tr>
<tr class="memdesc:a0c6dd8276374b695318529d6a7831da8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable No-Execute Bit.  <a href="../../df/dbe/cpu_8hpp.html#a0c6dd8276374b695318529d6a7831da8">More...</a><br /></td></tr>
<tr class="separator:a0c6dd8276374b695318529d6a7831da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65aa9b82181fdc971b18cec952c2b07b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SVME</b>: 1</td></tr>
<tr class="memdesc:a65aa9b82181fdc971b18cec952c2b07b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Secure Virtual Machine.  <a href="../../df/dbe/cpu_8hpp.html#a65aa9b82181fdc971b18cec952c2b07b">More...</a><br /></td></tr>
<tr class="separator:a65aa9b82181fdc971b18cec952c2b07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39d7d64a3e2b7b6440c2026c5e2d5048"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LMSLE</b>: 1</td></tr>
<tr class="memdesc:a39d7d64a3e2b7b6440c2026c5e2d5048"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Long Mode Segment Limit.  <a href="../../df/dbe/cpu_8hpp.html#a39d7d64a3e2b7b6440c2026c5e2d5048">More...</a><br /></td></tr>
<tr class="separator:a39d7d64a3e2b7b6440c2026c5e2d5048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e31f5d32f18ed825912eb552c2912f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FFXSR</b>: 1</td></tr>
<tr class="memdesc:a5e31f5d32f18ed825912eb552c2912f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Fast FXSAVE/FXRSTOR.  <a href="../../df/dbe/cpu_8hpp.html#a5e31f5d32f18ed825912eb552c2912f0">More...</a><br /></td></tr>
<tr class="separator:a5e31f5d32f18ed825912eb552c2912f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ea442f906bfd6dd2bb0ccf8cd7b3f4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TCE</b>: 1</td></tr>
<tr class="memdesc:a0ea442f906bfd6dd2bb0ccf8cd7b3f4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Translation Cache Extension.  <a href="../../df/dbe/cpu_8hpp.html#a0ea442f906bfd6dd2bb0ccf8cd7b3f4a">More...</a><br /></td></tr>
<tr class="separator:a0ea442f906bfd6dd2bb0ccf8cd7b3f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a292dc0e163d5621dd56381051a771356"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 32</td></tr>
<tr class="memdesc:a292dc0e163d5621dd56381051a771356"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../df/dbe/cpu_8hpp.html#a292dc0e163d5621dd56381051a771356">More...</a><br /></td></tr>
<tr class="separator:a292dc0e163d5621dd56381051a771356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a6b7bef32ec863a06ccebd39955dcd5"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a4a6b7bef32ec863a06ccebd39955dcd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="d1/d7c/unionCPU_1_1x32_1_1EFLAGS" id="d1/d7c/unionCPU_1_1x32_1_1EFLAGS"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d1/d7c/unionCPU_1_1x32_1_1EFLAGS">&#9670;&nbsp;</a></span>CPU::x32::EFLAGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x32::EFLAGS</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00188">188</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aa6a327c390401ba39934c9e69eea82ef"></a>struct <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d9/d53/structCPU_1_1x32_1_1EFLAGS_8____attribute____">EFLAGS</a></td>
<td class="fieldname">
__attribute__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a896ee47cf16552f2ac6b0314837b143e"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="d3/d23/structCPU_1_1x32_1_1TrapFrame" id="d3/d23/structCPU_1_1x32_1_1TrapFrame"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d3/d23/structCPU_1_1x32_1_1TrapFrame">&#9670;&nbsp;</a></span>CPU::x32::TrapFrame</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x32::TrapFrame</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00238">238</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a78f9510bbdb2dae0b81eccb5fab16a66"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
cs</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ac718cd3974b6e09521f8300694db44c7"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
eax</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab828a678809d399c43a0bbe808a58daf"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
ebp</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="addde57b897f69da20a84194864c7d2bd"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
ebx</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a2430e2c45f09c9b86c5634ec67927884"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
ecx</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a0072a67dacae04df35333419beeb9d9b"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
edi</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad5926a24827ad398754331e1f31c4d05"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
edx</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad9505ce78f379c94e58698c7a6157b54"></a><a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d1/d7c/unionCPU_1_1x32_1_1EFLAGS">EFLAGS</a></td>
<td class="fieldname">
eflags</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a499078b3dd0d49535723ebb948b19ba7"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
eip</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a147f65c2580a988634010960f9c1132b"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
ErrorCode</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aaf4d21d355c4396c6d9e6c8133102942"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
esi</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ac013b914e6edceeace783393c6da2929"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
esp</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a06f321bc816fc969938cb77def9f8141"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
InterruptNumber</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab7988e69b279a131ac7bfdd76de35fc1"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
ss</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="dc/dd3/unionCPU_1_1x32_1_1EFER" id="dc/dd3/unionCPU_1_1x32_1_1EFER"></a>
<h2 class="memtitle"><span class="permalink"><a href="#dc/dd3/unionCPU_1_1x32_1_1EFER">&#9670;&nbsp;</a></span>CPU::x32::EFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x32::EFER</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00258">258</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a897c12c2614a72ea35d618c45663d5f4"></a>struct <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d1/dff/structCPU_1_1x32_1_1EFER_8____unnamed722____">EFER</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a07e3391bffa71ea761c84ffc6ca3d170"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="dd/db5/unionCPU_1_1x32_1_1DR7" id="dd/db5/unionCPU_1_1x32_1_1DR7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#dd/db5/unionCPU_1_1x32_1_1DR7">&#9670;&nbsp;</a></span>CPU::x32::DR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x32::DR7</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00289">289</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab50b6fb6554284d5a84ab46b6b1895d2"></a>struct <a class="el" href="../../de/d78/namespaceCPU_1_1x32.html#d7/d7d/structCPU_1_1x32_1_1DR7_8____unnamed726____">DR7</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab82ed7010e43fcc4c7d5108a5e760359"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="d4/d34/structCPU_1_1x32_1_1FXState" id="d4/d34/structCPU_1_1x32_1_1FXState"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d4/d34/structCPU_1_1x32_1_1FXState">&#9670;&nbsp;</a></span>CPU::x32::FXState</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x32::FXState</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00331">331</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab7e9f80ab23a0ea589899ab6765e5ab6"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a></td>
<td class="fieldname">
fcw</td>
<td class="fielddoc">
FPU control word. </td></tr>
<tr><td class="fieldtype">
<a id="ae87a065b46127534a87fb2893ae47635"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a></td>
<td class="fieldname">
fop</td>
<td class="fielddoc">
FPU opcode. </td></tr>
<tr><td class="fieldtype">
<a id="ac86c6917599f5463421647ebc7ae3419"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a></td>
<td class="fieldname">
fsw</td>
<td class="fielddoc">
FPU status word. </td></tr>
<tr><td class="fieldtype">
<a id="a5d8222a5fcfb8246784ea9af8df89037"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a></td>
<td class="fieldname">
ftw</td>
<td class="fielddoc">
FPU tag words. </td></tr>
<tr><td class="fieldtype">
<a id="aee0125e96dd4664221c09263fe0460c6"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
mxcsr</td>
<td class="fielddoc">
SSE control register. </td></tr>
<tr><td class="fieldtype">
<a id="ab59a0090b7cdad8a6a35ff95b167aabd"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
mxcsrmask</td>
<td class="fielddoc">
SSE control register mask. </td></tr>
<tr><td class="fieldtype">
<a id="aac635f543e67441e5c44c5a88231b016"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
rdp</td>
<td class="fielddoc">
FPU data pointer. </td></tr>
<tr><td class="fieldtype">
<a id="a86c804bef6abacdd9cd4cc7c37558f07"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a></td>
<td class="fieldname">
Reserved</td>
<td class="fielddoc">
Reserved (zero) </td></tr>
<tr><td class="fieldtype">
<a id="a1f40d156d129ace4c0570ed4f56d22c1"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
rip</td>
<td class="fielddoc">
PFU instruction pointer. </td></tr>
<tr><td class="fieldtype">
<a id="a2ac8630b86935c456fed4f7714ff9bb8"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a></td>
<td class="fieldname">
st[8][16]</td>
<td class="fielddoc">
FPU registers (last 6 bytes reserved) </td></tr>
<tr><td class="fieldtype">
<a id="ad3bb87920e522ae9e052e9748941b8f2"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a></td>
<td class="fieldname">
xmm[16][16]</td>
<td class="fielddoc">
XMM registers. </td></tr>
</table>

</div>
</div>
<a name="db/dc5/unionCPU_1_1x64_1_1____attribute____" id="db/dc5/unionCPU_1_1x64_1_1____attribute____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#db/dc5/unionCPU_1_1x64_1_1____attribute____">&#9670;&nbsp;</a></span>CPU::x64::__attribute__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x64::__attribute__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>MSR_APIC_BASE structure. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#a54d16e130528efcdb696a7571814f3bdab6add2f9ef9f2d593028df69fad5b0ab">MSR_APIC_BASE</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00400">400</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="af155c44d8e78ed354a6a073d6aa86b4c"></a>struct <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#dc/d51/structCPU_1_1x64_1_1____attribute_____8____attribute____">__attribute__</a></td>
<td class="fieldname">
__attribute__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aa2871ec922e647b1402eed50dc58d68e"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="d8/dd8/unionCPU_1_1x64_1_1RFLAGS" id="d8/dd8/unionCPU_1_1x64_1_1RFLAGS"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d8/dd8/unionCPU_1_1x64_1_1RFLAGS">&#9670;&nbsp;</a></span>CPU::x64::RFLAGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x64::RFLAGS</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00425">425</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a023793909a99761452bf17155f0d2246"></a>struct <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d2/d51/structCPU_1_1x64_1_1RFLAGS_8____unnamed805____">RFLAGS</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a525ea7157832b0006f9f5cc8419a1326"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="df/df2/structCPU_1_1x64_1_1TrapFrame" id="df/df2/structCPU_1_1x64_1_1TrapFrame"></a>
<h2 class="memtitle"><span class="permalink"><a href="#df/df2/structCPU_1_1x64_1_1TrapFrame">&#9670;&nbsp;</a></span>CPU::x64::TrapFrame</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x64::TrapFrame</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00477">477</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="afacea517d58f361afa31af1845d0b2f2"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
cs</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aa8d027ef9a9ac392b882c6db2e5facb1"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
ErrorCode</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3ee6a2e1258dec8d64b07c15704d5f37"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
InterruptNumber</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a59011a06041c8ecb39e4212b2879f7a3"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
r10</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ac7cc57c062b17dbe47bd0fa03a43c7cc"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
r11</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab5fa0cd2278cb5c5989e43627cc11e9e"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
r12</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad4cb2b031d6cc36c118ffe5bf64746e6"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
r13</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a0fe33d32158d444c0d6b479a4b08f97f"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
r14</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a476e0e552c165c1bc52af02f8811bbfa"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
r15</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a4f66f71dbb8dd2cf189cb68eb0246da3"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
r8</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab9b84c40d96809382aaa08408ea732fd"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
r9</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a7bcfb6f3cf137d6b582e687b1a523fac"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
rax</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a294bc32f40bcd9b1dea22c818f33b475"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
rbp</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ae6726d3b577f9ba615a8c5c5c2178735"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
rbx</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a4e85093ff9b7bef74d590f1dac47c07d"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
rcx</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a2c9738159f4660c1fdbe0c3d5f9cda2b"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
rdi</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3131089e9972072f36c32de7e149a8d5"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
rdx</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a4b42a178ea8372431b59e90e380a37bc"></a><a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d8/dd8/unionCPU_1_1x64_1_1RFLAGS">RFLAGS</a></td>
<td class="fieldname">
rflags</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aceaa3517a6197985bdb520e85a98dcd9"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
rip</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad13f07a8a684c7261df173ef08995e63"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
rsi</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a0c505d55e325e8548504b065adbe7211"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
rsp</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a38219207ff59967dfcb5923e7279f368"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
ss</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="dd/dfd/unionCPU_1_1x64_1_1EFER" id="dd/dfd/unionCPU_1_1x64_1_1EFER"></a>
<h2 class="memtitle"><span class="permalink"><a href="#dd/dfd/unionCPU_1_1x64_1_1EFER">&#9670;&nbsp;</a></span>CPU::x64::EFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x64::EFER</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00505">505</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a1b42b69fbb8b5e5069a00b08021a1749"></a>struct <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d9/d19/structCPU_1_1x64_1_1EFER_8____unnamed836____">EFER</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a9fc77b125c13bc21ef75b07595ff8f2b"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="d5/dca/unionCPU_1_1x64_1_1DR7" id="d5/dca/unionCPU_1_1x64_1_1DR7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d5/dca/unionCPU_1_1x64_1_1DR7">&#9670;&nbsp;</a></span>CPU::x64::DR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x64::DR7</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00536">536</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ae1eb54f0998eeb06ce3e5e2141e4e091"></a>struct <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#df/df5/structCPU_1_1x64_1_1DR7_8____unnamed859____">DR7</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab76da42ae04560f6ad70658beac514d5"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="df/d46/unionCPU_1_1x64_1_1PageFaultErrorCode" id="df/d46/unionCPU_1_1x64_1_1PageFaultErrorCode"></a>
<h2 class="memtitle"><span class="permalink"><a href="#df/d46/unionCPU_1_1x64_1_1PageFaultErrorCode">&#9670;&nbsp;</a></span>CPU::x64::PageFaultErrorCode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x64::PageFaultErrorCode</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00578">578</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a94d90b49ea8dc87817d3c737fe8acfb6"></a>struct <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#dc/d7c/structCPU_1_1x64_1_1PageFaultErrorCode_8____unnamed861____">PageFaultErrorCode</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3d76d9f9253ee69232856b15b8209a59"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="dc/d33/unionCPU_1_1x64_1_1SelectorErrorCode" id="dc/d33/unionCPU_1_1x64_1_1SelectorErrorCode"></a>
<h2 class="memtitle"><span class="permalink"><a href="#dc/d33/unionCPU_1_1x64_1_1SelectorErrorCode">&#9670;&nbsp;</a></span>CPU::x64::SelectorErrorCode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union CPU::x64::SelectorErrorCode</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00607">607</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aaf9f94fdb51b00dea9f919a20789163b"></a>struct <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d2/d13/structCPU_1_1x64_1_1SelectorErrorCode_8____unnamed863____">SelectorErrorCode</a></td>
<td class="fieldname">
__unnamed__</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a64c19d0a6f995faee5668438d863af26"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
raw</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="df/d25/structCPU_1_1x64_1_1FXState" id="df/d25/structCPU_1_1x64_1_1FXState"></a>
<h2 class="memtitle"><span class="permalink"><a href="#df/d25/structCPU_1_1x64_1_1FXState">&#9670;&nbsp;</a></span>CPU::x64::FXState</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x64::FXState</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00628">628</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a3331be027d91ed9e759acaf4e00236ce"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a></td>
<td class="fieldname">
fcw</td>
<td class="fielddoc">
FPU control word. </td></tr>
<tr><td class="fieldtype">
<a id="aed407e4986680600c000c11f1368c299"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a></td>
<td class="fieldname">
fop</td>
<td class="fielddoc">
FPU opcode. </td></tr>
<tr><td class="fieldtype">
<a id="a4e4d107a7460c98681a54409f0310fc9"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a></td>
<td class="fieldname">
fsw</td>
<td class="fielddoc">
FPU status word. </td></tr>
<tr><td class="fieldtype">
<a id="ac2ff0311b66addcb13175fa2aac7d037"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a></td>
<td class="fieldname">
ftw</td>
<td class="fielddoc">
FPU tag words. </td></tr>
<tr><td class="fieldtype">
<a id="ad376adf5e82fe58c984275df49adba62"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
mxcsr</td>
<td class="fielddoc">
SSE control register. </td></tr>
<tr><td class="fieldtype">
<a id="a62d208b30ed5e670fd113391650513bd"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
mxcsrmask</td>
<td class="fielddoc">
SSE control register mask. </td></tr>
<tr><td class="fieldtype">
<a id="ac17bf15d1b561da00f5a5cab0f5f0b07"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
rdp</td>
<td class="fielddoc">
FPU data pointer. </td></tr>
<tr><td class="fieldtype">
<a id="afde98bf3333f2496637d0797aedb8b56"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a></td>
<td class="fieldname">
Reserved</td>
<td class="fielddoc">
Reserved (zero) </td></tr>
<tr><td class="fieldtype">
<a id="ae318021b5fc97f0aafa5fd58961ecd19"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
rip</td>
<td class="fielddoc">
PFU instruction pointer. </td></tr>
<tr><td class="fieldtype">
<a id="abb8411fab671d152ba00e61c213fd066"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a></td>
<td class="fieldname">
st[8][16]</td>
<td class="fielddoc">
FPU registers (last 6 bytes reserved) </td></tr>
<tr><td class="fieldtype">
<a id="ac89d43a7c94fa15bebe77eb0ab0c286a"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a></td>
<td class="fieldname">
xmm[16][16]</td>
<td class="fielddoc">
XMM registers. </td></tr>
</table>

</div>
</div>
<a name="d9/d53/structCPU_1_1x32_1_1EFLAGS_8____attribute____" id="d9/d53/structCPU_1_1x32_1_1EFLAGS_8____attribute____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d9/d53/structCPU_1_1x32_1_1EFLAGS_8____attribute____">&#9670;&nbsp;</a></span>CPU::x32::EFLAGS.__attribute__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x32::EFLAGS.__attribute__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00190">190</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4144e097d2fa7a491cec2a7a4322f2bc"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
AC: 1</td>
<td class="fielddoc">
Alignment Check. </td></tr>
<tr><td class="fieldtype">
<a id="a06fa567b72d78b7e3ea746973fbbd1d5"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
AF: 1</td>
<td class="fielddoc">
Auxiliary Carry Flag. </td></tr>
<tr><td class="fieldtype">
<a id="aede1a165030b54c6ad9fd6f430f8b37c"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
AlwaysOne: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a758951cac5e62129e654698c8ca0333b"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
CF: 1</td>
<td class="fielddoc">
Carry Flag. </td></tr>
<tr><td class="fieldtype">
<a id="ab98f83032f6e8ca0c8f5a38bca1e3d75"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
DF: 1</td>
<td class="fielddoc">
Direction Flag. </td></tr>
<tr><td class="fieldtype">
<a id="ab718adec73e04ce3ec720dd11a06a308"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
ID: 1</td>
<td class="fielddoc">
ID Flag. </td></tr>
<tr><td class="fieldtype">
<a id="ade6ee2b5d856295add4d5e3631fbfb93"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
IF: 1</td>
<td class="fielddoc">
Interrupt Enable Flag. </td></tr>
<tr><td class="fieldtype">
<a id="aea38da0eb6d7ff0f19341087c9dedf0a"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
IOPL: 2</td>
<td class="fielddoc">
I/O Privilege Level. </td></tr>
<tr><td class="fieldtype">
<a id="acb48af3e40ab9ec3622c07b8faf27cf3"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
NT: 1</td>
<td class="fielddoc">
Nested Task. </td></tr>
<tr><td class="fieldtype">
<a id="a7e4137add2dfe45e078e7f076aec84df"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
OF: 1</td>
<td class="fielddoc">
Overflow Flag. </td></tr>
<tr><td class="fieldtype">
<a id="a21080924b5d026e4a6011eb987ae1ec8"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
PF: 1</td>
<td class="fielddoc">
Parity Flag. </td></tr>
<tr><td class="fieldtype">
<a id="a3cdecefb5fa15c31235080e3dfac5a6d"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
Reserved0: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a93876cb309016fa725517b046474c44b"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
Reserved1: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="ad783eb173ee49cc2a004bc1ca1313615"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
Reserved2: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a3fe3de84275c2edcd95efff999764322"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
RF: 1</td>
<td class="fielddoc">
Resume Flag. </td></tr>
<tr><td class="fieldtype">
<a id="a94a990462684a2fbb5dfc7fab1c8975d"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
SF: 1</td>
<td class="fielddoc">
Sign Flag. </td></tr>
<tr><td class="fieldtype">
<a id="ac3ee2af7ca7bbe492f11cf36a6a7cea7"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
TF: 1</td>
<td class="fielddoc">
Trap Flag. </td></tr>
<tr><td class="fieldtype">
<a id="a1312efee6c4f649a8d4abcb41b3d4092"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
VIF: 1</td>
<td class="fielddoc">
Virtual Interrupt Flag. </td></tr>
<tr><td class="fieldtype">
<a id="a5a11e0bd65af42743f1db2f10bcbba8e"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
VIP: 1</td>
<td class="fielddoc">
Virtual Interrupt Pending. </td></tr>
<tr><td class="fieldtype">
<a id="a583a65df9db4119165f5ea0abaa50281"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
VM: 1</td>
<td class="fielddoc">
Virtual 8086 Mode. </td></tr>
<tr><td class="fieldtype">
<a id="a8ec66b3387ffaa10d0be63d1a95c280a"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
ZF: 1</td>
<td class="fielddoc">
Zero Flag. </td></tr>
</table>

</div>
</div>
<a name="d1/dff/structCPU_1_1x32_1_1EFER_8____unnamed722____" id="d1/dff/structCPU_1_1x32_1_1EFER_8____unnamed722____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d1/dff/structCPU_1_1x32_1_1EFER_8____unnamed722____">&#9670;&nbsp;</a></span>CPU::x32::EFER.__unnamed722__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x32::EFER.__unnamed722__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00260">260</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a7f31fb80ec8aebb4ba3d71448fadf795"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
FFXSR: 1</td>
<td class="fielddoc">
Enable Fast FXSAVE/FXRSTOR. </td></tr>
<tr><td class="fieldtype">
<a id="a6df8d0415ebe8faadcf40719ec36f209"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
LMA: 1</td>
<td class="fielddoc">
Indicates long. </td></tr>
<tr><td class="fieldtype">
<a id="adfdad30fb438d14f9742408313e1b6a3"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
LME: 1</td>
<td class="fielddoc">
Enable long mode. </td></tr>
<tr><td class="fieldtype">
<a id="a4b90531c4b57f6152ff0795cc33c465d"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
LMSLE: 1</td>
<td class="fielddoc">
Enable Long Mode Segment Limit. </td></tr>
<tr><td class="fieldtype">
<a id="a556f3ed9d0f8caeccdada383a0345223"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
NXE: 1</td>
<td class="fielddoc">
Enable No-Execute Bit. </td></tr>
<tr><td class="fieldtype">
<a id="a3cdecefb5fa15c31235080e3dfac5a6d"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
Reserved0: 7</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a93876cb309016fa725517b046474c44b"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
Reserved1: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="ad783eb173ee49cc2a004bc1ca1313615"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
Reserved2: 32</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a4f1fcf80c07532facc35db354783b0b2"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
SCE: 1</td>
<td class="fielddoc">
Enable syscall &amp; sysret instructions in 64-bit mode. </td></tr>
<tr><td class="fieldtype">
<a id="a7736dcefdc757d139bbe54b6f4731704"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
SVME: 1</td>
<td class="fielddoc">
Enable Secure Virtual Machine. </td></tr>
<tr><td class="fieldtype">
<a id="aa93108959b74bc7abe4ffb1344be0769"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
TCE: 1</td>
<td class="fielddoc">
Enable Translation Cache Extension. </td></tr>
</table>

</div>
</div>
<a name="d7/d7d/structCPU_1_1x32_1_1DR7_8____unnamed726____" id="d7/d7d/structCPU_1_1x32_1_1DR7_8____unnamed726____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d7/d7d/structCPU_1_1x32_1_1DR7_8____unnamed726____">&#9670;&nbsp;</a></span>CPU::x32::DR7.__unnamed726__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x32::DR7.__unnamed726__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00291">291</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a218bbb57cdf96f868c1989cf5c1b05a1"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
ConditionsDR0: 1</td>
<td class="fielddoc">
Conditions for DR0 (16-17) </td></tr>
<tr><td class="fieldtype">
<a id="a1aa9aebf8ec30819fcc7806d4473a068"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
ConditionsDR1: 1</td>
<td class="fielddoc">
Conditions for DR1 (20-21) </td></tr>
<tr><td class="fieldtype">
<a id="a10a456c1180ca5788db78418f39102fa"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
ConditionsDR2: 1</td>
<td class="fielddoc">
Conditions for DR2 (24-25) </td></tr>
<tr><td class="fieldtype">
<a id="aec021b6935ec1b13b4b705d01db8fa50"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
ConditionsDR3: 1</td>
<td class="fielddoc">
Conditions for DR3 (28-29) </td></tr>
<tr><td class="fieldtype">
<a id="a023497f7020ab2176e8c6f8bdf77edb2"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
GlobalDR0: 1</td>
<td class="fielddoc">
Global DR0 Breakpoint (1) </td></tr>
<tr><td class="fieldtype">
<a id="a07d5d8f93747f2106cf87ecede68a5c6"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
GlobalDR1: 1</td>
<td class="fielddoc">
Global DR1 Breakpoint (3) </td></tr>
<tr><td class="fieldtype">
<a id="a564bb13da4c61d0d9c101846c55cf8ef"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
GlobalDR2: 1</td>
<td class="fielddoc">
Global DR2 Breakpoint (5) </td></tr>
<tr><td class="fieldtype">
<a id="a2e2a8a48fa6f7e4668af0517fa2e3891"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
GlobalDR3: 1</td>
<td class="fielddoc">
Global DR3 Breakpoint (7) </td></tr>
<tr><td class="fieldtype">
<a id="a3f82144c4d7d6377d8fdc851228bf3de"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
LocalDR0: 1</td>
<td class="fielddoc">
Local DR0 Breakpoint (0) </td></tr>
<tr><td class="fieldtype">
<a id="aeb509dcb3106bffd6053d8cddfdc0f19"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
LocalDR1: 1</td>
<td class="fielddoc">
Local DR1 Breakpoint (2) </td></tr>
<tr><td class="fieldtype">
<a id="af2820fd33da13b5751e3728d213ee31a"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
LocalDR2: 1</td>
<td class="fielddoc">
Local DR2 Breakpoint (4) </td></tr>
<tr><td class="fieldtype">
<a id="a54141de3937b758a6f88902a9dabb640"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
LocalDR3: 1</td>
<td class="fielddoc">
Local DR3 Breakpoint (6) </td></tr>
<tr><td class="fieldtype">
<a id="a942d4e37dd5607ab68e54755540d4a47"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
Reserved: 9</td>
<td class="fielddoc">
Reserved [7 - (16-17)]. </td></tr>
<tr><td class="fieldtype">
<a id="a02587630662f6606d6f278c3cbbacc38"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
SizeDR0: 1</td>
<td class="fielddoc">
Size of DR0 Breakpoint (18-19) </td></tr>
<tr><td class="fieldtype">
<a id="a56f670e6a958da9473ab50261ecee460"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
SizeDR1: 1</td>
<td class="fielddoc">
Size of DR1 Breakpoint (22-23) </td></tr>
<tr><td class="fieldtype">
<a id="a2be6156b903b585189298c512054eb30"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
SizeDR2: 1</td>
<td class="fielddoc">
Size of DR2 Breakpoint (26-27) </td></tr>
<tr><td class="fieldtype">
<a id="a1b91683f6b8148199d84049b06ebb5f1"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
SizeDR3: 1</td>
<td class="fielddoc">
Size of DR3 Breakpoint (30-31) </td></tr>
</table>

</div>
</div>
<a name="dc/d51/structCPU_1_1x64_1_1____attribute_____8____attribute____" id="dc/d51/structCPU_1_1x64_1_1____attribute_____8____attribute____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#dc/d51/structCPU_1_1x64_1_1____attribute_____8____attribute____">&#9670;&nbsp;</a></span>CPU::x64::__attribute__.__attribute__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x64::__attribute__.__attribute__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00402">402</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a0e3aad2f7384b2da11dbe3af7588bb7d"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
ApicBaseHi: 32</td>
<td class="fielddoc">
<a class="el" href="../../d3/d88/namespaceAPIC.html">APIC</a> Base High Address. </td></tr>
<tr><td class="fieldtype">
<a id="a78a92cde996f5ab594d36d58a7580274"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
ApicBaseLo: 20</td>
<td class="fielddoc">
<a class="el" href="../../d3/d88/namespaceAPIC.html">APIC</a> Base Low Address. </td></tr>
<tr><td class="fieldtype">
<a id="adb55f5a9e3472e08cf5af25914d2c94a"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
BSP: 1</td>
<td class="fielddoc">
BSP Flag. <p>If the BSP flag is set to 1, the processor is the bootstrap processor. </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aaa85f1840e282d8a8304dbc2c0d7c9b2"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
EN: 1</td>
<td class="fielddoc">
<a class="el" href="../../d3/d88/namespaceAPIC.html">APIC</a> Global Enable. </td></tr>
<tr><td class="fieldtype">
<a id="a288007ca832046dc103d5834fc8abf79"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
EXTD: 1</td>
<td class="fielddoc">
Enable x2APIC mode. </td></tr>
<tr><td class="fieldtype">
<a id="a3cdecefb5fa15c31235080e3dfac5a6d"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
Reserved0: 8</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a93876cb309016fa725517b046474c44b"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a></td>
<td class="fieldname">
Reserved1: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
</table>

</div>
</div>
<a name="d2/d51/structCPU_1_1x64_1_1RFLAGS_8____unnamed805____" id="d2/d51/structCPU_1_1x64_1_1RFLAGS_8____unnamed805____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d2/d51/structCPU_1_1x64_1_1RFLAGS_8____unnamed805____">&#9670;&nbsp;</a></span>CPU::x64::RFLAGS.__unnamed805__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x64::RFLAGS.__unnamed805__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00427">427</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a4144e097d2fa7a491cec2a7a4322f2bc"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
AC: 1</td>
<td class="fielddoc">
Alignment Check. </td></tr>
<tr><td class="fieldtype">
<a id="a06fa567b72d78b7e3ea746973fbbd1d5"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
AF: 1</td>
<td class="fielddoc">
Auxiliary Carry Flag. </td></tr>
<tr><td class="fieldtype">
<a id="aede1a165030b54c6ad9fd6f430f8b37c"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
AlwaysOne: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a758951cac5e62129e654698c8ca0333b"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
CF: 1</td>
<td class="fielddoc">
Carry Flag. </td></tr>
<tr><td class="fieldtype">
<a id="ab98f83032f6e8ca0c8f5a38bca1e3d75"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
DF: 1</td>
<td class="fielddoc">
Direction Flag. </td></tr>
<tr><td class="fieldtype">
<a id="ab718adec73e04ce3ec720dd11a06a308"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
ID: 1</td>
<td class="fielddoc">
ID Flag. </td></tr>
<tr><td class="fieldtype">
<a id="ade6ee2b5d856295add4d5e3631fbfb93"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
IF: 1</td>
<td class="fielddoc">
Interrupt Enable Flag. </td></tr>
<tr><td class="fieldtype">
<a id="aea38da0eb6d7ff0f19341087c9dedf0a"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
IOPL: 2</td>
<td class="fielddoc">
I/O Privilege Level. </td></tr>
<tr><td class="fieldtype">
<a id="acb48af3e40ab9ec3622c07b8faf27cf3"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
NT: 1</td>
<td class="fielddoc">
Nested Task. </td></tr>
<tr><td class="fieldtype">
<a id="a7e4137add2dfe45e078e7f076aec84df"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
OF: 1</td>
<td class="fielddoc">
Overflow Flag. </td></tr>
<tr><td class="fieldtype">
<a id="a21080924b5d026e4a6011eb987ae1ec8"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
PF: 1</td>
<td class="fielddoc">
Parity Flag. </td></tr>
<tr><td class="fieldtype">
<a id="a3cdecefb5fa15c31235080e3dfac5a6d"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
Reserved0: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a93876cb309016fa725517b046474c44b"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
Reserved1: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="ad783eb173ee49cc2a004bc1ca1313615"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
Reserved2: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="ab3edf740b9a6b5d2be22c377fe076c04"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
Reserved3: 10</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a3fe3de84275c2edcd95efff999764322"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
RF: 1</td>
<td class="fielddoc">
Resume Flag. </td></tr>
<tr><td class="fieldtype">
<a id="a94a990462684a2fbb5dfc7fab1c8975d"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
SF: 1</td>
<td class="fielddoc">
Sign Flag. </td></tr>
<tr><td class="fieldtype">
<a id="ac3ee2af7ca7bbe492f11cf36a6a7cea7"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
TF: 1</td>
<td class="fielddoc">
Trap Flag. </td></tr>
<tr><td class="fieldtype">
<a id="a1312efee6c4f649a8d4abcb41b3d4092"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
VIF: 1</td>
<td class="fielddoc">
Virtual Interrupt Flag. </td></tr>
<tr><td class="fieldtype">
<a id="a5a11e0bd65af42743f1db2f10bcbba8e"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
VIP: 1</td>
<td class="fielddoc">
Virtual Interrupt Pending. </td></tr>
<tr><td class="fieldtype">
<a id="a583a65df9db4119165f5ea0abaa50281"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
VM: 1</td>
<td class="fielddoc">
Virtual 8086 Mode. </td></tr>
<tr><td class="fieldtype">
<a id="a8ec66b3387ffaa10d0be63d1a95c280a"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
ZF: 1</td>
<td class="fielddoc">
Zero Flag. </td></tr>
</table>

</div>
</div>
<a name="d9/d19/structCPU_1_1x64_1_1EFER_8____unnamed836____" id="d9/d19/structCPU_1_1x64_1_1EFER_8____unnamed836____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d9/d19/structCPU_1_1x64_1_1EFER_8____unnamed836____">&#9670;&nbsp;</a></span>CPU::x64::EFER.__unnamed836__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x64::EFER.__unnamed836__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00507">507</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a7f31fb80ec8aebb4ba3d71448fadf795"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
FFXSR: 1</td>
<td class="fielddoc">
Enable Fast FXSAVE/FXRSTOR. </td></tr>
<tr><td class="fieldtype">
<a id="a6df8d0415ebe8faadcf40719ec36f209"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
LMA: 1</td>
<td class="fielddoc">
Indicates long. </td></tr>
<tr><td class="fieldtype">
<a id="adfdad30fb438d14f9742408313e1b6a3"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
LME: 1</td>
<td class="fielddoc">
Enable long mode. </td></tr>
<tr><td class="fieldtype">
<a id="a4b90531c4b57f6152ff0795cc33c465d"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
LMSLE: 1</td>
<td class="fielddoc">
Enable Long Mode Segment Limit. </td></tr>
<tr><td class="fieldtype">
<a id="a556f3ed9d0f8caeccdada383a0345223"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
NXE: 1</td>
<td class="fielddoc">
Enable No-Execute Bit. </td></tr>
<tr><td class="fieldtype">
<a id="a3cdecefb5fa15c31235080e3dfac5a6d"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
Reserved0: 7</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a93876cb309016fa725517b046474c44b"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
Reserved1: 1</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="ad783eb173ee49cc2a004bc1ca1313615"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
Reserved2: 32</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a4f1fcf80c07532facc35db354783b0b2"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
SCE: 1</td>
<td class="fielddoc">
Enable syscall &amp; sysret instructions in 64-bit mode. </td></tr>
<tr><td class="fieldtype">
<a id="a7736dcefdc757d139bbe54b6f4731704"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
SVME: 1</td>
<td class="fielddoc">
Enable Secure Virtual Machine. </td></tr>
<tr><td class="fieldtype">
<a id="aa93108959b74bc7abe4ffb1344be0769"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
TCE: 1</td>
<td class="fielddoc">
Enable Translation Cache Extension. </td></tr>
</table>

</div>
</div>
<a name="df/df5/structCPU_1_1x64_1_1DR7_8____unnamed859____" id="df/df5/structCPU_1_1x64_1_1DR7_8____unnamed859____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#df/df5/structCPU_1_1x64_1_1DR7_8____unnamed859____">&#9670;&nbsp;</a></span>CPU::x64::DR7.__unnamed859__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x64::DR7.__unnamed859__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00538">538</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a218bbb57cdf96f868c1989cf5c1b05a1"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
ConditionsDR0: 1</td>
<td class="fielddoc">
Conditions for DR0 (16-17) </td></tr>
<tr><td class="fieldtype">
<a id="a1aa9aebf8ec30819fcc7806d4473a068"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
ConditionsDR1: 1</td>
<td class="fielddoc">
Conditions for DR1 (20-21) </td></tr>
<tr><td class="fieldtype">
<a id="a10a456c1180ca5788db78418f39102fa"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
ConditionsDR2: 1</td>
<td class="fielddoc">
Conditions for DR2 (24-25) </td></tr>
<tr><td class="fieldtype">
<a id="aec021b6935ec1b13b4b705d01db8fa50"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
ConditionsDR3: 1</td>
<td class="fielddoc">
Conditions for DR3 (28-29) </td></tr>
<tr><td class="fieldtype">
<a id="a023497f7020ab2176e8c6f8bdf77edb2"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
GlobalDR0: 1</td>
<td class="fielddoc">
Global DR0 Breakpoint (1) </td></tr>
<tr><td class="fieldtype">
<a id="a07d5d8f93747f2106cf87ecede68a5c6"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
GlobalDR1: 1</td>
<td class="fielddoc">
Global DR1 Breakpoint (3) </td></tr>
<tr><td class="fieldtype">
<a id="a564bb13da4c61d0d9c101846c55cf8ef"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
GlobalDR2: 1</td>
<td class="fielddoc">
Global DR2 Breakpoint (5) </td></tr>
<tr><td class="fieldtype">
<a id="a2e2a8a48fa6f7e4668af0517fa2e3891"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
GlobalDR3: 1</td>
<td class="fielddoc">
Global DR3 Breakpoint (7) </td></tr>
<tr><td class="fieldtype">
<a id="a3f82144c4d7d6377d8fdc851228bf3de"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
LocalDR0: 1</td>
<td class="fielddoc">
Local DR0 Breakpoint (0) </td></tr>
<tr><td class="fieldtype">
<a id="aeb509dcb3106bffd6053d8cddfdc0f19"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
LocalDR1: 1</td>
<td class="fielddoc">
Local DR1 Breakpoint (2) </td></tr>
<tr><td class="fieldtype">
<a id="af2820fd33da13b5751e3728d213ee31a"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
LocalDR2: 1</td>
<td class="fielddoc">
Local DR2 Breakpoint (4) </td></tr>
<tr><td class="fieldtype">
<a id="a54141de3937b758a6f88902a9dabb640"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
LocalDR3: 1</td>
<td class="fielddoc">
Local DR3 Breakpoint (6) </td></tr>
<tr><td class="fieldtype">
<a id="a942d4e37dd5607ab68e54755540d4a47"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
Reserved: 9</td>
<td class="fielddoc">
Reserved [7 - (16-17)]. </td></tr>
<tr><td class="fieldtype">
<a id="a02587630662f6606d6f278c3cbbacc38"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
SizeDR0: 1</td>
<td class="fielddoc">
Size of DR0 Breakpoint (18-19) </td></tr>
<tr><td class="fieldtype">
<a id="a56f670e6a958da9473ab50261ecee460"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
SizeDR1: 1</td>
<td class="fielddoc">
Size of DR1 Breakpoint (22-23) </td></tr>
<tr><td class="fieldtype">
<a id="a2be6156b903b585189298c512054eb30"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
SizeDR2: 1</td>
<td class="fielddoc">
Size of DR2 Breakpoint (26-27) </td></tr>
<tr><td class="fieldtype">
<a id="a1b91683f6b8148199d84049b06ebb5f1"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
SizeDR3: 1</td>
<td class="fielddoc">
Size of DR3 Breakpoint (30-31) </td></tr>
</table>

</div>
</div>
<a name="dc/d7c/structCPU_1_1x64_1_1PageFaultErrorCode_8____unnamed861____" id="dc/d7c/structCPU_1_1x64_1_1PageFaultErrorCode_8____unnamed861____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#dc/d7c/structCPU_1_1x64_1_1PageFaultErrorCode_8____unnamed861____">&#9670;&nbsp;</a></span>CPU::x64::PageFaultErrorCode.__unnamed861__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x64::PageFaultErrorCode.__unnamed861__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00580">580</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="add7536794b63bf90eccfd37f9b147d7f"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
I: 1</td>
<td class="fielddoc">
When set, the page fault was caused by an instruction fetch. This only applies when the No-Execute bit is supported and enabled. </td></tr>
<tr><td class="fieldtype">
<a id="a44c29edb103a2872f519ad0c9a0fdaaa"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
P: 1</td>
<td class="fielddoc">
When set, the page fault was caused by a page-protection violation. When not set, it was caused by a non-present page. </td></tr>
<tr><td class="fieldtype">
<a id="ad71bdd22c8bb93b8d287dce6f46aed25"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
PK: 1</td>
<td class="fielddoc">
When set, the page fault was caused by a protection-key violation. The PKRU register (for user-mode accesses) or PKRS MSR (for supervisor-mode accesses) specifies the protection key rights. </td></tr>
<tr><td class="fieldtype">
<a id="ae1e1d3d40573127e9ee0480caf1283d6"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
R: 1</td>
<td class="fielddoc">
When set, one or more page directory entries contain reserved bits which are set to 1. This only applies when the PSE or PAE flags in <a class="el" href="../../d9/d25/namespaceCPU_1_1x64.html#d5/dab/unionCPU_1_1x64_1_1CR4">CR4</a> are set to 1. </td></tr>
<tr><td class="fieldtype">
<a id="a3cdecefb5fa15c31235080e3dfac5a6d"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
Reserved0: 8</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a93876cb309016fa725517b046474c44b"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
Reserved1: 16</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a040c2c86f27b569b907565f2895fffd7"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
SGX: 1</td>
<td class="fielddoc">
When set, the fault was due to an SGX violation. The fault is unrelated to ordinary paging. </td></tr>
<tr><td class="fieldtype">
<a id="ad53aeb78abc83a52ab8982f5c82a3d5b"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
SS: 1</td>
<td class="fielddoc">
When set, the page fault was caused by a shadow stack access. </td></tr>
<tr><td class="fieldtype">
<a id="a4c614360da93c0a041b22e537de151eb"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
U: 1</td>
<td class="fielddoc">
When set, the page fault was caused while CPL = 3. This does not necessarily mean that the page fault was a privilege violation. </td></tr>
<tr><td class="fieldtype">
<a id="a61e9c06ea9a85a5088a499df6458d276"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
W: 1</td>
<td class="fielddoc">
When set, the page fault was caused by a write access. When not set, it was caused by a read access. </td></tr>
</table>

</div>
</div>
<a name="d2/d13/structCPU_1_1x64_1_1SelectorErrorCode_8____unnamed863____" id="d2/d13/structCPU_1_1x64_1_1SelectorErrorCode_8____unnamed863____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#d2/d13/structCPU_1_1x64_1_1SelectorErrorCode_8____unnamed863____">&#9670;&nbsp;</a></span>CPU::x64::SelectorErrorCode.__unnamed863__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct CPU::x64::SelectorErrorCode.__unnamed863__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00609">609</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab206a1b4ea1097761f78e8876f6da779"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
External: 1</td>
<td class="fielddoc">
When set, the exception originated externally to the processor. </td></tr>
<tr><td class="fieldtype">
<a id="a3c81cbbd361d97d7021798df6ff50939"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
Idx: 13</td>
<td class="fielddoc">
The index in the GDT, IDT or LDT. </td></tr>
<tr><td class="fieldtype">
<a id="a942d4e37dd5607ab68e54755540d4a47"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
Reserved: 16</td>
<td class="fielddoc">
Reserved. </td></tr>
<tr><td class="fieldtype">
<a id="a51c45b795d5d18a3e4e0c37e8b20a141"></a><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a></td>
<td class="fieldname">
Table: 2</td>
<td class="fielddoc">
IDT/GDT/LDT Table. <p>0b00 - The Selector Index references a descriptor in the GDT.</p>
<p>0b01 - The Selector Index references a descriptor in the IDT.</p>
<p>0b10 - The Selector Index references a descriptor in the LDT.</p>
<p>0b11 - The Selector Index references a descriptor in the IDT. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a67f31179b3378ecd65d57a54d737d80f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67f31179b3378ecd65d57a54d737d80f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a6b7bef32ec863a06ccebd39955dcd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a6b7bef32ec863a06ccebd39955dcd5">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e33b01fe25cb595f498d300575eb310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e33b01fe25cb595f498d300575eb310">&#9670;&nbsp;</a></span>fcw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a> fcw</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FPU control word. </p>

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00001">1</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>

</div>
</div>
<a id="aaaf1ee01ae13a6701cbbcdc3f8330da9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaf1ee01ae13a6701cbbcdc3f8330da9">&#9670;&nbsp;</a></span>fop</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a> fop</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FPU opcode. </p>

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00009">9</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>

</div>
</div>
<a id="ab22d66ef6012b705c21f163e38fa496e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab22d66ef6012b705c21f163e38fa496e">&#9670;&nbsp;</a></span>fsw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a5debae8b2a1ec20a6694c0c443ee399e">uint16_t</a> fsw</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FPU status word. </p>

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00003">3</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>

</div>
</div>
<a id="ae7c0ce85422a2a1bb4c709c3fa9bfdd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7c0ce85422a2a1bb4c709c3fa9bfdd5">&#9670;&nbsp;</a></span>ftw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a> ftw</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FPU tag words. </p>

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00005">5</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>

</div>
</div>
<a id="a1485787f3c2fb8d9f8e3668eb0dbbfe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1485787f3c2fb8d9f8e3668eb0dbbfe3">&#9670;&nbsp;</a></span>mxcsr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> mxcsr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SSE control register. </p>

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00015">15</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>

</div>
</div>
<a id="ab34c8517083c2fe1c7d1a7bfce6896d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab34c8517083c2fe1c7d1a7bfce6896d5">&#9670;&nbsp;</a></span>mxcsrmask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a0a8582351ac627ee8bde2973c825e47f">uint32_t</a> mxcsrmask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SSE control register mask. </p>

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00017">17</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>

</div>
</div>
<a id="a33656e1e604e9a92fef40e66e3bf036d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33656e1e604e9a92fef40e66e3bf036d">&#9670;&nbsp;</a></span>raw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a> raw</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00025">25</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d85/CrashDetails_8cpp_source.html#l00142">PageFaultExceptionHandler()</a>.</p>

</div>
</div>
<a id="a631e90d006f9914332fd0898840cf728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a631e90d006f9914332fd0898840cf728">&#9670;&nbsp;</a></span>rdp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a> rdp</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FPU data pointer. </p>

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00013">13</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>

</div>
</div>
<a id="a68394408e82008fe25bfe2931b59ce58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68394408e82008fe25bfe2931b59ce58">&#9670;&nbsp;</a></span>Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a> Reserved</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved (zero) </p>

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00007">7</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>

</div>
</div>
<a id="a90e28f434559f0582a69699dc4dbc286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90e28f434559f0582a69699dc4dbc286">&#9670;&nbsp;</a></span>rip</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a2095b9bffea4b2656950c6c0419edbf1">uint64_t</a> rip</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PFU instruction pointer. </p>

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00011">11</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>

</div>
</div>
<a id="a134ea376700be77c5d061d7212a5cde3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a134ea376700be77c5d061d7212a5cde3">&#9670;&nbsp;</a></span>st</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a> st</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FPU registers (last 6 bytes reserved) </p>

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00019">19</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../db/dbc/Kernel_2Library_2liballoc__1__1_8c_source.html#l00177">allocate_new_page()</a>.</p>

</div>
</div>
<a id="aaac7bab3571d29982527056078c0cebc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaac7bab3571d29982527056078c0cebc">&#9670;&nbsp;</a></span>xmm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a3cb4a16b0e8d6af0af86d4fd6ba5fd9d">uint8_t</a> xmm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>XMM registers. </p>

<p class="definition">Definition at line <a class="el" href="../../df/dbe/cpu_8hpp_source.html#l00021">21</a> of file <a class="el" href="../../df/dbe/cpu_8hpp_source.html">cpu.hpp</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_52bed8acfaac088d5968cb2c84d7645d.html">Kernel</a></li><li class="navelem"><a class="el" href="../../dir_2c335c1ccbf6ef7c89cc08c9ed88be2e.html">include</a></li><li class="navelem"><a class="el" href="../../df/dbe/cpu_8hpp.html">cpu.hpp</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
