{
  "main": {
    "_10_32": {
      "out": 10
    },
    "_15_32": {
      "out": 15
    },
    "_1_1": {
      "out": 1
    },
    "const0": {
      "out": 0
    },
    "const1": {
      "out": 0
    },
    "lt0": {
      "left": 15,
      "out": 0,
      "right": 10
    },
    "reg": {
      "clk": X,
      "done": 1,
      "in": 10,
      "out": 10,
      "write_en": 1
    },
    "reg0": {
      "clk": X,
      "done": 1,
      "in": 0,
      "out": 0,
      "write_en": 1
    }
  }
}