INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/alarm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alarm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/clock_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/imports/modules/count_to.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_to
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/diplay_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/hours_to_bcd_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hours_to_bcd_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/increment_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module increment_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/master_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/mins_to_bcd_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mins_to_bcd_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/pwm_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/read_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_audio
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/scan_square_wave_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_wave_gen
INFO: [VRFC 10-2458] undeclared symbol new_frequency, assumed default net type wire [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/scan_square_wave_gen.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/seg_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/sequential_enable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequential_enable
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/tob_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tob_tb
INFO: [VRFC 10-2458] undeclared symbol audio_en, assumed default net type wire [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/tob_tb.v:39]
INFO: [VRFC 10-2458] undeclared symbol run_on_sec, assumed default net type wire [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/tob_tb.v:40]
INFO: [VRFC 10-2458] undeclared symbol a_led, assumed default net type wire [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sim_1/new/tob_tb.v:46]
