
BLDC_6_Step_Control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004594  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08004728  08004728  00014728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004760  08004760  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08004760  08004760  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004760  08004760  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004760  08004760  00014760  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004764  08004764  00014764  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004768  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          00000284  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000290  20000290  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d1d6  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001e35  00000000  00000000  0002d212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ad0  00000000  00000000  0002f048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000009e8  00000000  00000000  0002fb18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020167  00000000  00000000  00030500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dbc6  00000000  00000000  00050667  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c7d1b  00000000  00000000  0005e22d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00125f48  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002bfc  00000000  00000000  00125f9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08004710 	.word	0x08004710

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08004710 	.word	0x08004710

080001d4 <PeripheralsStart>:
#include "TimeTask.h"

const uint8_t Trigger_Control_State[6] = {State_A_B,State_A_C,State_B_C,State_B_A,State_C_A,State_C_B};

void PeripheralsStart()
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
	  Motor_Control.Duty_Cycle = 40;
 80001d8:	4b1d      	ldr	r3, [pc, #116]	; (8000250 <PeripheralsStart+0x7c>)
 80001da:	2228      	movs	r2, #40	; 0x28
 80001dc:	705a      	strb	r2, [r3, #1]

	  Start_Up.Duty_Cycle = 50;
 80001de:	4b1d      	ldr	r3, [pc, #116]	; (8000254 <PeripheralsStart+0x80>)
 80001e0:	2232      	movs	r2, #50	; 0x32
 80001e2:	701a      	strb	r2, [r3, #0]
	  Start_Up.Delay_Seconds = 0.00005f; // 50 mikro saniye (20k task'ta yapılabilecek minimum süre)
 80001e4:	4b1b      	ldr	r3, [pc, #108]	; (8000254 <PeripheralsStart+0x80>)
 80001e6:	4a1c      	ldr	r2, [pc, #112]	; (8000258 <PeripheralsStart+0x84>)
 80001e8:	605a      	str	r2, [r3, #4]
	  Start_Up.Tour = 3;
 80001ea:	4b1a      	ldr	r3, [pc, #104]	; (8000254 <PeripheralsStart+0x80>)
 80001ec:	2203      	movs	r2, #3
 80001ee:	805a      	strh	r2, [r3, #2]

	  Start_Up.Align_Coefficient = 2;
 80001f0:	4b18      	ldr	r3, [pc, #96]	; (8000254 <PeripheralsStart+0x80>)
 80001f2:	2202      	movs	r2, #2
 80001f4:	819a      	strh	r2, [r3, #12]
	  Start_Up.Align_DutyCycle = 50;
 80001f6:	4b17      	ldr	r3, [pc, #92]	; (8000254 <PeripheralsStart+0x80>)
 80001f8:	2232      	movs	r2, #50	; 0x32
 80001fa:	81da      	strh	r2, [r3, #14]

	  Motor_Control.Drive_Stage = START_UP;
 80001fc:	4b14      	ldr	r3, [pc, #80]	; (8000250 <PeripheralsStart+0x7c>)
 80001fe:	2200      	movs	r2, #0
 8000200:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);	// Phase A High
 8000204:	2100      	movs	r1, #0
 8000206:	4815      	ldr	r0, [pc, #84]	; (800025c <PeripheralsStart+0x88>)
 8000208:	f003 f890 	bl	800332c <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);	// Phase B High
 800020c:	2104      	movs	r1, #4
 800020e:	4813      	ldr	r0, [pc, #76]	; (800025c <PeripheralsStart+0x88>)
 8000210:	f003 f88c 	bl	800332c <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);	// Phase C High
 8000214:	2108      	movs	r1, #8
 8000216:	4811      	ldr	r0, [pc, #68]	; (800025c <PeripheralsStart+0x88>)
 8000218:	f003 f888 	bl	800332c <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);	// Phase A Low
 800021c:	2100      	movs	r1, #0
 800021e:	4810      	ldr	r0, [pc, #64]	; (8000260 <PeripheralsStart+0x8c>)
 8000220:	f003 f884 	bl	800332c <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);	// Phase B Low
 8000224:	2104      	movs	r1, #4
 8000226:	480e      	ldr	r0, [pc, #56]	; (8000260 <PeripheralsStart+0x8c>)
 8000228:	f003 f880 	bl	800332c <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);	// Phase C Low
 800022c:	2108      	movs	r1, #8
 800022e:	480c      	ldr	r0, [pc, #48]	; (8000260 <PeripheralsStart+0x8c>)
 8000230:	f003 f87c 	bl	800332c <HAL_TIM_PWM_Start>

	  HAL_COMP_Start(&hcomp1);	// Phase A Out
 8000234:	480b      	ldr	r0, [pc, #44]	; (8000264 <PeripheralsStart+0x90>)
 8000236:	f001 f87b 	bl	8001330 <HAL_COMP_Start>
	  HAL_COMP_Start(&hcomp3);	// Phase B Out
 800023a:	480b      	ldr	r0, [pc, #44]	; (8000268 <PeripheralsStart+0x94>)
 800023c:	f001 f878 	bl	8001330 <HAL_COMP_Start>
	  HAL_COMP_Start(&hcomp5);	// Phase C Out
 8000240:	480a      	ldr	r0, [pc, #40]	; (800026c <PeripheralsStart+0x98>)
 8000242:	f001 f875 	bl	8001330 <HAL_COMP_Start>

	  HAL_TIM_Base_Start_IT(&htim4);	// for Time Tasks
 8000246:	480a      	ldr	r0, [pc, #40]	; (8000270 <PeripheralsStart+0x9c>)
 8000248:	f002 ffa8 	bl	800319c <HAL_TIM_Base_Start_IT>
}
 800024c:	bf00      	nop
 800024e:	bd80      	pop	{r7, pc}
 8000250:	20000268 	.word	0x20000268
 8000254:	200001a8 	.word	0x200001a8
 8000258:	3851b717 	.word	0x3851b717
 800025c:	2000015c 	.word	0x2000015c
 8000260:	2000010c 	.word	0x2000010c
 8000264:	200000dc 	.word	0x200000dc
 8000268:	200001b8 	.word	0x200001b8
 800026c:	20000238 	.word	0x20000238
 8000270:	20000090 	.word	0x20000090

08000274 <Stop_Motor>:

void Stop_Motor()
{
 8000274:	b580      	push	{r7, lr}
 8000276:	af00      	add	r7, sp, #0
	Set_Motor_State(Trigger_Control_State[0],0);
 8000278:	2305      	movs	r3, #5
 800027a:	2100      	movs	r1, #0
 800027c:	4618      	mov	r0, r3
 800027e:	f000 f957 	bl	8000530 <Set_Motor_State>
	Set_Motor_State(Trigger_Control_State[1],0);
 8000282:	2301      	movs	r3, #1
 8000284:	2100      	movs	r1, #0
 8000286:	4618      	mov	r0, r3
 8000288:	f000 f952 	bl	8000530 <Set_Motor_State>
	Set_Motor_State(Trigger_Control_State[2],0);
 800028c:	2303      	movs	r3, #3
 800028e:	2100      	movs	r1, #0
 8000290:	4618      	mov	r0, r3
 8000292:	f000 f94d 	bl	8000530 <Set_Motor_State>
	Set_Motor_State(Trigger_Control_State[3],0);
 8000296:	2302      	movs	r3, #2
 8000298:	2100      	movs	r1, #0
 800029a:	4618      	mov	r0, r3
 800029c:	f000 f948 	bl	8000530 <Set_Motor_State>
	Set_Motor_State(Trigger_Control_State[4],0);
 80002a0:	2306      	movs	r3, #6
 80002a2:	2100      	movs	r1, #0
 80002a4:	4618      	mov	r0, r3
 80002a6:	f000 f943 	bl	8000530 <Set_Motor_State>
	Set_Motor_State(Trigger_Control_State[5],0);
 80002aa:	2304      	movs	r3, #4
 80002ac:	2100      	movs	r1, #0
 80002ae:	4618      	mov	r0, r3
 80002b0:	f000 f93e 	bl	8000530 <Set_Motor_State>

	Motor_Control.Drive_Stage = START_UP;
 80002b4:	4b02      	ldr	r3, [pc, #8]	; (80002c0 <Stop_Motor+0x4c>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 80002bc:	bf00      	nop
 80002be:	bd80      	pop	{r7, pc}
 80002c0:	20000268 	.word	0x20000268

080002c4 <Start_Up_Motor>:

void Start_Up_Motor()
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	af00      	add	r7, sp, #0
	static int Tour_Counter = 0;

	if(Motor_Control.Control_Counter++ >= MOTOR_CONTROL_TASK_HZ*Start_Up.Delay_Seconds)
 80002c8:	4b2b      	ldr	r3, [pc, #172]	; (8000378 <Start_Up_Motor+0xb4>)
 80002ca:	69da      	ldr	r2, [r3, #28]
 80002cc:	1c53      	adds	r3, r2, #1
 80002ce:	492a      	ldr	r1, [pc, #168]	; (8000378 <Start_Up_Motor+0xb4>)
 80002d0:	61cb      	str	r3, [r1, #28]
 80002d2:	ee07 2a90 	vmov	s15, r2
 80002d6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80002da:	4b28      	ldr	r3, [pc, #160]	; (800037c <Start_Up_Motor+0xb8>)
 80002dc:	edd3 7a01 	vldr	s15, [r3, #4]
 80002e0:	eddf 6a27 	vldr	s13, [pc, #156]	; 8000380 <Start_Up_Motor+0xbc>
 80002e4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80002e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80002ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80002f0:	da00      	bge.n	80002f4 <Start_Up_Motor+0x30>
		else
		{
			Motor_Control.Motor_State_Index = (Motor_Control.Motor_State_Index + 1) % 6;
		}
	}
}
 80002f2:	e03f      	b.n	8000374 <Start_Up_Motor+0xb0>
		Motor_Control.Control_Counter = 0;
 80002f4:	4b20      	ldr	r3, [pc, #128]	; (8000378 <Start_Up_Motor+0xb4>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	61da      	str	r2, [r3, #28]
		Set_Motor_State(Trigger_Control_State[Motor_Control.Motor_State_Index], Start_Up.Duty_Cycle);
 80002fa:	4b1f      	ldr	r3, [pc, #124]	; (8000378 <Start_Up_Motor+0xb4>)
 80002fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000300:	461a      	mov	r2, r3
 8000302:	4b20      	ldr	r3, [pc, #128]	; (8000384 <Start_Up_Motor+0xc0>)
 8000304:	5c9b      	ldrb	r3, [r3, r2]
 8000306:	4a1d      	ldr	r2, [pc, #116]	; (800037c <Start_Up_Motor+0xb8>)
 8000308:	7812      	ldrb	r2, [r2, #0]
 800030a:	b292      	uxth	r2, r2
 800030c:	4611      	mov	r1, r2
 800030e:	4618      	mov	r0, r3
 8000310:	f000 f90e 	bl	8000530 <Set_Motor_State>
		if( (Trigger_Control_State[Motor_Control.Motor_State_Index] == State_C_B) && Tour_Counter++ >= Start_Up.Tour*6)
 8000314:	4b18      	ldr	r3, [pc, #96]	; (8000378 <Start_Up_Motor+0xb4>)
 8000316:	f893 3020 	ldrb.w	r3, [r3, #32]
 800031a:	461a      	mov	r2, r3
 800031c:	4b19      	ldr	r3, [pc, #100]	; (8000384 <Start_Up_Motor+0xc0>)
 800031e:	5c9b      	ldrb	r3, [r3, r2]
 8000320:	2b04      	cmp	r3, #4
 8000322:	d115      	bne.n	8000350 <Start_Up_Motor+0x8c>
 8000324:	4b18      	ldr	r3, [pc, #96]	; (8000388 <Start_Up_Motor+0xc4>)
 8000326:	681a      	ldr	r2, [r3, #0]
 8000328:	1c53      	adds	r3, r2, #1
 800032a:	4917      	ldr	r1, [pc, #92]	; (8000388 <Start_Up_Motor+0xc4>)
 800032c:	600b      	str	r3, [r1, #0]
 800032e:	4b13      	ldr	r3, [pc, #76]	; (800037c <Start_Up_Motor+0xb8>)
 8000330:	885b      	ldrh	r3, [r3, #2]
 8000332:	4619      	mov	r1, r3
 8000334:	460b      	mov	r3, r1
 8000336:	005b      	lsls	r3, r3, #1
 8000338:	440b      	add	r3, r1
 800033a:	005b      	lsls	r3, r3, #1
 800033c:	429a      	cmp	r2, r3
 800033e:	db07      	blt.n	8000350 <Start_Up_Motor+0x8c>
			Motor_Control.Drive_Stage = ALIGN;
 8000340:	4b0d      	ldr	r3, [pc, #52]	; (8000378 <Start_Up_Motor+0xb4>)
 8000342:	2201      	movs	r2, #1
 8000344:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			Tour_Counter = 0;
 8000348:	4b0f      	ldr	r3, [pc, #60]	; (8000388 <Start_Up_Motor+0xc4>)
 800034a:	2200      	movs	r2, #0
 800034c:	601a      	str	r2, [r3, #0]
}
 800034e:	e011      	b.n	8000374 <Start_Up_Motor+0xb0>
			Motor_Control.Motor_State_Index = (Motor_Control.Motor_State_Index + 1) % 6;
 8000350:	4b09      	ldr	r3, [pc, #36]	; (8000378 <Start_Up_Motor+0xb4>)
 8000352:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000356:	1c5a      	adds	r2, r3, #1
 8000358:	4b0c      	ldr	r3, [pc, #48]	; (800038c <Start_Up_Motor+0xc8>)
 800035a:	fb83 3102 	smull	r3, r1, r3, r2
 800035e:	17d3      	asrs	r3, r2, #31
 8000360:	1ac9      	subs	r1, r1, r3
 8000362:	460b      	mov	r3, r1
 8000364:	005b      	lsls	r3, r3, #1
 8000366:	440b      	add	r3, r1
 8000368:	005b      	lsls	r3, r3, #1
 800036a:	1ad1      	subs	r1, r2, r3
 800036c:	b2ca      	uxtb	r2, r1
 800036e:	4b02      	ldr	r3, [pc, #8]	; (8000378 <Start_Up_Motor+0xb4>)
 8000370:	f883 2020 	strb.w	r2, [r3, #32]
}
 8000374:	bf00      	nop
 8000376:	bd80      	pop	{r7, pc}
 8000378:	20000268 	.word	0x20000268
 800037c:	200001a8 	.word	0x200001a8
 8000380:	469c4000 	.word	0x469c4000
 8000384:	08004728 	.word	0x08004728
 8000388:	20000028 	.word	0x20000028
 800038c:	2aaaaaab 	.word	0x2aaaaaab

08000390 <Align_Motor>:

void Align_Motor()
{
 8000390:	b580      	push	{r7, lr}
 8000392:	af00      	add	r7, sp, #0
	static int Tour_Counter = 0;

	if(Motor_Control.Control_Counter++ >= MOTOR_CONTROL_TASK_HZ*Start_Up.Delay_Seconds)
 8000394:	4b2d      	ldr	r3, [pc, #180]	; (800044c <Align_Motor+0xbc>)
 8000396:	69da      	ldr	r2, [r3, #28]
 8000398:	1c53      	adds	r3, r2, #1
 800039a:	492c      	ldr	r1, [pc, #176]	; (800044c <Align_Motor+0xbc>)
 800039c:	61cb      	str	r3, [r1, #28]
 800039e:	ee07 2a90 	vmov	s15, r2
 80003a2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80003a6:	4b2a      	ldr	r3, [pc, #168]	; (8000450 <Align_Motor+0xc0>)
 80003a8:	edd3 7a01 	vldr	s15, [r3, #4]
 80003ac:	eddf 6a29 	vldr	s13, [pc, #164]	; 8000454 <Align_Motor+0xc4>
 80003b0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80003b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80003b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80003bc:	da00      	bge.n	80003c0 <Align_Motor+0x30>
		else
		{
			Motor_Control.Motor_State_Index = (Motor_Control.Motor_State_Index + 1) % 6;
		}
	}
}
 80003be:	e042      	b.n	8000446 <Align_Motor+0xb6>
		Motor_Control.Control_Counter = 0;
 80003c0:	4b22      	ldr	r3, [pc, #136]	; (800044c <Align_Motor+0xbc>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	61da      	str	r2, [r3, #28]
		Set_Motor_State(Trigger_Control_State[Motor_Control.Motor_State_Index], Start_Up.Align_DutyCycle);
 80003c6:	4b21      	ldr	r3, [pc, #132]	; (800044c <Align_Motor+0xbc>)
 80003c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80003cc:	461a      	mov	r2, r3
 80003ce:	4b22      	ldr	r3, [pc, #136]	; (8000458 <Align_Motor+0xc8>)
 80003d0:	5c9b      	ldrb	r3, [r3, r2]
 80003d2:	4a1f      	ldr	r2, [pc, #124]	; (8000450 <Align_Motor+0xc0>)
 80003d4:	89d2      	ldrh	r2, [r2, #14]
 80003d6:	4611      	mov	r1, r2
 80003d8:	4618      	mov	r0, r3
 80003da:	f000 f8a9 	bl	8000530 <Set_Motor_State>
		if( (Trigger_Control_State[Motor_Control.Motor_State_Index] == State_C_B) && Tour_Counter++ >= Start_Up.Tour*Start_Up.Align_Coefficient*6)
 80003de:	4b1b      	ldr	r3, [pc, #108]	; (800044c <Align_Motor+0xbc>)
 80003e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80003e4:	461a      	mov	r2, r3
 80003e6:	4b1c      	ldr	r3, [pc, #112]	; (8000458 <Align_Motor+0xc8>)
 80003e8:	5c9b      	ldrb	r3, [r3, r2]
 80003ea:	2b04      	cmp	r3, #4
 80003ec:	d119      	bne.n	8000422 <Align_Motor+0x92>
 80003ee:	4b1b      	ldr	r3, [pc, #108]	; (800045c <Align_Motor+0xcc>)
 80003f0:	681a      	ldr	r2, [r3, #0]
 80003f2:	1c53      	adds	r3, r2, #1
 80003f4:	4919      	ldr	r1, [pc, #100]	; (800045c <Align_Motor+0xcc>)
 80003f6:	600b      	str	r3, [r1, #0]
 80003f8:	4b15      	ldr	r3, [pc, #84]	; (8000450 <Align_Motor+0xc0>)
 80003fa:	885b      	ldrh	r3, [r3, #2]
 80003fc:	4619      	mov	r1, r3
 80003fe:	4b14      	ldr	r3, [pc, #80]	; (8000450 <Align_Motor+0xc0>)
 8000400:	899b      	ldrh	r3, [r3, #12]
 8000402:	fb03 f101 	mul.w	r1, r3, r1
 8000406:	460b      	mov	r3, r1
 8000408:	005b      	lsls	r3, r3, #1
 800040a:	440b      	add	r3, r1
 800040c:	005b      	lsls	r3, r3, #1
 800040e:	429a      	cmp	r2, r3
 8000410:	db07      	blt.n	8000422 <Align_Motor+0x92>
			Motor_Control.Drive_Stage = RUN;
 8000412:	4b0e      	ldr	r3, [pc, #56]	; (800044c <Align_Motor+0xbc>)
 8000414:	2202      	movs	r2, #2
 8000416:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			Tour_Counter = 0;
 800041a:	4b10      	ldr	r3, [pc, #64]	; (800045c <Align_Motor+0xcc>)
 800041c:	2200      	movs	r2, #0
 800041e:	601a      	str	r2, [r3, #0]
}
 8000420:	e011      	b.n	8000446 <Align_Motor+0xb6>
			Motor_Control.Motor_State_Index = (Motor_Control.Motor_State_Index + 1) % 6;
 8000422:	4b0a      	ldr	r3, [pc, #40]	; (800044c <Align_Motor+0xbc>)
 8000424:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000428:	1c5a      	adds	r2, r3, #1
 800042a:	4b0d      	ldr	r3, [pc, #52]	; (8000460 <Align_Motor+0xd0>)
 800042c:	fb83 3102 	smull	r3, r1, r3, r2
 8000430:	17d3      	asrs	r3, r2, #31
 8000432:	1ac9      	subs	r1, r1, r3
 8000434:	460b      	mov	r3, r1
 8000436:	005b      	lsls	r3, r3, #1
 8000438:	440b      	add	r3, r1
 800043a:	005b      	lsls	r3, r3, #1
 800043c:	1ad1      	subs	r1, r2, r3
 800043e:	b2ca      	uxtb	r2, r1
 8000440:	4b02      	ldr	r3, [pc, #8]	; (800044c <Align_Motor+0xbc>)
 8000442:	f883 2020 	strb.w	r2, [r3, #32]
}
 8000446:	bf00      	nop
 8000448:	bd80      	pop	{r7, pc}
 800044a:	bf00      	nop
 800044c:	20000268 	.word	0x20000268
 8000450:	200001a8 	.word	0x200001a8
 8000454:	469c4000 	.word	0x469c4000
 8000458:	08004728 	.word	0x08004728
 800045c:	2000002c 	.word	0x2000002c
 8000460:	2aaaaaab 	.word	0x2aaaaaab

08000464 <Run_Motor>:

void Run_Motor()
{
 8000464:	b580      	push	{r7, lr}
 8000466:	af00      	add	r7, sp, #0

	  static uint8_t Next_State_Index = 0;

	  Motor_Control.A_Out = HAL_COMP_GetOutputLevel(&hcomp1) >> 30;
 8000468:	482a      	ldr	r0, [pc, #168]	; (8000514 <Run_Motor+0xb0>)
 800046a:	f001 f851 	bl	8001510 <HAL_COMP_GetOutputLevel>
 800046e:	4603      	mov	r3, r0
 8000470:	0f9b      	lsrs	r3, r3, #30
 8000472:	4a29      	ldr	r2, [pc, #164]	; (8000518 <Run_Motor+0xb4>)
 8000474:	6053      	str	r3, [r2, #4]
	  Motor_Control.B_Out = HAL_COMP_GetOutputLevel(&hcomp3) >> 30;
 8000476:	4829      	ldr	r0, [pc, #164]	; (800051c <Run_Motor+0xb8>)
 8000478:	f001 f84a 	bl	8001510 <HAL_COMP_GetOutputLevel>
 800047c:	4603      	mov	r3, r0
 800047e:	0f9b      	lsrs	r3, r3, #30
 8000480:	4a25      	ldr	r2, [pc, #148]	; (8000518 <Run_Motor+0xb4>)
 8000482:	6093      	str	r3, [r2, #8]
	  Motor_Control.C_Out = HAL_COMP_GetOutputLevel(&hcomp5) >> 30;
 8000484:	4826      	ldr	r0, [pc, #152]	; (8000520 <Run_Motor+0xbc>)
 8000486:	f001 f843 	bl	8001510 <HAL_COMP_GetOutputLevel>
 800048a:	4603      	mov	r3, r0
 800048c:	0f9b      	lsrs	r3, r3, #30
 800048e:	4a22      	ldr	r2, [pc, #136]	; (8000518 <Run_Motor+0xb4>)
 8000490:	60d3      	str	r3, [r2, #12]

	  Motor_Control.Rotor_Position = (Motor_Control.C_Out << 2) + (Motor_Control.B_Out << 1) + (Motor_Control.A_Out);
 8000492:	4b21      	ldr	r3, [pc, #132]	; (8000518 <Run_Motor+0xb4>)
 8000494:	68db      	ldr	r3, [r3, #12]
 8000496:	b2db      	uxtb	r3, r3
 8000498:	009b      	lsls	r3, r3, #2
 800049a:	b2da      	uxtb	r2, r3
 800049c:	4b1e      	ldr	r3, [pc, #120]	; (8000518 <Run_Motor+0xb4>)
 800049e:	689b      	ldr	r3, [r3, #8]
 80004a0:	b2db      	uxtb	r3, r3
 80004a2:	005b      	lsls	r3, r3, #1
 80004a4:	b2db      	uxtb	r3, r3
 80004a6:	4413      	add	r3, r2
 80004a8:	b2da      	uxtb	r2, r3
 80004aa:	4b1b      	ldr	r3, [pc, #108]	; (8000518 <Run_Motor+0xb4>)
 80004ac:	685b      	ldr	r3, [r3, #4]
 80004ae:	b2db      	uxtb	r3, r3
 80004b0:	4413      	add	r3, r2
 80004b2:	b2da      	uxtb	r2, r3
 80004b4:	4b18      	ldr	r3, [pc, #96]	; (8000518 <Run_Motor+0xb4>)
 80004b6:	709a      	strb	r2, [r3, #2]

	  Next_State_Index = (Motor_Control.Motor_State_Index + 1) % 6;
 80004b8:	4b17      	ldr	r3, [pc, #92]	; (8000518 <Run_Motor+0xb4>)
 80004ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80004be:	1c5a      	adds	r2, r3, #1
 80004c0:	4b18      	ldr	r3, [pc, #96]	; (8000524 <Run_Motor+0xc0>)
 80004c2:	fb83 3102 	smull	r3, r1, r3, r2
 80004c6:	17d3      	asrs	r3, r2, #31
 80004c8:	1ac9      	subs	r1, r1, r3
 80004ca:	460b      	mov	r3, r1
 80004cc:	005b      	lsls	r3, r3, #1
 80004ce:	440b      	add	r3, r1
 80004d0:	005b      	lsls	r3, r3, #1
 80004d2:	1ad1      	subs	r1, r2, r3
 80004d4:	b2ca      	uxtb	r2, r1
 80004d6:	4b14      	ldr	r3, [pc, #80]	; (8000528 <Run_Motor+0xc4>)
 80004d8:	701a      	strb	r2, [r3, #0]

	  if(Motor_Control.Rotor_Position == Trigger_Control_State[Next_State_Index])
 80004da:	4b0f      	ldr	r3, [pc, #60]	; (8000518 <Run_Motor+0xb4>)
 80004dc:	789a      	ldrb	r2, [r3, #2]
 80004de:	4b12      	ldr	r3, [pc, #72]	; (8000528 <Run_Motor+0xc4>)
 80004e0:	781b      	ldrb	r3, [r3, #0]
 80004e2:	4619      	mov	r1, r3
 80004e4:	4b11      	ldr	r3, [pc, #68]	; (800052c <Run_Motor+0xc8>)
 80004e6:	5c5b      	ldrb	r3, [r3, r1]
 80004e8:	429a      	cmp	r2, r3
 80004ea:	d111      	bne.n	8000510 <Run_Motor+0xac>
	  {
		  Motor_Control.Motor_State_Index = Next_State_Index;
 80004ec:	4b0e      	ldr	r3, [pc, #56]	; (8000528 <Run_Motor+0xc4>)
 80004ee:	781a      	ldrb	r2, [r3, #0]
 80004f0:	4b09      	ldr	r3, [pc, #36]	; (8000518 <Run_Motor+0xb4>)
 80004f2:	f883 2020 	strb.w	r2, [r3, #32]

		  Set_Motor_State(Trigger_Control_State[Motor_Control.Motor_State_Index], Motor_Control.Duty_Cycle);
 80004f6:	4b08      	ldr	r3, [pc, #32]	; (8000518 <Run_Motor+0xb4>)
 80004f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80004fc:	461a      	mov	r2, r3
 80004fe:	4b0b      	ldr	r3, [pc, #44]	; (800052c <Run_Motor+0xc8>)
 8000500:	5c9b      	ldrb	r3, [r3, r2]
 8000502:	4a05      	ldr	r2, [pc, #20]	; (8000518 <Run_Motor+0xb4>)
 8000504:	7852      	ldrb	r2, [r2, #1]
 8000506:	b292      	uxth	r2, r2
 8000508:	4611      	mov	r1, r2
 800050a:	4618      	mov	r0, r3
 800050c:	f000 f810 	bl	8000530 <Set_Motor_State>

//		  static int h = 0;
//		  Set_Motor_State(Trigger_Control_State[h], Motor_Control.Duty_Cycle);
//		  h = (h+1)%6;

}
 8000510:	bf00      	nop
 8000512:	bd80      	pop	{r7, pc}
 8000514:	200000dc 	.word	0x200000dc
 8000518:	20000268 	.word	0x20000268
 800051c:	200001b8 	.word	0x200001b8
 8000520:	20000238 	.word	0x20000238
 8000524:	2aaaaaab 	.word	0x2aaaaaab
 8000528:	20000030 	.word	0x20000030
 800052c:	08004728 	.word	0x08004728

08000530 <Set_Motor_State>:

void Set_Motor_State(uint8_t State, uint16_t DutyCycle)
{
 8000530:	b480      	push	{r7}
 8000532:	b083      	sub	sp, #12
 8000534:	af00      	add	r7, sp, #0
 8000536:	4603      	mov	r3, r0
 8000538:	460a      	mov	r2, r1
 800053a:	71fb      	strb	r3, [r7, #7]
 800053c:	4613      	mov	r3, r2
 800053e:	80bb      	strh	r3, [r7, #4]
	Motor_Control.Signal = (htim1.Init.Period+1)*DutyCycle/100;	// CCR
 8000540:	4b79      	ldr	r3, [pc, #484]	; (8000728 <Set_Motor_State+0x1f8>)
 8000542:	68db      	ldr	r3, [r3, #12]
 8000544:	3301      	adds	r3, #1
 8000546:	88ba      	ldrh	r2, [r7, #4]
 8000548:	fb02 f303 	mul.w	r3, r2, r3
 800054c:	4a77      	ldr	r2, [pc, #476]	; (800072c <Set_Motor_State+0x1fc>)
 800054e:	fba2 2303 	umull	r2, r3, r2, r3
 8000552:	095b      	lsrs	r3, r3, #5
 8000554:	4a76      	ldr	r2, [pc, #472]	; (8000730 <Set_Motor_State+0x200>)
 8000556:	6113      	str	r3, [r2, #16]
	Motor_Control.Max_Signal = htim1.Init.Period+1;				// ARR
 8000558:	4b73      	ldr	r3, [pc, #460]	; (8000728 <Set_Motor_State+0x1f8>)
 800055a:	68db      	ldr	r3, [r3, #12]
 800055c:	3301      	adds	r3, #1
 800055e:	4a74      	ldr	r2, [pc, #464]	; (8000730 <Set_Motor_State+0x200>)
 8000560:	6153      	str	r3, [r2, #20]

	switch(State)
 8000562:	79fb      	ldrb	r3, [r7, #7]
 8000564:	3b01      	subs	r3, #1
 8000566:	2b05      	cmp	r3, #5
 8000568:	f200 80d6 	bhi.w	8000718 <Set_Motor_State+0x1e8>
 800056c:	a201      	add	r2, pc, #4	; (adr r2, 8000574 <Set_Motor_State+0x44>)
 800056e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000572:	bf00      	nop
 8000574:	080005cf 	.word	0x080005cf
 8000578:	08000653 	.word	0x08000653
 800057c:	08000611 	.word	0x08000611
 8000580:	080006d7 	.word	0x080006d7
 8000584:	0800058d 	.word	0x0800058d
 8000588:	08000695 	.word	0x08000695
	{

		case State_A_B:

			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,0);
 800058c:	4b69      	ldr	r3, [pc, #420]	; (8000734 <Set_Motor_State+0x204>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	2200      	movs	r2, #0
 8000592:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3,0);
 8000594:	4b67      	ldr	r3, [pc, #412]	; (8000734 <Set_Motor_State+0x204>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	2200      	movs	r2, #0
 800059a:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,0);
 800059c:	4b62      	ldr	r3, [pc, #392]	; (8000728 <Set_Motor_State+0x1f8>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	2200      	movs	r2, #0
 80005a2:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,0);
 80005a4:	4b60      	ldr	r3, [pc, #384]	; (8000728 <Set_Motor_State+0x1f8>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	2200      	movs	r2, #0
 80005aa:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,Motor_Control.Signal);		// A HIGH ACTIVE
 80005ac:	4b5e      	ldr	r3, [pc, #376]	; (8000728 <Set_Motor_State+0x1f8>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	4a5f      	ldr	r2, [pc, #380]	; (8000730 <Set_Motor_State+0x200>)
 80005b2:	6912      	ldr	r2, [r2, #16]
 80005b4:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2,Motor_Control.Max_Signal);	// B LOW AVTIVE
 80005b6:	4b5f      	ldr	r3, [pc, #380]	; (8000734 <Set_Motor_State+0x204>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	4a5d      	ldr	r2, [pc, #372]	; (8000730 <Set_Motor_State+0x200>)
 80005bc:	6952      	ldr	r2, [r2, #20]
 80005be:	639a      	str	r2, [r3, #56]	; 0x38

			Motor_Control.Pulse_Center = htim1.Instance->CCR1 / 2;
 80005c0:	4b59      	ldr	r3, [pc, #356]	; (8000728 <Set_Motor_State+0x1f8>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005c6:	085b      	lsrs	r3, r3, #1
 80005c8:	4a59      	ldr	r2, [pc, #356]	; (8000730 <Set_Motor_State+0x200>)
 80005ca:	6193      	str	r3, [r2, #24]

			break;
 80005cc:	e0a5      	b.n	800071a <Set_Motor_State+0x1ea>

		case State_A_C:

			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,0);
 80005ce:	4b59      	ldr	r3, [pc, #356]	; (8000734 <Set_Motor_State+0x204>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	2200      	movs	r2, #0
 80005d4:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2,0);
 80005d6:	4b57      	ldr	r3, [pc, #348]	; (8000734 <Set_Motor_State+0x204>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	2200      	movs	r2, #0
 80005dc:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,0);
 80005de:	4b52      	ldr	r3, [pc, #328]	; (8000728 <Set_Motor_State+0x1f8>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	2200      	movs	r2, #0
 80005e4:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,0);
 80005e6:	4b50      	ldr	r3, [pc, #320]	; (8000728 <Set_Motor_State+0x1f8>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	2200      	movs	r2, #0
 80005ec:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,Motor_Control.Signal);		// A HIGH ACTIVE
 80005ee:	4b4e      	ldr	r3, [pc, #312]	; (8000728 <Set_Motor_State+0x1f8>)
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	4a4f      	ldr	r2, [pc, #316]	; (8000730 <Set_Motor_State+0x200>)
 80005f4:	6912      	ldr	r2, [r2, #16]
 80005f6:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3,Motor_Control.Max_Signal);	// C LOW ACTIVE
 80005f8:	4b4e      	ldr	r3, [pc, #312]	; (8000734 <Set_Motor_State+0x204>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4a4c      	ldr	r2, [pc, #304]	; (8000730 <Set_Motor_State+0x200>)
 80005fe:	6952      	ldr	r2, [r2, #20]
 8000600:	63da      	str	r2, [r3, #60]	; 0x3c

			Motor_Control.Pulse_Center = htim1.Instance->CCR1 / 2;
 8000602:	4b49      	ldr	r3, [pc, #292]	; (8000728 <Set_Motor_State+0x1f8>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000608:	085b      	lsrs	r3, r3, #1
 800060a:	4a49      	ldr	r2, [pc, #292]	; (8000730 <Set_Motor_State+0x200>)
 800060c:	6193      	str	r3, [r2, #24]

			break;
 800060e:	e084      	b.n	800071a <Set_Motor_State+0x1ea>

		case State_B_C:

			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,0);
 8000610:	4b48      	ldr	r3, [pc, #288]	; (8000734 <Set_Motor_State+0x204>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	2200      	movs	r2, #0
 8000616:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2,0);
 8000618:	4b46      	ldr	r3, [pc, #280]	; (8000734 <Set_Motor_State+0x204>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	2200      	movs	r2, #0
 800061e:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,0);
 8000620:	4b41      	ldr	r3, [pc, #260]	; (8000728 <Set_Motor_State+0x1f8>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	2200      	movs	r2, #0
 8000626:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,0);
 8000628:	4b3f      	ldr	r3, [pc, #252]	; (8000728 <Set_Motor_State+0x1f8>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	2200      	movs	r2, #0
 800062e:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,Motor_Control.Signal);		// B HIGH ACTIVE
 8000630:	4b3d      	ldr	r3, [pc, #244]	; (8000728 <Set_Motor_State+0x1f8>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4a3e      	ldr	r2, [pc, #248]	; (8000730 <Set_Motor_State+0x200>)
 8000636:	6912      	ldr	r2, [r2, #16]
 8000638:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3,Motor_Control.Max_Signal);	// C LOW ACTIVE
 800063a:	4b3e      	ldr	r3, [pc, #248]	; (8000734 <Set_Motor_State+0x204>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	4a3c      	ldr	r2, [pc, #240]	; (8000730 <Set_Motor_State+0x200>)
 8000640:	6952      	ldr	r2, [r2, #20]
 8000642:	63da      	str	r2, [r3, #60]	; 0x3c

			Motor_Control.Pulse_Center = htim1.Instance->CCR2 / 2;
 8000644:	4b38      	ldr	r3, [pc, #224]	; (8000728 <Set_Motor_State+0x1f8>)
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800064a:	085b      	lsrs	r3, r3, #1
 800064c:	4a38      	ldr	r2, [pc, #224]	; (8000730 <Set_Motor_State+0x200>)
 800064e:	6193      	str	r3, [r2, #24]

			break;
 8000650:	e063      	b.n	800071a <Set_Motor_State+0x1ea>

		case State_B_A:

			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2,0);
 8000652:	4b38      	ldr	r3, [pc, #224]	; (8000734 <Set_Motor_State+0x204>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	2200      	movs	r2, #0
 8000658:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3,0);
 800065a:	4b36      	ldr	r3, [pc, #216]	; (8000734 <Set_Motor_State+0x204>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	2200      	movs	r2, #0
 8000660:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,0);
 8000662:	4b31      	ldr	r3, [pc, #196]	; (8000728 <Set_Motor_State+0x1f8>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	2200      	movs	r2, #0
 8000668:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,0);
 800066a:	4b2f      	ldr	r3, [pc, #188]	; (8000728 <Set_Motor_State+0x1f8>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	2200      	movs	r2, #0
 8000670:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,Motor_Control.Signal);	// B HIGH ACTIVE
 8000672:	4b2d      	ldr	r3, [pc, #180]	; (8000728 <Set_Motor_State+0x1f8>)
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	4a2e      	ldr	r2, [pc, #184]	; (8000730 <Set_Motor_State+0x200>)
 8000678:	6912      	ldr	r2, [r2, #16]
 800067a:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,Motor_Control.Max_Signal);	// A LOW ACTIVE
 800067c:	4b2d      	ldr	r3, [pc, #180]	; (8000734 <Set_Motor_State+0x204>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	4a2b      	ldr	r2, [pc, #172]	; (8000730 <Set_Motor_State+0x200>)
 8000682:	6952      	ldr	r2, [r2, #20]
 8000684:	635a      	str	r2, [r3, #52]	; 0x34

			Motor_Control.Pulse_Center = htim1.Instance->CCR2 / 2;
 8000686:	4b28      	ldr	r3, [pc, #160]	; (8000728 <Set_Motor_State+0x1f8>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800068c:	085b      	lsrs	r3, r3, #1
 800068e:	4a28      	ldr	r2, [pc, #160]	; (8000730 <Set_Motor_State+0x200>)
 8000690:	6193      	str	r3, [r2, #24]

			break;
 8000692:	e042      	b.n	800071a <Set_Motor_State+0x1ea>

		case State_C_A:

			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2,0);
 8000694:	4b27      	ldr	r3, [pc, #156]	; (8000734 <Set_Motor_State+0x204>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	2200      	movs	r2, #0
 800069a:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3,0);
 800069c:	4b25      	ldr	r3, [pc, #148]	; (8000734 <Set_Motor_State+0x204>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	2200      	movs	r2, #0
 80006a2:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,0);
 80006a4:	4b20      	ldr	r3, [pc, #128]	; (8000728 <Set_Motor_State+0x1f8>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	2200      	movs	r2, #0
 80006aa:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,0);
 80006ac:	4b1e      	ldr	r3, [pc, #120]	; (8000728 <Set_Motor_State+0x1f8>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	2200      	movs	r2, #0
 80006b2:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,Motor_Control.Signal);	// C HIGH ACTIVE
 80006b4:	4b1c      	ldr	r3, [pc, #112]	; (8000728 <Set_Motor_State+0x1f8>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	4a1d      	ldr	r2, [pc, #116]	; (8000730 <Set_Motor_State+0x200>)
 80006ba:	6912      	ldr	r2, [r2, #16]
 80006bc:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,Motor_Control.Max_Signal);	// A LOW ACTIVE
 80006be:	4b1d      	ldr	r3, [pc, #116]	; (8000734 <Set_Motor_State+0x204>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	4a1b      	ldr	r2, [pc, #108]	; (8000730 <Set_Motor_State+0x200>)
 80006c4:	6952      	ldr	r2, [r2, #20]
 80006c6:	635a      	str	r2, [r3, #52]	; 0x34

			Motor_Control.Pulse_Center = htim1.Instance->CCR3 / 2;
 80006c8:	4b17      	ldr	r3, [pc, #92]	; (8000728 <Set_Motor_State+0x1f8>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80006ce:	085b      	lsrs	r3, r3, #1
 80006d0:	4a17      	ldr	r2, [pc, #92]	; (8000730 <Set_Motor_State+0x200>)
 80006d2:	6193      	str	r3, [r2, #24]

			break;
 80006d4:	e021      	b.n	800071a <Set_Motor_State+0x1ea>

		case State_C_B:

			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1,0);
 80006d6:	4b17      	ldr	r3, [pc, #92]	; (8000734 <Set_Motor_State+0x204>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	2200      	movs	r2, #0
 80006dc:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3,0);
 80006de:	4b15      	ldr	r3, [pc, #84]	; (8000734 <Set_Motor_State+0x204>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	2200      	movs	r2, #0
 80006e4:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1,0);
 80006e6:	4b10      	ldr	r3, [pc, #64]	; (8000728 <Set_Motor_State+0x1f8>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	2200      	movs	r2, #0
 80006ec:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2,0);
 80006ee:	4b0e      	ldr	r3, [pc, #56]	; (8000728 <Set_Motor_State+0x1f8>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	2200      	movs	r2, #0
 80006f4:	639a      	str	r2, [r3, #56]	; 0x38
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3,Motor_Control.Signal);	// C HIGH ACTIVE
 80006f6:	4b0c      	ldr	r3, [pc, #48]	; (8000728 <Set_Motor_State+0x1f8>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	4a0d      	ldr	r2, [pc, #52]	; (8000730 <Set_Motor_State+0x200>)
 80006fc:	6912      	ldr	r2, [r2, #16]
 80006fe:	63da      	str	r2, [r3, #60]	; 0x3c
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2,Motor_Control.Max_Signal);	// B LOW ACTIVE
 8000700:	4b0c      	ldr	r3, [pc, #48]	; (8000734 <Set_Motor_State+0x204>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a0a      	ldr	r2, [pc, #40]	; (8000730 <Set_Motor_State+0x200>)
 8000706:	6952      	ldr	r2, [r2, #20]
 8000708:	639a      	str	r2, [r3, #56]	; 0x38

			Motor_Control.Pulse_Center = htim1.Instance->CCR3 / 2;
 800070a:	4b07      	ldr	r3, [pc, #28]	; (8000728 <Set_Motor_State+0x1f8>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000710:	085b      	lsrs	r3, r3, #1
 8000712:	4a07      	ldr	r2, [pc, #28]	; (8000730 <Set_Motor_State+0x200>)
 8000714:	6193      	str	r3, [r2, #24]

			break;
 8000716:	e000      	b.n	800071a <Set_Motor_State+0x1ea>

		default:
			break;
 8000718:	bf00      	nop

	}
}
 800071a:	bf00      	nop
 800071c:	370c      	adds	r7, #12
 800071e:	46bd      	mov	sp, r7
 8000720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000724:	4770      	bx	lr
 8000726:	bf00      	nop
 8000728:	2000015c 	.word	0x2000015c
 800072c:	51eb851f 	.word	0x51eb851f
 8000730:	20000268 	.word	0x20000268
 8000734:	2000010c 	.word	0x2000010c

08000738 <HAL_TIM_PeriodElapsedCallback>:
#include "TimeTask.h"
#include "SixStepCommutation.h"


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000738:	b480      	push	{r7}
 800073a:	b083      	sub	sp, #12
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
	if(htim == &htim4)
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	4a07      	ldr	r2, [pc, #28]	; (8000760 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000744:	4293      	cmp	r3, r2
 8000746:	d104      	bne.n	8000752 <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		timerCounter++;
 8000748:	4b06      	ldr	r3, [pc, #24]	; (8000764 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	3301      	adds	r3, #1
 800074e:	4a05      	ldr	r2, [pc, #20]	; (8000764 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000750:	6013      	str	r3, [r2, #0]
//		{
//			Time.Task.Hz_100 = 1;
//		}

	}
}
 8000752:	bf00      	nop
 8000754:	370c      	adds	r7, #12
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop
 8000760:	20000090 	.word	0x20000090
 8000764:	20000158 	.word	0x20000158

08000768 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800076c:	f000 fd00 	bl	8001170 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000770:	f000 f83c 	bl	80007ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000774:	f000 fa72 	bl	8000c5c <MX_GPIO_Init>
  MX_TIM1_Init();
 8000778:	f000 f90c 	bl	8000994 <MX_TIM1_Init>
  MX_TIM3_Init();
 800077c:	f000 f9b0 	bl	8000ae0 <MX_TIM3_Init>
  MX_COMP1_Init();
 8000780:	f000 f896 	bl	80008b0 <MX_COMP1_Init>
  MX_COMP3_Init();
 8000784:	f000 f8ba 	bl	80008fc <MX_COMP3_Init>
  MX_COMP5_Init();
 8000788:	f000 f8de 	bl	8000948 <MX_COMP5_Init>
  MX_TIM4_Init();
 800078c:	f000 fa18 	bl	8000bc0 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  PeripheralsStart();
 8000790:	f7ff fd20 	bl	80001d4 <PeripheralsStart>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(Motor_Control.System_Enable == 1)
 8000794:	4b13      	ldr	r3, [pc, #76]	; (80007e4 <main+0x7c>)
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	2b01      	cmp	r3, #1
 800079a:	d11b      	bne.n	80007d4 <main+0x6c>
	  {
		  if(htim1.Instance->CNT == Motor_Control.Pulse_Center)
 800079c:	4b12      	ldr	r3, [pc, #72]	; (80007e8 <main+0x80>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80007a2:	4b10      	ldr	r3, [pc, #64]	; (80007e4 <main+0x7c>)
 80007a4:	699b      	ldr	r3, [r3, #24]
 80007a6:	429a      	cmp	r2, r3
 80007a8:	d117      	bne.n	80007da <main+0x72>
		  {
			  switch(Motor_Control.Drive_Stage)
 80007aa:	4b0e      	ldr	r3, [pc, #56]	; (80007e4 <main+0x7c>)
 80007ac:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80007b0:	2b02      	cmp	r3, #2
 80007b2:	d00c      	beq.n	80007ce <main+0x66>
 80007b4:	2b02      	cmp	r3, #2
 80007b6:	dc12      	bgt.n	80007de <main+0x76>
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d002      	beq.n	80007c2 <main+0x5a>
 80007bc:	2b01      	cmp	r3, #1
 80007be:	d003      	beq.n	80007c8 <main+0x60>

					  break;
				  }

				  default:
					  break;
 80007c0:	e00d      	b.n	80007de <main+0x76>
					  Start_Up_Motor();
 80007c2:	f7ff fd7f 	bl	80002c4 <Start_Up_Motor>
					  break;
 80007c6:	e00b      	b.n	80007e0 <main+0x78>
					  Align_Motor();
 80007c8:	f7ff fde2 	bl	8000390 <Align_Motor>
					  break;
 80007cc:	e008      	b.n	80007e0 <main+0x78>
					  Run_Motor();
 80007ce:	f7ff fe49 	bl	8000464 <Run_Motor>
					  break;
 80007d2:	e005      	b.n	80007e0 <main+0x78>
			  }
		  }
	  }
	  else
	  {
		  Stop_Motor();
 80007d4:	f7ff fd4e 	bl	8000274 <Stop_Motor>
 80007d8:	e7dc      	b.n	8000794 <main+0x2c>
		  }
 80007da:	bf00      	nop
 80007dc:	e7da      	b.n	8000794 <main+0x2c>
					  break;
 80007de:	bf00      	nop
	  if(Motor_Control.System_Enable == 1)
 80007e0:	e7d8      	b.n	8000794 <main+0x2c>
 80007e2:	bf00      	nop
 80007e4:	20000268 	.word	0x20000268
 80007e8:	2000015c 	.word	0x2000015c

080007ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b0a6      	sub	sp, #152	; 0x98
 80007f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007f2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80007f6:	2228      	movs	r2, #40	; 0x28
 80007f8:	2100      	movs	r1, #0
 80007fa:	4618      	mov	r0, r3
 80007fc:	f003 ff80 	bl	8004700 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000800:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000804:	2200      	movs	r2, #0
 8000806:	601a      	str	r2, [r3, #0]
 8000808:	605a      	str	r2, [r3, #4]
 800080a:	609a      	str	r2, [r3, #8]
 800080c:	60da      	str	r2, [r3, #12]
 800080e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000810:	1d3b      	adds	r3, r7, #4
 8000812:	2258      	movs	r2, #88	; 0x58
 8000814:	2100      	movs	r1, #0
 8000816:	4618      	mov	r0, r3
 8000818:	f003 ff72 	bl	8004700 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800081c:	2302      	movs	r3, #2
 800081e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000820:	2301      	movs	r3, #1
 8000822:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000824:	2310      	movs	r3, #16
 8000826:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800082a:	2302      	movs	r3, #2
 800082c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000830:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000834:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000838:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800083c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000840:	2300      	movs	r3, #0
 8000842:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000846:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800084a:	4618      	mov	r0, r3
 800084c:	f001 f934 	bl	8001ab8 <HAL_RCC_OscConfig>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000856:	f000 fa57 	bl	8000d08 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800085a:	230f      	movs	r3, #15
 800085c:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800085e:	2302      	movs	r3, #2
 8000860:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000862:	2300      	movs	r3, #0
 8000864:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000866:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800086a:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800086c:	2300      	movs	r3, #0
 800086e:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000870:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000874:	2102      	movs	r1, #2
 8000876:	4618      	mov	r0, r3
 8000878:	f002 f834 	bl	80028e4 <HAL_RCC_ClockConfig>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000882:	f000 fa41 	bl	8000d08 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_TIM34;
 8000886:	4b09      	ldr	r3, [pc, #36]	; (80008ac <SystemClock_Config+0xc0>)
 8000888:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 800088a:	2300      	movs	r3, #0
 800088c:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 800088e:	2300      	movs	r3, #0
 8000890:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000892:	1d3b      	adds	r3, r7, #4
 8000894:	4618      	mov	r0, r3
 8000896:	f002 fa0b 	bl	8002cb0 <HAL_RCCEx_PeriphCLKConfig>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80008a0:	f000 fa32 	bl	8000d08 <Error_Handler>
  }
}
 80008a4:	bf00      	nop
 80008a6:	3798      	adds	r7, #152	; 0x98
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	00201000 	.word	0x00201000

080008b0 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 80008b4:	4b0f      	ldr	r3, [pc, #60]	; (80008f4 <MX_COMP1_Init+0x44>)
 80008b6:	4a10      	ldr	r2, [pc, #64]	; (80008f8 <MX_COMP1_Init+0x48>)
 80008b8:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InvertingInput = COMP_INVERTINGINPUT_DAC1_CH2;
 80008ba:	4b0e      	ldr	r3, [pc, #56]	; (80008f4 <MX_COMP1_Init+0x44>)
 80008bc:	2250      	movs	r2, #80	; 0x50
 80008be:	605a      	str	r2, [r3, #4]
  hcomp1.Init.NonInvertingInput = COMP_NONINVERTINGINPUT_IO1;
 80008c0:	4b0c      	ldr	r3, [pc, #48]	; (80008f4 <MX_COMP1_Init+0x44>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	609a      	str	r2, [r3, #8]
  hcomp1.Init.Output = COMP_OUTPUT_NONE;
 80008c6:	4b0b      	ldr	r3, [pc, #44]	; (80008f4 <MX_COMP1_Init+0x44>)
 80008c8:	227f      	movs	r2, #127	; 0x7f
 80008ca:	60da      	str	r2, [r3, #12]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80008cc:	4b09      	ldr	r3, [pc, #36]	; (80008f4 <MX_COMP1_Init+0x44>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	611a      	str	r2, [r3, #16]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRCE_NONE;
 80008d2:	4b08      	ldr	r3, [pc, #32]	; (80008f4 <MX_COMP1_Init+0x44>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	619a      	str	r2, [r3, #24]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80008d8:	4b06      	ldr	r3, [pc, #24]	; (80008f4 <MX_COMP1_Init+0x44>)
 80008da:	2200      	movs	r2, #0
 80008dc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 80008de:	4805      	ldr	r0, [pc, #20]	; (80008f4 <MX_COMP1_Init+0x44>)
 80008e0:	f000 fcac 	bl	800123c <HAL_COMP_Init>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d001      	beq.n	80008ee <MX_COMP1_Init+0x3e>
  {
    Error_Handler();
 80008ea:	f000 fa0d 	bl	8000d08 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 80008ee:	bf00      	nop
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	200000dc 	.word	0x200000dc
 80008f8:	4001001c 	.word	0x4001001c

080008fc <MX_COMP3_Init>:
  * @brief COMP3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP3_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE END COMP3_Init 0 */

  /* USER CODE BEGIN COMP3_Init 1 */

  /* USER CODE END COMP3_Init 1 */
  hcomp3.Instance = COMP3;
 8000900:	4b0f      	ldr	r3, [pc, #60]	; (8000940 <MX_COMP3_Init+0x44>)
 8000902:	4a10      	ldr	r2, [pc, #64]	; (8000944 <MX_COMP3_Init+0x48>)
 8000904:	601a      	str	r2, [r3, #0]
  hcomp3.Init.InvertingInput = COMP_INVERTINGINPUT_IO2;
 8000906:	4b0e      	ldr	r3, [pc, #56]	; (8000940 <MX_COMP3_Init+0x44>)
 8000908:	2270      	movs	r2, #112	; 0x70
 800090a:	605a      	str	r2, [r3, #4]
  hcomp3.Init.NonInvertingInput = COMP_NONINVERTINGINPUT_IO1;
 800090c:	4b0c      	ldr	r3, [pc, #48]	; (8000940 <MX_COMP3_Init+0x44>)
 800090e:	2200      	movs	r2, #0
 8000910:	609a      	str	r2, [r3, #8]
  hcomp3.Init.Output = COMP_OUTPUT_NONE;
 8000912:	4b0b      	ldr	r3, [pc, #44]	; (8000940 <MX_COMP3_Init+0x44>)
 8000914:	227f      	movs	r2, #127	; 0x7f
 8000916:	60da      	str	r2, [r3, #12]
  hcomp3.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000918:	4b09      	ldr	r3, [pc, #36]	; (8000940 <MX_COMP3_Init+0x44>)
 800091a:	2200      	movs	r2, #0
 800091c:	611a      	str	r2, [r3, #16]
  hcomp3.Init.BlankingSrce = COMP_BLANKINGSRCE_NONE;
 800091e:	4b08      	ldr	r3, [pc, #32]	; (8000940 <MX_COMP3_Init+0x44>)
 8000920:	2200      	movs	r2, #0
 8000922:	619a      	str	r2, [r3, #24]
  hcomp3.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000924:	4b06      	ldr	r3, [pc, #24]	; (8000940 <MX_COMP3_Init+0x44>)
 8000926:	2200      	movs	r2, #0
 8000928:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp3) != HAL_OK)
 800092a:	4805      	ldr	r0, [pc, #20]	; (8000940 <MX_COMP3_Init+0x44>)
 800092c:	f000 fc86 	bl	800123c <HAL_COMP_Init>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <MX_COMP3_Init+0x3e>
  {
    Error_Handler();
 8000936:	f000 f9e7 	bl	8000d08 <Error_Handler>
  }
  /* USER CODE BEGIN COMP3_Init 2 */

  /* USER CODE END COMP3_Init 2 */

}
 800093a:	bf00      	nop
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	200001b8 	.word	0x200001b8
 8000944:	40010024 	.word	0x40010024

08000948 <MX_COMP5_Init>:
  * @brief COMP5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP5_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP5_Init 0 */

  /* USER CODE BEGIN COMP5_Init 1 */

  /* USER CODE END COMP5_Init 1 */
  hcomp5.Instance = COMP5;
 800094c:	4b0f      	ldr	r3, [pc, #60]	; (800098c <MX_COMP5_Init+0x44>)
 800094e:	4a10      	ldr	r2, [pc, #64]	; (8000990 <MX_COMP5_Init+0x48>)
 8000950:	601a      	str	r2, [r3, #0]
  hcomp5.Init.InvertingInput = COMP_INVERTINGINPUT_IO2;
 8000952:	4b0e      	ldr	r3, [pc, #56]	; (800098c <MX_COMP5_Init+0x44>)
 8000954:	2270      	movs	r2, #112	; 0x70
 8000956:	605a      	str	r2, [r3, #4]
  hcomp5.Init.NonInvertingInput = COMP_NONINVERTINGINPUT_IO1;
 8000958:	4b0c      	ldr	r3, [pc, #48]	; (800098c <MX_COMP5_Init+0x44>)
 800095a:	2200      	movs	r2, #0
 800095c:	609a      	str	r2, [r3, #8]
  hcomp5.Init.Output = COMP_OUTPUT_NONE;
 800095e:	4b0b      	ldr	r3, [pc, #44]	; (800098c <MX_COMP5_Init+0x44>)
 8000960:	227f      	movs	r2, #127	; 0x7f
 8000962:	60da      	str	r2, [r3, #12]
  hcomp5.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000964:	4b09      	ldr	r3, [pc, #36]	; (800098c <MX_COMP5_Init+0x44>)
 8000966:	2200      	movs	r2, #0
 8000968:	611a      	str	r2, [r3, #16]
  hcomp5.Init.BlankingSrce = COMP_BLANKINGSRCE_NONE;
 800096a:	4b08      	ldr	r3, [pc, #32]	; (800098c <MX_COMP5_Init+0x44>)
 800096c:	2200      	movs	r2, #0
 800096e:	619a      	str	r2, [r3, #24]
  hcomp5.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000970:	4b06      	ldr	r3, [pc, #24]	; (800098c <MX_COMP5_Init+0x44>)
 8000972:	2200      	movs	r2, #0
 8000974:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp5) != HAL_OK)
 8000976:	4805      	ldr	r0, [pc, #20]	; (800098c <MX_COMP5_Init+0x44>)
 8000978:	f000 fc60 	bl	800123c <HAL_COMP_Init>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <MX_COMP5_Init+0x3e>
  {
    Error_Handler();
 8000982:	f000 f9c1 	bl	8000d08 <Error_Handler>
  }
  /* USER CODE BEGIN COMP5_Init 2 */

  /* USER CODE END COMP5_Init 2 */

}
 8000986:	bf00      	nop
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	20000238 	.word	0x20000238
 8000990:	4001002c 	.word	0x4001002c

08000994 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b096      	sub	sp, #88	; 0x58
 8000998:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800099a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800099e:	2200      	movs	r2, #0
 80009a0:	601a      	str	r2, [r3, #0]
 80009a2:	605a      	str	r2, [r3, #4]
 80009a4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009a6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80009aa:	2200      	movs	r2, #0
 80009ac:	601a      	str	r2, [r3, #0]
 80009ae:	605a      	str	r2, [r3, #4]
 80009b0:	609a      	str	r2, [r3, #8]
 80009b2:	60da      	str	r2, [r3, #12]
 80009b4:	611a      	str	r2, [r3, #16]
 80009b6:	615a      	str	r2, [r3, #20]
 80009b8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80009ba:	1d3b      	adds	r3, r7, #4
 80009bc:	222c      	movs	r2, #44	; 0x2c
 80009be:	2100      	movs	r1, #0
 80009c0:	4618      	mov	r0, r3
 80009c2:	f003 fe9d 	bl	8004700 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80009c6:	4b44      	ldr	r3, [pc, #272]	; (8000ad8 <MX_TIM1_Init+0x144>)
 80009c8:	4a44      	ldr	r2, [pc, #272]	; (8000adc <MX_TIM1_Init+0x148>)
 80009ca:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 80009cc:	4b42      	ldr	r3, [pc, #264]	; (8000ad8 <MX_TIM1_Init+0x144>)
 80009ce:	2247      	movs	r2, #71	; 0x47
 80009d0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009d2:	4b41      	ldr	r3, [pc, #260]	; (8000ad8 <MX_TIM1_Init+0x144>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 50-1;
 80009d8:	4b3f      	ldr	r3, [pc, #252]	; (8000ad8 <MX_TIM1_Init+0x144>)
 80009da:	2231      	movs	r2, #49	; 0x31
 80009dc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009de:	4b3e      	ldr	r3, [pc, #248]	; (8000ad8 <MX_TIM1_Init+0x144>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80009e4:	4b3c      	ldr	r3, [pc, #240]	; (8000ad8 <MX_TIM1_Init+0x144>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009ea:	4b3b      	ldr	r3, [pc, #236]	; (8000ad8 <MX_TIM1_Init+0x144>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80009f0:	4839      	ldr	r0, [pc, #228]	; (8000ad8 <MX_TIM1_Init+0x144>)
 80009f2:	f002 fc43 	bl	800327c <HAL_TIM_PWM_Init>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80009fc:	f000 f984 	bl	8000d08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a00:	2300      	movs	r3, #0
 8000a02:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000a04:	2300      	movs	r3, #0
 8000a06:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a0c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000a10:	4619      	mov	r1, r3
 8000a12:	4831      	ldr	r0, [pc, #196]	; (8000ad8 <MX_TIM1_Init+0x144>)
 8000a14:	f003 fd20 	bl	8004458 <HAL_TIMEx_MasterConfigSynchronization>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 8000a1e:	f000 f973 	bl	8000d08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a22:	2360      	movs	r3, #96	; 0x60
 8000a24:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8000a26:	2300      	movs	r3, #0
 8000a28:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a32:	2300      	movs	r3, #0
 8000a34:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a36:	2300      	movs	r3, #0
 8000a38:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a3e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000a42:	2200      	movs	r2, #0
 8000a44:	4619      	mov	r1, r3
 8000a46:	4824      	ldr	r0, [pc, #144]	; (8000ad8 <MX_TIM1_Init+0x144>)
 8000a48:	f002 fe9c 	bl	8003784 <HAL_TIM_PWM_ConfigChannel>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8000a52:	f000 f959 	bl	8000d08 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a56:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000a5a:	2204      	movs	r2, #4
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	481e      	ldr	r0, [pc, #120]	; (8000ad8 <MX_TIM1_Init+0x144>)
 8000a60:	f002 fe90 	bl	8003784 <HAL_TIM_PWM_ConfigChannel>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <MX_TIM1_Init+0xda>
  {
    Error_Handler();
 8000a6a:	f000 f94d 	bl	8000d08 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000a6e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000a72:	2208      	movs	r2, #8
 8000a74:	4619      	mov	r1, r3
 8000a76:	4818      	ldr	r0, [pc, #96]	; (8000ad8 <MX_TIM1_Init+0x144>)
 8000a78:	f002 fe84 	bl	8003784 <HAL_TIM_PWM_ConfigChannel>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d001      	beq.n	8000a86 <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 8000a82:	f000 f941 	bl	8000d08 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000a86:	2300      	movs	r3, #0
 8000a88:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000a92:	2300      	movs	r3, #0
 8000a94:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000a96:	2300      	movs	r3, #0
 8000a98:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000a9a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a9e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000aa8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000aac:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000ab6:	1d3b      	adds	r3, r7, #4
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4807      	ldr	r0, [pc, #28]	; (8000ad8 <MX_TIM1_Init+0x144>)
 8000abc:	f003 fd58 	bl	8004570 <HAL_TIMEx_ConfigBreakDeadTime>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d001      	beq.n	8000aca <MX_TIM1_Init+0x136>
  {
    Error_Handler();
 8000ac6:	f000 f91f 	bl	8000d08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000aca:	4803      	ldr	r0, [pc, #12]	; (8000ad8 <MX_TIM1_Init+0x144>)
 8000acc:	f000 fa64 	bl	8000f98 <HAL_TIM_MspPostInit>

}
 8000ad0:	bf00      	nop
 8000ad2:	3758      	adds	r7, #88	; 0x58
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	2000015c 	.word	0x2000015c
 8000adc:	40012c00 	.word	0x40012c00

08000ae0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b08a      	sub	sp, #40	; 0x28
 8000ae4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ae6:	f107 031c 	add.w	r3, r7, #28
 8000aea:	2200      	movs	r2, #0
 8000aec:	601a      	str	r2, [r3, #0]
 8000aee:	605a      	str	r2, [r3, #4]
 8000af0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000af2:	463b      	mov	r3, r7
 8000af4:	2200      	movs	r2, #0
 8000af6:	601a      	str	r2, [r3, #0]
 8000af8:	605a      	str	r2, [r3, #4]
 8000afa:	609a      	str	r2, [r3, #8]
 8000afc:	60da      	str	r2, [r3, #12]
 8000afe:	611a      	str	r2, [r3, #16]
 8000b00:	615a      	str	r2, [r3, #20]
 8000b02:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b04:	4b2c      	ldr	r3, [pc, #176]	; (8000bb8 <MX_TIM3_Init+0xd8>)
 8000b06:	4a2d      	ldr	r2, [pc, #180]	; (8000bbc <MX_TIM3_Init+0xdc>)
 8000b08:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8000b0a:	4b2b      	ldr	r3, [pc, #172]	; (8000bb8 <MX_TIM3_Init+0xd8>)
 8000b0c:	2247      	movs	r2, #71	; 0x47
 8000b0e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b10:	4b29      	ldr	r3, [pc, #164]	; (8000bb8 <MX_TIM3_Init+0xd8>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50-1;
 8000b16:	4b28      	ldr	r3, [pc, #160]	; (8000bb8 <MX_TIM3_Init+0xd8>)
 8000b18:	2231      	movs	r2, #49	; 0x31
 8000b1a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b1c:	4b26      	ldr	r3, [pc, #152]	; (8000bb8 <MX_TIM3_Init+0xd8>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b22:	4b25      	ldr	r3, [pc, #148]	; (8000bb8 <MX_TIM3_Init+0xd8>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000b28:	4823      	ldr	r0, [pc, #140]	; (8000bb8 <MX_TIM3_Init+0xd8>)
 8000b2a:	f002 fba7 	bl	800327c <HAL_TIM_PWM_Init>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d001      	beq.n	8000b38 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000b34:	f000 f8e8 	bl	8000d08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b40:	f107 031c 	add.w	r3, r7, #28
 8000b44:	4619      	mov	r1, r3
 8000b46:	481c      	ldr	r0, [pc, #112]	; (8000bb8 <MX_TIM3_Init+0xd8>)
 8000b48:	f003 fc86 	bl	8004458 <HAL_TIMEx_MasterConfigSynchronization>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d001      	beq.n	8000b56 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000b52:	f000 f8d9 	bl	8000d08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b56:	2360      	movs	r3, #96	; 0x60
 8000b58:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b62:	2300      	movs	r3, #0
 8000b64:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b66:	463b      	mov	r3, r7
 8000b68:	2200      	movs	r2, #0
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	4812      	ldr	r0, [pc, #72]	; (8000bb8 <MX_TIM3_Init+0xd8>)
 8000b6e:	f002 fe09 	bl	8003784 <HAL_TIM_PWM_ConfigChannel>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8000b78:	f000 f8c6 	bl	8000d08 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000b7c:	463b      	mov	r3, r7
 8000b7e:	2204      	movs	r2, #4
 8000b80:	4619      	mov	r1, r3
 8000b82:	480d      	ldr	r0, [pc, #52]	; (8000bb8 <MX_TIM3_Init+0xd8>)
 8000b84:	f002 fdfe 	bl	8003784 <HAL_TIM_PWM_ConfigChannel>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000b8e:	f000 f8bb 	bl	8000d08 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000b92:	463b      	mov	r3, r7
 8000b94:	2208      	movs	r2, #8
 8000b96:	4619      	mov	r1, r3
 8000b98:	4807      	ldr	r0, [pc, #28]	; (8000bb8 <MX_TIM3_Init+0xd8>)
 8000b9a:	f002 fdf3 	bl	8003784 <HAL_TIM_PWM_ConfigChannel>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d001      	beq.n	8000ba8 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8000ba4:	f000 f8b0 	bl	8000d08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000ba8:	4803      	ldr	r0, [pc, #12]	; (8000bb8 <MX_TIM3_Init+0xd8>)
 8000baa:	f000 f9f5 	bl	8000f98 <HAL_TIM_MspPostInit>

}
 8000bae:	bf00      	nop
 8000bb0:	3728      	adds	r7, #40	; 0x28
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	2000010c 	.word	0x2000010c
 8000bbc:	40000400 	.word	0x40000400

08000bc0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b088      	sub	sp, #32
 8000bc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bc6:	f107 0310 	add.w	r3, r7, #16
 8000bca:	2200      	movs	r2, #0
 8000bcc:	601a      	str	r2, [r3, #0]
 8000bce:	605a      	str	r2, [r3, #4]
 8000bd0:	609a      	str	r2, [r3, #8]
 8000bd2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bd4:	1d3b      	adds	r3, r7, #4
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	601a      	str	r2, [r3, #0]
 8000bda:	605a      	str	r2, [r3, #4]
 8000bdc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000bde:	4b1d      	ldr	r3, [pc, #116]	; (8000c54 <MX_TIM4_Init+0x94>)
 8000be0:	4a1d      	ldr	r2, [pc, #116]	; (8000c58 <MX_TIM4_Init+0x98>)
 8000be2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 8000be4:	4b1b      	ldr	r3, [pc, #108]	; (8000c54 <MX_TIM4_Init+0x94>)
 8000be6:	2247      	movs	r2, #71	; 0x47
 8000be8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bea:	4b1a      	ldr	r3, [pc, #104]	; (8000c54 <MX_TIM4_Init+0x94>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 8000bf0:	4b18      	ldr	r3, [pc, #96]	; (8000c54 <MX_TIM4_Init+0x94>)
 8000bf2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000bf6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bf8:	4b16      	ldr	r3, [pc, #88]	; (8000c54 <MX_TIM4_Init+0x94>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bfe:	4b15      	ldr	r3, [pc, #84]	; (8000c54 <MX_TIM4_Init+0x94>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000c04:	4813      	ldr	r0, [pc, #76]	; (8000c54 <MX_TIM4_Init+0x94>)
 8000c06:	f002 fa71 	bl	80030ec <HAL_TIM_Base_Init>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d001      	beq.n	8000c14 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8000c10:	f000 f87a 	bl	8000d08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c18:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000c1a:	f107 0310 	add.w	r3, r7, #16
 8000c1e:	4619      	mov	r1, r3
 8000c20:	480c      	ldr	r0, [pc, #48]	; (8000c54 <MX_TIM4_Init+0x94>)
 8000c22:	f002 fec3 	bl	80039ac <HAL_TIM_ConfigClockSource>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d001      	beq.n	8000c30 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8000c2c:	f000 f86c 	bl	8000d08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c30:	2300      	movs	r3, #0
 8000c32:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c34:	2300      	movs	r3, #0
 8000c36:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000c38:	1d3b      	adds	r3, r7, #4
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	4805      	ldr	r0, [pc, #20]	; (8000c54 <MX_TIM4_Init+0x94>)
 8000c3e:	f003 fc0b 	bl	8004458 <HAL_TIMEx_MasterConfigSynchronization>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d001      	beq.n	8000c4c <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8000c48:	f000 f85e 	bl	8000d08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000c4c:	bf00      	nop
 8000c4e:	3720      	adds	r7, #32
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	20000090 	.word	0x20000090
 8000c58:	40000800 	.word	0x40000800

08000c5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b08a      	sub	sp, #40	; 0x28
 8000c60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c62:	f107 0314 	add.w	r3, r7, #20
 8000c66:	2200      	movs	r2, #0
 8000c68:	601a      	str	r2, [r3, #0]
 8000c6a:	605a      	str	r2, [r3, #4]
 8000c6c:	609a      	str	r2, [r3, #8]
 8000c6e:	60da      	str	r2, [r3, #12]
 8000c70:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c72:	4b23      	ldr	r3, [pc, #140]	; (8000d00 <MX_GPIO_Init+0xa4>)
 8000c74:	695b      	ldr	r3, [r3, #20]
 8000c76:	4a22      	ldr	r2, [pc, #136]	; (8000d00 <MX_GPIO_Init+0xa4>)
 8000c78:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000c7c:	6153      	str	r3, [r2, #20]
 8000c7e:	4b20      	ldr	r3, [pc, #128]	; (8000d00 <MX_GPIO_Init+0xa4>)
 8000c80:	695b      	ldr	r3, [r3, #20]
 8000c82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c86:	613b      	str	r3, [r7, #16]
 8000c88:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c8a:	4b1d      	ldr	r3, [pc, #116]	; (8000d00 <MX_GPIO_Init+0xa4>)
 8000c8c:	695b      	ldr	r3, [r3, #20]
 8000c8e:	4a1c      	ldr	r2, [pc, #112]	; (8000d00 <MX_GPIO_Init+0xa4>)
 8000c90:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000c94:	6153      	str	r3, [r2, #20]
 8000c96:	4b1a      	ldr	r3, [pc, #104]	; (8000d00 <MX_GPIO_Init+0xa4>)
 8000c98:	695b      	ldr	r3, [r3, #20]
 8000c9a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000c9e:	60fb      	str	r3, [r7, #12]
 8000ca0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ca2:	4b17      	ldr	r3, [pc, #92]	; (8000d00 <MX_GPIO_Init+0xa4>)
 8000ca4:	695b      	ldr	r3, [r3, #20]
 8000ca6:	4a16      	ldr	r2, [pc, #88]	; (8000d00 <MX_GPIO_Init+0xa4>)
 8000ca8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cac:	6153      	str	r3, [r2, #20]
 8000cae:	4b14      	ldr	r3, [pc, #80]	; (8000d00 <MX_GPIO_Init+0xa4>)
 8000cb0:	695b      	ldr	r3, [r3, #20]
 8000cb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cb6:	60bb      	str	r3, [r7, #8]
 8000cb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cba:	4b11      	ldr	r3, [pc, #68]	; (8000d00 <MX_GPIO_Init+0xa4>)
 8000cbc:	695b      	ldr	r3, [r3, #20]
 8000cbe:	4a10      	ldr	r2, [pc, #64]	; (8000d00 <MX_GPIO_Init+0xa4>)
 8000cc0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000cc4:	6153      	str	r3, [r2, #20]
 8000cc6:	4b0e      	ldr	r3, [pc, #56]	; (8000d00 <MX_GPIO_Init+0xa4>)
 8000cc8:	695b      	ldr	r3, [r3, #20]
 8000cca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000cce:	607b      	str	r3, [r7, #4]
 8000cd0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Toggle_GPIO_Port, Toggle_Pin, GPIO_PIN_RESET);
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	2101      	movs	r1, #1
 8000cd6:	480b      	ldr	r0, [pc, #44]	; (8000d04 <MX_GPIO_Init+0xa8>)
 8000cd8:	f000 fed6 	bl	8001a88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Toggle_Pin */
  GPIO_InitStruct.Pin = Toggle_Pin;
 8000cdc:	2301      	movs	r3, #1
 8000cde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Toggle_GPIO_Port, &GPIO_InitStruct);
 8000cec:	f107 0314 	add.w	r3, r7, #20
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	4804      	ldr	r0, [pc, #16]	; (8000d04 <MX_GPIO_Init+0xa8>)
 8000cf4:	f000 fd3e 	bl	8001774 <HAL_GPIO_Init>

}
 8000cf8:	bf00      	nop
 8000cfa:	3728      	adds	r7, #40	; 0x28
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	40021000 	.word	0x40021000
 8000d04:	48000400 	.word	0x48000400

08000d08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d0c:	b672      	cpsid	i
}
 8000d0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d10:	e7fe      	b.n	8000d10 <Error_Handler+0x8>
	...

08000d14 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d1a:	4b0f      	ldr	r3, [pc, #60]	; (8000d58 <HAL_MspInit+0x44>)
 8000d1c:	699b      	ldr	r3, [r3, #24]
 8000d1e:	4a0e      	ldr	r2, [pc, #56]	; (8000d58 <HAL_MspInit+0x44>)
 8000d20:	f043 0301 	orr.w	r3, r3, #1
 8000d24:	6193      	str	r3, [r2, #24]
 8000d26:	4b0c      	ldr	r3, [pc, #48]	; (8000d58 <HAL_MspInit+0x44>)
 8000d28:	699b      	ldr	r3, [r3, #24]
 8000d2a:	f003 0301 	and.w	r3, r3, #1
 8000d2e:	607b      	str	r3, [r7, #4]
 8000d30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d32:	4b09      	ldr	r3, [pc, #36]	; (8000d58 <HAL_MspInit+0x44>)
 8000d34:	69db      	ldr	r3, [r3, #28]
 8000d36:	4a08      	ldr	r2, [pc, #32]	; (8000d58 <HAL_MspInit+0x44>)
 8000d38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d3c:	61d3      	str	r3, [r2, #28]
 8000d3e:	4b06      	ldr	r3, [pc, #24]	; (8000d58 <HAL_MspInit+0x44>)
 8000d40:	69db      	ldr	r3, [r3, #28]
 8000d42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d46:	603b      	str	r3, [r7, #0]
 8000d48:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000d4a:	2007      	movs	r0, #7
 8000d4c:	f000 fcca 	bl	80016e4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d50:	bf00      	nop
 8000d52:	3708      	adds	r7, #8
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	40021000 	.word	0x40021000

08000d5c <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b08c      	sub	sp, #48	; 0x30
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d64:	f107 031c 	add.w	r3, r7, #28
 8000d68:	2200      	movs	r2, #0
 8000d6a:	601a      	str	r2, [r3, #0]
 8000d6c:	605a      	str	r2, [r3, #4]
 8000d6e:	609a      	str	r2, [r3, #8]
 8000d70:	60da      	str	r2, [r3, #12]
 8000d72:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a54      	ldr	r2, [pc, #336]	; (8000ecc <HAL_COMP_MspInit+0x170>)
 8000d7a:	4293      	cmp	r3, r2
 8000d7c:	d12a      	bne.n	8000dd4 <HAL_COMP_MspInit+0x78>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d7e:	4b54      	ldr	r3, [pc, #336]	; (8000ed0 <HAL_COMP_MspInit+0x174>)
 8000d80:	695b      	ldr	r3, [r3, #20]
 8000d82:	4a53      	ldr	r2, [pc, #332]	; (8000ed0 <HAL_COMP_MspInit+0x174>)
 8000d84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d88:	6153      	str	r3, [r2, #20]
 8000d8a:	4b51      	ldr	r3, [pc, #324]	; (8000ed0 <HAL_COMP_MspInit+0x174>)
 8000d8c:	695b      	ldr	r3, [r3, #20]
 8000d8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d92:	61bb      	str	r3, [r7, #24]
 8000d94:	69bb      	ldr	r3, [r7, #24]
    /**COMP1 GPIO Configuration
    PA0     ------> COMP1_OUT
    PA1     ------> COMP1_INP
    PA5     ------> COMP1_INM
    */
    GPIO_InitStruct.Pin = Comp_A_OUT_Pin;
 8000d96:	2301      	movs	r3, #1
 8000d98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da2:	2300      	movs	r3, #0
 8000da4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP1;
 8000da6:	2308      	movs	r3, #8
 8000da8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Comp_A_OUT_GPIO_Port, &GPIO_InitStruct);
 8000daa:	f107 031c 	add.w	r3, r7, #28
 8000dae:	4619      	mov	r1, r3
 8000db0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000db4:	f000 fcde 	bl	8001774 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Comp_A_INP_Pin|Comp_A_INM_Pin;
 8000db8:	2322      	movs	r3, #34	; 0x22
 8000dba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dbc:	2303      	movs	r3, #3
 8000dbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc4:	f107 031c 	add.w	r3, r7, #28
 8000dc8:	4619      	mov	r1, r3
 8000dca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dce:	f000 fcd1 	bl	8001774 <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP5_MspInit 1 */

  /* USER CODE END COMP5_MspInit 1 */
  }

}
 8000dd2:	e076      	b.n	8000ec2 <HAL_COMP_MspInit+0x166>
  else if(hcomp->Instance==COMP3)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a3e      	ldr	r2, [pc, #248]	; (8000ed4 <HAL_COMP_MspInit+0x178>)
 8000dda:	4293      	cmp	r3, r2
 8000ddc:	d137      	bne.n	8000e4e <HAL_COMP_MspInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dde:	4b3c      	ldr	r3, [pc, #240]	; (8000ed0 <HAL_COMP_MspInit+0x174>)
 8000de0:	695b      	ldr	r3, [r3, #20]
 8000de2:	4a3b      	ldr	r2, [pc, #236]	; (8000ed0 <HAL_COMP_MspInit+0x174>)
 8000de4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000de8:	6153      	str	r3, [r2, #20]
 8000dea:	4b39      	ldr	r3, [pc, #228]	; (8000ed0 <HAL_COMP_MspInit+0x174>)
 8000dec:	695b      	ldr	r3, [r3, #20]
 8000dee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000df2:	617b      	str	r3, [r7, #20]
 8000df4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df6:	4b36      	ldr	r3, [pc, #216]	; (8000ed0 <HAL_COMP_MspInit+0x174>)
 8000df8:	695b      	ldr	r3, [r3, #20]
 8000dfa:	4a35      	ldr	r2, [pc, #212]	; (8000ed0 <HAL_COMP_MspInit+0x174>)
 8000dfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e00:	6153      	str	r3, [r2, #20]
 8000e02:	4b33      	ldr	r3, [pc, #204]	; (8000ed0 <HAL_COMP_MspInit+0x174>)
 8000e04:	695b      	ldr	r3, [r3, #20]
 8000e06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e0a:	613b      	str	r3, [r7, #16]
 8000e0c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = Comp_B_INM_Pin|Comp_B_INP_Pin;
 8000e0e:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8000e12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e14:	2303      	movs	r3, #3
 8000e16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e1c:	f107 031c 	add.w	r3, r7, #28
 8000e20:	4619      	mov	r1, r3
 8000e22:	482d      	ldr	r0, [pc, #180]	; (8000ed8 <HAL_COMP_MspInit+0x17c>)
 8000e24:	f000 fca6 	bl	8001774 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Comp_B_Out_Pin;
 8000e28:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2e:	2302      	movs	r3, #2
 8000e30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e32:	2300      	movs	r3, #0
 8000e34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e36:	2300      	movs	r3, #0
 8000e38:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP3;
 8000e3a:	2308      	movs	r3, #8
 8000e3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Comp_B_Out_GPIO_Port, &GPIO_InitStruct);
 8000e3e:	f107 031c 	add.w	r3, r7, #28
 8000e42:	4619      	mov	r1, r3
 8000e44:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e48:	f000 fc94 	bl	8001774 <HAL_GPIO_Init>
}
 8000e4c:	e039      	b.n	8000ec2 <HAL_COMP_MspInit+0x166>
  else if(hcomp->Instance==COMP5)
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	4a22      	ldr	r2, [pc, #136]	; (8000edc <HAL_COMP_MspInit+0x180>)
 8000e54:	4293      	cmp	r3, r2
 8000e56:	d134      	bne.n	8000ec2 <HAL_COMP_MspInit+0x166>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e58:	4b1d      	ldr	r3, [pc, #116]	; (8000ed0 <HAL_COMP_MspInit+0x174>)
 8000e5a:	695b      	ldr	r3, [r3, #20]
 8000e5c:	4a1c      	ldr	r2, [pc, #112]	; (8000ed0 <HAL_COMP_MspInit+0x174>)
 8000e5e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e62:	6153      	str	r3, [r2, #20]
 8000e64:	4b1a      	ldr	r3, [pc, #104]	; (8000ed0 <HAL_COMP_MspInit+0x174>)
 8000e66:	695b      	ldr	r3, [r3, #20]
 8000e68:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e6c:	60fb      	str	r3, [r7, #12]
 8000e6e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e70:	4b17      	ldr	r3, [pc, #92]	; (8000ed0 <HAL_COMP_MspInit+0x174>)
 8000e72:	695b      	ldr	r3, [r3, #20]
 8000e74:	4a16      	ldr	r2, [pc, #88]	; (8000ed0 <HAL_COMP_MspInit+0x174>)
 8000e76:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000e7a:	6153      	str	r3, [r2, #20]
 8000e7c:	4b14      	ldr	r3, [pc, #80]	; (8000ed0 <HAL_COMP_MspInit+0x174>)
 8000e7e:	695b      	ldr	r3, [r3, #20]
 8000e80:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000e84:	60bb      	str	r3, [r7, #8]
 8000e86:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Comp_C_INM_Pin|Comp_C_INP_Pin;
 8000e88:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8000e8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e8e:	2303      	movs	r3, #3
 8000e90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e92:	2300      	movs	r3, #0
 8000e94:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e96:	f107 031c 	add.w	r3, r7, #28
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	480e      	ldr	r0, [pc, #56]	; (8000ed8 <HAL_COMP_MspInit+0x17c>)
 8000e9e:	f000 fc69 	bl	8001774 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Comp_C_OUT_Pin;
 8000ea2:	2380      	movs	r3, #128	; 0x80
 8000ea4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_COMP5;
 8000eb2:	2307      	movs	r3, #7
 8000eb4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(Comp_C_OUT_GPIO_Port, &GPIO_InitStruct);
 8000eb6:	f107 031c 	add.w	r3, r7, #28
 8000eba:	4619      	mov	r1, r3
 8000ebc:	4808      	ldr	r0, [pc, #32]	; (8000ee0 <HAL_COMP_MspInit+0x184>)
 8000ebe:	f000 fc59 	bl	8001774 <HAL_GPIO_Init>
}
 8000ec2:	bf00      	nop
 8000ec4:	3730      	adds	r7, #48	; 0x30
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	4001001c 	.word	0x4001001c
 8000ed0:	40021000 	.word	0x40021000
 8000ed4:	40010024 	.word	0x40010024
 8000ed8:	48000400 	.word	0x48000400
 8000edc:	4001002c 	.word	0x4001002c
 8000ee0:	48000800 	.word	0x48000800

08000ee4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b085      	sub	sp, #20
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4a13      	ldr	r2, [pc, #76]	; (8000f40 <HAL_TIM_PWM_MspInit+0x5c>)
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	d10c      	bne.n	8000f10 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000ef6:	4b13      	ldr	r3, [pc, #76]	; (8000f44 <HAL_TIM_PWM_MspInit+0x60>)
 8000ef8:	699b      	ldr	r3, [r3, #24]
 8000efa:	4a12      	ldr	r2, [pc, #72]	; (8000f44 <HAL_TIM_PWM_MspInit+0x60>)
 8000efc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000f00:	6193      	str	r3, [r2, #24]
 8000f02:	4b10      	ldr	r3, [pc, #64]	; (8000f44 <HAL_TIM_PWM_MspInit+0x60>)
 8000f04:	699b      	ldr	r3, [r3, #24]
 8000f06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000f0a:	60fb      	str	r3, [r7, #12]
 8000f0c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000f0e:	e010      	b.n	8000f32 <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM3)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a0c      	ldr	r2, [pc, #48]	; (8000f48 <HAL_TIM_PWM_MspInit+0x64>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d10b      	bne.n	8000f32 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f1a:	4b0a      	ldr	r3, [pc, #40]	; (8000f44 <HAL_TIM_PWM_MspInit+0x60>)
 8000f1c:	69db      	ldr	r3, [r3, #28]
 8000f1e:	4a09      	ldr	r2, [pc, #36]	; (8000f44 <HAL_TIM_PWM_MspInit+0x60>)
 8000f20:	f043 0302 	orr.w	r3, r3, #2
 8000f24:	61d3      	str	r3, [r2, #28]
 8000f26:	4b07      	ldr	r3, [pc, #28]	; (8000f44 <HAL_TIM_PWM_MspInit+0x60>)
 8000f28:	69db      	ldr	r3, [r3, #28]
 8000f2a:	f003 0302 	and.w	r3, r3, #2
 8000f2e:	60bb      	str	r3, [r7, #8]
 8000f30:	68bb      	ldr	r3, [r7, #8]
}
 8000f32:	bf00      	nop
 8000f34:	3714      	adds	r7, #20
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop
 8000f40:	40012c00 	.word	0x40012c00
 8000f44:	40021000 	.word	0x40021000
 8000f48:	40000400 	.word	0x40000400

08000f4c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a0d      	ldr	r2, [pc, #52]	; (8000f90 <HAL_TIM_Base_MspInit+0x44>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d113      	bne.n	8000f86 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000f5e:	4b0d      	ldr	r3, [pc, #52]	; (8000f94 <HAL_TIM_Base_MspInit+0x48>)
 8000f60:	69db      	ldr	r3, [r3, #28]
 8000f62:	4a0c      	ldr	r2, [pc, #48]	; (8000f94 <HAL_TIM_Base_MspInit+0x48>)
 8000f64:	f043 0304 	orr.w	r3, r3, #4
 8000f68:	61d3      	str	r3, [r2, #28]
 8000f6a:	4b0a      	ldr	r3, [pc, #40]	; (8000f94 <HAL_TIM_Base_MspInit+0x48>)
 8000f6c:	69db      	ldr	r3, [r3, #28]
 8000f6e:	f003 0304 	and.w	r3, r3, #4
 8000f72:	60fb      	str	r3, [r7, #12]
 8000f74:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000f76:	2200      	movs	r2, #0
 8000f78:	2100      	movs	r1, #0
 8000f7a:	201e      	movs	r0, #30
 8000f7c:	f000 fbbd 	bl	80016fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000f80:	201e      	movs	r0, #30
 8000f82:	f000 fbd6 	bl	8001732 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000f86:	bf00      	nop
 8000f88:	3710      	adds	r7, #16
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	40000800 	.word	0x40000800
 8000f94:	40021000 	.word	0x40021000

08000f98 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b08a      	sub	sp, #40	; 0x28
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa0:	f107 0314 	add.w	r3, r7, #20
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	605a      	str	r2, [r3, #4]
 8000faa:	609a      	str	r2, [r3, #8]
 8000fac:	60da      	str	r2, [r3, #12]
 8000fae:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a31      	ldr	r2, [pc, #196]	; (800107c <HAL_TIM_MspPostInit+0xe4>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d11c      	bne.n	8000ff4 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fba:	4b31      	ldr	r3, [pc, #196]	; (8001080 <HAL_TIM_MspPostInit+0xe8>)
 8000fbc:	695b      	ldr	r3, [r3, #20]
 8000fbe:	4a30      	ldr	r2, [pc, #192]	; (8001080 <HAL_TIM_MspPostInit+0xe8>)
 8000fc0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000fc4:	6153      	str	r3, [r2, #20]
 8000fc6:	4b2e      	ldr	r3, [pc, #184]	; (8001080 <HAL_TIM_MspPostInit+0xe8>)
 8000fc8:	695b      	ldr	r3, [r3, #20]
 8000fca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000fce:	613b      	str	r3, [r7, #16]
 8000fd0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    PC2     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = Phase_A_HIGH_Pin|Phase_B_HIGH_Pin|Phase_C_HIGH_Pin;
 8000fd2:	2307      	movs	r3, #7
 8000fd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd6:	2302      	movs	r3, #2
 8000fd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000fe2:	2302      	movs	r3, #2
 8000fe4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fe6:	f107 0314 	add.w	r3, r7, #20
 8000fea:	4619      	mov	r1, r3
 8000fec:	4825      	ldr	r0, [pc, #148]	; (8001084 <HAL_TIM_MspPostInit+0xec>)
 8000fee:	f000 fbc1 	bl	8001774 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000ff2:	e03e      	b.n	8001072 <HAL_TIM_MspPostInit+0xda>
  else if(htim->Instance==TIM3)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a23      	ldr	r2, [pc, #140]	; (8001088 <HAL_TIM_MspPostInit+0xf0>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d139      	bne.n	8001072 <HAL_TIM_MspPostInit+0xda>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ffe:	4b20      	ldr	r3, [pc, #128]	; (8001080 <HAL_TIM_MspPostInit+0xe8>)
 8001000:	695b      	ldr	r3, [r3, #20]
 8001002:	4a1f      	ldr	r2, [pc, #124]	; (8001080 <HAL_TIM_MspPostInit+0xe8>)
 8001004:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001008:	6153      	str	r3, [r2, #20]
 800100a:	4b1d      	ldr	r3, [pc, #116]	; (8001080 <HAL_TIM_MspPostInit+0xe8>)
 800100c:	695b      	ldr	r3, [r3, #20]
 800100e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001012:	60fb      	str	r3, [r7, #12]
 8001014:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001016:	4b1a      	ldr	r3, [pc, #104]	; (8001080 <HAL_TIM_MspPostInit+0xe8>)
 8001018:	695b      	ldr	r3, [r3, #20]
 800101a:	4a19      	ldr	r2, [pc, #100]	; (8001080 <HAL_TIM_MspPostInit+0xe8>)
 800101c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001020:	6153      	str	r3, [r2, #20]
 8001022:	4b17      	ldr	r3, [pc, #92]	; (8001080 <HAL_TIM_MspPostInit+0xe8>)
 8001024:	695b      	ldr	r3, [r3, #20]
 8001026:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800102a:	60bb      	str	r3, [r7, #8]
 800102c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Phase_B_LOW_Pin|Phase_A_LOW_Pin;
 800102e:	2350      	movs	r3, #80	; 0x50
 8001030:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001032:	2302      	movs	r3, #2
 8001034:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001036:	2300      	movs	r3, #0
 8001038:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800103a:	2300      	movs	r3, #0
 800103c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800103e:	2302      	movs	r3, #2
 8001040:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001042:	f107 0314 	add.w	r3, r7, #20
 8001046:	4619      	mov	r1, r3
 8001048:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800104c:	f000 fb92 	bl	8001774 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Phase_C_LOW_Pin;
 8001050:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001054:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001056:	2302      	movs	r3, #2
 8001058:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105a:	2300      	movs	r3, #0
 800105c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105e:	2300      	movs	r3, #0
 8001060:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001062:	2302      	movs	r3, #2
 8001064:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Phase_C_LOW_GPIO_Port, &GPIO_InitStruct);
 8001066:	f107 0314 	add.w	r3, r7, #20
 800106a:	4619      	mov	r1, r3
 800106c:	4805      	ldr	r0, [pc, #20]	; (8001084 <HAL_TIM_MspPostInit+0xec>)
 800106e:	f000 fb81 	bl	8001774 <HAL_GPIO_Init>
}
 8001072:	bf00      	nop
 8001074:	3728      	adds	r7, #40	; 0x28
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	40012c00 	.word	0x40012c00
 8001080:	40021000 	.word	0x40021000
 8001084:	48000800 	.word	0x48000800
 8001088:	40000400 	.word	0x40000400

0800108c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001090:	e7fe      	b.n	8001090 <NMI_Handler+0x4>

08001092 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001092:	b480      	push	{r7}
 8001094:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001096:	e7fe      	b.n	8001096 <HardFault_Handler+0x4>

08001098 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800109c:	e7fe      	b.n	800109c <MemManage_Handler+0x4>

0800109e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800109e:	b480      	push	{r7}
 80010a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010a2:	e7fe      	b.n	80010a2 <BusFault_Handler+0x4>

080010a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010a8:	e7fe      	b.n	80010a8 <UsageFault_Handler+0x4>

080010aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010aa:	b480      	push	{r7}
 80010ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010ae:	bf00      	nop
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr

080010b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010bc:	bf00      	nop
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr

080010c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010c6:	b480      	push	{r7}
 80010c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010ca:	bf00      	nop
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr

080010d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010d8:	f000 f890 	bl	80011fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_Callback();
 80010dc:	f000 fb43 	bl	8001766 <HAL_SYSTICK_Callback>
  /* USER CODE END SysTick_IRQn 1 */
}
 80010e0:	bf00      	nop
 80010e2:	bd80      	pop	{r7, pc}

080010e4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80010e8:	4802      	ldr	r0, [pc, #8]	; (80010f4 <TIM4_IRQHandler+0x10>)
 80010ea:	f002 fa2b 	bl	8003544 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80010ee:	bf00      	nop
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	20000090 	.word	0x20000090

080010f8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010fc:	4b06      	ldr	r3, [pc, #24]	; (8001118 <SystemInit+0x20>)
 80010fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001102:	4a05      	ldr	r2, [pc, #20]	; (8001118 <SystemInit+0x20>)
 8001104:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001108:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800110c:	bf00      	nop
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr
 8001116:	bf00      	nop
 8001118:	e000ed00 	.word	0xe000ed00

0800111c <Reset_Handler>:
 800111c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001154 <LoopForever+0x2>
 8001120:	480d      	ldr	r0, [pc, #52]	; (8001158 <LoopForever+0x6>)
 8001122:	490e      	ldr	r1, [pc, #56]	; (800115c <LoopForever+0xa>)
 8001124:	4a0e      	ldr	r2, [pc, #56]	; (8001160 <LoopForever+0xe>)
 8001126:	2300      	movs	r3, #0
 8001128:	e002      	b.n	8001130 <LoopCopyDataInit>

0800112a <CopyDataInit>:
 800112a:	58d4      	ldr	r4, [r2, r3]
 800112c:	50c4      	str	r4, [r0, r3]
 800112e:	3304      	adds	r3, #4

08001130 <LoopCopyDataInit>:
 8001130:	18c4      	adds	r4, r0, r3
 8001132:	428c      	cmp	r4, r1
 8001134:	d3f9      	bcc.n	800112a <CopyDataInit>
 8001136:	4a0b      	ldr	r2, [pc, #44]	; (8001164 <LoopForever+0x12>)
 8001138:	4c0b      	ldr	r4, [pc, #44]	; (8001168 <LoopForever+0x16>)
 800113a:	2300      	movs	r3, #0
 800113c:	e001      	b.n	8001142 <LoopFillZerobss>

0800113e <FillZerobss>:
 800113e:	6013      	str	r3, [r2, #0]
 8001140:	3204      	adds	r2, #4

08001142 <LoopFillZerobss>:
 8001142:	42a2      	cmp	r2, r4
 8001144:	d3fb      	bcc.n	800113e <FillZerobss>
 8001146:	f7ff ffd7 	bl	80010f8 <SystemInit>
 800114a:	f003 fab5 	bl	80046b8 <__libc_init_array>
 800114e:	f7ff fb0b 	bl	8000768 <main>

08001152 <LoopForever>:
 8001152:	e7fe      	b.n	8001152 <LoopForever>
 8001154:	20010000 	.word	0x20010000
 8001158:	20000000 	.word	0x20000000
 800115c:	2000000c 	.word	0x2000000c
 8001160:	08004768 	.word	0x08004768
 8001164:	2000000c 	.word	0x2000000c
 8001168:	20000290 	.word	0x20000290

0800116c <ADC1_2_IRQHandler>:
 800116c:	e7fe      	b.n	800116c <ADC1_2_IRQHandler>
	...

08001170 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001174:	4b08      	ldr	r3, [pc, #32]	; (8001198 <HAL_Init+0x28>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a07      	ldr	r2, [pc, #28]	; (8001198 <HAL_Init+0x28>)
 800117a:	f043 0310 	orr.w	r3, r3, #16
 800117e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001180:	2003      	movs	r0, #3
 8001182:	f000 faaf 	bl	80016e4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001186:	2000      	movs	r0, #0
 8001188:	f000 f808 	bl	800119c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800118c:	f7ff fdc2 	bl	8000d14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001190:	2300      	movs	r3, #0
}
 8001192:	4618      	mov	r0, r3
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	40022000 	.word	0x40022000

0800119c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011a4:	4b12      	ldr	r3, [pc, #72]	; (80011f0 <HAL_InitTick+0x54>)
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	4b12      	ldr	r3, [pc, #72]	; (80011f4 <HAL_InitTick+0x58>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	4619      	mov	r1, r3
 80011ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80011b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80011ba:	4618      	mov	r0, r3
 80011bc:	f000 fac7 	bl	800174e <HAL_SYSTICK_Config>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011c6:	2301      	movs	r3, #1
 80011c8:	e00e      	b.n	80011e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2b0f      	cmp	r3, #15
 80011ce:	d80a      	bhi.n	80011e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011d0:	2200      	movs	r2, #0
 80011d2:	6879      	ldr	r1, [r7, #4]
 80011d4:	f04f 30ff 	mov.w	r0, #4294967295
 80011d8:	f000 fa8f 	bl	80016fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011dc:	4a06      	ldr	r2, [pc, #24]	; (80011f8 <HAL_InitTick+0x5c>)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80011e2:	2300      	movs	r3, #0
 80011e4:	e000      	b.n	80011e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011e6:	2301      	movs	r3, #1
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	20000000 	.word	0x20000000
 80011f4:	20000008 	.word	0x20000008
 80011f8:	20000004 	.word	0x20000004

080011fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001200:	4b06      	ldr	r3, [pc, #24]	; (800121c <HAL_IncTick+0x20>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	461a      	mov	r2, r3
 8001206:	4b06      	ldr	r3, [pc, #24]	; (8001220 <HAL_IncTick+0x24>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4413      	add	r3, r2
 800120c:	4a04      	ldr	r2, [pc, #16]	; (8001220 <HAL_IncTick+0x24>)
 800120e:	6013      	str	r3, [r2, #0]
}
 8001210:	bf00      	nop
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	20000008 	.word	0x20000008
 8001220:	2000028c 	.word	0x2000028c

08001224 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  return uwTick;  
 8001228:	4b03      	ldr	r3, [pc, #12]	; (8001238 <HAL_GetTick+0x14>)
 800122a:	681b      	ldr	r3, [r3, #0]
}
 800122c:	4618      	mov	r0, r3
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	2000028c 	.word	0x2000028c

0800123c <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b086      	sub	sp, #24
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001244:	2300      	movs	r3, #0
 8001246:	75fb      	strb	r3, [r7, #23]

  /* Check the COMP handle allocation and lock status */
  if ((hcomp == NULL) || ((hcomp->State & COMP_STATE_BIT_LOCK) != RESET))
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d007      	beq.n	800125e <HAL_COMP_Init+0x22>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001254:	b2db      	uxtb	r3, r3
 8001256:	f003 0310 	and.w	r3, r3, #16
 800125a:	2b00      	cmp	r3, #0
 800125c:	d002      	beq.n	8001264 <HAL_COMP_Init+0x28>
  {
    status = HAL_ERROR;
 800125e:	2301      	movs	r3, #1
 8001260:	75fb      	strb	r3, [r7, #23]
 8001262:	e05e      	b.n	8001322 <HAL_COMP_Init+0xe6>
      assert_param(IS_COMP_WINDOWMODE_INSTANCE(hcomp->Instance));
      assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));
    }

    /* Init SYSCFG and the low level hardware to access comparators */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001264:	4b31      	ldr	r3, [pc, #196]	; (800132c <HAL_COMP_Init+0xf0>)
 8001266:	699b      	ldr	r3, [r3, #24]
 8001268:	4a30      	ldr	r2, [pc, #192]	; (800132c <HAL_COMP_Init+0xf0>)
 800126a:	f043 0301 	orr.w	r3, r3, #1
 800126e:	6193      	str	r3, [r2, #24]
 8001270:	4b2e      	ldr	r3, [pc, #184]	; (800132c <HAL_COMP_Init+0xf0>)
 8001272:	699b      	ldr	r3, [r3, #24]
 8001274:	f003 0301 	and.w	r3, r3, #1
 8001278:	613b      	str	r3, [r7, #16]
 800127a:	693b      	ldr	r3, [r7, #16]
      
      /* Init the low level hardware */
      hcomp->MspInitCallback(hcomp);
#else
    /* Init the low level hardware : SYSCFG to access comparators */
      HAL_COMP_MspInit(hcomp);
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f7ff fd6d 	bl	8000d5c <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */

    if (hcomp->State == HAL_COMP_STATE_RESET)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001288:	b2db      	uxtb	r3, r3
 800128a:	2b00      	cmp	r3, #0
 800128c:	d103      	bne.n	8001296 <HAL_COMP_Init+0x5a>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2200      	movs	r2, #0
 8001292:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    }

    /* Manage inverting input comparator inverting input connected to a GPIO  */
    /* for STM32F302x, STM32F32xx, STM32F33x.                                 */
    hcomp->Init.InvertingInput = COMP_INVERTINGINPUT_SELECTION(hcomp->Instance, hcomp->Init.InvertingInput);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	685a      	ldr	r2, [r3, #4]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	605a      	str	r2, [r3, #4]
    /*     Set COMPxBLANKING bits according to hcomp->Init.BlankingSrce value       */
    /*     Set COMPxOUTSEL bits according to hcomp->Init.Output value               */
    /*     Set COMPxPOL bit according to hcomp->Init.OutputPol value                */
    /*     Set COMPxHYST bits according to hcomp->Init.Hysteresis value             */
    /*     Set COMPxMODE bits according to hcomp->Init.Mode value                   */
    COMP_INIT(hcomp);
 800129e:	2300      	movs	r3, #0
 80012a0:	60fb      	str	r3, [r7, #12]
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	60fb      	str	r3, [r7, #12]
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	4313      	orrs	r3, r2
 80012b6:	60fb      	str	r3, [r7, #12]
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	f023 0202 	bic.w	r2, r3, #2
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	689b      	ldr	r3, [r3, #8]
 80012c2:	4313      	orrs	r3, r2
 80012c4:	60fb      	str	r3, [r7, #12]
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	699b      	ldr	r3, [r3, #24]
 80012d0:	4313      	orrs	r3, r2
 80012d2:	60fb      	str	r3, [r7, #12]
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	68db      	ldr	r3, [r3, #12]
 80012de:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80012e2:	4313      	orrs	r3, r2
 80012e4:	60fb      	str	r3, [r7, #12]
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	691b      	ldr	r3, [r3, #16]
 80012f0:	4313      	orrs	r3, r2
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	695a      	ldr	r2, [r3, #20]
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	4313      	orrs	r3, r2
 80012fc:	60fb      	str	r3, [r7, #12]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	69da      	ldr	r2, [r3, #28]
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	4313      	orrs	r3, r2
 8001306:	60fb      	str	r3, [r7, #12]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6a1a      	ldr	r2, [r3, #32]
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	4313      	orrs	r3, r2
 8001310:	60fb      	str	r3, [r7, #12]
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	68fa      	ldr	r2, [r7, #12]
 8001318:	601a      	str	r2, [r3, #0]

    /* Initialize the COMP state*/
    hcomp->State = HAL_COMP_STATE_READY;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2201      	movs	r2, #1
 800131e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  }

  return status;
 8001322:	7dfb      	ldrb	r3, [r7, #23]
}
 8001324:	4618      	mov	r0, r3
 8001326:	3718      	adds	r7, #24
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	40021000 	.word	0x40021000

08001330 <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 8001330:	b480      	push	{r7}
 8001332:	b085      	sub	sp, #20
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001338:	2300      	movs	r3, #0
 800133a:	73fb      	strb	r3, [r7, #15]
  uint32_t extiline = 0U;
 800133c:	2300      	movs	r3, #0
 800133e:	60bb      	str	r3, [r7, #8]

  /* Check the COMP handle allocation and lock status */
  if ((hcomp == NULL) || ((hcomp->State & COMP_STATE_BIT_LOCK) != RESET))
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d007      	beq.n	8001356 <HAL_COMP_Start+0x26>
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800134c:	b2db      	uxtb	r3, r3
 800134e:	f003 0310 	and.w	r3, r3, #16
 8001352:	2b00      	cmp	r3, #0
 8001354:	d002      	beq.n	800135c <HAL_COMP_Start+0x2c>
  {
    status = HAL_ERROR;
 8001356:	2301      	movs	r3, #1
 8001358:	73fb      	strb	r3, [r7, #15]
 800135a:	e0c4      	b.n	80014e6 <HAL_COMP_Start+0x1b6>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if (hcomp->State == HAL_COMP_STATE_READY)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001362:	b2db      	uxtb	r3, r3
 8001364:	2b01      	cmp	r3, #1
 8001366:	f040 80bc 	bne.w	80014e2 <HAL_COMP_Start+0x1b2>
    {
      /* Get the EXTI Line output configuration */
      extiline = COMP_GET_EXTI_LINE(hcomp->Instance);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a61      	ldr	r2, [pc, #388]	; (80014f4 <HAL_COMP_Start+0x1c4>)
 8001370:	4293      	cmp	r3, r2
 8001372:	d028      	beq.n	80013c6 <HAL_COMP_Start+0x96>
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a5f      	ldr	r2, [pc, #380]	; (80014f8 <HAL_COMP_Start+0x1c8>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d020      	beq.n	80013c0 <HAL_COMP_Start+0x90>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4a5e      	ldr	r2, [pc, #376]	; (80014fc <HAL_COMP_Start+0x1cc>)
 8001384:	4293      	cmp	r3, r2
 8001386:	d018      	beq.n	80013ba <HAL_COMP_Start+0x8a>
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a5c      	ldr	r2, [pc, #368]	; (8001500 <HAL_COMP_Start+0x1d0>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d010      	beq.n	80013b4 <HAL_COMP_Start+0x84>
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4a5b      	ldr	r2, [pc, #364]	; (8001504 <HAL_COMP_Start+0x1d4>)
 8001398:	4293      	cmp	r3, r2
 800139a:	d008      	beq.n	80013ae <HAL_COMP_Start+0x7e>
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a59      	ldr	r2, [pc, #356]	; (8001508 <HAL_COMP_Start+0x1d8>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d101      	bne.n	80013aa <HAL_COMP_Start+0x7a>
 80013a6:	2301      	movs	r3, #1
 80013a8:	e00f      	b.n	80013ca <HAL_COMP_Start+0x9a>
 80013aa:	2302      	movs	r3, #2
 80013ac:	e00d      	b.n	80013ca <HAL_COMP_Start+0x9a>
 80013ae:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80013b2:	e00a      	b.n	80013ca <HAL_COMP_Start+0x9a>
 80013b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80013b8:	e007      	b.n	80013ca <HAL_COMP_Start+0x9a>
 80013ba:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80013be:	e004      	b.n	80013ca <HAL_COMP_Start+0x9a>
 80013c0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80013c4:	e001      	b.n	80013ca <HAL_COMP_Start+0x9a>
 80013c6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80013ca:	60bb      	str	r3, [r7, #8]

      /* Configure the event generation */
      if ((hcomp->Init.TriggerMode & (COMP_TRIGGERMODE_EVENT_RISING | COMP_TRIGGERMODE_EVENT_FALLING)) != RESET)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013d0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d077      	beq.n	80014c8 <HAL_COMP_Start+0x198>
      {
        /* Configure the event trigger rising edge */
        if ((hcomp->Init.TriggerMode & COMP_TRIGGERMODE_EVENT_RISING) != RESET)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013dc:	f003 0310 	and.w	r3, r3, #16
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d012      	beq.n	800140a <HAL_COMP_Start+0xda>
        {
          COMP_EXTI_RISING_ENABLE(extiline);
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	f003 0303 	and.w	r3, r3, #3
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d006      	beq.n	80013fc <HAL_COMP_Start+0xcc>
 80013ee:	4b47      	ldr	r3, [pc, #284]	; (800150c <HAL_COMP_Start+0x1dc>)
 80013f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80013f2:	4946      	ldr	r1, [pc, #280]	; (800150c <HAL_COMP_Start+0x1dc>)
 80013f4:	68bb      	ldr	r3, [r7, #8]
 80013f6:	4313      	orrs	r3, r2
 80013f8:	628b      	str	r3, [r1, #40]	; 0x28
 80013fa:	e01a      	b.n	8001432 <HAL_COMP_Start+0x102>
 80013fc:	4b43      	ldr	r3, [pc, #268]	; (800150c <HAL_COMP_Start+0x1dc>)
 80013fe:	689a      	ldr	r2, [r3, #8]
 8001400:	4942      	ldr	r1, [pc, #264]	; (800150c <HAL_COMP_Start+0x1dc>)
 8001402:	68bb      	ldr	r3, [r7, #8]
 8001404:	4313      	orrs	r3, r2
 8001406:	608b      	str	r3, [r1, #8]
 8001408:	e013      	b.n	8001432 <HAL_COMP_Start+0x102>
        }
        else
        {
          COMP_EXTI_RISING_DISABLE(extiline);
 800140a:	68bb      	ldr	r3, [r7, #8]
 800140c:	f003 0303 	and.w	r3, r3, #3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d007      	beq.n	8001424 <HAL_COMP_Start+0xf4>
 8001414:	4b3d      	ldr	r3, [pc, #244]	; (800150c <HAL_COMP_Start+0x1dc>)
 8001416:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	43db      	mvns	r3, r3
 800141c:	493b      	ldr	r1, [pc, #236]	; (800150c <HAL_COMP_Start+0x1dc>)
 800141e:	4013      	ands	r3, r2
 8001420:	628b      	str	r3, [r1, #40]	; 0x28
 8001422:	e006      	b.n	8001432 <HAL_COMP_Start+0x102>
 8001424:	4b39      	ldr	r3, [pc, #228]	; (800150c <HAL_COMP_Start+0x1dc>)
 8001426:	689a      	ldr	r2, [r3, #8]
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	43db      	mvns	r3, r3
 800142c:	4937      	ldr	r1, [pc, #220]	; (800150c <HAL_COMP_Start+0x1dc>)
 800142e:	4013      	ands	r3, r2
 8001430:	608b      	str	r3, [r1, #8]
        }

        /* Configure the trigger falling edge */
        if ((hcomp->Init.TriggerMode & COMP_TRIGGERMODE_EVENT_FALLING) != RESET)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001436:	f003 0320 	and.w	r3, r3, #32
 800143a:	2b00      	cmp	r3, #0
 800143c:	d012      	beq.n	8001464 <HAL_COMP_Start+0x134>
        {
          COMP_EXTI_FALLING_ENABLE(extiline);
 800143e:	68bb      	ldr	r3, [r7, #8]
 8001440:	f003 0303 	and.w	r3, r3, #3
 8001444:	2b00      	cmp	r3, #0
 8001446:	d006      	beq.n	8001456 <HAL_COMP_Start+0x126>
 8001448:	4b30      	ldr	r3, [pc, #192]	; (800150c <HAL_COMP_Start+0x1dc>)
 800144a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800144c:	492f      	ldr	r1, [pc, #188]	; (800150c <HAL_COMP_Start+0x1dc>)
 800144e:	68bb      	ldr	r3, [r7, #8]
 8001450:	4313      	orrs	r3, r2
 8001452:	62cb      	str	r3, [r1, #44]	; 0x2c
 8001454:	e01a      	b.n	800148c <HAL_COMP_Start+0x15c>
 8001456:	4b2d      	ldr	r3, [pc, #180]	; (800150c <HAL_COMP_Start+0x1dc>)
 8001458:	68da      	ldr	r2, [r3, #12]
 800145a:	492c      	ldr	r1, [pc, #176]	; (800150c <HAL_COMP_Start+0x1dc>)
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	4313      	orrs	r3, r2
 8001460:	60cb      	str	r3, [r1, #12]
 8001462:	e013      	b.n	800148c <HAL_COMP_Start+0x15c>
        }
        else
        {
          COMP_EXTI_FALLING_DISABLE(extiline);
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	f003 0303 	and.w	r3, r3, #3
 800146a:	2b00      	cmp	r3, #0
 800146c:	d007      	beq.n	800147e <HAL_COMP_Start+0x14e>
 800146e:	4b27      	ldr	r3, [pc, #156]	; (800150c <HAL_COMP_Start+0x1dc>)
 8001470:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001472:	68bb      	ldr	r3, [r7, #8]
 8001474:	43db      	mvns	r3, r3
 8001476:	4925      	ldr	r1, [pc, #148]	; (800150c <HAL_COMP_Start+0x1dc>)
 8001478:	4013      	ands	r3, r2
 800147a:	62cb      	str	r3, [r1, #44]	; 0x2c
 800147c:	e006      	b.n	800148c <HAL_COMP_Start+0x15c>
 800147e:	4b23      	ldr	r3, [pc, #140]	; (800150c <HAL_COMP_Start+0x1dc>)
 8001480:	68da      	ldr	r2, [r3, #12]
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	43db      	mvns	r3, r3
 8001486:	4921      	ldr	r1, [pc, #132]	; (800150c <HAL_COMP_Start+0x1dc>)
 8001488:	4013      	ands	r3, r2
 800148a:	60cb      	str	r3, [r1, #12]
        }

        /* Enable EXTI event generation */
        COMP_EXTI_ENABLE_EVENT(extiline);
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	f003 0303 	and.w	r3, r3, #3
 8001492:	2b00      	cmp	r3, #0
 8001494:	d006      	beq.n	80014a4 <HAL_COMP_Start+0x174>
 8001496:	4b1d      	ldr	r3, [pc, #116]	; (800150c <HAL_COMP_Start+0x1dc>)
 8001498:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800149a:	491c      	ldr	r1, [pc, #112]	; (800150c <HAL_COMP_Start+0x1dc>)
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	4313      	orrs	r3, r2
 80014a0:	624b      	str	r3, [r1, #36]	; 0x24
 80014a2:	e005      	b.n	80014b0 <HAL_COMP_Start+0x180>
 80014a4:	4b19      	ldr	r3, [pc, #100]	; (800150c <HAL_COMP_Start+0x1dc>)
 80014a6:	685a      	ldr	r2, [r3, #4]
 80014a8:	4918      	ldr	r1, [pc, #96]	; (800150c <HAL_COMP_Start+0x1dc>)
 80014aa:	68bb      	ldr	r3, [r7, #8]
 80014ac:	4313      	orrs	r3, r2
 80014ae:	604b      	str	r3, [r1, #4]

        /* Clear COMP EXTI pending bit */
        COMP_EXTI_CLEAR_FLAG(extiline);
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	f003 0303 	and.w	r3, r3, #3
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d003      	beq.n	80014c2 <HAL_COMP_Start+0x192>
 80014ba:	4a14      	ldr	r2, [pc, #80]	; (800150c <HAL_COMP_Start+0x1dc>)
 80014bc:	68bb      	ldr	r3, [r7, #8]
 80014be:	6353      	str	r3, [r2, #52]	; 0x34
 80014c0:	e002      	b.n	80014c8 <HAL_COMP_Start+0x198>
 80014c2:	4a12      	ldr	r2, [pc, #72]	; (800150c <HAL_COMP_Start+0x1dc>)
 80014c4:	68bb      	ldr	r3, [r7, #8]
 80014c6:	6153      	str	r3, [r2, #20]
      }

      /* Enable the selected comparator */
      __HAL_COMP_ENABLE(hcomp);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f042 0201 	orr.w	r2, r2, #1
 80014d6:	601a      	str	r2, [r3, #0]

      hcomp->State = HAL_COMP_STATE_BUSY;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2202      	movs	r2, #2
 80014dc:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 80014e0:	e001      	b.n	80014e6 <HAL_COMP_Start+0x1b6>
    }
    else
    {
      status = HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80014e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3714      	adds	r7, #20
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr
 80014f4:	4001001c 	.word	0x4001001c
 80014f8:	40010020 	.word	0x40010020
 80014fc:	40010024 	.word	0x40010024
 8001500:	40010028 	.word	0x40010028
 8001504:	4001002c 	.word	0x4001002c
 8001508:	40010030 	.word	0x40010030
 800150c:	40010400 	.word	0x40010400

08001510 <HAL_COMP_GetOutputLevel>:
  *         @arg @ref COMP_OUTPUTLEVEL_LOW
  *         @arg @ref COMP_OUTPUTLEVEL_HIGH
  *
  */
uint32_t HAL_COMP_GetOutputLevel(COMP_HandleTypeDef *hcomp)
{
 8001510:	b480      	push	{r7}
 8001512:	b085      	sub	sp, #20
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  uint32_t level = 0U;
 8001518:	2300      	movs	r3, #0
 800151a:	60fb      	str	r3, [r7, #12]

  /* Check the parameter */
  assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

  level = READ_BIT(hcomp->Instance->CSR, COMP_CSR_COMPxOUT);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001526:	60fb      	str	r3, [r7, #12]

  if (level != 0U)
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d002      	beq.n	8001534 <HAL_COMP_GetOutputLevel+0x24>
  {
    return (COMP_OUTPUTLEVEL_HIGH);
 800152e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001532:	e000      	b.n	8001536 <HAL_COMP_GetOutputLevel+0x26>
  }
  return (COMP_OUTPUTLEVEL_LOW);
 8001534:	2300      	movs	r3, #0
}
 8001536:	4618      	mov	r0, r3
 8001538:	3714      	adds	r7, #20
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr
	...

08001544 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001544:	b480      	push	{r7}
 8001546:	b085      	sub	sp, #20
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	f003 0307 	and.w	r3, r3, #7
 8001552:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001554:	4b0c      	ldr	r3, [pc, #48]	; (8001588 <__NVIC_SetPriorityGrouping+0x44>)
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800155a:	68ba      	ldr	r2, [r7, #8]
 800155c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001560:	4013      	ands	r3, r2
 8001562:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800156c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001570:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001574:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001576:	4a04      	ldr	r2, [pc, #16]	; (8001588 <__NVIC_SetPriorityGrouping+0x44>)
 8001578:	68bb      	ldr	r3, [r7, #8]
 800157a:	60d3      	str	r3, [r2, #12]
}
 800157c:	bf00      	nop
 800157e:	3714      	adds	r7, #20
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr
 8001588:	e000ed00 	.word	0xe000ed00

0800158c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001590:	4b04      	ldr	r3, [pc, #16]	; (80015a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	0a1b      	lsrs	r3, r3, #8
 8001596:	f003 0307 	and.w	r3, r3, #7
}
 800159a:	4618      	mov	r0, r3
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr
 80015a4:	e000ed00 	.word	0xe000ed00

080015a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b083      	sub	sp, #12
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	4603      	mov	r3, r0
 80015b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	db0b      	blt.n	80015d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015ba:	79fb      	ldrb	r3, [r7, #7]
 80015bc:	f003 021f 	and.w	r2, r3, #31
 80015c0:	4907      	ldr	r1, [pc, #28]	; (80015e0 <__NVIC_EnableIRQ+0x38>)
 80015c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c6:	095b      	lsrs	r3, r3, #5
 80015c8:	2001      	movs	r0, #1
 80015ca:	fa00 f202 	lsl.w	r2, r0, r2
 80015ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015d2:	bf00      	nop
 80015d4:	370c      	adds	r7, #12
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	e000e100 	.word	0xe000e100

080015e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	4603      	mov	r3, r0
 80015ec:	6039      	str	r1, [r7, #0]
 80015ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	db0a      	blt.n	800160e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	b2da      	uxtb	r2, r3
 80015fc:	490c      	ldr	r1, [pc, #48]	; (8001630 <__NVIC_SetPriority+0x4c>)
 80015fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001602:	0112      	lsls	r2, r2, #4
 8001604:	b2d2      	uxtb	r2, r2
 8001606:	440b      	add	r3, r1
 8001608:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800160c:	e00a      	b.n	8001624 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	b2da      	uxtb	r2, r3
 8001612:	4908      	ldr	r1, [pc, #32]	; (8001634 <__NVIC_SetPriority+0x50>)
 8001614:	79fb      	ldrb	r3, [r7, #7]
 8001616:	f003 030f 	and.w	r3, r3, #15
 800161a:	3b04      	subs	r3, #4
 800161c:	0112      	lsls	r2, r2, #4
 800161e:	b2d2      	uxtb	r2, r2
 8001620:	440b      	add	r3, r1
 8001622:	761a      	strb	r2, [r3, #24]
}
 8001624:	bf00      	nop
 8001626:	370c      	adds	r7, #12
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr
 8001630:	e000e100 	.word	0xe000e100
 8001634:	e000ed00 	.word	0xe000ed00

08001638 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001638:	b480      	push	{r7}
 800163a:	b089      	sub	sp, #36	; 0x24
 800163c:	af00      	add	r7, sp, #0
 800163e:	60f8      	str	r0, [r7, #12]
 8001640:	60b9      	str	r1, [r7, #8]
 8001642:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	f003 0307 	and.w	r3, r3, #7
 800164a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800164c:	69fb      	ldr	r3, [r7, #28]
 800164e:	f1c3 0307 	rsb	r3, r3, #7
 8001652:	2b04      	cmp	r3, #4
 8001654:	bf28      	it	cs
 8001656:	2304      	movcs	r3, #4
 8001658:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	3304      	adds	r3, #4
 800165e:	2b06      	cmp	r3, #6
 8001660:	d902      	bls.n	8001668 <NVIC_EncodePriority+0x30>
 8001662:	69fb      	ldr	r3, [r7, #28]
 8001664:	3b03      	subs	r3, #3
 8001666:	e000      	b.n	800166a <NVIC_EncodePriority+0x32>
 8001668:	2300      	movs	r3, #0
 800166a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800166c:	f04f 32ff 	mov.w	r2, #4294967295
 8001670:	69bb      	ldr	r3, [r7, #24]
 8001672:	fa02 f303 	lsl.w	r3, r2, r3
 8001676:	43da      	mvns	r2, r3
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	401a      	ands	r2, r3
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001680:	f04f 31ff 	mov.w	r1, #4294967295
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	fa01 f303 	lsl.w	r3, r1, r3
 800168a:	43d9      	mvns	r1, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001690:	4313      	orrs	r3, r2
         );
}
 8001692:	4618      	mov	r0, r3
 8001694:	3724      	adds	r7, #36	; 0x24
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
	...

080016a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	3b01      	subs	r3, #1
 80016ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016b0:	d301      	bcc.n	80016b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016b2:	2301      	movs	r3, #1
 80016b4:	e00f      	b.n	80016d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016b6:	4a0a      	ldr	r2, [pc, #40]	; (80016e0 <SysTick_Config+0x40>)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	3b01      	subs	r3, #1
 80016bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016be:	210f      	movs	r1, #15
 80016c0:	f04f 30ff 	mov.w	r0, #4294967295
 80016c4:	f7ff ff8e 	bl	80015e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016c8:	4b05      	ldr	r3, [pc, #20]	; (80016e0 <SysTick_Config+0x40>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016ce:	4b04      	ldr	r3, [pc, #16]	; (80016e0 <SysTick_Config+0x40>)
 80016d0:	2207      	movs	r2, #7
 80016d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016d4:	2300      	movs	r3, #0
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3708      	adds	r7, #8
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	e000e010 	.word	0xe000e010

080016e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016ec:	6878      	ldr	r0, [r7, #4]
 80016ee:	f7ff ff29 	bl	8001544 <__NVIC_SetPriorityGrouping>
}
 80016f2:	bf00      	nop
 80016f4:	3708      	adds	r7, #8
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}

080016fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016fa:	b580      	push	{r7, lr}
 80016fc:	b086      	sub	sp, #24
 80016fe:	af00      	add	r7, sp, #0
 8001700:	4603      	mov	r3, r0
 8001702:	60b9      	str	r1, [r7, #8]
 8001704:	607a      	str	r2, [r7, #4]
 8001706:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001708:	2300      	movs	r3, #0
 800170a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800170c:	f7ff ff3e 	bl	800158c <__NVIC_GetPriorityGrouping>
 8001710:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	68b9      	ldr	r1, [r7, #8]
 8001716:	6978      	ldr	r0, [r7, #20]
 8001718:	f7ff ff8e 	bl	8001638 <NVIC_EncodePriority>
 800171c:	4602      	mov	r2, r0
 800171e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001722:	4611      	mov	r1, r2
 8001724:	4618      	mov	r0, r3
 8001726:	f7ff ff5d 	bl	80015e4 <__NVIC_SetPriority>
}
 800172a:	bf00      	nop
 800172c:	3718      	adds	r7, #24
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}

08001732 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001732:	b580      	push	{r7, lr}
 8001734:	b082      	sub	sp, #8
 8001736:	af00      	add	r7, sp, #0
 8001738:	4603      	mov	r3, r0
 800173a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800173c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001740:	4618      	mov	r0, r3
 8001742:	f7ff ff31 	bl	80015a8 <__NVIC_EnableIRQ>
}
 8001746:	bf00      	nop
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}

0800174e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800174e:	b580      	push	{r7, lr}
 8001750:	b082      	sub	sp, #8
 8001752:	af00      	add	r7, sp, #0
 8001754:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f7ff ffa2 	bl	80016a0 <SysTick_Config>
 800175c:	4603      	mov	r3, r0
}
 800175e:	4618      	mov	r0, r3
 8001760:	3708      	adds	r7, #8
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}

08001766 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001766:	b480      	push	{r7}
 8001768:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800176a:	bf00      	nop
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr

08001774 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001774:	b480      	push	{r7}
 8001776:	b087      	sub	sp, #28
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800177e:	2300      	movs	r3, #0
 8001780:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001782:	e160      	b.n	8001a46 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	2101      	movs	r1, #1
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	fa01 f303 	lsl.w	r3, r1, r3
 8001790:	4013      	ands	r3, r2
 8001792:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	2b00      	cmp	r3, #0
 8001798:	f000 8152 	beq.w	8001a40 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	f003 0303 	and.w	r3, r3, #3
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d005      	beq.n	80017b4 <HAL_GPIO_Init+0x40>
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f003 0303 	and.w	r3, r3, #3
 80017b0:	2b02      	cmp	r3, #2
 80017b2:	d130      	bne.n	8001816 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	005b      	lsls	r3, r3, #1
 80017be:	2203      	movs	r2, #3
 80017c0:	fa02 f303 	lsl.w	r3, r2, r3
 80017c4:	43db      	mvns	r3, r3
 80017c6:	693a      	ldr	r2, [r7, #16]
 80017c8:	4013      	ands	r3, r2
 80017ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	68da      	ldr	r2, [r3, #12]
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	005b      	lsls	r3, r3, #1
 80017d4:	fa02 f303 	lsl.w	r3, r2, r3
 80017d8:	693a      	ldr	r2, [r7, #16]
 80017da:	4313      	orrs	r3, r2
 80017dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	693a      	ldr	r2, [r7, #16]
 80017e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017ea:	2201      	movs	r2, #1
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	fa02 f303 	lsl.w	r3, r2, r3
 80017f2:	43db      	mvns	r3, r3
 80017f4:	693a      	ldr	r2, [r7, #16]
 80017f6:	4013      	ands	r3, r2
 80017f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	091b      	lsrs	r3, r3, #4
 8001800:	f003 0201 	and.w	r2, r3, #1
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	fa02 f303 	lsl.w	r3, r2, r3
 800180a:	693a      	ldr	r2, [r7, #16]
 800180c:	4313      	orrs	r3, r2
 800180e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	693a      	ldr	r2, [r7, #16]
 8001814:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	f003 0303 	and.w	r3, r3, #3
 800181e:	2b03      	cmp	r3, #3
 8001820:	d017      	beq.n	8001852 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	68db      	ldr	r3, [r3, #12]
 8001826:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	005b      	lsls	r3, r3, #1
 800182c:	2203      	movs	r2, #3
 800182e:	fa02 f303 	lsl.w	r3, r2, r3
 8001832:	43db      	mvns	r3, r3
 8001834:	693a      	ldr	r2, [r7, #16]
 8001836:	4013      	ands	r3, r2
 8001838:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	689a      	ldr	r2, [r3, #8]
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	005b      	lsls	r3, r3, #1
 8001842:	fa02 f303 	lsl.w	r3, r2, r3
 8001846:	693a      	ldr	r2, [r7, #16]
 8001848:	4313      	orrs	r3, r2
 800184a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	693a      	ldr	r2, [r7, #16]
 8001850:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	f003 0303 	and.w	r3, r3, #3
 800185a:	2b02      	cmp	r3, #2
 800185c:	d123      	bne.n	80018a6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	08da      	lsrs	r2, r3, #3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	3208      	adds	r2, #8
 8001866:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800186a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	f003 0307 	and.w	r3, r3, #7
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	220f      	movs	r2, #15
 8001876:	fa02 f303 	lsl.w	r3, r2, r3
 800187a:	43db      	mvns	r3, r3
 800187c:	693a      	ldr	r2, [r7, #16]
 800187e:	4013      	ands	r3, r2
 8001880:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	691a      	ldr	r2, [r3, #16]
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	f003 0307 	and.w	r3, r3, #7
 800188c:	009b      	lsls	r3, r3, #2
 800188e:	fa02 f303 	lsl.w	r3, r2, r3
 8001892:	693a      	ldr	r2, [r7, #16]
 8001894:	4313      	orrs	r3, r2
 8001896:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	08da      	lsrs	r2, r3, #3
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	3208      	adds	r2, #8
 80018a0:	6939      	ldr	r1, [r7, #16]
 80018a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	005b      	lsls	r3, r3, #1
 80018b0:	2203      	movs	r2, #3
 80018b2:	fa02 f303 	lsl.w	r3, r2, r3
 80018b6:	43db      	mvns	r3, r3
 80018b8:	693a      	ldr	r2, [r7, #16]
 80018ba:	4013      	ands	r3, r2
 80018bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	f003 0203 	and.w	r2, r3, #3
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	005b      	lsls	r3, r3, #1
 80018ca:	fa02 f303 	lsl.w	r3, r2, r3
 80018ce:	693a      	ldr	r2, [r7, #16]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	693a      	ldr	r2, [r7, #16]
 80018d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	f000 80ac 	beq.w	8001a40 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018e8:	4b5e      	ldr	r3, [pc, #376]	; (8001a64 <HAL_GPIO_Init+0x2f0>)
 80018ea:	699b      	ldr	r3, [r3, #24]
 80018ec:	4a5d      	ldr	r2, [pc, #372]	; (8001a64 <HAL_GPIO_Init+0x2f0>)
 80018ee:	f043 0301 	orr.w	r3, r3, #1
 80018f2:	6193      	str	r3, [r2, #24]
 80018f4:	4b5b      	ldr	r3, [pc, #364]	; (8001a64 <HAL_GPIO_Init+0x2f0>)
 80018f6:	699b      	ldr	r3, [r3, #24]
 80018f8:	f003 0301 	and.w	r3, r3, #1
 80018fc:	60bb      	str	r3, [r7, #8]
 80018fe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001900:	4a59      	ldr	r2, [pc, #356]	; (8001a68 <HAL_GPIO_Init+0x2f4>)
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	089b      	lsrs	r3, r3, #2
 8001906:	3302      	adds	r3, #2
 8001908:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800190c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	f003 0303 	and.w	r3, r3, #3
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	220f      	movs	r2, #15
 8001918:	fa02 f303 	lsl.w	r3, r2, r3
 800191c:	43db      	mvns	r3, r3
 800191e:	693a      	ldr	r2, [r7, #16]
 8001920:	4013      	ands	r3, r2
 8001922:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800192a:	d025      	beq.n	8001978 <HAL_GPIO_Init+0x204>
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	4a4f      	ldr	r2, [pc, #316]	; (8001a6c <HAL_GPIO_Init+0x2f8>)
 8001930:	4293      	cmp	r3, r2
 8001932:	d01f      	beq.n	8001974 <HAL_GPIO_Init+0x200>
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	4a4e      	ldr	r2, [pc, #312]	; (8001a70 <HAL_GPIO_Init+0x2fc>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d019      	beq.n	8001970 <HAL_GPIO_Init+0x1fc>
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	4a4d      	ldr	r2, [pc, #308]	; (8001a74 <HAL_GPIO_Init+0x300>)
 8001940:	4293      	cmp	r3, r2
 8001942:	d013      	beq.n	800196c <HAL_GPIO_Init+0x1f8>
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	4a4c      	ldr	r2, [pc, #304]	; (8001a78 <HAL_GPIO_Init+0x304>)
 8001948:	4293      	cmp	r3, r2
 800194a:	d00d      	beq.n	8001968 <HAL_GPIO_Init+0x1f4>
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	4a4b      	ldr	r2, [pc, #300]	; (8001a7c <HAL_GPIO_Init+0x308>)
 8001950:	4293      	cmp	r3, r2
 8001952:	d007      	beq.n	8001964 <HAL_GPIO_Init+0x1f0>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	4a4a      	ldr	r2, [pc, #296]	; (8001a80 <HAL_GPIO_Init+0x30c>)
 8001958:	4293      	cmp	r3, r2
 800195a:	d101      	bne.n	8001960 <HAL_GPIO_Init+0x1ec>
 800195c:	2306      	movs	r3, #6
 800195e:	e00c      	b.n	800197a <HAL_GPIO_Init+0x206>
 8001960:	2307      	movs	r3, #7
 8001962:	e00a      	b.n	800197a <HAL_GPIO_Init+0x206>
 8001964:	2305      	movs	r3, #5
 8001966:	e008      	b.n	800197a <HAL_GPIO_Init+0x206>
 8001968:	2304      	movs	r3, #4
 800196a:	e006      	b.n	800197a <HAL_GPIO_Init+0x206>
 800196c:	2303      	movs	r3, #3
 800196e:	e004      	b.n	800197a <HAL_GPIO_Init+0x206>
 8001970:	2302      	movs	r3, #2
 8001972:	e002      	b.n	800197a <HAL_GPIO_Init+0x206>
 8001974:	2301      	movs	r3, #1
 8001976:	e000      	b.n	800197a <HAL_GPIO_Init+0x206>
 8001978:	2300      	movs	r3, #0
 800197a:	697a      	ldr	r2, [r7, #20]
 800197c:	f002 0203 	and.w	r2, r2, #3
 8001980:	0092      	lsls	r2, r2, #2
 8001982:	4093      	lsls	r3, r2
 8001984:	693a      	ldr	r2, [r7, #16]
 8001986:	4313      	orrs	r3, r2
 8001988:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800198a:	4937      	ldr	r1, [pc, #220]	; (8001a68 <HAL_GPIO_Init+0x2f4>)
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	089b      	lsrs	r3, r3, #2
 8001990:	3302      	adds	r3, #2
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001998:	4b3a      	ldr	r3, [pc, #232]	; (8001a84 <HAL_GPIO_Init+0x310>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	43db      	mvns	r3, r3
 80019a2:	693a      	ldr	r2, [r7, #16]
 80019a4:	4013      	ands	r3, r2
 80019a6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d003      	beq.n	80019bc <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80019b4:	693a      	ldr	r2, [r7, #16]
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	4313      	orrs	r3, r2
 80019ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80019bc:	4a31      	ldr	r2, [pc, #196]	; (8001a84 <HAL_GPIO_Init+0x310>)
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80019c2:	4b30      	ldr	r3, [pc, #192]	; (8001a84 <HAL_GPIO_Init+0x310>)
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	43db      	mvns	r3, r3
 80019cc:	693a      	ldr	r2, [r7, #16]
 80019ce:	4013      	ands	r3, r2
 80019d0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d003      	beq.n	80019e6 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 80019de:	693a      	ldr	r2, [r7, #16]
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	4313      	orrs	r3, r2
 80019e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80019e6:	4a27      	ldr	r2, [pc, #156]	; (8001a84 <HAL_GPIO_Init+0x310>)
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019ec:	4b25      	ldr	r3, [pc, #148]	; (8001a84 <HAL_GPIO_Init+0x310>)
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	43db      	mvns	r3, r3
 80019f6:	693a      	ldr	r2, [r7, #16]
 80019f8:	4013      	ands	r3, r2
 80019fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d003      	beq.n	8001a10 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001a08:	693a      	ldr	r2, [r7, #16]
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001a10:	4a1c      	ldr	r2, [pc, #112]	; (8001a84 <HAL_GPIO_Init+0x310>)
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a16:	4b1b      	ldr	r3, [pc, #108]	; (8001a84 <HAL_GPIO_Init+0x310>)
 8001a18:	68db      	ldr	r3, [r3, #12]
 8001a1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	43db      	mvns	r3, r3
 8001a20:	693a      	ldr	r2, [r7, #16]
 8001a22:	4013      	ands	r3, r2
 8001a24:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d003      	beq.n	8001a3a <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001a32:	693a      	ldr	r2, [r7, #16]
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	4313      	orrs	r3, r2
 8001a38:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001a3a:	4a12      	ldr	r2, [pc, #72]	; (8001a84 <HAL_GPIO_Init+0x310>)
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	3301      	adds	r3, #1
 8001a44:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	fa22 f303 	lsr.w	r3, r2, r3
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	f47f ae97 	bne.w	8001784 <HAL_GPIO_Init+0x10>
  }
}
 8001a56:	bf00      	nop
 8001a58:	bf00      	nop
 8001a5a:	371c      	adds	r7, #28
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr
 8001a64:	40021000 	.word	0x40021000
 8001a68:	40010000 	.word	0x40010000
 8001a6c:	48000400 	.word	0x48000400
 8001a70:	48000800 	.word	0x48000800
 8001a74:	48000c00 	.word	0x48000c00
 8001a78:	48001000 	.word	0x48001000
 8001a7c:	48001400 	.word	0x48001400
 8001a80:	48001800 	.word	0x48001800
 8001a84:	40010400 	.word	0x40010400

08001a88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	460b      	mov	r3, r1
 8001a92:	807b      	strh	r3, [r7, #2]
 8001a94:	4613      	mov	r3, r2
 8001a96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a98:	787b      	ldrb	r3, [r7, #1]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d003      	beq.n	8001aa6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a9e:	887a      	ldrh	r2, [r7, #2]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001aa4:	e002      	b.n	8001aac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001aa6:	887a      	ldrh	r2, [r7, #2]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001aac:	bf00      	nop
 8001aae:	370c      	adds	r7, #12
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr

08001ab8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	1d3b      	adds	r3, r7, #4
 8001ac2:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ac4:	1d3b      	adds	r3, r7, #4
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d102      	bne.n	8001ad2 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8001acc:	2301      	movs	r3, #1
 8001ace:	f000 bf01 	b.w	80028d4 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ad2:	1d3b      	adds	r3, r7, #4
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f003 0301 	and.w	r3, r3, #1
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	f000 8160 	beq.w	8001da2 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001ae2:	4bae      	ldr	r3, [pc, #696]	; (8001d9c <HAL_RCC_OscConfig+0x2e4>)
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	f003 030c 	and.w	r3, r3, #12
 8001aea:	2b04      	cmp	r3, #4
 8001aec:	d00c      	beq.n	8001b08 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001aee:	4bab      	ldr	r3, [pc, #684]	; (8001d9c <HAL_RCC_OscConfig+0x2e4>)
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	f003 030c 	and.w	r3, r3, #12
 8001af6:	2b08      	cmp	r3, #8
 8001af8:	d159      	bne.n	8001bae <HAL_RCC_OscConfig+0xf6>
 8001afa:	4ba8      	ldr	r3, [pc, #672]	; (8001d9c <HAL_RCC_OscConfig+0x2e4>)
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001b02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b06:	d152      	bne.n	8001bae <HAL_RCC_OscConfig+0xf6>
 8001b08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b0c:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b10:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001b14:	fa93 f3a3 	rbit	r3, r3
 8001b18:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001b1c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b20:	fab3 f383 	clz	r3, r3
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	095b      	lsrs	r3, r3, #5
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	f043 0301 	orr.w	r3, r3, #1
 8001b2e:	b2db      	uxtb	r3, r3
 8001b30:	2b01      	cmp	r3, #1
 8001b32:	d102      	bne.n	8001b3a <HAL_RCC_OscConfig+0x82>
 8001b34:	4b99      	ldr	r3, [pc, #612]	; (8001d9c <HAL_RCC_OscConfig+0x2e4>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	e015      	b.n	8001b66 <HAL_RCC_OscConfig+0xae>
 8001b3a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b3e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b42:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8001b46:	fa93 f3a3 	rbit	r3, r3
 8001b4a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8001b4e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b52:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001b56:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8001b5a:	fa93 f3a3 	rbit	r3, r3
 8001b5e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001b62:	4b8e      	ldr	r3, [pc, #568]	; (8001d9c <HAL_RCC_OscConfig+0x2e4>)
 8001b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b66:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001b6a:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8001b6e:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8001b72:	fa92 f2a2 	rbit	r2, r2
 8001b76:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8001b7a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001b7e:	fab2 f282 	clz	r2, r2
 8001b82:	b2d2      	uxtb	r2, r2
 8001b84:	f042 0220 	orr.w	r2, r2, #32
 8001b88:	b2d2      	uxtb	r2, r2
 8001b8a:	f002 021f 	and.w	r2, r2, #31
 8001b8e:	2101      	movs	r1, #1
 8001b90:	fa01 f202 	lsl.w	r2, r1, r2
 8001b94:	4013      	ands	r3, r2
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	f000 8102 	beq.w	8001da0 <HAL_RCC_OscConfig+0x2e8>
 8001b9c:	1d3b      	adds	r3, r7, #4
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	f040 80fc 	bne.w	8001da0 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	f000 be93 	b.w	80028d4 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bae:	1d3b      	adds	r3, r7, #4
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bb8:	d106      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x110>
 8001bba:	4b78      	ldr	r3, [pc, #480]	; (8001d9c <HAL_RCC_OscConfig+0x2e4>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a77      	ldr	r2, [pc, #476]	; (8001d9c <HAL_RCC_OscConfig+0x2e4>)
 8001bc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bc4:	6013      	str	r3, [r2, #0]
 8001bc6:	e030      	b.n	8001c2a <HAL_RCC_OscConfig+0x172>
 8001bc8:	1d3b      	adds	r3, r7, #4
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d10c      	bne.n	8001bec <HAL_RCC_OscConfig+0x134>
 8001bd2:	4b72      	ldr	r3, [pc, #456]	; (8001d9c <HAL_RCC_OscConfig+0x2e4>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a71      	ldr	r2, [pc, #452]	; (8001d9c <HAL_RCC_OscConfig+0x2e4>)
 8001bd8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bdc:	6013      	str	r3, [r2, #0]
 8001bde:	4b6f      	ldr	r3, [pc, #444]	; (8001d9c <HAL_RCC_OscConfig+0x2e4>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a6e      	ldr	r2, [pc, #440]	; (8001d9c <HAL_RCC_OscConfig+0x2e4>)
 8001be4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001be8:	6013      	str	r3, [r2, #0]
 8001bea:	e01e      	b.n	8001c2a <HAL_RCC_OscConfig+0x172>
 8001bec:	1d3b      	adds	r3, r7, #4
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bf6:	d10c      	bne.n	8001c12 <HAL_RCC_OscConfig+0x15a>
 8001bf8:	4b68      	ldr	r3, [pc, #416]	; (8001d9c <HAL_RCC_OscConfig+0x2e4>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a67      	ldr	r2, [pc, #412]	; (8001d9c <HAL_RCC_OscConfig+0x2e4>)
 8001bfe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c02:	6013      	str	r3, [r2, #0]
 8001c04:	4b65      	ldr	r3, [pc, #404]	; (8001d9c <HAL_RCC_OscConfig+0x2e4>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a64      	ldr	r2, [pc, #400]	; (8001d9c <HAL_RCC_OscConfig+0x2e4>)
 8001c0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c0e:	6013      	str	r3, [r2, #0]
 8001c10:	e00b      	b.n	8001c2a <HAL_RCC_OscConfig+0x172>
 8001c12:	4b62      	ldr	r3, [pc, #392]	; (8001d9c <HAL_RCC_OscConfig+0x2e4>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a61      	ldr	r2, [pc, #388]	; (8001d9c <HAL_RCC_OscConfig+0x2e4>)
 8001c18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c1c:	6013      	str	r3, [r2, #0]
 8001c1e:	4b5f      	ldr	r3, [pc, #380]	; (8001d9c <HAL_RCC_OscConfig+0x2e4>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a5e      	ldr	r2, [pc, #376]	; (8001d9c <HAL_RCC_OscConfig+0x2e4>)
 8001c24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c28:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c2a:	1d3b      	adds	r3, r7, #4
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	685b      	ldr	r3, [r3, #4]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d059      	beq.n	8001ce8 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c34:	f7ff faf6 	bl	8001224 <HAL_GetTick>
 8001c38:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c3c:	e00a      	b.n	8001c54 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c3e:	f7ff faf1 	bl	8001224 <HAL_GetTick>
 8001c42:	4602      	mov	r2, r0
 8001c44:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	2b64      	cmp	r3, #100	; 0x64
 8001c4c:	d902      	bls.n	8001c54 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	f000 be40 	b.w	80028d4 <HAL_RCC_OscConfig+0xe1c>
 8001c54:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c58:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c5c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001c60:	fa93 f3a3 	rbit	r3, r3
 8001c64:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8001c68:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c6c:	fab3 f383 	clz	r3, r3
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	095b      	lsrs	r3, r3, #5
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	f043 0301 	orr.w	r3, r3, #1
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d102      	bne.n	8001c86 <HAL_RCC_OscConfig+0x1ce>
 8001c80:	4b46      	ldr	r3, [pc, #280]	; (8001d9c <HAL_RCC_OscConfig+0x2e4>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	e015      	b.n	8001cb2 <HAL_RCC_OscConfig+0x1fa>
 8001c86:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c8a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c8e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8001c92:	fa93 f3a3 	rbit	r3, r3
 8001c96:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8001c9a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c9e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001ca2:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001ca6:	fa93 f3a3 	rbit	r3, r3
 8001caa:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001cae:	4b3b      	ldr	r3, [pc, #236]	; (8001d9c <HAL_RCC_OscConfig+0x2e4>)
 8001cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001cb6:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8001cba:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8001cbe:	fa92 f2a2 	rbit	r2, r2
 8001cc2:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8001cc6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001cca:	fab2 f282 	clz	r2, r2
 8001cce:	b2d2      	uxtb	r2, r2
 8001cd0:	f042 0220 	orr.w	r2, r2, #32
 8001cd4:	b2d2      	uxtb	r2, r2
 8001cd6:	f002 021f 	and.w	r2, r2, #31
 8001cda:	2101      	movs	r1, #1
 8001cdc:	fa01 f202 	lsl.w	r2, r1, r2
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d0ab      	beq.n	8001c3e <HAL_RCC_OscConfig+0x186>
 8001ce6:	e05c      	b.n	8001da2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce8:	f7ff fa9c 	bl	8001224 <HAL_GetTick>
 8001cec:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cf0:	e00a      	b.n	8001d08 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cf2:	f7ff fa97 	bl	8001224 <HAL_GetTick>
 8001cf6:	4602      	mov	r2, r0
 8001cf8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	2b64      	cmp	r3, #100	; 0x64
 8001d00:	d902      	bls.n	8001d08 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8001d02:	2303      	movs	r3, #3
 8001d04:	f000 bde6 	b.w	80028d4 <HAL_RCC_OscConfig+0xe1c>
 8001d08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d0c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d10:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001d14:	fa93 f3a3 	rbit	r3, r3
 8001d18:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8001d1c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d20:	fab3 f383 	clz	r3, r3
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	095b      	lsrs	r3, r3, #5
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	f043 0301 	orr.w	r3, r3, #1
 8001d2e:	b2db      	uxtb	r3, r3
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d102      	bne.n	8001d3a <HAL_RCC_OscConfig+0x282>
 8001d34:	4b19      	ldr	r3, [pc, #100]	; (8001d9c <HAL_RCC_OscConfig+0x2e4>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	e015      	b.n	8001d66 <HAL_RCC_OscConfig+0x2ae>
 8001d3a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d3e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d42:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001d46:	fa93 f3a3 	rbit	r3, r3
 8001d4a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8001d4e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d52:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001d56:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001d5a:	fa93 f3a3 	rbit	r3, r3
 8001d5e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001d62:	4b0e      	ldr	r3, [pc, #56]	; (8001d9c <HAL_RCC_OscConfig+0x2e4>)
 8001d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d66:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001d6a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8001d6e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8001d72:	fa92 f2a2 	rbit	r2, r2
 8001d76:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8001d7a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001d7e:	fab2 f282 	clz	r2, r2
 8001d82:	b2d2      	uxtb	r2, r2
 8001d84:	f042 0220 	orr.w	r2, r2, #32
 8001d88:	b2d2      	uxtb	r2, r2
 8001d8a:	f002 021f 	and.w	r2, r2, #31
 8001d8e:	2101      	movs	r1, #1
 8001d90:	fa01 f202 	lsl.w	r2, r1, r2
 8001d94:	4013      	ands	r3, r2
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d1ab      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x23a>
 8001d9a:	e002      	b.n	8001da2 <HAL_RCC_OscConfig+0x2ea>
 8001d9c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001da0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001da2:	1d3b      	adds	r3, r7, #4
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f003 0302 	and.w	r3, r3, #2
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	f000 8170 	beq.w	8002092 <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001db2:	4bd0      	ldr	r3, [pc, #832]	; (80020f4 <HAL_RCC_OscConfig+0x63c>)
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	f003 030c 	and.w	r3, r3, #12
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d00c      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001dbe:	4bcd      	ldr	r3, [pc, #820]	; (80020f4 <HAL_RCC_OscConfig+0x63c>)
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	f003 030c 	and.w	r3, r3, #12
 8001dc6:	2b08      	cmp	r3, #8
 8001dc8:	d16d      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x3ee>
 8001dca:	4bca      	ldr	r3, [pc, #808]	; (80020f4 <HAL_RCC_OscConfig+0x63c>)
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001dd2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001dd6:	d166      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x3ee>
 8001dd8:	2302      	movs	r3, #2
 8001dda:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dde:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001de2:	fa93 f3a3 	rbit	r3, r3
 8001de6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8001dea:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dee:	fab3 f383 	clz	r3, r3
 8001df2:	b2db      	uxtb	r3, r3
 8001df4:	095b      	lsrs	r3, r3, #5
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	f043 0301 	orr.w	r3, r3, #1
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d102      	bne.n	8001e08 <HAL_RCC_OscConfig+0x350>
 8001e02:	4bbc      	ldr	r3, [pc, #752]	; (80020f4 <HAL_RCC_OscConfig+0x63c>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	e013      	b.n	8001e30 <HAL_RCC_OscConfig+0x378>
 8001e08:	2302      	movs	r3, #2
 8001e0a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e0e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001e12:	fa93 f3a3 	rbit	r3, r3
 8001e16:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001e20:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001e24:	fa93 f3a3 	rbit	r3, r3
 8001e28:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001e2c:	4bb1      	ldr	r3, [pc, #708]	; (80020f4 <HAL_RCC_OscConfig+0x63c>)
 8001e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e30:	2202      	movs	r2, #2
 8001e32:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8001e36:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8001e3a:	fa92 f2a2 	rbit	r2, r2
 8001e3e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8001e42:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001e46:	fab2 f282 	clz	r2, r2
 8001e4a:	b2d2      	uxtb	r2, r2
 8001e4c:	f042 0220 	orr.w	r2, r2, #32
 8001e50:	b2d2      	uxtb	r2, r2
 8001e52:	f002 021f 	and.w	r2, r2, #31
 8001e56:	2101      	movs	r1, #1
 8001e58:	fa01 f202 	lsl.w	r2, r1, r2
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d007      	beq.n	8001e72 <HAL_RCC_OscConfig+0x3ba>
 8001e62:	1d3b      	adds	r3, r7, #4
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d002      	beq.n	8001e72 <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	f000 bd31 	b.w	80028d4 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e72:	4ba0      	ldr	r3, [pc, #640]	; (80020f4 <HAL_RCC_OscConfig+0x63c>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e7a:	1d3b      	adds	r3, r7, #4
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	691b      	ldr	r3, [r3, #16]
 8001e80:	21f8      	movs	r1, #248	; 0xf8
 8001e82:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e86:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8001e8a:	fa91 f1a1 	rbit	r1, r1
 8001e8e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8001e92:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001e96:	fab1 f181 	clz	r1, r1
 8001e9a:	b2c9      	uxtb	r1, r1
 8001e9c:	408b      	lsls	r3, r1
 8001e9e:	4995      	ldr	r1, [pc, #596]	; (80020f4 <HAL_RCC_OscConfig+0x63c>)
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ea4:	e0f5      	b.n	8002092 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ea6:	1d3b      	adds	r3, r7, #4
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	f000 8085 	beq.w	8001fbc <HAL_RCC_OscConfig+0x504>
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb8:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001ebc:	fa93 f3a3 	rbit	r3, r3
 8001ec0:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8001ec4:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ec8:	fab3 f383 	clz	r3, r3
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001ed2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	461a      	mov	r2, r3
 8001eda:	2301      	movs	r3, #1
 8001edc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ede:	f7ff f9a1 	bl	8001224 <HAL_GetTick>
 8001ee2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ee6:	e00a      	b.n	8001efe <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ee8:	f7ff f99c 	bl	8001224 <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001ef2:	1ad3      	subs	r3, r2, r3
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d902      	bls.n	8001efe <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8001ef8:	2303      	movs	r3, #3
 8001efa:	f000 bceb 	b.w	80028d4 <HAL_RCC_OscConfig+0xe1c>
 8001efe:	2302      	movs	r3, #2
 8001f00:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f04:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001f08:	fa93 f3a3 	rbit	r3, r3
 8001f0c:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8001f10:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f14:	fab3 f383 	clz	r3, r3
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	095b      	lsrs	r3, r3, #5
 8001f1c:	b2db      	uxtb	r3, r3
 8001f1e:	f043 0301 	orr.w	r3, r3, #1
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d102      	bne.n	8001f2e <HAL_RCC_OscConfig+0x476>
 8001f28:	4b72      	ldr	r3, [pc, #456]	; (80020f4 <HAL_RCC_OscConfig+0x63c>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	e013      	b.n	8001f56 <HAL_RCC_OscConfig+0x49e>
 8001f2e:	2302      	movs	r3, #2
 8001f30:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f34:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001f38:	fa93 f3a3 	rbit	r3, r3
 8001f3c:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001f40:	2302      	movs	r3, #2
 8001f42:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001f46:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8001f4a:	fa93 f3a3 	rbit	r3, r3
 8001f4e:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001f52:	4b68      	ldr	r3, [pc, #416]	; (80020f4 <HAL_RCC_OscConfig+0x63c>)
 8001f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f56:	2202      	movs	r2, #2
 8001f58:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001f5c:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001f60:	fa92 f2a2 	rbit	r2, r2
 8001f64:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8001f68:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001f6c:	fab2 f282 	clz	r2, r2
 8001f70:	b2d2      	uxtb	r2, r2
 8001f72:	f042 0220 	orr.w	r2, r2, #32
 8001f76:	b2d2      	uxtb	r2, r2
 8001f78:	f002 021f 	and.w	r2, r2, #31
 8001f7c:	2101      	movs	r1, #1
 8001f7e:	fa01 f202 	lsl.w	r2, r1, r2
 8001f82:	4013      	ands	r3, r2
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d0af      	beq.n	8001ee8 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f88:	4b5a      	ldr	r3, [pc, #360]	; (80020f4 <HAL_RCC_OscConfig+0x63c>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f90:	1d3b      	adds	r3, r7, #4
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	691b      	ldr	r3, [r3, #16]
 8001f96:	21f8      	movs	r1, #248	; 0xf8
 8001f98:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f9c:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8001fa0:	fa91 f1a1 	rbit	r1, r1
 8001fa4:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8001fa8:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001fac:	fab1 f181 	clz	r1, r1
 8001fb0:	b2c9      	uxtb	r1, r1
 8001fb2:	408b      	lsls	r3, r1
 8001fb4:	494f      	ldr	r1, [pc, #316]	; (80020f4 <HAL_RCC_OscConfig+0x63c>)
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	600b      	str	r3, [r1, #0]
 8001fba:	e06a      	b.n	8002092 <HAL_RCC_OscConfig+0x5da>
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fc2:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001fc6:	fa93 f3a3 	rbit	r3, r3
 8001fca:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8001fce:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fd2:	fab3 f383 	clz	r3, r3
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001fdc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fe8:	f7ff f91c 	bl	8001224 <HAL_GetTick>
 8001fec:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ff0:	e00a      	b.n	8002008 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ff2:	f7ff f917 	bl	8001224 <HAL_GetTick>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	2b02      	cmp	r3, #2
 8002000:	d902      	bls.n	8002008 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8002002:	2303      	movs	r3, #3
 8002004:	f000 bc66 	b.w	80028d4 <HAL_RCC_OscConfig+0xe1c>
 8002008:	2302      	movs	r3, #2
 800200a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800200e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002012:	fa93 f3a3 	rbit	r3, r3
 8002016:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 800201a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800201e:	fab3 f383 	clz	r3, r3
 8002022:	b2db      	uxtb	r3, r3
 8002024:	095b      	lsrs	r3, r3, #5
 8002026:	b2db      	uxtb	r3, r3
 8002028:	f043 0301 	orr.w	r3, r3, #1
 800202c:	b2db      	uxtb	r3, r3
 800202e:	2b01      	cmp	r3, #1
 8002030:	d102      	bne.n	8002038 <HAL_RCC_OscConfig+0x580>
 8002032:	4b30      	ldr	r3, [pc, #192]	; (80020f4 <HAL_RCC_OscConfig+0x63c>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	e013      	b.n	8002060 <HAL_RCC_OscConfig+0x5a8>
 8002038:	2302      	movs	r3, #2
 800203a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800203e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002042:	fa93 f3a3 	rbit	r3, r3
 8002046:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800204a:	2302      	movs	r3, #2
 800204c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002050:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002054:	fa93 f3a3 	rbit	r3, r3
 8002058:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800205c:	4b25      	ldr	r3, [pc, #148]	; (80020f4 <HAL_RCC_OscConfig+0x63c>)
 800205e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002060:	2202      	movs	r2, #2
 8002062:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8002066:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800206a:	fa92 f2a2 	rbit	r2, r2
 800206e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8002072:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002076:	fab2 f282 	clz	r2, r2
 800207a:	b2d2      	uxtb	r2, r2
 800207c:	f042 0220 	orr.w	r2, r2, #32
 8002080:	b2d2      	uxtb	r2, r2
 8002082:	f002 021f 	and.w	r2, r2, #31
 8002086:	2101      	movs	r1, #1
 8002088:	fa01 f202 	lsl.w	r2, r1, r2
 800208c:	4013      	ands	r3, r2
 800208e:	2b00      	cmp	r3, #0
 8002090:	d1af      	bne.n	8001ff2 <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002092:	1d3b      	adds	r3, r7, #4
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 0308 	and.w	r3, r3, #8
 800209c:	2b00      	cmp	r3, #0
 800209e:	f000 80da 	beq.w	8002256 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020a2:	1d3b      	adds	r3, r7, #4
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	695b      	ldr	r3, [r3, #20]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d069      	beq.n	8002180 <HAL_RCC_OscConfig+0x6c8>
 80020ac:	2301      	movs	r3, #1
 80020ae:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80020b6:	fa93 f3a3 	rbit	r3, r3
 80020ba:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 80020be:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020c2:	fab3 f383 	clz	r3, r3
 80020c6:	b2db      	uxtb	r3, r3
 80020c8:	461a      	mov	r2, r3
 80020ca:	4b0b      	ldr	r3, [pc, #44]	; (80020f8 <HAL_RCC_OscConfig+0x640>)
 80020cc:	4413      	add	r3, r2
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	461a      	mov	r2, r3
 80020d2:	2301      	movs	r3, #1
 80020d4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020d6:	f7ff f8a5 	bl	8001224 <HAL_GetTick>
 80020da:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020de:	e00d      	b.n	80020fc <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020e0:	f7ff f8a0 	bl	8001224 <HAL_GetTick>
 80020e4:	4602      	mov	r2, r0
 80020e6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80020ea:	1ad3      	subs	r3, r2, r3
 80020ec:	2b02      	cmp	r3, #2
 80020ee:	d905      	bls.n	80020fc <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 80020f0:	2303      	movs	r3, #3
 80020f2:	e3ef      	b.n	80028d4 <HAL_RCC_OscConfig+0xe1c>
 80020f4:	40021000 	.word	0x40021000
 80020f8:	10908120 	.word	0x10908120
 80020fc:	2302      	movs	r3, #2
 80020fe:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002102:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002106:	fa93 f2a3 	rbit	r2, r3
 800210a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800210e:	601a      	str	r2, [r3, #0]
 8002110:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8002114:	2202      	movs	r2, #2
 8002116:	601a      	str	r2, [r3, #0]
 8002118:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	fa93 f2a3 	rbit	r2, r3
 8002122:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8002126:	601a      	str	r2, [r3, #0]
 8002128:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800212c:	2202      	movs	r2, #2
 800212e:	601a      	str	r2, [r3, #0]
 8002130:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	fa93 f2a3 	rbit	r2, r3
 800213a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800213e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002140:	4ba4      	ldr	r3, [pc, #656]	; (80023d4 <HAL_RCC_OscConfig+0x91c>)
 8002142:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002144:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002148:	2102      	movs	r1, #2
 800214a:	6019      	str	r1, [r3, #0]
 800214c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	fa93 f1a3 	rbit	r1, r3
 8002156:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800215a:	6019      	str	r1, [r3, #0]
  return result;
 800215c:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	fab3 f383 	clz	r3, r3
 8002166:	b2db      	uxtb	r3, r3
 8002168:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800216c:	b2db      	uxtb	r3, r3
 800216e:	f003 031f 	and.w	r3, r3, #31
 8002172:	2101      	movs	r1, #1
 8002174:	fa01 f303 	lsl.w	r3, r1, r3
 8002178:	4013      	ands	r3, r2
 800217a:	2b00      	cmp	r3, #0
 800217c:	d0b0      	beq.n	80020e0 <HAL_RCC_OscConfig+0x628>
 800217e:	e06a      	b.n	8002256 <HAL_RCC_OscConfig+0x79e>
 8002180:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002184:	2201      	movs	r2, #1
 8002186:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002188:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	fa93 f2a3 	rbit	r2, r3
 8002192:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8002196:	601a      	str	r2, [r3, #0]
  return result;
 8002198:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800219c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800219e:	fab3 f383 	clz	r3, r3
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	461a      	mov	r2, r3
 80021a6:	4b8c      	ldr	r3, [pc, #560]	; (80023d8 <HAL_RCC_OscConfig+0x920>)
 80021a8:	4413      	add	r3, r2
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	461a      	mov	r2, r3
 80021ae:	2300      	movs	r3, #0
 80021b0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021b2:	f7ff f837 	bl	8001224 <HAL_GetTick>
 80021b6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021ba:	e009      	b.n	80021d0 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021bc:	f7ff f832 	bl	8001224 <HAL_GetTick>
 80021c0:	4602      	mov	r2, r0
 80021c2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80021c6:	1ad3      	subs	r3, r2, r3
 80021c8:	2b02      	cmp	r3, #2
 80021ca:	d901      	bls.n	80021d0 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 80021cc:	2303      	movs	r3, #3
 80021ce:	e381      	b.n	80028d4 <HAL_RCC_OscConfig+0xe1c>
 80021d0:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80021d4:	2202      	movs	r2, #2
 80021d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	fa93 f2a3 	rbit	r2, r3
 80021e2:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80021e6:	601a      	str	r2, [r3, #0]
 80021e8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80021ec:	2202      	movs	r2, #2
 80021ee:	601a      	str	r2, [r3, #0]
 80021f0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	fa93 f2a3 	rbit	r2, r3
 80021fa:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80021fe:	601a      	str	r2, [r3, #0]
 8002200:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002204:	2202      	movs	r2, #2
 8002206:	601a      	str	r2, [r3, #0]
 8002208:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	fa93 f2a3 	rbit	r2, r3
 8002212:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002216:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002218:	4b6e      	ldr	r3, [pc, #440]	; (80023d4 <HAL_RCC_OscConfig+0x91c>)
 800221a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800221c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002220:	2102      	movs	r1, #2
 8002222:	6019      	str	r1, [r3, #0]
 8002224:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	fa93 f1a3 	rbit	r1, r3
 800222e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002232:	6019      	str	r1, [r3, #0]
  return result;
 8002234:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	fab3 f383 	clz	r3, r3
 800223e:	b2db      	uxtb	r3, r3
 8002240:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002244:	b2db      	uxtb	r3, r3
 8002246:	f003 031f 	and.w	r3, r3, #31
 800224a:	2101      	movs	r1, #1
 800224c:	fa01 f303 	lsl.w	r3, r1, r3
 8002250:	4013      	ands	r3, r2
 8002252:	2b00      	cmp	r3, #0
 8002254:	d1b2      	bne.n	80021bc <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002256:	1d3b      	adds	r3, r7, #4
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0304 	and.w	r3, r3, #4
 8002260:	2b00      	cmp	r3, #0
 8002262:	f000 8157 	beq.w	8002514 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002266:	2300      	movs	r3, #0
 8002268:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800226c:	4b59      	ldr	r3, [pc, #356]	; (80023d4 <HAL_RCC_OscConfig+0x91c>)
 800226e:	69db      	ldr	r3, [r3, #28]
 8002270:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002274:	2b00      	cmp	r3, #0
 8002276:	d112      	bne.n	800229e <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002278:	4b56      	ldr	r3, [pc, #344]	; (80023d4 <HAL_RCC_OscConfig+0x91c>)
 800227a:	69db      	ldr	r3, [r3, #28]
 800227c:	4a55      	ldr	r2, [pc, #340]	; (80023d4 <HAL_RCC_OscConfig+0x91c>)
 800227e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002282:	61d3      	str	r3, [r2, #28]
 8002284:	4b53      	ldr	r3, [pc, #332]	; (80023d4 <HAL_RCC_OscConfig+0x91c>)
 8002286:	69db      	ldr	r3, [r3, #28]
 8002288:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800228c:	f107 030c 	add.w	r3, r7, #12
 8002290:	601a      	str	r2, [r3, #0]
 8002292:	f107 030c 	add.w	r3, r7, #12
 8002296:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002298:	2301      	movs	r3, #1
 800229a:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800229e:	4b4f      	ldr	r3, [pc, #316]	; (80023dc <HAL_RCC_OscConfig+0x924>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d11a      	bne.n	80022e0 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022aa:	4b4c      	ldr	r3, [pc, #304]	; (80023dc <HAL_RCC_OscConfig+0x924>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a4b      	ldr	r2, [pc, #300]	; (80023dc <HAL_RCC_OscConfig+0x924>)
 80022b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022b4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022b6:	f7fe ffb5 	bl	8001224 <HAL_GetTick>
 80022ba:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022be:	e009      	b.n	80022d4 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022c0:	f7fe ffb0 	bl	8001224 <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80022ca:	1ad3      	subs	r3, r2, r3
 80022cc:	2b64      	cmp	r3, #100	; 0x64
 80022ce:	d901      	bls.n	80022d4 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 80022d0:	2303      	movs	r3, #3
 80022d2:	e2ff      	b.n	80028d4 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022d4:	4b41      	ldr	r3, [pc, #260]	; (80023dc <HAL_RCC_OscConfig+0x924>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d0ef      	beq.n	80022c0 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022e0:	1d3b      	adds	r3, r7, #4
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	d106      	bne.n	80022f8 <HAL_RCC_OscConfig+0x840>
 80022ea:	4b3a      	ldr	r3, [pc, #232]	; (80023d4 <HAL_RCC_OscConfig+0x91c>)
 80022ec:	6a1b      	ldr	r3, [r3, #32]
 80022ee:	4a39      	ldr	r2, [pc, #228]	; (80023d4 <HAL_RCC_OscConfig+0x91c>)
 80022f0:	f043 0301 	orr.w	r3, r3, #1
 80022f4:	6213      	str	r3, [r2, #32]
 80022f6:	e02f      	b.n	8002358 <HAL_RCC_OscConfig+0x8a0>
 80022f8:	1d3b      	adds	r3, r7, #4
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d10c      	bne.n	800231c <HAL_RCC_OscConfig+0x864>
 8002302:	4b34      	ldr	r3, [pc, #208]	; (80023d4 <HAL_RCC_OscConfig+0x91c>)
 8002304:	6a1b      	ldr	r3, [r3, #32]
 8002306:	4a33      	ldr	r2, [pc, #204]	; (80023d4 <HAL_RCC_OscConfig+0x91c>)
 8002308:	f023 0301 	bic.w	r3, r3, #1
 800230c:	6213      	str	r3, [r2, #32]
 800230e:	4b31      	ldr	r3, [pc, #196]	; (80023d4 <HAL_RCC_OscConfig+0x91c>)
 8002310:	6a1b      	ldr	r3, [r3, #32]
 8002312:	4a30      	ldr	r2, [pc, #192]	; (80023d4 <HAL_RCC_OscConfig+0x91c>)
 8002314:	f023 0304 	bic.w	r3, r3, #4
 8002318:	6213      	str	r3, [r2, #32]
 800231a:	e01d      	b.n	8002358 <HAL_RCC_OscConfig+0x8a0>
 800231c:	1d3b      	adds	r3, r7, #4
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	2b05      	cmp	r3, #5
 8002324:	d10c      	bne.n	8002340 <HAL_RCC_OscConfig+0x888>
 8002326:	4b2b      	ldr	r3, [pc, #172]	; (80023d4 <HAL_RCC_OscConfig+0x91c>)
 8002328:	6a1b      	ldr	r3, [r3, #32]
 800232a:	4a2a      	ldr	r2, [pc, #168]	; (80023d4 <HAL_RCC_OscConfig+0x91c>)
 800232c:	f043 0304 	orr.w	r3, r3, #4
 8002330:	6213      	str	r3, [r2, #32]
 8002332:	4b28      	ldr	r3, [pc, #160]	; (80023d4 <HAL_RCC_OscConfig+0x91c>)
 8002334:	6a1b      	ldr	r3, [r3, #32]
 8002336:	4a27      	ldr	r2, [pc, #156]	; (80023d4 <HAL_RCC_OscConfig+0x91c>)
 8002338:	f043 0301 	orr.w	r3, r3, #1
 800233c:	6213      	str	r3, [r2, #32]
 800233e:	e00b      	b.n	8002358 <HAL_RCC_OscConfig+0x8a0>
 8002340:	4b24      	ldr	r3, [pc, #144]	; (80023d4 <HAL_RCC_OscConfig+0x91c>)
 8002342:	6a1b      	ldr	r3, [r3, #32]
 8002344:	4a23      	ldr	r2, [pc, #140]	; (80023d4 <HAL_RCC_OscConfig+0x91c>)
 8002346:	f023 0301 	bic.w	r3, r3, #1
 800234a:	6213      	str	r3, [r2, #32]
 800234c:	4b21      	ldr	r3, [pc, #132]	; (80023d4 <HAL_RCC_OscConfig+0x91c>)
 800234e:	6a1b      	ldr	r3, [r3, #32]
 8002350:	4a20      	ldr	r2, [pc, #128]	; (80023d4 <HAL_RCC_OscConfig+0x91c>)
 8002352:	f023 0304 	bic.w	r3, r3, #4
 8002356:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002358:	1d3b      	adds	r3, r7, #4
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	2b00      	cmp	r3, #0
 8002360:	d06a      	beq.n	8002438 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002362:	f7fe ff5f 	bl	8001224 <HAL_GetTick>
 8002366:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800236a:	e00b      	b.n	8002384 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800236c:	f7fe ff5a 	bl	8001224 <HAL_GetTick>
 8002370:	4602      	mov	r2, r0
 8002372:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002376:	1ad3      	subs	r3, r2, r3
 8002378:	f241 3288 	movw	r2, #5000	; 0x1388
 800237c:	4293      	cmp	r3, r2
 800237e:	d901      	bls.n	8002384 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8002380:	2303      	movs	r3, #3
 8002382:	e2a7      	b.n	80028d4 <HAL_RCC_OscConfig+0xe1c>
 8002384:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002388:	2202      	movs	r2, #2
 800238a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800238c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	fa93 f2a3 	rbit	r2, r3
 8002396:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800239a:	601a      	str	r2, [r3, #0]
 800239c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80023a0:	2202      	movs	r2, #2
 80023a2:	601a      	str	r2, [r3, #0]
 80023a4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	fa93 f2a3 	rbit	r2, r3
 80023ae:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80023b2:	601a      	str	r2, [r3, #0]
  return result;
 80023b4:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80023b8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023ba:	fab3 f383 	clz	r3, r3
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	095b      	lsrs	r3, r3, #5
 80023c2:	b2db      	uxtb	r3, r3
 80023c4:	f043 0302 	orr.w	r3, r3, #2
 80023c8:	b2db      	uxtb	r3, r3
 80023ca:	2b02      	cmp	r3, #2
 80023cc:	d108      	bne.n	80023e0 <HAL_RCC_OscConfig+0x928>
 80023ce:	4b01      	ldr	r3, [pc, #4]	; (80023d4 <HAL_RCC_OscConfig+0x91c>)
 80023d0:	6a1b      	ldr	r3, [r3, #32]
 80023d2:	e013      	b.n	80023fc <HAL_RCC_OscConfig+0x944>
 80023d4:	40021000 	.word	0x40021000
 80023d8:	10908120 	.word	0x10908120
 80023dc:	40007000 	.word	0x40007000
 80023e0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80023e4:	2202      	movs	r2, #2
 80023e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023e8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	fa93 f2a3 	rbit	r2, r3
 80023f2:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80023f6:	601a      	str	r2, [r3, #0]
 80023f8:	4bc0      	ldr	r3, [pc, #768]	; (80026fc <HAL_RCC_OscConfig+0xc44>)
 80023fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023fc:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002400:	2102      	movs	r1, #2
 8002402:	6011      	str	r1, [r2, #0]
 8002404:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002408:	6812      	ldr	r2, [r2, #0]
 800240a:	fa92 f1a2 	rbit	r1, r2
 800240e:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002412:	6011      	str	r1, [r2, #0]
  return result;
 8002414:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002418:	6812      	ldr	r2, [r2, #0]
 800241a:	fab2 f282 	clz	r2, r2
 800241e:	b2d2      	uxtb	r2, r2
 8002420:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002424:	b2d2      	uxtb	r2, r2
 8002426:	f002 021f 	and.w	r2, r2, #31
 800242a:	2101      	movs	r1, #1
 800242c:	fa01 f202 	lsl.w	r2, r1, r2
 8002430:	4013      	ands	r3, r2
 8002432:	2b00      	cmp	r3, #0
 8002434:	d09a      	beq.n	800236c <HAL_RCC_OscConfig+0x8b4>
 8002436:	e063      	b.n	8002500 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002438:	f7fe fef4 	bl	8001224 <HAL_GetTick>
 800243c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002440:	e00b      	b.n	800245a <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002442:	f7fe feef 	bl	8001224 <HAL_GetTick>
 8002446:	4602      	mov	r2, r0
 8002448:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002452:	4293      	cmp	r3, r2
 8002454:	d901      	bls.n	800245a <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8002456:	2303      	movs	r3, #3
 8002458:	e23c      	b.n	80028d4 <HAL_RCC_OscConfig+0xe1c>
 800245a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800245e:	2202      	movs	r2, #2
 8002460:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002462:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	fa93 f2a3 	rbit	r2, r3
 800246c:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002470:	601a      	str	r2, [r3, #0]
 8002472:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002476:	2202      	movs	r2, #2
 8002478:	601a      	str	r2, [r3, #0]
 800247a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	fa93 f2a3 	rbit	r2, r3
 8002484:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002488:	601a      	str	r2, [r3, #0]
  return result;
 800248a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800248e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002490:	fab3 f383 	clz	r3, r3
 8002494:	b2db      	uxtb	r3, r3
 8002496:	095b      	lsrs	r3, r3, #5
 8002498:	b2db      	uxtb	r3, r3
 800249a:	f043 0302 	orr.w	r3, r3, #2
 800249e:	b2db      	uxtb	r3, r3
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d102      	bne.n	80024aa <HAL_RCC_OscConfig+0x9f2>
 80024a4:	4b95      	ldr	r3, [pc, #596]	; (80026fc <HAL_RCC_OscConfig+0xc44>)
 80024a6:	6a1b      	ldr	r3, [r3, #32]
 80024a8:	e00d      	b.n	80024c6 <HAL_RCC_OscConfig+0xa0e>
 80024aa:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80024ae:	2202      	movs	r2, #2
 80024b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024b2:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	fa93 f2a3 	rbit	r2, r3
 80024bc:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80024c0:	601a      	str	r2, [r3, #0]
 80024c2:	4b8e      	ldr	r3, [pc, #568]	; (80026fc <HAL_RCC_OscConfig+0xc44>)
 80024c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024c6:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80024ca:	2102      	movs	r1, #2
 80024cc:	6011      	str	r1, [r2, #0]
 80024ce:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80024d2:	6812      	ldr	r2, [r2, #0]
 80024d4:	fa92 f1a2 	rbit	r1, r2
 80024d8:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80024dc:	6011      	str	r1, [r2, #0]
  return result;
 80024de:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80024e2:	6812      	ldr	r2, [r2, #0]
 80024e4:	fab2 f282 	clz	r2, r2
 80024e8:	b2d2      	uxtb	r2, r2
 80024ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80024ee:	b2d2      	uxtb	r2, r2
 80024f0:	f002 021f 	and.w	r2, r2, #31
 80024f4:	2101      	movs	r1, #1
 80024f6:	fa01 f202 	lsl.w	r2, r1, r2
 80024fa:	4013      	ands	r3, r2
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d1a0      	bne.n	8002442 <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002500:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8002504:	2b01      	cmp	r3, #1
 8002506:	d105      	bne.n	8002514 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002508:	4b7c      	ldr	r3, [pc, #496]	; (80026fc <HAL_RCC_OscConfig+0xc44>)
 800250a:	69db      	ldr	r3, [r3, #28]
 800250c:	4a7b      	ldr	r2, [pc, #492]	; (80026fc <HAL_RCC_OscConfig+0xc44>)
 800250e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002512:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002514:	1d3b      	adds	r3, r7, #4
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	699b      	ldr	r3, [r3, #24]
 800251a:	2b00      	cmp	r3, #0
 800251c:	f000 81d9 	beq.w	80028d2 <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002520:	4b76      	ldr	r3, [pc, #472]	; (80026fc <HAL_RCC_OscConfig+0xc44>)
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	f003 030c 	and.w	r3, r3, #12
 8002528:	2b08      	cmp	r3, #8
 800252a:	f000 81a6 	beq.w	800287a <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800252e:	1d3b      	adds	r3, r7, #4
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	699b      	ldr	r3, [r3, #24]
 8002534:	2b02      	cmp	r3, #2
 8002536:	f040 811e 	bne.w	8002776 <HAL_RCC_OscConfig+0xcbe>
 800253a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800253e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002542:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002544:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	fa93 f2a3 	rbit	r2, r3
 800254e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002552:	601a      	str	r2, [r3, #0]
  return result;
 8002554:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002558:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800255a:	fab3 f383 	clz	r3, r3
 800255e:	b2db      	uxtb	r3, r3
 8002560:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002564:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	461a      	mov	r2, r3
 800256c:	2300      	movs	r3, #0
 800256e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002570:	f7fe fe58 	bl	8001224 <HAL_GetTick>
 8002574:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002578:	e009      	b.n	800258e <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800257a:	f7fe fe53 	bl	8001224 <HAL_GetTick>
 800257e:	4602      	mov	r2, r0
 8002580:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002584:	1ad3      	subs	r3, r2, r3
 8002586:	2b02      	cmp	r3, #2
 8002588:	d901      	bls.n	800258e <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e1a2      	b.n	80028d4 <HAL_RCC_OscConfig+0xe1c>
 800258e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002592:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002596:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002598:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	fa93 f2a3 	rbit	r2, r3
 80025a2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80025a6:	601a      	str	r2, [r3, #0]
  return result;
 80025a8:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80025ac:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025ae:	fab3 f383 	clz	r3, r3
 80025b2:	b2db      	uxtb	r3, r3
 80025b4:	095b      	lsrs	r3, r3, #5
 80025b6:	b2db      	uxtb	r3, r3
 80025b8:	f043 0301 	orr.w	r3, r3, #1
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d102      	bne.n	80025c8 <HAL_RCC_OscConfig+0xb10>
 80025c2:	4b4e      	ldr	r3, [pc, #312]	; (80026fc <HAL_RCC_OscConfig+0xc44>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	e01b      	b.n	8002600 <HAL_RCC_OscConfig+0xb48>
 80025c8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80025cc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80025d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	fa93 f2a3 	rbit	r2, r3
 80025dc:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80025e0:	601a      	str	r2, [r3, #0]
 80025e2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80025e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80025ea:	601a      	str	r2, [r3, #0]
 80025ec:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	fa93 f2a3 	rbit	r2, r3
 80025f6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80025fa:	601a      	str	r2, [r3, #0]
 80025fc:	4b3f      	ldr	r3, [pc, #252]	; (80026fc <HAL_RCC_OscConfig+0xc44>)
 80025fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002600:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8002604:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002608:	6011      	str	r1, [r2, #0]
 800260a:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800260e:	6812      	ldr	r2, [r2, #0]
 8002610:	fa92 f1a2 	rbit	r1, r2
 8002614:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002618:	6011      	str	r1, [r2, #0]
  return result;
 800261a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800261e:	6812      	ldr	r2, [r2, #0]
 8002620:	fab2 f282 	clz	r2, r2
 8002624:	b2d2      	uxtb	r2, r2
 8002626:	f042 0220 	orr.w	r2, r2, #32
 800262a:	b2d2      	uxtb	r2, r2
 800262c:	f002 021f 	and.w	r2, r2, #31
 8002630:	2101      	movs	r1, #1
 8002632:	fa01 f202 	lsl.w	r2, r1, r2
 8002636:	4013      	ands	r3, r2
 8002638:	2b00      	cmp	r3, #0
 800263a:	d19e      	bne.n	800257a <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800263c:	4b2f      	ldr	r3, [pc, #188]	; (80026fc <HAL_RCC_OscConfig+0xc44>)
 800263e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002640:	f023 020f 	bic.w	r2, r3, #15
 8002644:	1d3b      	adds	r3, r7, #4
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800264a:	492c      	ldr	r1, [pc, #176]	; (80026fc <HAL_RCC_OscConfig+0xc44>)
 800264c:	4313      	orrs	r3, r2
 800264e:	62cb      	str	r3, [r1, #44]	; 0x2c
 8002650:	4b2a      	ldr	r3, [pc, #168]	; (80026fc <HAL_RCC_OscConfig+0xc44>)
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8002658:	1d3b      	adds	r3, r7, #4
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	6a19      	ldr	r1, [r3, #32]
 800265e:	1d3b      	adds	r3, r7, #4
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	69db      	ldr	r3, [r3, #28]
 8002664:	430b      	orrs	r3, r1
 8002666:	4925      	ldr	r1, [pc, #148]	; (80026fc <HAL_RCC_OscConfig+0xc44>)
 8002668:	4313      	orrs	r3, r2
 800266a:	604b      	str	r3, [r1, #4]
 800266c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002670:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002674:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002676:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	fa93 f2a3 	rbit	r2, r3
 8002680:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002684:	601a      	str	r2, [r3, #0]
  return result;
 8002686:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800268a:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800268c:	fab3 f383 	clz	r3, r3
 8002690:	b2db      	uxtb	r3, r3
 8002692:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002696:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	461a      	mov	r2, r3
 800269e:	2301      	movs	r3, #1
 80026a0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026a2:	f7fe fdbf 	bl	8001224 <HAL_GetTick>
 80026a6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026aa:	e009      	b.n	80026c0 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026ac:	f7fe fdba 	bl	8001224 <HAL_GetTick>
 80026b0:	4602      	mov	r2, r0
 80026b2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	2b02      	cmp	r3, #2
 80026ba:	d901      	bls.n	80026c0 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80026bc:	2303      	movs	r3, #3
 80026be:	e109      	b.n	80028d4 <HAL_RCC_OscConfig+0xe1c>
 80026c0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80026c4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80026c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ca:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	fa93 f2a3 	rbit	r2, r3
 80026d4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80026d8:	601a      	str	r2, [r3, #0]
  return result;
 80026da:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80026de:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026e0:	fab3 f383 	clz	r3, r3
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	095b      	lsrs	r3, r3, #5
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	f043 0301 	orr.w	r3, r3, #1
 80026ee:	b2db      	uxtb	r3, r3
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d105      	bne.n	8002700 <HAL_RCC_OscConfig+0xc48>
 80026f4:	4b01      	ldr	r3, [pc, #4]	; (80026fc <HAL_RCC_OscConfig+0xc44>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	e01e      	b.n	8002738 <HAL_RCC_OscConfig+0xc80>
 80026fa:	bf00      	nop
 80026fc:	40021000 	.word	0x40021000
 8002700:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002704:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002708:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800270a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	fa93 f2a3 	rbit	r2, r3
 8002714:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002718:	601a      	str	r2, [r3, #0]
 800271a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800271e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002722:	601a      	str	r2, [r3, #0]
 8002724:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	fa93 f2a3 	rbit	r2, r3
 800272e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002732:	601a      	str	r2, [r3, #0]
 8002734:	4b6a      	ldr	r3, [pc, #424]	; (80028e0 <HAL_RCC_OscConfig+0xe28>)
 8002736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002738:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800273c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002740:	6011      	str	r1, [r2, #0]
 8002742:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002746:	6812      	ldr	r2, [r2, #0]
 8002748:	fa92 f1a2 	rbit	r1, r2
 800274c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002750:	6011      	str	r1, [r2, #0]
  return result;
 8002752:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002756:	6812      	ldr	r2, [r2, #0]
 8002758:	fab2 f282 	clz	r2, r2
 800275c:	b2d2      	uxtb	r2, r2
 800275e:	f042 0220 	orr.w	r2, r2, #32
 8002762:	b2d2      	uxtb	r2, r2
 8002764:	f002 021f 	and.w	r2, r2, #31
 8002768:	2101      	movs	r1, #1
 800276a:	fa01 f202 	lsl.w	r2, r1, r2
 800276e:	4013      	ands	r3, r2
 8002770:	2b00      	cmp	r3, #0
 8002772:	d09b      	beq.n	80026ac <HAL_RCC_OscConfig+0xbf4>
 8002774:	e0ad      	b.n	80028d2 <HAL_RCC_OscConfig+0xe1a>
 8002776:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800277a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800277e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002780:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	fa93 f2a3 	rbit	r2, r3
 800278a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800278e:	601a      	str	r2, [r3, #0]
  return result;
 8002790:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002794:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002796:	fab3 f383 	clz	r3, r3
 800279a:	b2db      	uxtb	r3, r3
 800279c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80027a0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80027a4:	009b      	lsls	r3, r3, #2
 80027a6:	461a      	mov	r2, r3
 80027a8:	2300      	movs	r3, #0
 80027aa:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027ac:	f7fe fd3a 	bl	8001224 <HAL_GetTick>
 80027b0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027b4:	e009      	b.n	80027ca <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027b6:	f7fe fd35 	bl	8001224 <HAL_GetTick>
 80027ba:	4602      	mov	r2, r0
 80027bc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80027c0:	1ad3      	subs	r3, r2, r3
 80027c2:	2b02      	cmp	r3, #2
 80027c4:	d901      	bls.n	80027ca <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80027c6:	2303      	movs	r3, #3
 80027c8:	e084      	b.n	80028d4 <HAL_RCC_OscConfig+0xe1c>
 80027ca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80027ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80027d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	fa93 f2a3 	rbit	r2, r3
 80027de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80027e2:	601a      	str	r2, [r3, #0]
  return result;
 80027e4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80027e8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027ea:	fab3 f383 	clz	r3, r3
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	095b      	lsrs	r3, r3, #5
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	f043 0301 	orr.w	r3, r3, #1
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d102      	bne.n	8002804 <HAL_RCC_OscConfig+0xd4c>
 80027fe:	4b38      	ldr	r3, [pc, #224]	; (80028e0 <HAL_RCC_OscConfig+0xe28>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	e01b      	b.n	800283c <HAL_RCC_OscConfig+0xd84>
 8002804:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002808:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800280c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800280e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	fa93 f2a3 	rbit	r2, r3
 8002818:	f107 0320 	add.w	r3, r7, #32
 800281c:	601a      	str	r2, [r3, #0]
 800281e:	f107 031c 	add.w	r3, r7, #28
 8002822:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002826:	601a      	str	r2, [r3, #0]
 8002828:	f107 031c 	add.w	r3, r7, #28
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	fa93 f2a3 	rbit	r2, r3
 8002832:	f107 0318 	add.w	r3, r7, #24
 8002836:	601a      	str	r2, [r3, #0]
 8002838:	4b29      	ldr	r3, [pc, #164]	; (80028e0 <HAL_RCC_OscConfig+0xe28>)
 800283a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800283c:	f107 0214 	add.w	r2, r7, #20
 8002840:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002844:	6011      	str	r1, [r2, #0]
 8002846:	f107 0214 	add.w	r2, r7, #20
 800284a:	6812      	ldr	r2, [r2, #0]
 800284c:	fa92 f1a2 	rbit	r1, r2
 8002850:	f107 0210 	add.w	r2, r7, #16
 8002854:	6011      	str	r1, [r2, #0]
  return result;
 8002856:	f107 0210 	add.w	r2, r7, #16
 800285a:	6812      	ldr	r2, [r2, #0]
 800285c:	fab2 f282 	clz	r2, r2
 8002860:	b2d2      	uxtb	r2, r2
 8002862:	f042 0220 	orr.w	r2, r2, #32
 8002866:	b2d2      	uxtb	r2, r2
 8002868:	f002 021f 	and.w	r2, r2, #31
 800286c:	2101      	movs	r1, #1
 800286e:	fa01 f202 	lsl.w	r2, r1, r2
 8002872:	4013      	ands	r3, r2
 8002874:	2b00      	cmp	r3, #0
 8002876:	d19e      	bne.n	80027b6 <HAL_RCC_OscConfig+0xcfe>
 8002878:	e02b      	b.n	80028d2 <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800287a:	1d3b      	adds	r3, r7, #4
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	699b      	ldr	r3, [r3, #24]
 8002880:	2b01      	cmp	r3, #1
 8002882:	d101      	bne.n	8002888 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8002884:	2301      	movs	r3, #1
 8002886:	e025      	b.n	80028d4 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002888:	4b15      	ldr	r3, [pc, #84]	; (80028e0 <HAL_RCC_OscConfig+0xe28>)
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8002890:	4b13      	ldr	r3, [pc, #76]	; (80028e0 <HAL_RCC_OscConfig+0xe28>)
 8002892:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002894:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002898:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800289c:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 80028a0:	1d3b      	adds	r3, r7, #4
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	69db      	ldr	r3, [r3, #28]
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d111      	bne.n	80028ce <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80028aa:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80028ae:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80028b2:	1d3b      	adds	r3, r7, #4
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d108      	bne.n	80028ce <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80028bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80028c0:	f003 020f 	and.w	r2, r3, #15
 80028c4:	1d3b      	adds	r3, r7, #4
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80028ca:	429a      	cmp	r2, r3
 80028cc:	d001      	beq.n	80028d2 <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e000      	b.n	80028d4 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 80028d2:	2300      	movs	r3, #0
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	40021000 	.word	0x40021000

080028e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b09e      	sub	sp, #120	; 0x78
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
 80028ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80028ee:	2300      	movs	r3, #0
 80028f0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d101      	bne.n	80028fc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	e162      	b.n	8002bc2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80028fc:	4b90      	ldr	r3, [pc, #576]	; (8002b40 <HAL_RCC_ClockConfig+0x25c>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f003 0307 	and.w	r3, r3, #7
 8002904:	683a      	ldr	r2, [r7, #0]
 8002906:	429a      	cmp	r2, r3
 8002908:	d910      	bls.n	800292c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800290a:	4b8d      	ldr	r3, [pc, #564]	; (8002b40 <HAL_RCC_ClockConfig+0x25c>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f023 0207 	bic.w	r2, r3, #7
 8002912:	498b      	ldr	r1, [pc, #556]	; (8002b40 <HAL_RCC_ClockConfig+0x25c>)
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	4313      	orrs	r3, r2
 8002918:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800291a:	4b89      	ldr	r3, [pc, #548]	; (8002b40 <HAL_RCC_ClockConfig+0x25c>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0307 	and.w	r3, r3, #7
 8002922:	683a      	ldr	r2, [r7, #0]
 8002924:	429a      	cmp	r2, r3
 8002926:	d001      	beq.n	800292c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e14a      	b.n	8002bc2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 0302 	and.w	r3, r3, #2
 8002934:	2b00      	cmp	r3, #0
 8002936:	d008      	beq.n	800294a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002938:	4b82      	ldr	r3, [pc, #520]	; (8002b44 <HAL_RCC_ClockConfig+0x260>)
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	497f      	ldr	r1, [pc, #508]	; (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002946:	4313      	orrs	r3, r2
 8002948:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 0301 	and.w	r3, r3, #1
 8002952:	2b00      	cmp	r3, #0
 8002954:	f000 80dc 	beq.w	8002b10 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	2b01      	cmp	r3, #1
 800295e:	d13c      	bne.n	80029da <HAL_RCC_ClockConfig+0xf6>
 8002960:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002964:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002966:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002968:	fa93 f3a3 	rbit	r3, r3
 800296c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800296e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002970:	fab3 f383 	clz	r3, r3
 8002974:	b2db      	uxtb	r3, r3
 8002976:	095b      	lsrs	r3, r3, #5
 8002978:	b2db      	uxtb	r3, r3
 800297a:	f043 0301 	orr.w	r3, r3, #1
 800297e:	b2db      	uxtb	r3, r3
 8002980:	2b01      	cmp	r3, #1
 8002982:	d102      	bne.n	800298a <HAL_RCC_ClockConfig+0xa6>
 8002984:	4b6f      	ldr	r3, [pc, #444]	; (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	e00f      	b.n	80029aa <HAL_RCC_ClockConfig+0xc6>
 800298a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800298e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002990:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002992:	fa93 f3a3 	rbit	r3, r3
 8002996:	667b      	str	r3, [r7, #100]	; 0x64
 8002998:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800299c:	663b      	str	r3, [r7, #96]	; 0x60
 800299e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80029a0:	fa93 f3a3 	rbit	r3, r3
 80029a4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80029a6:	4b67      	ldr	r3, [pc, #412]	; (8002b44 <HAL_RCC_ClockConfig+0x260>)
 80029a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029aa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80029ae:	65ba      	str	r2, [r7, #88]	; 0x58
 80029b0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80029b2:	fa92 f2a2 	rbit	r2, r2
 80029b6:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80029b8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80029ba:	fab2 f282 	clz	r2, r2
 80029be:	b2d2      	uxtb	r2, r2
 80029c0:	f042 0220 	orr.w	r2, r2, #32
 80029c4:	b2d2      	uxtb	r2, r2
 80029c6:	f002 021f 	and.w	r2, r2, #31
 80029ca:	2101      	movs	r1, #1
 80029cc:	fa01 f202 	lsl.w	r2, r1, r2
 80029d0:	4013      	ands	r3, r2
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d17b      	bne.n	8002ace <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	e0f3      	b.n	8002bc2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	2b02      	cmp	r3, #2
 80029e0:	d13c      	bne.n	8002a5c <HAL_RCC_ClockConfig+0x178>
 80029e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80029e6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80029ea:	fa93 f3a3 	rbit	r3, r3
 80029ee:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80029f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029f2:	fab3 f383 	clz	r3, r3
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	095b      	lsrs	r3, r3, #5
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	f043 0301 	orr.w	r3, r3, #1
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d102      	bne.n	8002a0c <HAL_RCC_ClockConfig+0x128>
 8002a06:	4b4f      	ldr	r3, [pc, #316]	; (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	e00f      	b.n	8002a2c <HAL_RCC_ClockConfig+0x148>
 8002a0c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a10:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a14:	fa93 f3a3 	rbit	r3, r3
 8002a18:	647b      	str	r3, [r7, #68]	; 0x44
 8002a1a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a1e:	643b      	str	r3, [r7, #64]	; 0x40
 8002a20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a22:	fa93 f3a3 	rbit	r3, r3
 8002a26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a28:	4b46      	ldr	r3, [pc, #280]	; (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a2c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002a30:	63ba      	str	r2, [r7, #56]	; 0x38
 8002a32:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002a34:	fa92 f2a2 	rbit	r2, r2
 8002a38:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002a3a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a3c:	fab2 f282 	clz	r2, r2
 8002a40:	b2d2      	uxtb	r2, r2
 8002a42:	f042 0220 	orr.w	r2, r2, #32
 8002a46:	b2d2      	uxtb	r2, r2
 8002a48:	f002 021f 	and.w	r2, r2, #31
 8002a4c:	2101      	movs	r1, #1
 8002a4e:	fa01 f202 	lsl.w	r2, r1, r2
 8002a52:	4013      	ands	r3, r2
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d13a      	bne.n	8002ace <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e0b2      	b.n	8002bc2 <HAL_RCC_ClockConfig+0x2de>
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a62:	fa93 f3a3 	rbit	r3, r3
 8002a66:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002a68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a6a:	fab3 f383 	clz	r3, r3
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	095b      	lsrs	r3, r3, #5
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	f043 0301 	orr.w	r3, r3, #1
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d102      	bne.n	8002a84 <HAL_RCC_ClockConfig+0x1a0>
 8002a7e:	4b31      	ldr	r3, [pc, #196]	; (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	e00d      	b.n	8002aa0 <HAL_RCC_ClockConfig+0x1bc>
 8002a84:	2302      	movs	r3, #2
 8002a86:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a8a:	fa93 f3a3 	rbit	r3, r3
 8002a8e:	627b      	str	r3, [r7, #36]	; 0x24
 8002a90:	2302      	movs	r3, #2
 8002a92:	623b      	str	r3, [r7, #32]
 8002a94:	6a3b      	ldr	r3, [r7, #32]
 8002a96:	fa93 f3a3 	rbit	r3, r3
 8002a9a:	61fb      	str	r3, [r7, #28]
 8002a9c:	4b29      	ldr	r3, [pc, #164]	; (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa0:	2202      	movs	r2, #2
 8002aa2:	61ba      	str	r2, [r7, #24]
 8002aa4:	69ba      	ldr	r2, [r7, #24]
 8002aa6:	fa92 f2a2 	rbit	r2, r2
 8002aaa:	617a      	str	r2, [r7, #20]
  return result;
 8002aac:	697a      	ldr	r2, [r7, #20]
 8002aae:	fab2 f282 	clz	r2, r2
 8002ab2:	b2d2      	uxtb	r2, r2
 8002ab4:	f042 0220 	orr.w	r2, r2, #32
 8002ab8:	b2d2      	uxtb	r2, r2
 8002aba:	f002 021f 	and.w	r2, r2, #31
 8002abe:	2101      	movs	r1, #1
 8002ac0:	fa01 f202 	lsl.w	r2, r1, r2
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d101      	bne.n	8002ace <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e079      	b.n	8002bc2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ace:	4b1d      	ldr	r3, [pc, #116]	; (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	f023 0203 	bic.w	r2, r3, #3
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	491a      	ldr	r1, [pc, #104]	; (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002adc:	4313      	orrs	r3, r2
 8002ade:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ae0:	f7fe fba0 	bl	8001224 <HAL_GetTick>
 8002ae4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ae6:	e00a      	b.n	8002afe <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ae8:	f7fe fb9c 	bl	8001224 <HAL_GetTick>
 8002aec:	4602      	mov	r2, r0
 8002aee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d901      	bls.n	8002afe <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002afa:	2303      	movs	r3, #3
 8002afc:	e061      	b.n	8002bc2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002afe:	4b11      	ldr	r3, [pc, #68]	; (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	f003 020c 	and.w	r2, r3, #12
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	009b      	lsls	r3, r3, #2
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d1eb      	bne.n	8002ae8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b10:	4b0b      	ldr	r3, [pc, #44]	; (8002b40 <HAL_RCC_ClockConfig+0x25c>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 0307 	and.w	r3, r3, #7
 8002b18:	683a      	ldr	r2, [r7, #0]
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	d214      	bcs.n	8002b48 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b1e:	4b08      	ldr	r3, [pc, #32]	; (8002b40 <HAL_RCC_ClockConfig+0x25c>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f023 0207 	bic.w	r2, r3, #7
 8002b26:	4906      	ldr	r1, [pc, #24]	; (8002b40 <HAL_RCC_ClockConfig+0x25c>)
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b2e:	4b04      	ldr	r3, [pc, #16]	; (8002b40 <HAL_RCC_ClockConfig+0x25c>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 0307 	and.w	r3, r3, #7
 8002b36:	683a      	ldr	r2, [r7, #0]
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d005      	beq.n	8002b48 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e040      	b.n	8002bc2 <HAL_RCC_ClockConfig+0x2de>
 8002b40:	40022000 	.word	0x40022000
 8002b44:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 0304 	and.w	r3, r3, #4
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d008      	beq.n	8002b66 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b54:	4b1d      	ldr	r3, [pc, #116]	; (8002bcc <HAL_RCC_ClockConfig+0x2e8>)
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	491a      	ldr	r1, [pc, #104]	; (8002bcc <HAL_RCC_ClockConfig+0x2e8>)
 8002b62:	4313      	orrs	r3, r2
 8002b64:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f003 0308 	and.w	r3, r3, #8
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d009      	beq.n	8002b86 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b72:	4b16      	ldr	r3, [pc, #88]	; (8002bcc <HAL_RCC_ClockConfig+0x2e8>)
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	691b      	ldr	r3, [r3, #16]
 8002b7e:	00db      	lsls	r3, r3, #3
 8002b80:	4912      	ldr	r1, [pc, #72]	; (8002bcc <HAL_RCC_ClockConfig+0x2e8>)
 8002b82:	4313      	orrs	r3, r2
 8002b84:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002b86:	f000 f829 	bl	8002bdc <HAL_RCC_GetSysClockFreq>
 8002b8a:	4601      	mov	r1, r0
 8002b8c:	4b0f      	ldr	r3, [pc, #60]	; (8002bcc <HAL_RCC_ClockConfig+0x2e8>)
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b94:	22f0      	movs	r2, #240	; 0xf0
 8002b96:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b98:	693a      	ldr	r2, [r7, #16]
 8002b9a:	fa92 f2a2 	rbit	r2, r2
 8002b9e:	60fa      	str	r2, [r7, #12]
  return result;
 8002ba0:	68fa      	ldr	r2, [r7, #12]
 8002ba2:	fab2 f282 	clz	r2, r2
 8002ba6:	b2d2      	uxtb	r2, r2
 8002ba8:	40d3      	lsrs	r3, r2
 8002baa:	4a09      	ldr	r2, [pc, #36]	; (8002bd0 <HAL_RCC_ClockConfig+0x2ec>)
 8002bac:	5cd3      	ldrb	r3, [r2, r3]
 8002bae:	fa21 f303 	lsr.w	r3, r1, r3
 8002bb2:	4a08      	ldr	r2, [pc, #32]	; (8002bd4 <HAL_RCC_ClockConfig+0x2f0>)
 8002bb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002bb6:	4b08      	ldr	r3, [pc, #32]	; (8002bd8 <HAL_RCC_ClockConfig+0x2f4>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f7fe faee 	bl	800119c <HAL_InitTick>
  
  return HAL_OK;
 8002bc0:	2300      	movs	r3, #0
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3778      	adds	r7, #120	; 0x78
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	bf00      	nop
 8002bcc:	40021000 	.word	0x40021000
 8002bd0:	08004730 	.word	0x08004730
 8002bd4:	20000000 	.word	0x20000000
 8002bd8:	20000004 	.word	0x20000004

08002bdc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b08b      	sub	sp, #44	; 0x2c
 8002be0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002be2:	2300      	movs	r3, #0
 8002be4:	61fb      	str	r3, [r7, #28]
 8002be6:	2300      	movs	r3, #0
 8002be8:	61bb      	str	r3, [r7, #24]
 8002bea:	2300      	movs	r3, #0
 8002bec:	627b      	str	r3, [r7, #36]	; 0x24
 8002bee:	2300      	movs	r3, #0
 8002bf0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002bf6:	4b2a      	ldr	r3, [pc, #168]	; (8002ca0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	f003 030c 	and.w	r3, r3, #12
 8002c02:	2b04      	cmp	r3, #4
 8002c04:	d002      	beq.n	8002c0c <HAL_RCC_GetSysClockFreq+0x30>
 8002c06:	2b08      	cmp	r3, #8
 8002c08:	d003      	beq.n	8002c12 <HAL_RCC_GetSysClockFreq+0x36>
 8002c0a:	e03f      	b.n	8002c8c <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c0c:	4b25      	ldr	r3, [pc, #148]	; (8002ca4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002c0e:	623b      	str	r3, [r7, #32]
      break;
 8002c10:	e03f      	b.n	8002c92 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002c12:	69fb      	ldr	r3, [r7, #28]
 8002c14:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002c18:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002c1c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c1e:	68ba      	ldr	r2, [r7, #8]
 8002c20:	fa92 f2a2 	rbit	r2, r2
 8002c24:	607a      	str	r2, [r7, #4]
  return result;
 8002c26:	687a      	ldr	r2, [r7, #4]
 8002c28:	fab2 f282 	clz	r2, r2
 8002c2c:	b2d2      	uxtb	r2, r2
 8002c2e:	40d3      	lsrs	r3, r2
 8002c30:	4a1d      	ldr	r2, [pc, #116]	; (8002ca8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002c32:	5cd3      	ldrb	r3, [r2, r3]
 8002c34:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002c36:	4b1a      	ldr	r3, [pc, #104]	; (8002ca0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c3a:	f003 030f 	and.w	r3, r3, #15
 8002c3e:	220f      	movs	r2, #15
 8002c40:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c42:	693a      	ldr	r2, [r7, #16]
 8002c44:	fa92 f2a2 	rbit	r2, r2
 8002c48:	60fa      	str	r2, [r7, #12]
  return result;
 8002c4a:	68fa      	ldr	r2, [r7, #12]
 8002c4c:	fab2 f282 	clz	r2, r2
 8002c50:	b2d2      	uxtb	r2, r2
 8002c52:	40d3      	lsrs	r3, r2
 8002c54:	4a15      	ldr	r2, [pc, #84]	; (8002cac <HAL_RCC_GetSysClockFreq+0xd0>)
 8002c56:	5cd3      	ldrb	r3, [r2, r3]
 8002c58:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8002c5a:	69fb      	ldr	r3, [r7, #28]
 8002c5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d008      	beq.n	8002c76 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002c64:	4a0f      	ldr	r2, [pc, #60]	; (8002ca4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002c66:	69bb      	ldr	r3, [r7, #24]
 8002c68:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	fb02 f303 	mul.w	r3, r2, r3
 8002c72:	627b      	str	r3, [r7, #36]	; 0x24
 8002c74:	e007      	b.n	8002c86 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002c76:	4a0b      	ldr	r2, [pc, #44]	; (8002ca4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	fb02 f303 	mul.w	r3, r2, r3
 8002c84:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c88:	623b      	str	r3, [r7, #32]
      break;
 8002c8a:	e002      	b.n	8002c92 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002c8c:	4b05      	ldr	r3, [pc, #20]	; (8002ca4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002c8e:	623b      	str	r3, [r7, #32]
      break;
 8002c90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c92:	6a3b      	ldr	r3, [r7, #32]
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	372c      	adds	r7, #44	; 0x2c
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr
 8002ca0:	40021000 	.word	0x40021000
 8002ca4:	007a1200 	.word	0x007a1200
 8002ca8:	08004740 	.word	0x08004740
 8002cac:	08004750 	.word	0x08004750

08002cb0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b092      	sub	sp, #72	; 0x48
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	f000 80d4 	beq.w	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cd4:	4b4e      	ldr	r3, [pc, #312]	; (8002e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cd6:	69db      	ldr	r3, [r3, #28]
 8002cd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d10e      	bne.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ce0:	4b4b      	ldr	r3, [pc, #300]	; (8002e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ce2:	69db      	ldr	r3, [r3, #28]
 8002ce4:	4a4a      	ldr	r2, [pc, #296]	; (8002e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ce6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cea:	61d3      	str	r3, [r2, #28]
 8002cec:	4b48      	ldr	r3, [pc, #288]	; (8002e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cee:	69db      	ldr	r3, [r3, #28]
 8002cf0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cf4:	60bb      	str	r3, [r7, #8]
 8002cf6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cfe:	4b45      	ldr	r3, [pc, #276]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d118      	bne.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d0a:	4b42      	ldr	r3, [pc, #264]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a41      	ldr	r2, [pc, #260]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d14:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d16:	f7fe fa85 	bl	8001224 <HAL_GetTick>
 8002d1a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d1c:	e008      	b.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d1e:	f7fe fa81 	bl	8001224 <HAL_GetTick>
 8002d22:	4602      	mov	r2, r0
 8002d24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d26:	1ad3      	subs	r3, r2, r3
 8002d28:	2b64      	cmp	r3, #100	; 0x64
 8002d2a:	d901      	bls.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002d2c:	2303      	movs	r3, #3
 8002d2e:	e1d6      	b.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d30:	4b38      	ldr	r3, [pc, #224]	; (8002e14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d0f0      	beq.n	8002d1e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002d3c:	4b34      	ldr	r3, [pc, #208]	; (8002e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d3e:	6a1b      	ldr	r3, [r3, #32]
 8002d40:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d44:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002d46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	f000 8084 	beq.w	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d56:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d07c      	beq.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002d5c:	4b2c      	ldr	r3, [pc, #176]	; (8002e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d5e:	6a1b      	ldr	r3, [r3, #32]
 8002d60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d64:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d66:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002d6a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d6e:	fa93 f3a3 	rbit	r3, r3
 8002d72:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002d74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002d76:	fab3 f383 	clz	r3, r3
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	4b26      	ldr	r3, [pc, #152]	; (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002d80:	4413      	add	r3, r2
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	461a      	mov	r2, r3
 8002d86:	2301      	movs	r3, #1
 8002d88:	6013      	str	r3, [r2, #0]
 8002d8a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002d8e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d92:	fa93 f3a3 	rbit	r3, r3
 8002d96:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002d98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002d9a:	fab3 f383 	clz	r3, r3
 8002d9e:	b2db      	uxtb	r3, r3
 8002da0:	461a      	mov	r2, r3
 8002da2:	4b1d      	ldr	r3, [pc, #116]	; (8002e18 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002da4:	4413      	add	r3, r2
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	461a      	mov	r2, r3
 8002daa:	2300      	movs	r3, #0
 8002dac:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002dae:	4a18      	ldr	r2, [pc, #96]	; (8002e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002db0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002db2:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002db4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002db6:	f003 0301 	and.w	r3, r3, #1
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d04b      	beq.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dbe:	f7fe fa31 	bl	8001224 <HAL_GetTick>
 8002dc2:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dc4:	e00a      	b.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dc6:	f7fe fa2d 	bl	8001224 <HAL_GetTick>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d901      	bls.n	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	e180      	b.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002ddc:	2302      	movs	r3, #2
 8002dde:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002de2:	fa93 f3a3 	rbit	r3, r3
 8002de6:	627b      	str	r3, [r7, #36]	; 0x24
 8002de8:	2302      	movs	r3, #2
 8002dea:	623b      	str	r3, [r7, #32]
 8002dec:	6a3b      	ldr	r3, [r7, #32]
 8002dee:	fa93 f3a3 	rbit	r3, r3
 8002df2:	61fb      	str	r3, [r7, #28]
  return result;
 8002df4:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002df6:	fab3 f383 	clz	r3, r3
 8002dfa:	b2db      	uxtb	r3, r3
 8002dfc:	095b      	lsrs	r3, r3, #5
 8002dfe:	b2db      	uxtb	r3, r3
 8002e00:	f043 0302 	orr.w	r3, r3, #2
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	2b02      	cmp	r3, #2
 8002e08:	d108      	bne.n	8002e1c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002e0a:	4b01      	ldr	r3, [pc, #4]	; (8002e10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002e0c:	6a1b      	ldr	r3, [r3, #32]
 8002e0e:	e00d      	b.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002e10:	40021000 	.word	0x40021000
 8002e14:	40007000 	.word	0x40007000
 8002e18:	10908100 	.word	0x10908100
 8002e1c:	2302      	movs	r3, #2
 8002e1e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	fa93 f3a3 	rbit	r3, r3
 8002e26:	617b      	str	r3, [r7, #20]
 8002e28:	4ba0      	ldr	r3, [pc, #640]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e2c:	2202      	movs	r2, #2
 8002e2e:	613a      	str	r2, [r7, #16]
 8002e30:	693a      	ldr	r2, [r7, #16]
 8002e32:	fa92 f2a2 	rbit	r2, r2
 8002e36:	60fa      	str	r2, [r7, #12]
  return result;
 8002e38:	68fa      	ldr	r2, [r7, #12]
 8002e3a:	fab2 f282 	clz	r2, r2
 8002e3e:	b2d2      	uxtb	r2, r2
 8002e40:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e44:	b2d2      	uxtb	r2, r2
 8002e46:	f002 021f 	and.w	r2, r2, #31
 8002e4a:	2101      	movs	r1, #1
 8002e4c:	fa01 f202 	lsl.w	r2, r1, r2
 8002e50:	4013      	ands	r3, r2
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d0b7      	beq.n	8002dc6 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002e56:	4b95      	ldr	r3, [pc, #596]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e58:	6a1b      	ldr	r3, [r3, #32]
 8002e5a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	4992      	ldr	r1, [pc, #584]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e64:	4313      	orrs	r3, r2
 8002e66:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002e68:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d105      	bne.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e70:	4b8e      	ldr	r3, [pc, #568]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e72:	69db      	ldr	r3, [r3, #28]
 8002e74:	4a8d      	ldr	r2, [pc, #564]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e76:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e7a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 0301 	and.w	r3, r3, #1
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d008      	beq.n	8002e9a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e88:	4b88      	ldr	r3, [pc, #544]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e8c:	f023 0203 	bic.w	r2, r3, #3
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	4985      	ldr	r1, [pc, #532]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002e96:	4313      	orrs	r3, r2
 8002e98:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 0302 	and.w	r3, r3, #2
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d008      	beq.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002ea6:	4b81      	ldr	r3, [pc, #516]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eaa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	68db      	ldr	r3, [r3, #12]
 8002eb2:	497e      	ldr	r1, [pc, #504]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 0304 	and.w	r3, r3, #4
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d008      	beq.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002ec4:	4b79      	ldr	r3, [pc, #484]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ec6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	691b      	ldr	r3, [r3, #16]
 8002ed0:	4976      	ldr	r1, [pc, #472]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f003 0320 	and.w	r3, r3, #32
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d008      	beq.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002ee2:	4b72      	ldr	r3, [pc, #456]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee6:	f023 0210 	bic.w	r2, r3, #16
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	69db      	ldr	r3, [r3, #28]
 8002eee:	496f      	ldr	r1, [pc, #444]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d008      	beq.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002f00:	4b6a      	ldr	r3, [pc, #424]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f0c:	4967      	ldr	r1, [pc, #412]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d008      	beq.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002f1e:	4b63      	ldr	r3, [pc, #396]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f22:	f023 0220 	bic.w	r2, r3, #32
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6a1b      	ldr	r3, [r3, #32]
 8002f2a:	4960      	ldr	r1, [pc, #384]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d008      	beq.n	8002f4e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002f3c:	4b5b      	ldr	r3, [pc, #364]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f40:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f48:	4958      	ldr	r1, [pc, #352]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f003 0308 	and.w	r3, r3, #8
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d008      	beq.n	8002f6c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002f5a:	4b54      	ldr	r3, [pc, #336]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f5e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	695b      	ldr	r3, [r3, #20]
 8002f66:	4951      	ldr	r1, [pc, #324]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0310 	and.w	r3, r3, #16
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d008      	beq.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002f78:	4b4c      	ldr	r3, [pc, #304]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f7c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	699b      	ldr	r3, [r3, #24]
 8002f84:	4949      	ldr	r1, [pc, #292]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f86:	4313      	orrs	r3, r2
 8002f88:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d008      	beq.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002f96:	4b45      	ldr	r3, [pc, #276]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa2:	4942      	ldr	r1, [pc, #264]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d008      	beq.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002fb4:	4b3d      	ldr	r3, [pc, #244]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fb8:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fc0:	493a      	ldr	r1, [pc, #232]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d008      	beq.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002fd2:	4b36      	ldr	r3, [pc, #216]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002fd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fd6:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fde:	4933      	ldr	r1, [pc, #204]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d008      	beq.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002ff0:	4b2e      	ldr	r3, [pc, #184]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ffc:	492b      	ldr	r1, [pc, #172]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002ffe:	4313      	orrs	r3, r2
 8003000:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d008      	beq.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800300e:	4b27      	ldr	r3, [pc, #156]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003012:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301a:	4924      	ldr	r1, [pc, #144]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800301c:	4313      	orrs	r3, r2
 800301e:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003028:	2b00      	cmp	r3, #0
 800302a:	d008      	beq.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 800302c:	4b1f      	ldr	r3, [pc, #124]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800302e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003030:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003038:	491c      	ldr	r1, [pc, #112]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800303a:	4313      	orrs	r3, r2
 800303c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d008      	beq.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 800304a:	4b18      	ldr	r3, [pc, #96]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800304c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800304e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003056:	4915      	ldr	r1, [pc, #84]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003058:	4313      	orrs	r3, r2
 800305a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003064:	2b00      	cmp	r3, #0
 8003066:	d008      	beq.n	800307a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003068:	4b10      	ldr	r3, [pc, #64]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800306a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800306c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003074:	490d      	ldr	r1, [pc, #52]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003076:	4313      	orrs	r3, r2
 8003078:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d008      	beq.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003086:	4b09      	ldr	r3, [pc, #36]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800308a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003092:	4906      	ldr	r1, [pc, #24]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003094:	4313      	orrs	r3, r2
 8003096:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d00c      	beq.n	80030be <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80030a4:	4b01      	ldr	r3, [pc, #4]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80030a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a8:	e002      	b.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x400>
 80030aa:	bf00      	nop
 80030ac:	40021000 	.word	0x40021000
 80030b0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030b8:	490b      	ldr	r1, [pc, #44]	; (80030e8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80030ba:	4313      	orrs	r3, r2
 80030bc:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d008      	beq.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80030ca:	4b07      	ldr	r3, [pc, #28]	; (80030e8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80030cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ce:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030d6:	4904      	ldr	r1, [pc, #16]	; (80030e8 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80030d8:	4313      	orrs	r3, r2
 80030da:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80030dc:	2300      	movs	r3, #0
}
 80030de:	4618      	mov	r0, r3
 80030e0:	3748      	adds	r7, #72	; 0x48
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	bf00      	nop
 80030e8:	40021000 	.word	0x40021000

080030ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d101      	bne.n	80030fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	e049      	b.n	8003192 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003104:	b2db      	uxtb	r3, r3
 8003106:	2b00      	cmp	r3, #0
 8003108:	d106      	bne.n	8003118 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2200      	movs	r2, #0
 800310e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	f7fd ff1a 	bl	8000f4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2202      	movs	r2, #2
 800311c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	3304      	adds	r3, #4
 8003128:	4619      	mov	r1, r3
 800312a:	4610      	mov	r0, r2
 800312c:	f000 fd30 	bl	8003b90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2201      	movs	r2, #1
 8003134:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2201      	movs	r2, #1
 800313c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2201      	movs	r2, #1
 8003144:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2201      	movs	r2, #1
 800314c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2201      	movs	r2, #1
 8003154:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2201      	movs	r2, #1
 800315c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2201      	movs	r2, #1
 8003164:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2201      	movs	r2, #1
 800316c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2201      	movs	r2, #1
 8003174:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2201      	movs	r2, #1
 800317c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2201      	movs	r2, #1
 8003184:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003190:	2300      	movs	r3, #0
}
 8003192:	4618      	mov	r0, r3
 8003194:	3708      	adds	r7, #8
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
	...

0800319c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800319c:	b480      	push	{r7}
 800319e:	b085      	sub	sp, #20
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d001      	beq.n	80031b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	e04f      	b.n	8003254 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2202      	movs	r2, #2
 80031b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	68da      	ldr	r2, [r3, #12]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f042 0201 	orr.w	r2, r2, #1
 80031ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a23      	ldr	r2, [pc, #140]	; (8003260 <HAL_TIM_Base_Start_IT+0xc4>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d01d      	beq.n	8003212 <HAL_TIM_Base_Start_IT+0x76>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031de:	d018      	beq.n	8003212 <HAL_TIM_Base_Start_IT+0x76>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a1f      	ldr	r2, [pc, #124]	; (8003264 <HAL_TIM_Base_Start_IT+0xc8>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d013      	beq.n	8003212 <HAL_TIM_Base_Start_IT+0x76>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a1e      	ldr	r2, [pc, #120]	; (8003268 <HAL_TIM_Base_Start_IT+0xcc>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d00e      	beq.n	8003212 <HAL_TIM_Base_Start_IT+0x76>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a1c      	ldr	r2, [pc, #112]	; (800326c <HAL_TIM_Base_Start_IT+0xd0>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d009      	beq.n	8003212 <HAL_TIM_Base_Start_IT+0x76>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a1b      	ldr	r2, [pc, #108]	; (8003270 <HAL_TIM_Base_Start_IT+0xd4>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d004      	beq.n	8003212 <HAL_TIM_Base_Start_IT+0x76>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a19      	ldr	r2, [pc, #100]	; (8003274 <HAL_TIM_Base_Start_IT+0xd8>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d115      	bne.n	800323e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	689a      	ldr	r2, [r3, #8]
 8003218:	4b17      	ldr	r3, [pc, #92]	; (8003278 <HAL_TIM_Base_Start_IT+0xdc>)
 800321a:	4013      	ands	r3, r2
 800321c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2b06      	cmp	r3, #6
 8003222:	d015      	beq.n	8003250 <HAL_TIM_Base_Start_IT+0xb4>
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800322a:	d011      	beq.n	8003250 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f042 0201 	orr.w	r2, r2, #1
 800323a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800323c:	e008      	b.n	8003250 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f042 0201 	orr.w	r2, r2, #1
 800324c:	601a      	str	r2, [r3, #0]
 800324e:	e000      	b.n	8003252 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003250:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003252:	2300      	movs	r3, #0
}
 8003254:	4618      	mov	r0, r3
 8003256:	3714      	adds	r7, #20
 8003258:	46bd      	mov	sp, r7
 800325a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325e:	4770      	bx	lr
 8003260:	40012c00 	.word	0x40012c00
 8003264:	40000400 	.word	0x40000400
 8003268:	40000800 	.word	0x40000800
 800326c:	40013400 	.word	0x40013400
 8003270:	40014000 	.word	0x40014000
 8003274:	40015000 	.word	0x40015000
 8003278:	00010007 	.word	0x00010007

0800327c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d101      	bne.n	800328e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e049      	b.n	8003322 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003294:	b2db      	uxtb	r3, r3
 8003296:	2b00      	cmp	r3, #0
 8003298:	d106      	bne.n	80032a8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2200      	movs	r2, #0
 800329e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	f7fd fe1e 	bl	8000ee4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2202      	movs	r2, #2
 80032ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	3304      	adds	r3, #4
 80032b8:	4619      	mov	r1, r3
 80032ba:	4610      	mov	r0, r2
 80032bc:	f000 fc68 	bl	8003b90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2201      	movs	r2, #1
 80032c4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2201      	movs	r2, #1
 80032cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2201      	movs	r2, #1
 80032d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2201      	movs	r2, #1
 80032dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2201      	movs	r2, #1
 80032e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2201      	movs	r2, #1
 80032ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2201      	movs	r2, #1
 80032f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2201      	movs	r2, #1
 80032fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2201      	movs	r2, #1
 8003304:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2201      	movs	r2, #1
 800330c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2201      	movs	r2, #1
 8003314:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2201      	movs	r2, #1
 800331c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003320:	2300      	movs	r3, #0
}
 8003322:	4618      	mov	r0, r3
 8003324:	3708      	adds	r7, #8
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}
	...

0800332c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d109      	bne.n	8003350 <HAL_TIM_PWM_Start+0x24>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003342:	b2db      	uxtb	r3, r3
 8003344:	2b01      	cmp	r3, #1
 8003346:	bf14      	ite	ne
 8003348:	2301      	movne	r3, #1
 800334a:	2300      	moveq	r3, #0
 800334c:	b2db      	uxtb	r3, r3
 800334e:	e03c      	b.n	80033ca <HAL_TIM_PWM_Start+0x9e>
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	2b04      	cmp	r3, #4
 8003354:	d109      	bne.n	800336a <HAL_TIM_PWM_Start+0x3e>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800335c:	b2db      	uxtb	r3, r3
 800335e:	2b01      	cmp	r3, #1
 8003360:	bf14      	ite	ne
 8003362:	2301      	movne	r3, #1
 8003364:	2300      	moveq	r3, #0
 8003366:	b2db      	uxtb	r3, r3
 8003368:	e02f      	b.n	80033ca <HAL_TIM_PWM_Start+0x9e>
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	2b08      	cmp	r3, #8
 800336e:	d109      	bne.n	8003384 <HAL_TIM_PWM_Start+0x58>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003376:	b2db      	uxtb	r3, r3
 8003378:	2b01      	cmp	r3, #1
 800337a:	bf14      	ite	ne
 800337c:	2301      	movne	r3, #1
 800337e:	2300      	moveq	r3, #0
 8003380:	b2db      	uxtb	r3, r3
 8003382:	e022      	b.n	80033ca <HAL_TIM_PWM_Start+0x9e>
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	2b0c      	cmp	r3, #12
 8003388:	d109      	bne.n	800339e <HAL_TIM_PWM_Start+0x72>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003390:	b2db      	uxtb	r3, r3
 8003392:	2b01      	cmp	r3, #1
 8003394:	bf14      	ite	ne
 8003396:	2301      	movne	r3, #1
 8003398:	2300      	moveq	r3, #0
 800339a:	b2db      	uxtb	r3, r3
 800339c:	e015      	b.n	80033ca <HAL_TIM_PWM_Start+0x9e>
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	2b10      	cmp	r3, #16
 80033a2:	d109      	bne.n	80033b8 <HAL_TIM_PWM_Start+0x8c>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80033aa:	b2db      	uxtb	r3, r3
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	bf14      	ite	ne
 80033b0:	2301      	movne	r3, #1
 80033b2:	2300      	moveq	r3, #0
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	e008      	b.n	80033ca <HAL_TIM_PWM_Start+0x9e>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	bf14      	ite	ne
 80033c4:	2301      	movne	r3, #1
 80033c6:	2300      	moveq	r3, #0
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d001      	beq.n	80033d2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	e0a1      	b.n	8003516 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d104      	bne.n	80033e2 <HAL_TIM_PWM_Start+0xb6>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2202      	movs	r2, #2
 80033dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80033e0:	e023      	b.n	800342a <HAL_TIM_PWM_Start+0xfe>
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	2b04      	cmp	r3, #4
 80033e6:	d104      	bne.n	80033f2 <HAL_TIM_PWM_Start+0xc6>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2202      	movs	r2, #2
 80033ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80033f0:	e01b      	b.n	800342a <HAL_TIM_PWM_Start+0xfe>
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	2b08      	cmp	r3, #8
 80033f6:	d104      	bne.n	8003402 <HAL_TIM_PWM_Start+0xd6>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2202      	movs	r2, #2
 80033fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003400:	e013      	b.n	800342a <HAL_TIM_PWM_Start+0xfe>
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	2b0c      	cmp	r3, #12
 8003406:	d104      	bne.n	8003412 <HAL_TIM_PWM_Start+0xe6>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2202      	movs	r2, #2
 800340c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003410:	e00b      	b.n	800342a <HAL_TIM_PWM_Start+0xfe>
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	2b10      	cmp	r3, #16
 8003416:	d104      	bne.n	8003422 <HAL_TIM_PWM_Start+0xf6>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2202      	movs	r2, #2
 800341c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003420:	e003      	b.n	800342a <HAL_TIM_PWM_Start+0xfe>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2202      	movs	r2, #2
 8003426:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	2201      	movs	r2, #1
 8003430:	6839      	ldr	r1, [r7, #0]
 8003432:	4618      	mov	r0, r3
 8003434:	f000 ffea 	bl	800440c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4a38      	ldr	r2, [pc, #224]	; (8003520 <HAL_TIM_PWM_Start+0x1f4>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d018      	beq.n	8003474 <HAL_TIM_PWM_Start+0x148>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a37      	ldr	r2, [pc, #220]	; (8003524 <HAL_TIM_PWM_Start+0x1f8>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d013      	beq.n	8003474 <HAL_TIM_PWM_Start+0x148>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a35      	ldr	r2, [pc, #212]	; (8003528 <HAL_TIM_PWM_Start+0x1fc>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d00e      	beq.n	8003474 <HAL_TIM_PWM_Start+0x148>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a34      	ldr	r2, [pc, #208]	; (800352c <HAL_TIM_PWM_Start+0x200>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d009      	beq.n	8003474 <HAL_TIM_PWM_Start+0x148>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a32      	ldr	r2, [pc, #200]	; (8003530 <HAL_TIM_PWM_Start+0x204>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d004      	beq.n	8003474 <HAL_TIM_PWM_Start+0x148>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a31      	ldr	r2, [pc, #196]	; (8003534 <HAL_TIM_PWM_Start+0x208>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d101      	bne.n	8003478 <HAL_TIM_PWM_Start+0x14c>
 8003474:	2301      	movs	r3, #1
 8003476:	e000      	b.n	800347a <HAL_TIM_PWM_Start+0x14e>
 8003478:	2300      	movs	r3, #0
 800347a:	2b00      	cmp	r3, #0
 800347c:	d007      	beq.n	800348e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800348c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a23      	ldr	r2, [pc, #140]	; (8003520 <HAL_TIM_PWM_Start+0x1f4>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d01d      	beq.n	80034d4 <HAL_TIM_PWM_Start+0x1a8>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034a0:	d018      	beq.n	80034d4 <HAL_TIM_PWM_Start+0x1a8>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a24      	ldr	r2, [pc, #144]	; (8003538 <HAL_TIM_PWM_Start+0x20c>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d013      	beq.n	80034d4 <HAL_TIM_PWM_Start+0x1a8>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a22      	ldr	r2, [pc, #136]	; (800353c <HAL_TIM_PWM_Start+0x210>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d00e      	beq.n	80034d4 <HAL_TIM_PWM_Start+0x1a8>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a1a      	ldr	r2, [pc, #104]	; (8003524 <HAL_TIM_PWM_Start+0x1f8>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d009      	beq.n	80034d4 <HAL_TIM_PWM_Start+0x1a8>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a18      	ldr	r2, [pc, #96]	; (8003528 <HAL_TIM_PWM_Start+0x1fc>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d004      	beq.n	80034d4 <HAL_TIM_PWM_Start+0x1a8>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a19      	ldr	r2, [pc, #100]	; (8003534 <HAL_TIM_PWM_Start+0x208>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d115      	bne.n	8003500 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	689a      	ldr	r2, [r3, #8]
 80034da:	4b19      	ldr	r3, [pc, #100]	; (8003540 <HAL_TIM_PWM_Start+0x214>)
 80034dc:	4013      	ands	r3, r2
 80034de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2b06      	cmp	r3, #6
 80034e4:	d015      	beq.n	8003512 <HAL_TIM_PWM_Start+0x1e6>
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034ec:	d011      	beq.n	8003512 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f042 0201 	orr.w	r2, r2, #1
 80034fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034fe:	e008      	b.n	8003512 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f042 0201 	orr.w	r2, r2, #1
 800350e:	601a      	str	r2, [r3, #0]
 8003510:	e000      	b.n	8003514 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003512:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003514:	2300      	movs	r3, #0
}
 8003516:	4618      	mov	r0, r3
 8003518:	3710      	adds	r7, #16
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
 800351e:	bf00      	nop
 8003520:	40012c00 	.word	0x40012c00
 8003524:	40013400 	.word	0x40013400
 8003528:	40014000 	.word	0x40014000
 800352c:	40014400 	.word	0x40014400
 8003530:	40014800 	.word	0x40014800
 8003534:	40015000 	.word	0x40015000
 8003538:	40000400 	.word	0x40000400
 800353c:	40000800 	.word	0x40000800
 8003540:	00010007 	.word	0x00010007

08003544 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	691b      	ldr	r3, [r3, #16]
 8003552:	f003 0302 	and.w	r3, r3, #2
 8003556:	2b02      	cmp	r3, #2
 8003558:	d122      	bne.n	80035a0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	68db      	ldr	r3, [r3, #12]
 8003560:	f003 0302 	and.w	r3, r3, #2
 8003564:	2b02      	cmp	r3, #2
 8003566:	d11b      	bne.n	80035a0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f06f 0202 	mvn.w	r2, #2
 8003570:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2201      	movs	r2, #1
 8003576:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	699b      	ldr	r3, [r3, #24]
 800357e:	f003 0303 	and.w	r3, r3, #3
 8003582:	2b00      	cmp	r3, #0
 8003584:	d003      	beq.n	800358e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003586:	6878      	ldr	r0, [r7, #4]
 8003588:	f000 fae3 	bl	8003b52 <HAL_TIM_IC_CaptureCallback>
 800358c:	e005      	b.n	800359a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f000 fad5 	bl	8003b3e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	f000 fae6 	bl	8003b66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	691b      	ldr	r3, [r3, #16]
 80035a6:	f003 0304 	and.w	r3, r3, #4
 80035aa:	2b04      	cmp	r3, #4
 80035ac:	d122      	bne.n	80035f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	f003 0304 	and.w	r3, r3, #4
 80035b8:	2b04      	cmp	r3, #4
 80035ba:	d11b      	bne.n	80035f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f06f 0204 	mvn.w	r2, #4
 80035c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2202      	movs	r2, #2
 80035ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	699b      	ldr	r3, [r3, #24]
 80035d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d003      	beq.n	80035e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f000 fab9 	bl	8003b52 <HAL_TIM_IC_CaptureCallback>
 80035e0:	e005      	b.n	80035ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f000 faab 	bl	8003b3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f000 fabc 	bl	8003b66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2200      	movs	r2, #0
 80035f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	691b      	ldr	r3, [r3, #16]
 80035fa:	f003 0308 	and.w	r3, r3, #8
 80035fe:	2b08      	cmp	r3, #8
 8003600:	d122      	bne.n	8003648 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	f003 0308 	and.w	r3, r3, #8
 800360c:	2b08      	cmp	r3, #8
 800360e:	d11b      	bne.n	8003648 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f06f 0208 	mvn.w	r2, #8
 8003618:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2204      	movs	r2, #4
 800361e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	69db      	ldr	r3, [r3, #28]
 8003626:	f003 0303 	and.w	r3, r3, #3
 800362a:	2b00      	cmp	r3, #0
 800362c:	d003      	beq.n	8003636 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800362e:	6878      	ldr	r0, [r7, #4]
 8003630:	f000 fa8f 	bl	8003b52 <HAL_TIM_IC_CaptureCallback>
 8003634:	e005      	b.n	8003642 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	f000 fa81 	bl	8003b3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f000 fa92 	bl	8003b66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	691b      	ldr	r3, [r3, #16]
 800364e:	f003 0310 	and.w	r3, r3, #16
 8003652:	2b10      	cmp	r3, #16
 8003654:	d122      	bne.n	800369c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	f003 0310 	and.w	r3, r3, #16
 8003660:	2b10      	cmp	r3, #16
 8003662:	d11b      	bne.n	800369c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f06f 0210 	mvn.w	r2, #16
 800366c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2208      	movs	r2, #8
 8003672:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	69db      	ldr	r3, [r3, #28]
 800367a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800367e:	2b00      	cmp	r3, #0
 8003680:	d003      	beq.n	800368a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f000 fa65 	bl	8003b52 <HAL_TIM_IC_CaptureCallback>
 8003688:	e005      	b.n	8003696 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800368a:	6878      	ldr	r0, [r7, #4]
 800368c:	f000 fa57 	bl	8003b3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	f000 fa68 	bl	8003b66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2200      	movs	r2, #0
 800369a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	691b      	ldr	r3, [r3, #16]
 80036a2:	f003 0301 	and.w	r3, r3, #1
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	d10e      	bne.n	80036c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	68db      	ldr	r3, [r3, #12]
 80036b0:	f003 0301 	and.w	r3, r3, #1
 80036b4:	2b01      	cmp	r3, #1
 80036b6:	d107      	bne.n	80036c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f06f 0201 	mvn.w	r2, #1
 80036c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f7fd f838 	bl	8000738 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	691b      	ldr	r3, [r3, #16]
 80036ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036d2:	2b80      	cmp	r3, #128	; 0x80
 80036d4:	d10e      	bne.n	80036f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036e0:	2b80      	cmp	r3, #128	; 0x80
 80036e2:	d107      	bne.n	80036f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80036ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80036ee:	6878      	ldr	r0, [r7, #4]
 80036f0:	f000 ffce 	bl	8004690 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	691b      	ldr	r3, [r3, #16]
 80036fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003702:	d10e      	bne.n	8003722 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	68db      	ldr	r3, [r3, #12]
 800370a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800370e:	2b80      	cmp	r3, #128	; 0x80
 8003710:	d107      	bne.n	8003722 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800371a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800371c:	6878      	ldr	r0, [r7, #4]
 800371e:	f000 ffc1 	bl	80046a4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	691b      	ldr	r3, [r3, #16]
 8003728:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800372c:	2b40      	cmp	r3, #64	; 0x40
 800372e:	d10e      	bne.n	800374e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800373a:	2b40      	cmp	r3, #64	; 0x40
 800373c:	d107      	bne.n	800374e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003746:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	f000 fa16 	bl	8003b7a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	691b      	ldr	r3, [r3, #16]
 8003754:	f003 0320 	and.w	r3, r3, #32
 8003758:	2b20      	cmp	r3, #32
 800375a:	d10e      	bne.n	800377a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	68db      	ldr	r3, [r3, #12]
 8003762:	f003 0320 	and.w	r3, r3, #32
 8003766:	2b20      	cmp	r3, #32
 8003768:	d107      	bne.n	800377a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f06f 0220 	mvn.w	r2, #32
 8003772:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f000 ff81 	bl	800467c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800377a:	bf00      	nop
 800377c:	3708      	adds	r7, #8
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}
	...

08003784 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b086      	sub	sp, #24
 8003788:	af00      	add	r7, sp, #0
 800378a:	60f8      	str	r0, [r7, #12]
 800378c:	60b9      	str	r1, [r7, #8]
 800378e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003790:	2300      	movs	r3, #0
 8003792:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800379a:	2b01      	cmp	r3, #1
 800379c:	d101      	bne.n	80037a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800379e:	2302      	movs	r3, #2
 80037a0:	e0ff      	b.n	80039a2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2201      	movs	r2, #1
 80037a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2b14      	cmp	r3, #20
 80037ae:	f200 80f0 	bhi.w	8003992 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80037b2:	a201      	add	r2, pc, #4	; (adr r2, 80037b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80037b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037b8:	0800380d 	.word	0x0800380d
 80037bc:	08003993 	.word	0x08003993
 80037c0:	08003993 	.word	0x08003993
 80037c4:	08003993 	.word	0x08003993
 80037c8:	0800384d 	.word	0x0800384d
 80037cc:	08003993 	.word	0x08003993
 80037d0:	08003993 	.word	0x08003993
 80037d4:	08003993 	.word	0x08003993
 80037d8:	0800388f 	.word	0x0800388f
 80037dc:	08003993 	.word	0x08003993
 80037e0:	08003993 	.word	0x08003993
 80037e4:	08003993 	.word	0x08003993
 80037e8:	080038cf 	.word	0x080038cf
 80037ec:	08003993 	.word	0x08003993
 80037f0:	08003993 	.word	0x08003993
 80037f4:	08003993 	.word	0x08003993
 80037f8:	08003911 	.word	0x08003911
 80037fc:	08003993 	.word	0x08003993
 8003800:	08003993 	.word	0x08003993
 8003804:	08003993 	.word	0x08003993
 8003808:	08003951 	.word	0x08003951
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	68b9      	ldr	r1, [r7, #8]
 8003812:	4618      	mov	r0, r3
 8003814:	f000 fa5a 	bl	8003ccc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	699a      	ldr	r2, [r3, #24]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f042 0208 	orr.w	r2, r2, #8
 8003826:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	699a      	ldr	r2, [r3, #24]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f022 0204 	bic.w	r2, r2, #4
 8003836:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	6999      	ldr	r1, [r3, #24]
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	691a      	ldr	r2, [r3, #16]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	430a      	orrs	r2, r1
 8003848:	619a      	str	r2, [r3, #24]
      break;
 800384a:	e0a5      	b.n	8003998 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	68b9      	ldr	r1, [r7, #8]
 8003852:	4618      	mov	r0, r3
 8003854:	f000 fad4 	bl	8003e00 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	699a      	ldr	r2, [r3, #24]
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003866:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	699a      	ldr	r2, [r3, #24]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003876:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	6999      	ldr	r1, [r3, #24]
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	691b      	ldr	r3, [r3, #16]
 8003882:	021a      	lsls	r2, r3, #8
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	430a      	orrs	r2, r1
 800388a:	619a      	str	r2, [r3, #24]
      break;
 800388c:	e084      	b.n	8003998 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	68b9      	ldr	r1, [r7, #8]
 8003894:	4618      	mov	r0, r3
 8003896:	f000 fb47 	bl	8003f28 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	69da      	ldr	r2, [r3, #28]
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f042 0208 	orr.w	r2, r2, #8
 80038a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	69da      	ldr	r2, [r3, #28]
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f022 0204 	bic.w	r2, r2, #4
 80038b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	69d9      	ldr	r1, [r3, #28]
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	691a      	ldr	r2, [r3, #16]
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	430a      	orrs	r2, r1
 80038ca:	61da      	str	r2, [r3, #28]
      break;
 80038cc:	e064      	b.n	8003998 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	68b9      	ldr	r1, [r7, #8]
 80038d4:	4618      	mov	r0, r3
 80038d6:	f000 fbb9 	bl	800404c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	69da      	ldr	r2, [r3, #28]
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	69da      	ldr	r2, [r3, #28]
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	69d9      	ldr	r1, [r3, #28]
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	691b      	ldr	r3, [r3, #16]
 8003904:	021a      	lsls	r2, r3, #8
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	430a      	orrs	r2, r1
 800390c:	61da      	str	r2, [r3, #28]
      break;
 800390e:	e043      	b.n	8003998 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	68b9      	ldr	r1, [r7, #8]
 8003916:	4618      	mov	r0, r3
 8003918:	f000 fc08 	bl	800412c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f042 0208 	orr.w	r2, r2, #8
 800392a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f022 0204 	bic.w	r2, r2, #4
 800393a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	691a      	ldr	r2, [r3, #16]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	430a      	orrs	r2, r1
 800394c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800394e:	e023      	b.n	8003998 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	68b9      	ldr	r1, [r7, #8]
 8003956:	4618      	mov	r0, r3
 8003958:	f000 fc52 	bl	8004200 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800396a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800397a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	691b      	ldr	r3, [r3, #16]
 8003986:	021a      	lsls	r2, r3, #8
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	430a      	orrs	r2, r1
 800398e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003990:	e002      	b.n	8003998 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	75fb      	strb	r3, [r7, #23]
      break;
 8003996:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	2200      	movs	r2, #0
 800399c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80039a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3718      	adds	r7, #24
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	bf00      	nop

080039ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b084      	sub	sp, #16
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
 80039b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80039b6:	2300      	movs	r3, #0
 80039b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039c0:	2b01      	cmp	r3, #1
 80039c2:	d101      	bne.n	80039c8 <HAL_TIM_ConfigClockSource+0x1c>
 80039c4:	2302      	movs	r3, #2
 80039c6:	e0b6      	b.n	8003b36 <HAL_TIM_ConfigClockSource+0x18a>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2201      	movs	r2, #1
 80039cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2202      	movs	r2, #2
 80039d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039e6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80039ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80039f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	68ba      	ldr	r2, [r7, #8]
 80039fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a04:	d03e      	beq.n	8003a84 <HAL_TIM_ConfigClockSource+0xd8>
 8003a06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a0a:	f200 8087 	bhi.w	8003b1c <HAL_TIM_ConfigClockSource+0x170>
 8003a0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a12:	f000 8086 	beq.w	8003b22 <HAL_TIM_ConfigClockSource+0x176>
 8003a16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a1a:	d87f      	bhi.n	8003b1c <HAL_TIM_ConfigClockSource+0x170>
 8003a1c:	2b70      	cmp	r3, #112	; 0x70
 8003a1e:	d01a      	beq.n	8003a56 <HAL_TIM_ConfigClockSource+0xaa>
 8003a20:	2b70      	cmp	r3, #112	; 0x70
 8003a22:	d87b      	bhi.n	8003b1c <HAL_TIM_ConfigClockSource+0x170>
 8003a24:	2b60      	cmp	r3, #96	; 0x60
 8003a26:	d050      	beq.n	8003aca <HAL_TIM_ConfigClockSource+0x11e>
 8003a28:	2b60      	cmp	r3, #96	; 0x60
 8003a2a:	d877      	bhi.n	8003b1c <HAL_TIM_ConfigClockSource+0x170>
 8003a2c:	2b50      	cmp	r3, #80	; 0x50
 8003a2e:	d03c      	beq.n	8003aaa <HAL_TIM_ConfigClockSource+0xfe>
 8003a30:	2b50      	cmp	r3, #80	; 0x50
 8003a32:	d873      	bhi.n	8003b1c <HAL_TIM_ConfigClockSource+0x170>
 8003a34:	2b40      	cmp	r3, #64	; 0x40
 8003a36:	d058      	beq.n	8003aea <HAL_TIM_ConfigClockSource+0x13e>
 8003a38:	2b40      	cmp	r3, #64	; 0x40
 8003a3a:	d86f      	bhi.n	8003b1c <HAL_TIM_ConfigClockSource+0x170>
 8003a3c:	2b30      	cmp	r3, #48	; 0x30
 8003a3e:	d064      	beq.n	8003b0a <HAL_TIM_ConfigClockSource+0x15e>
 8003a40:	2b30      	cmp	r3, #48	; 0x30
 8003a42:	d86b      	bhi.n	8003b1c <HAL_TIM_ConfigClockSource+0x170>
 8003a44:	2b20      	cmp	r3, #32
 8003a46:	d060      	beq.n	8003b0a <HAL_TIM_ConfigClockSource+0x15e>
 8003a48:	2b20      	cmp	r3, #32
 8003a4a:	d867      	bhi.n	8003b1c <HAL_TIM_ConfigClockSource+0x170>
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d05c      	beq.n	8003b0a <HAL_TIM_ConfigClockSource+0x15e>
 8003a50:	2b10      	cmp	r3, #16
 8003a52:	d05a      	beq.n	8003b0a <HAL_TIM_ConfigClockSource+0x15e>
 8003a54:	e062      	b.n	8003b1c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6818      	ldr	r0, [r3, #0]
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	6899      	ldr	r1, [r3, #8]
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	685a      	ldr	r2, [r3, #4]
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	f000 fcb1 	bl	80043cc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003a78:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	68ba      	ldr	r2, [r7, #8]
 8003a80:	609a      	str	r2, [r3, #8]
      break;
 8003a82:	e04f      	b.n	8003b24 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6818      	ldr	r0, [r3, #0]
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	6899      	ldr	r1, [r3, #8]
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	685a      	ldr	r2, [r3, #4]
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	f000 fc9a 	bl	80043cc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	689a      	ldr	r2, [r3, #8]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003aa6:	609a      	str	r2, [r3, #8]
      break;
 8003aa8:	e03c      	b.n	8003b24 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6818      	ldr	r0, [r3, #0]
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	6859      	ldr	r1, [r3, #4]
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	68db      	ldr	r3, [r3, #12]
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	f000 fc0e 	bl	80042d8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	2150      	movs	r1, #80	; 0x50
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f000 fc67 	bl	8004396 <TIM_ITRx_SetConfig>
      break;
 8003ac8:	e02c      	b.n	8003b24 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6818      	ldr	r0, [r3, #0]
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	6859      	ldr	r1, [r3, #4]
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	68db      	ldr	r3, [r3, #12]
 8003ad6:	461a      	mov	r2, r3
 8003ad8:	f000 fc2d 	bl	8004336 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	2160      	movs	r1, #96	; 0x60
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f000 fc57 	bl	8004396 <TIM_ITRx_SetConfig>
      break;
 8003ae8:	e01c      	b.n	8003b24 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6818      	ldr	r0, [r3, #0]
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	6859      	ldr	r1, [r3, #4]
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	68db      	ldr	r3, [r3, #12]
 8003af6:	461a      	mov	r2, r3
 8003af8:	f000 fbee 	bl	80042d8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	2140      	movs	r1, #64	; 0x40
 8003b02:	4618      	mov	r0, r3
 8003b04:	f000 fc47 	bl	8004396 <TIM_ITRx_SetConfig>
      break;
 8003b08:	e00c      	b.n	8003b24 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681a      	ldr	r2, [r3, #0]
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4619      	mov	r1, r3
 8003b14:	4610      	mov	r0, r2
 8003b16:	f000 fc3e 	bl	8004396 <TIM_ITRx_SetConfig>
      break;
 8003b1a:	e003      	b.n	8003b24 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	73fb      	strb	r3, [r7, #15]
      break;
 8003b20:	e000      	b.n	8003b24 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003b22:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003b34:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3710      	adds	r7, #16
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}

08003b3e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b3e:	b480      	push	{r7}
 8003b40:	b083      	sub	sp, #12
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003b46:	bf00      	nop
 8003b48:	370c      	adds	r7, #12
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b50:	4770      	bx	lr

08003b52 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003b52:	b480      	push	{r7}
 8003b54:	b083      	sub	sp, #12
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003b5a:	bf00      	nop
 8003b5c:	370c      	adds	r7, #12
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr

08003b66 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003b66:	b480      	push	{r7}
 8003b68:	b083      	sub	sp, #12
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003b6e:	bf00      	nop
 8003b70:	370c      	adds	r7, #12
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr

08003b7a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003b7a:	b480      	push	{r7}
 8003b7c:	b083      	sub	sp, #12
 8003b7e:	af00      	add	r7, sp, #0
 8003b80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003b82:	bf00      	nop
 8003b84:	370c      	adds	r7, #12
 8003b86:	46bd      	mov	sp, r7
 8003b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8c:	4770      	bx	lr
	...

08003b90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b085      	sub	sp, #20
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
 8003b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	4a42      	ldr	r2, [pc, #264]	; (8003cac <TIM_Base_SetConfig+0x11c>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d013      	beq.n	8003bd0 <TIM_Base_SetConfig+0x40>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bae:	d00f      	beq.n	8003bd0 <TIM_Base_SetConfig+0x40>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	4a3f      	ldr	r2, [pc, #252]	; (8003cb0 <TIM_Base_SetConfig+0x120>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d00b      	beq.n	8003bd0 <TIM_Base_SetConfig+0x40>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	4a3e      	ldr	r2, [pc, #248]	; (8003cb4 <TIM_Base_SetConfig+0x124>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d007      	beq.n	8003bd0 <TIM_Base_SetConfig+0x40>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	4a3d      	ldr	r2, [pc, #244]	; (8003cb8 <TIM_Base_SetConfig+0x128>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d003      	beq.n	8003bd0 <TIM_Base_SetConfig+0x40>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	4a3c      	ldr	r2, [pc, #240]	; (8003cbc <TIM_Base_SetConfig+0x12c>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d108      	bne.n	8003be2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	68fa      	ldr	r2, [r7, #12]
 8003bde:	4313      	orrs	r3, r2
 8003be0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	4a31      	ldr	r2, [pc, #196]	; (8003cac <TIM_Base_SetConfig+0x11c>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d01f      	beq.n	8003c2a <TIM_Base_SetConfig+0x9a>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bf0:	d01b      	beq.n	8003c2a <TIM_Base_SetConfig+0x9a>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	4a2e      	ldr	r2, [pc, #184]	; (8003cb0 <TIM_Base_SetConfig+0x120>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d017      	beq.n	8003c2a <TIM_Base_SetConfig+0x9a>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	4a2d      	ldr	r2, [pc, #180]	; (8003cb4 <TIM_Base_SetConfig+0x124>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d013      	beq.n	8003c2a <TIM_Base_SetConfig+0x9a>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	4a2c      	ldr	r2, [pc, #176]	; (8003cb8 <TIM_Base_SetConfig+0x128>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d00f      	beq.n	8003c2a <TIM_Base_SetConfig+0x9a>
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	4a2c      	ldr	r2, [pc, #176]	; (8003cc0 <TIM_Base_SetConfig+0x130>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d00b      	beq.n	8003c2a <TIM_Base_SetConfig+0x9a>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	4a2b      	ldr	r2, [pc, #172]	; (8003cc4 <TIM_Base_SetConfig+0x134>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d007      	beq.n	8003c2a <TIM_Base_SetConfig+0x9a>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	4a2a      	ldr	r2, [pc, #168]	; (8003cc8 <TIM_Base_SetConfig+0x138>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d003      	beq.n	8003c2a <TIM_Base_SetConfig+0x9a>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	4a25      	ldr	r2, [pc, #148]	; (8003cbc <TIM_Base_SetConfig+0x12c>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d108      	bne.n	8003c3c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	68db      	ldr	r3, [r3, #12]
 8003c36:	68fa      	ldr	r2, [r7, #12]
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	695b      	ldr	r3, [r3, #20]
 8003c46:	4313      	orrs	r3, r2
 8003c48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	68fa      	ldr	r2, [r7, #12]
 8003c4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	689a      	ldr	r2, [r3, #8]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	4a12      	ldr	r2, [pc, #72]	; (8003cac <TIM_Base_SetConfig+0x11c>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d013      	beq.n	8003c90 <TIM_Base_SetConfig+0x100>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	4a13      	ldr	r2, [pc, #76]	; (8003cb8 <TIM_Base_SetConfig+0x128>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d00f      	beq.n	8003c90 <TIM_Base_SetConfig+0x100>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	4a13      	ldr	r2, [pc, #76]	; (8003cc0 <TIM_Base_SetConfig+0x130>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d00b      	beq.n	8003c90 <TIM_Base_SetConfig+0x100>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	4a12      	ldr	r2, [pc, #72]	; (8003cc4 <TIM_Base_SetConfig+0x134>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d007      	beq.n	8003c90 <TIM_Base_SetConfig+0x100>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	4a11      	ldr	r2, [pc, #68]	; (8003cc8 <TIM_Base_SetConfig+0x138>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d003      	beq.n	8003c90 <TIM_Base_SetConfig+0x100>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	4a0c      	ldr	r2, [pc, #48]	; (8003cbc <TIM_Base_SetConfig+0x12c>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d103      	bne.n	8003c98 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	691a      	ldr	r2, [r3, #16]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	615a      	str	r2, [r3, #20]
}
 8003c9e:	bf00      	nop
 8003ca0:	3714      	adds	r7, #20
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca8:	4770      	bx	lr
 8003caa:	bf00      	nop
 8003cac:	40012c00 	.word	0x40012c00
 8003cb0:	40000400 	.word	0x40000400
 8003cb4:	40000800 	.word	0x40000800
 8003cb8:	40013400 	.word	0x40013400
 8003cbc:	40015000 	.word	0x40015000
 8003cc0:	40014000 	.word	0x40014000
 8003cc4:	40014400 	.word	0x40014400
 8003cc8:	40014800 	.word	0x40014800

08003ccc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b087      	sub	sp, #28
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
 8003cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6a1b      	ldr	r3, [r3, #32]
 8003cda:	f023 0201 	bic.w	r2, r3, #1
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a1b      	ldr	r3, [r3, #32]
 8003ce6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	699b      	ldr	r3, [r3, #24]
 8003cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003cfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	f023 0303 	bic.w	r3, r3, #3
 8003d06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	68fa      	ldr	r2, [r7, #12]
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003d12:	697b      	ldr	r3, [r7, #20]
 8003d14:	f023 0302 	bic.w	r3, r3, #2
 8003d18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	689b      	ldr	r3, [r3, #8]
 8003d1e:	697a      	ldr	r2, [r7, #20]
 8003d20:	4313      	orrs	r3, r2
 8003d22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	4a30      	ldr	r2, [pc, #192]	; (8003de8 <TIM_OC1_SetConfig+0x11c>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d013      	beq.n	8003d54 <TIM_OC1_SetConfig+0x88>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	4a2f      	ldr	r2, [pc, #188]	; (8003dec <TIM_OC1_SetConfig+0x120>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d00f      	beq.n	8003d54 <TIM_OC1_SetConfig+0x88>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	4a2e      	ldr	r2, [pc, #184]	; (8003df0 <TIM_OC1_SetConfig+0x124>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d00b      	beq.n	8003d54 <TIM_OC1_SetConfig+0x88>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	4a2d      	ldr	r2, [pc, #180]	; (8003df4 <TIM_OC1_SetConfig+0x128>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d007      	beq.n	8003d54 <TIM_OC1_SetConfig+0x88>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	4a2c      	ldr	r2, [pc, #176]	; (8003df8 <TIM_OC1_SetConfig+0x12c>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d003      	beq.n	8003d54 <TIM_OC1_SetConfig+0x88>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	4a2b      	ldr	r2, [pc, #172]	; (8003dfc <TIM_OC1_SetConfig+0x130>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d10c      	bne.n	8003d6e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	f023 0308 	bic.w	r3, r3, #8
 8003d5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	697a      	ldr	r2, [r7, #20]
 8003d62:	4313      	orrs	r3, r2
 8003d64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	f023 0304 	bic.w	r3, r3, #4
 8003d6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4a1d      	ldr	r2, [pc, #116]	; (8003de8 <TIM_OC1_SetConfig+0x11c>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d013      	beq.n	8003d9e <TIM_OC1_SetConfig+0xd2>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4a1c      	ldr	r2, [pc, #112]	; (8003dec <TIM_OC1_SetConfig+0x120>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d00f      	beq.n	8003d9e <TIM_OC1_SetConfig+0xd2>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	4a1b      	ldr	r2, [pc, #108]	; (8003df0 <TIM_OC1_SetConfig+0x124>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d00b      	beq.n	8003d9e <TIM_OC1_SetConfig+0xd2>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	4a1a      	ldr	r2, [pc, #104]	; (8003df4 <TIM_OC1_SetConfig+0x128>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d007      	beq.n	8003d9e <TIM_OC1_SetConfig+0xd2>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	4a19      	ldr	r2, [pc, #100]	; (8003df8 <TIM_OC1_SetConfig+0x12c>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d003      	beq.n	8003d9e <TIM_OC1_SetConfig+0xd2>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	4a18      	ldr	r2, [pc, #96]	; (8003dfc <TIM_OC1_SetConfig+0x130>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d111      	bne.n	8003dc2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003da4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003dac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	695b      	ldr	r3, [r3, #20]
 8003db2:	693a      	ldr	r2, [r7, #16]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	699b      	ldr	r3, [r3, #24]
 8003dbc:	693a      	ldr	r2, [r7, #16]
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	693a      	ldr	r2, [r7, #16]
 8003dc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	68fa      	ldr	r2, [r7, #12]
 8003dcc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	685a      	ldr	r2, [r3, #4]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	697a      	ldr	r2, [r7, #20]
 8003dda:	621a      	str	r2, [r3, #32]
}
 8003ddc:	bf00      	nop
 8003dde:	371c      	adds	r7, #28
 8003de0:	46bd      	mov	sp, r7
 8003de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de6:	4770      	bx	lr
 8003de8:	40012c00 	.word	0x40012c00
 8003dec:	40013400 	.word	0x40013400
 8003df0:	40014000 	.word	0x40014000
 8003df4:	40014400 	.word	0x40014400
 8003df8:	40014800 	.word	0x40014800
 8003dfc:	40015000 	.word	0x40015000

08003e00 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b087      	sub	sp, #28
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
 8003e08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6a1b      	ldr	r3, [r3, #32]
 8003e0e:	f023 0210 	bic.w	r2, r3, #16
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6a1b      	ldr	r3, [r3, #32]
 8003e1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	699b      	ldr	r3, [r3, #24]
 8003e26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003e2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	021b      	lsls	r3, r3, #8
 8003e42:	68fa      	ldr	r2, [r7, #12]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	f023 0320 	bic.w	r3, r3, #32
 8003e4e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	011b      	lsls	r3, r3, #4
 8003e56:	697a      	ldr	r2, [r7, #20]
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	4a2c      	ldr	r2, [pc, #176]	; (8003f10 <TIM_OC2_SetConfig+0x110>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d007      	beq.n	8003e74 <TIM_OC2_SetConfig+0x74>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	4a2b      	ldr	r2, [pc, #172]	; (8003f14 <TIM_OC2_SetConfig+0x114>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d003      	beq.n	8003e74 <TIM_OC2_SetConfig+0x74>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	4a2a      	ldr	r2, [pc, #168]	; (8003f18 <TIM_OC2_SetConfig+0x118>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d10d      	bne.n	8003e90 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	011b      	lsls	r3, r3, #4
 8003e82:	697a      	ldr	r2, [r7, #20]
 8003e84:	4313      	orrs	r3, r2
 8003e86:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e8e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	4a1f      	ldr	r2, [pc, #124]	; (8003f10 <TIM_OC2_SetConfig+0x110>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d013      	beq.n	8003ec0 <TIM_OC2_SetConfig+0xc0>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	4a1e      	ldr	r2, [pc, #120]	; (8003f14 <TIM_OC2_SetConfig+0x114>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d00f      	beq.n	8003ec0 <TIM_OC2_SetConfig+0xc0>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	4a1e      	ldr	r2, [pc, #120]	; (8003f1c <TIM_OC2_SetConfig+0x11c>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d00b      	beq.n	8003ec0 <TIM_OC2_SetConfig+0xc0>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	4a1d      	ldr	r2, [pc, #116]	; (8003f20 <TIM_OC2_SetConfig+0x120>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d007      	beq.n	8003ec0 <TIM_OC2_SetConfig+0xc0>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	4a1c      	ldr	r2, [pc, #112]	; (8003f24 <TIM_OC2_SetConfig+0x124>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d003      	beq.n	8003ec0 <TIM_OC2_SetConfig+0xc0>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	4a17      	ldr	r2, [pc, #92]	; (8003f18 <TIM_OC2_SetConfig+0x118>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d113      	bne.n	8003ee8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003ec6:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003ece:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	695b      	ldr	r3, [r3, #20]
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	693a      	ldr	r2, [r7, #16]
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	699b      	ldr	r3, [r3, #24]
 8003ee0:	009b      	lsls	r3, r3, #2
 8003ee2:	693a      	ldr	r2, [r7, #16]
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	693a      	ldr	r2, [r7, #16]
 8003eec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	68fa      	ldr	r2, [r7, #12]
 8003ef2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	685a      	ldr	r2, [r3, #4]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	697a      	ldr	r2, [r7, #20]
 8003f00:	621a      	str	r2, [r3, #32]
}
 8003f02:	bf00      	nop
 8003f04:	371c      	adds	r7, #28
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr
 8003f0e:	bf00      	nop
 8003f10:	40012c00 	.word	0x40012c00
 8003f14:	40013400 	.word	0x40013400
 8003f18:	40015000 	.word	0x40015000
 8003f1c:	40014000 	.word	0x40014000
 8003f20:	40014400 	.word	0x40014400
 8003f24:	40014800 	.word	0x40014800

08003f28 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b087      	sub	sp, #28
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
 8003f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6a1b      	ldr	r3, [r3, #32]
 8003f36:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6a1b      	ldr	r3, [r3, #32]
 8003f42:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	69db      	ldr	r3, [r3, #28]
 8003f4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	f023 0303 	bic.w	r3, r3, #3
 8003f62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	68fa      	ldr	r2, [r7, #12]
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003f74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	689b      	ldr	r3, [r3, #8]
 8003f7a:	021b      	lsls	r3, r3, #8
 8003f7c:	697a      	ldr	r2, [r7, #20]
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a2b      	ldr	r2, [pc, #172]	; (8004034 <TIM_OC3_SetConfig+0x10c>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d007      	beq.n	8003f9a <TIM_OC3_SetConfig+0x72>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a2a      	ldr	r2, [pc, #168]	; (8004038 <TIM_OC3_SetConfig+0x110>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d003      	beq.n	8003f9a <TIM_OC3_SetConfig+0x72>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4a29      	ldr	r2, [pc, #164]	; (800403c <TIM_OC3_SetConfig+0x114>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d10d      	bne.n	8003fb6 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003fa0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	68db      	ldr	r3, [r3, #12]
 8003fa6:	021b      	lsls	r3, r3, #8
 8003fa8:	697a      	ldr	r2, [r7, #20]
 8003faa:	4313      	orrs	r3, r2
 8003fac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003fb4:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	4a1e      	ldr	r2, [pc, #120]	; (8004034 <TIM_OC3_SetConfig+0x10c>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d013      	beq.n	8003fe6 <TIM_OC3_SetConfig+0xbe>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	4a1d      	ldr	r2, [pc, #116]	; (8004038 <TIM_OC3_SetConfig+0x110>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d00f      	beq.n	8003fe6 <TIM_OC3_SetConfig+0xbe>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	4a1d      	ldr	r2, [pc, #116]	; (8004040 <TIM_OC3_SetConfig+0x118>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d00b      	beq.n	8003fe6 <TIM_OC3_SetConfig+0xbe>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4a1c      	ldr	r2, [pc, #112]	; (8004044 <TIM_OC3_SetConfig+0x11c>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d007      	beq.n	8003fe6 <TIM_OC3_SetConfig+0xbe>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4a1b      	ldr	r2, [pc, #108]	; (8004048 <TIM_OC3_SetConfig+0x120>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d003      	beq.n	8003fe6 <TIM_OC3_SetConfig+0xbe>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a16      	ldr	r2, [pc, #88]	; (800403c <TIM_OC3_SetConfig+0x114>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d113      	bne.n	800400e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003fec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003ff4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	695b      	ldr	r3, [r3, #20]
 8003ffa:	011b      	lsls	r3, r3, #4
 8003ffc:	693a      	ldr	r2, [r7, #16]
 8003ffe:	4313      	orrs	r3, r2
 8004000:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	699b      	ldr	r3, [r3, #24]
 8004006:	011b      	lsls	r3, r3, #4
 8004008:	693a      	ldr	r2, [r7, #16]
 800400a:	4313      	orrs	r3, r2
 800400c:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	693a      	ldr	r2, [r7, #16]
 8004012:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	68fa      	ldr	r2, [r7, #12]
 8004018:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	685a      	ldr	r2, [r3, #4]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	697a      	ldr	r2, [r7, #20]
 8004026:	621a      	str	r2, [r3, #32]
}
 8004028:	bf00      	nop
 800402a:	371c      	adds	r7, #28
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr
 8004034:	40012c00 	.word	0x40012c00
 8004038:	40013400 	.word	0x40013400
 800403c:	40015000 	.word	0x40015000
 8004040:	40014000 	.word	0x40014000
 8004044:	40014400 	.word	0x40014400
 8004048:	40014800 	.word	0x40014800

0800404c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800404c:	b480      	push	{r7}
 800404e:	b087      	sub	sp, #28
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
 8004054:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6a1b      	ldr	r3, [r3, #32]
 800405a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6a1b      	ldr	r3, [r3, #32]
 8004066:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	69db      	ldr	r3, [r3, #28]
 8004072:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800407a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800407e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004086:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	021b      	lsls	r3, r3, #8
 800408e:	68fa      	ldr	r2, [r7, #12]
 8004090:	4313      	orrs	r3, r2
 8004092:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800409a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	031b      	lsls	r3, r3, #12
 80040a2:	693a      	ldr	r2, [r7, #16]
 80040a4:	4313      	orrs	r3, r2
 80040a6:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	4a1a      	ldr	r2, [pc, #104]	; (8004114 <TIM_OC4_SetConfig+0xc8>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d013      	beq.n	80040d8 <TIM_OC4_SetConfig+0x8c>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	4a19      	ldr	r2, [pc, #100]	; (8004118 <TIM_OC4_SetConfig+0xcc>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d00f      	beq.n	80040d8 <TIM_OC4_SetConfig+0x8c>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	4a18      	ldr	r2, [pc, #96]	; (800411c <TIM_OC4_SetConfig+0xd0>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d00b      	beq.n	80040d8 <TIM_OC4_SetConfig+0x8c>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	4a17      	ldr	r2, [pc, #92]	; (8004120 <TIM_OC4_SetConfig+0xd4>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d007      	beq.n	80040d8 <TIM_OC4_SetConfig+0x8c>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	4a16      	ldr	r2, [pc, #88]	; (8004124 <TIM_OC4_SetConfig+0xd8>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d003      	beq.n	80040d8 <TIM_OC4_SetConfig+0x8c>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	4a15      	ldr	r2, [pc, #84]	; (8004128 <TIM_OC4_SetConfig+0xdc>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d109      	bne.n	80040ec <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80040de:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	695b      	ldr	r3, [r3, #20]
 80040e4:	019b      	lsls	r3, r3, #6
 80040e6:	697a      	ldr	r2, [r7, #20]
 80040e8:	4313      	orrs	r3, r2
 80040ea:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	697a      	ldr	r2, [r7, #20]
 80040f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	68fa      	ldr	r2, [r7, #12]
 80040f6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	685a      	ldr	r2, [r3, #4]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	693a      	ldr	r2, [r7, #16]
 8004104:	621a      	str	r2, [r3, #32]
}
 8004106:	bf00      	nop
 8004108:	371c      	adds	r7, #28
 800410a:	46bd      	mov	sp, r7
 800410c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004110:	4770      	bx	lr
 8004112:	bf00      	nop
 8004114:	40012c00 	.word	0x40012c00
 8004118:	40013400 	.word	0x40013400
 800411c:	40014000 	.word	0x40014000
 8004120:	40014400 	.word	0x40014400
 8004124:	40014800 	.word	0x40014800
 8004128:	40015000 	.word	0x40015000

0800412c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800412c:	b480      	push	{r7}
 800412e:	b087      	sub	sp, #28
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
 8004134:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6a1b      	ldr	r3, [r3, #32]
 800413a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6a1b      	ldr	r3, [r3, #32]
 8004146:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004152:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800415a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800415e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	68fa      	ldr	r2, [r7, #12]
 8004166:	4313      	orrs	r3, r2
 8004168:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004170:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	041b      	lsls	r3, r3, #16
 8004178:	693a      	ldr	r2, [r7, #16]
 800417a:	4313      	orrs	r3, r2
 800417c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4a19      	ldr	r2, [pc, #100]	; (80041e8 <TIM_OC5_SetConfig+0xbc>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d013      	beq.n	80041ae <TIM_OC5_SetConfig+0x82>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	4a18      	ldr	r2, [pc, #96]	; (80041ec <TIM_OC5_SetConfig+0xc0>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d00f      	beq.n	80041ae <TIM_OC5_SetConfig+0x82>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	4a17      	ldr	r2, [pc, #92]	; (80041f0 <TIM_OC5_SetConfig+0xc4>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d00b      	beq.n	80041ae <TIM_OC5_SetConfig+0x82>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4a16      	ldr	r2, [pc, #88]	; (80041f4 <TIM_OC5_SetConfig+0xc8>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d007      	beq.n	80041ae <TIM_OC5_SetConfig+0x82>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	4a15      	ldr	r2, [pc, #84]	; (80041f8 <TIM_OC5_SetConfig+0xcc>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d003      	beq.n	80041ae <TIM_OC5_SetConfig+0x82>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	4a14      	ldr	r2, [pc, #80]	; (80041fc <TIM_OC5_SetConfig+0xd0>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d109      	bne.n	80041c2 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041b4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	695b      	ldr	r3, [r3, #20]
 80041ba:	021b      	lsls	r3, r3, #8
 80041bc:	697a      	ldr	r2, [r7, #20]
 80041be:	4313      	orrs	r3, r2
 80041c0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	697a      	ldr	r2, [r7, #20]
 80041c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	68fa      	ldr	r2, [r7, #12]
 80041cc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	685a      	ldr	r2, [r3, #4]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	693a      	ldr	r2, [r7, #16]
 80041da:	621a      	str	r2, [r3, #32]
}
 80041dc:	bf00      	nop
 80041de:	371c      	adds	r7, #28
 80041e0:	46bd      	mov	sp, r7
 80041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e6:	4770      	bx	lr
 80041e8:	40012c00 	.word	0x40012c00
 80041ec:	40013400 	.word	0x40013400
 80041f0:	40014000 	.word	0x40014000
 80041f4:	40014400 	.word	0x40014400
 80041f8:	40014800 	.word	0x40014800
 80041fc:	40015000 	.word	0x40015000

08004200 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004200:	b480      	push	{r7}
 8004202:	b087      	sub	sp, #28
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
 8004208:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6a1b      	ldr	r3, [r3, #32]
 800420e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6a1b      	ldr	r3, [r3, #32]
 800421a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004226:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800422e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004232:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	021b      	lsls	r3, r3, #8
 800423a:	68fa      	ldr	r2, [r7, #12]
 800423c:	4313      	orrs	r3, r2
 800423e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004246:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	051b      	lsls	r3, r3, #20
 800424e:	693a      	ldr	r2, [r7, #16]
 8004250:	4313      	orrs	r3, r2
 8004252:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	4a1a      	ldr	r2, [pc, #104]	; (80042c0 <TIM_OC6_SetConfig+0xc0>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d013      	beq.n	8004284 <TIM_OC6_SetConfig+0x84>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	4a19      	ldr	r2, [pc, #100]	; (80042c4 <TIM_OC6_SetConfig+0xc4>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d00f      	beq.n	8004284 <TIM_OC6_SetConfig+0x84>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	4a18      	ldr	r2, [pc, #96]	; (80042c8 <TIM_OC6_SetConfig+0xc8>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d00b      	beq.n	8004284 <TIM_OC6_SetConfig+0x84>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	4a17      	ldr	r2, [pc, #92]	; (80042cc <TIM_OC6_SetConfig+0xcc>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d007      	beq.n	8004284 <TIM_OC6_SetConfig+0x84>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	4a16      	ldr	r2, [pc, #88]	; (80042d0 <TIM_OC6_SetConfig+0xd0>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d003      	beq.n	8004284 <TIM_OC6_SetConfig+0x84>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	4a15      	ldr	r2, [pc, #84]	; (80042d4 <TIM_OC6_SetConfig+0xd4>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d109      	bne.n	8004298 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800428a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	695b      	ldr	r3, [r3, #20]
 8004290:	029b      	lsls	r3, r3, #10
 8004292:	697a      	ldr	r2, [r7, #20]
 8004294:	4313      	orrs	r3, r2
 8004296:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	697a      	ldr	r2, [r7, #20]
 800429c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	68fa      	ldr	r2, [r7, #12]
 80042a2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	685a      	ldr	r2, [r3, #4]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	693a      	ldr	r2, [r7, #16]
 80042b0:	621a      	str	r2, [r3, #32]
}
 80042b2:	bf00      	nop
 80042b4:	371c      	adds	r7, #28
 80042b6:	46bd      	mov	sp, r7
 80042b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042bc:	4770      	bx	lr
 80042be:	bf00      	nop
 80042c0:	40012c00 	.word	0x40012c00
 80042c4:	40013400 	.word	0x40013400
 80042c8:	40014000 	.word	0x40014000
 80042cc:	40014400 	.word	0x40014400
 80042d0:	40014800 	.word	0x40014800
 80042d4:	40015000 	.word	0x40015000

080042d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80042d8:	b480      	push	{r7}
 80042da:	b087      	sub	sp, #28
 80042dc:	af00      	add	r7, sp, #0
 80042de:	60f8      	str	r0, [r7, #12]
 80042e0:	60b9      	str	r1, [r7, #8]
 80042e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	6a1b      	ldr	r3, [r3, #32]
 80042e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	6a1b      	ldr	r3, [r3, #32]
 80042ee:	f023 0201 	bic.w	r2, r3, #1
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	699b      	ldr	r3, [r3, #24]
 80042fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004302:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	011b      	lsls	r3, r3, #4
 8004308:	693a      	ldr	r2, [r7, #16]
 800430a:	4313      	orrs	r3, r2
 800430c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	f023 030a 	bic.w	r3, r3, #10
 8004314:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004316:	697a      	ldr	r2, [r7, #20]
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	4313      	orrs	r3, r2
 800431c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	693a      	ldr	r2, [r7, #16]
 8004322:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	697a      	ldr	r2, [r7, #20]
 8004328:	621a      	str	r2, [r3, #32]
}
 800432a:	bf00      	nop
 800432c:	371c      	adds	r7, #28
 800432e:	46bd      	mov	sp, r7
 8004330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004334:	4770      	bx	lr

08004336 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004336:	b480      	push	{r7}
 8004338:	b087      	sub	sp, #28
 800433a:	af00      	add	r7, sp, #0
 800433c:	60f8      	str	r0, [r7, #12]
 800433e:	60b9      	str	r1, [r7, #8]
 8004340:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	6a1b      	ldr	r3, [r3, #32]
 8004346:	f023 0210 	bic.w	r2, r3, #16
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	699b      	ldr	r3, [r3, #24]
 8004352:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6a1b      	ldr	r3, [r3, #32]
 8004358:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004360:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	031b      	lsls	r3, r3, #12
 8004366:	697a      	ldr	r2, [r7, #20]
 8004368:	4313      	orrs	r3, r2
 800436a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004372:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	011b      	lsls	r3, r3, #4
 8004378:	693a      	ldr	r2, [r7, #16]
 800437a:	4313      	orrs	r3, r2
 800437c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	697a      	ldr	r2, [r7, #20]
 8004382:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	693a      	ldr	r2, [r7, #16]
 8004388:	621a      	str	r2, [r3, #32]
}
 800438a:	bf00      	nop
 800438c:	371c      	adds	r7, #28
 800438e:	46bd      	mov	sp, r7
 8004390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004394:	4770      	bx	lr

08004396 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004396:	b480      	push	{r7}
 8004398:	b085      	sub	sp, #20
 800439a:	af00      	add	r7, sp, #0
 800439c:	6078      	str	r0, [r7, #4]
 800439e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80043ae:	683a      	ldr	r2, [r7, #0]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	4313      	orrs	r3, r2
 80043b4:	f043 0307 	orr.w	r3, r3, #7
 80043b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	68fa      	ldr	r2, [r7, #12]
 80043be:	609a      	str	r2, [r3, #8]
}
 80043c0:	bf00      	nop
 80043c2:	3714      	adds	r7, #20
 80043c4:	46bd      	mov	sp, r7
 80043c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ca:	4770      	bx	lr

080043cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b087      	sub	sp, #28
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	60f8      	str	r0, [r7, #12]
 80043d4:	60b9      	str	r1, [r7, #8]
 80043d6:	607a      	str	r2, [r7, #4]
 80043d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80043e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	021a      	lsls	r2, r3, #8
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	431a      	orrs	r2, r3
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	4313      	orrs	r3, r2
 80043f4:	697a      	ldr	r2, [r7, #20]
 80043f6:	4313      	orrs	r3, r2
 80043f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	697a      	ldr	r2, [r7, #20]
 80043fe:	609a      	str	r2, [r3, #8]
}
 8004400:	bf00      	nop
 8004402:	371c      	adds	r7, #28
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr

0800440c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800440c:	b480      	push	{r7}
 800440e:	b087      	sub	sp, #28
 8004410:	af00      	add	r7, sp, #0
 8004412:	60f8      	str	r0, [r7, #12]
 8004414:	60b9      	str	r1, [r7, #8]
 8004416:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004418:	68bb      	ldr	r3, [r7, #8]
 800441a:	f003 031f 	and.w	r3, r3, #31
 800441e:	2201      	movs	r2, #1
 8004420:	fa02 f303 	lsl.w	r3, r2, r3
 8004424:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	6a1a      	ldr	r2, [r3, #32]
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	43db      	mvns	r3, r3
 800442e:	401a      	ands	r2, r3
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	6a1a      	ldr	r2, [r3, #32]
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	f003 031f 	and.w	r3, r3, #31
 800443e:	6879      	ldr	r1, [r7, #4]
 8004440:	fa01 f303 	lsl.w	r3, r1, r3
 8004444:	431a      	orrs	r2, r3
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	621a      	str	r2, [r3, #32]
}
 800444a:	bf00      	nop
 800444c:	371c      	adds	r7, #28
 800444e:	46bd      	mov	sp, r7
 8004450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004454:	4770      	bx	lr
	...

08004458 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004458:	b480      	push	{r7}
 800445a:	b085      	sub	sp, #20
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
 8004460:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004468:	2b01      	cmp	r3, #1
 800446a:	d101      	bne.n	8004470 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800446c:	2302      	movs	r3, #2
 800446e:	e06d      	b.n	800454c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2201      	movs	r2, #1
 8004474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2202      	movs	r2, #2
 800447c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	689b      	ldr	r3, [r3, #8]
 800448e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a30      	ldr	r2, [pc, #192]	; (8004558 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d009      	beq.n	80044ae <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a2f      	ldr	r2, [pc, #188]	; (800455c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d004      	beq.n	80044ae <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a2d      	ldr	r2, [pc, #180]	; (8004560 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d108      	bne.n	80044c0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80044b4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	68fa      	ldr	r2, [r7, #12]
 80044bc:	4313      	orrs	r3, r2
 80044be:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	68fa      	ldr	r2, [r7, #12]
 80044ce:	4313      	orrs	r3, r2
 80044d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	68fa      	ldr	r2, [r7, #12]
 80044d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a1e      	ldr	r2, [pc, #120]	; (8004558 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d01d      	beq.n	8004520 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044ec:	d018      	beq.n	8004520 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a1c      	ldr	r2, [pc, #112]	; (8004564 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d013      	beq.n	8004520 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a1a      	ldr	r2, [pc, #104]	; (8004568 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d00e      	beq.n	8004520 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a15      	ldr	r2, [pc, #84]	; (800455c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d009      	beq.n	8004520 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a16      	ldr	r2, [pc, #88]	; (800456c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d004      	beq.n	8004520 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a11      	ldr	r2, [pc, #68]	; (8004560 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d10c      	bne.n	800453a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004526:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	68ba      	ldr	r2, [r7, #8]
 800452e:	4313      	orrs	r3, r2
 8004530:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	68ba      	ldr	r2, [r7, #8]
 8004538:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2201      	movs	r2, #1
 800453e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800454a:	2300      	movs	r3, #0
}
 800454c:	4618      	mov	r0, r3
 800454e:	3714      	adds	r7, #20
 8004550:	46bd      	mov	sp, r7
 8004552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004556:	4770      	bx	lr
 8004558:	40012c00 	.word	0x40012c00
 800455c:	40013400 	.word	0x40013400
 8004560:	40015000 	.word	0x40015000
 8004564:	40000400 	.word	0x40000400
 8004568:	40000800 	.word	0x40000800
 800456c:	40014000 	.word	0x40014000

08004570 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004570:	b480      	push	{r7}
 8004572:	b085      	sub	sp, #20
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
 8004578:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800457a:	2300      	movs	r3, #0
 800457c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004584:	2b01      	cmp	r3, #1
 8004586:	d101      	bne.n	800458c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004588:	2302      	movs	r3, #2
 800458a:	e06a      	b.n	8004662 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2201      	movs	r2, #1
 8004590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	68db      	ldr	r3, [r3, #12]
 800459e:	4313      	orrs	r3, r2
 80045a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	4313      	orrs	r3, r2
 80045ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	4313      	orrs	r3, r2
 80045bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4313      	orrs	r3, r2
 80045ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	691b      	ldr	r3, [r3, #16]
 80045d6:	4313      	orrs	r3, r2
 80045d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	695b      	ldr	r3, [r3, #20]
 80045e4:	4313      	orrs	r3, r2
 80045e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045f2:	4313      	orrs	r3, r2
 80045f4:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	699b      	ldr	r3, [r3, #24]
 8004600:	041b      	lsls	r3, r3, #16
 8004602:	4313      	orrs	r3, r2
 8004604:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a19      	ldr	r2, [pc, #100]	; (8004670 <HAL_TIMEx_ConfigBreakDeadTime+0x100>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d009      	beq.n	8004624 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a17      	ldr	r2, [pc, #92]	; (8004674 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d004      	beq.n	8004624 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a16      	ldr	r2, [pc, #88]	; (8004678 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d115      	bne.n	8004650 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800462e:	051b      	lsls	r3, r3, #20
 8004630:	4313      	orrs	r3, r2
 8004632:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	69db      	ldr	r3, [r3, #28]
 800463e:	4313      	orrs	r3, r2
 8004640:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	6a1b      	ldr	r3, [r3, #32]
 800464c:	4313      	orrs	r3, r2
 800464e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	68fa      	ldr	r2, [r7, #12]
 8004656:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2200      	movs	r2, #0
 800465c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004660:	2300      	movs	r3, #0
}
 8004662:	4618      	mov	r0, r3
 8004664:	3714      	adds	r7, #20
 8004666:	46bd      	mov	sp, r7
 8004668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466c:	4770      	bx	lr
 800466e:	bf00      	nop
 8004670:	40012c00 	.word	0x40012c00
 8004674:	40013400 	.word	0x40013400
 8004678:	40015000 	.word	0x40015000

0800467c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800467c:	b480      	push	{r7}
 800467e:	b083      	sub	sp, #12
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004684:	bf00      	nop
 8004686:	370c      	adds	r7, #12
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr

08004690 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004690:	b480      	push	{r7}
 8004692:	b083      	sub	sp, #12
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004698:	bf00      	nop
 800469a:	370c      	adds	r7, #12
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr

080046a4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b083      	sub	sp, #12
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80046ac:	bf00      	nop
 80046ae:	370c      	adds	r7, #12
 80046b0:	46bd      	mov	sp, r7
 80046b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b6:	4770      	bx	lr

080046b8 <__libc_init_array>:
 80046b8:	b570      	push	{r4, r5, r6, lr}
 80046ba:	4d0d      	ldr	r5, [pc, #52]	; (80046f0 <__libc_init_array+0x38>)
 80046bc:	4c0d      	ldr	r4, [pc, #52]	; (80046f4 <__libc_init_array+0x3c>)
 80046be:	1b64      	subs	r4, r4, r5
 80046c0:	10a4      	asrs	r4, r4, #2
 80046c2:	2600      	movs	r6, #0
 80046c4:	42a6      	cmp	r6, r4
 80046c6:	d109      	bne.n	80046dc <__libc_init_array+0x24>
 80046c8:	4d0b      	ldr	r5, [pc, #44]	; (80046f8 <__libc_init_array+0x40>)
 80046ca:	4c0c      	ldr	r4, [pc, #48]	; (80046fc <__libc_init_array+0x44>)
 80046cc:	f000 f820 	bl	8004710 <_init>
 80046d0:	1b64      	subs	r4, r4, r5
 80046d2:	10a4      	asrs	r4, r4, #2
 80046d4:	2600      	movs	r6, #0
 80046d6:	42a6      	cmp	r6, r4
 80046d8:	d105      	bne.n	80046e6 <__libc_init_array+0x2e>
 80046da:	bd70      	pop	{r4, r5, r6, pc}
 80046dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80046e0:	4798      	blx	r3
 80046e2:	3601      	adds	r6, #1
 80046e4:	e7ee      	b.n	80046c4 <__libc_init_array+0xc>
 80046e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80046ea:	4798      	blx	r3
 80046ec:	3601      	adds	r6, #1
 80046ee:	e7f2      	b.n	80046d6 <__libc_init_array+0x1e>
 80046f0:	08004760 	.word	0x08004760
 80046f4:	08004760 	.word	0x08004760
 80046f8:	08004760 	.word	0x08004760
 80046fc:	08004764 	.word	0x08004764

08004700 <memset>:
 8004700:	4402      	add	r2, r0
 8004702:	4603      	mov	r3, r0
 8004704:	4293      	cmp	r3, r2
 8004706:	d100      	bne.n	800470a <memset+0xa>
 8004708:	4770      	bx	lr
 800470a:	f803 1b01 	strb.w	r1, [r3], #1
 800470e:	e7f9      	b.n	8004704 <memset+0x4>

08004710 <_init>:
 8004710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004712:	bf00      	nop
 8004714:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004716:	bc08      	pop	{r3}
 8004718:	469e      	mov	lr, r3
 800471a:	4770      	bx	lr

0800471c <_fini>:
 800471c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800471e:	bf00      	nop
 8004720:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004722:	bc08      	pop	{r3}
 8004724:	469e      	mov	lr, r3
 8004726:	4770      	bx	lr
