INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my@VLSI course/verilog/code/ram_single_port/ram_single_port.srcs/sources_1/new/ram_single_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_single_port
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my@VLSI course/verilog/code/ram_single_port/ram_single_port.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
