#cell2 * nmx2sc_fp hns * 1 CMOS 1024 v8r4.4
# "19-Nov-97 GMT" "17:59:38 GMT" "19-Nov-97 GMT" "17:59:38 GMT" fitpath * .
H 3;
B 0 7;
X 3 1 S0I0;
X 4 2 S1I0;
X 6 3 I0;
X 5 4 I1;
X 7 5 O;
X 1 6 VDD;
X 2 7 VSS;
G 8 BULK;
T E u2 @ 9 1 .1719E-01 3 9 7 2;
T E u3 @ 9 1 .1719E-01 6 2 9 2;
T P u7 @ 18 1 .3438E-01 3 10 7 1;
T E u5 @ 9 1 .1719E-01 5 2 11 2;
T P u6 @ 18 1 .3438E-01 4 12 7 1;
T E u4 @ 9 1 .1719E-01 4 11 7 2;
T P u8 @ 18 1 .3438E-01 6 1 12 1;
T P u9 @ 18 1 .3438E-01 5 1 10 1;
E;
