# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim -gui work.tbhello(bhv) -voptargs=+acc
# vsim -gui work.tbhello(bhv) -voptargs="+acc" 
# Start time: 18:40:03 on Oct 02,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tbhello(bhv)#1
# Loading work.hello(rtl)#1
# Loading work.hex2sevensegment(rtl)#1
add wave -position end  sim:/tbhello/led
run
run
run
run
# ** Note: Simulation finished.
#    Time: 700 ns  Iteration: 0  Instance: /tbhello
# ** Failure: Stopping Clock-Generator!
#    Time: 700 ns  Iteration: 0  Process: /tbhello/Stimul File: C:/HSD_SEM_3/CHD3/Uebung01/designsChd2ModifiedMp/grpChd2/unitHello/hdl/tbHello-Bhv-a.vhd
# Break in Process Stimul at C:/HSD_SEM_3/CHD3/Uebung01/designsChd2ModifiedMp/grpChd2/unitHello/hdl/tbHello-Bhv-a.vhd line 83
# End time: 18:41:12 on Oct 02,2025, Elapsed time: 0:01:09
# Errors: 1, Warnings: 0
