/*
AnalogRails generated liberty file
*/

library(XARlogic_90x128y6p) {
  voltage_map (dvdd,0.8);
  voltage_map (dvss,0);
  slew_upper_threshold_pct_rise : 80;
  slew_lower_threshold_pct_rise : 20;
  slew_upper_threshold_pct_fall : 80;
  slew_lower_threshold_pct_fall : 20;
  input_threshold_pct_rise : 50;
  input_threshold_pct_fall : 50;
  output_threshold_pct_rise : 50;
  output_threshold_pct_fall : 50;
  /*  --------------- *
  * Start Design : AND2_X2X2 *
  * --------------- ) */
  cell(AND2_X2X2_90x128y6p) {
    pin(a) {
      direction : input;
    }
    pin(b) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "(a&b)";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : AND2_X2X2 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : AND3_X2X2 *
  * --------------- ) */
  cell(AND3_X2X2_90x128y6p) {
    pin(a) {
      direction : input;
    }
    pin(b) {
      direction : input;
    }
    pin(c) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "(a&b&c)";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(tiehi) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : AND3_X2X2 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : AND4_X1X1 *
  * --------------- ) */
  cell(AND4_X1X1_90x128y6p) {
    pin(a) {
      direction : input;
    }
    pin(b) {
      direction : input;
    }
    pin(c) {
      direction : input;
    }
    pin(d) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "(a&b&c&d)";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(tiehi) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : AND4_X1X1 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : AOI211_X0X2 *
  * --------------- ) */
  cell(AOI211_X0X2_90x128y6p) {
    pin(a0) {
      direction : input;
    }
    pin(a1) {
      direction : input;
    }
    pin(b0) {
      direction : input;
    }
    pin(c0) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "((!a0|!a1) & (!b0) & (!c0))";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : AOI211_X0X2 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : AOI21_X0X0 *
  * --------------- ) */
  cell(AOI21_X0X0_90x128y6p) {
    pin(a0) {
      direction : input;
    }
    pin(a1) {
      direction : input;
    }
    pin(b0) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "((!a0|!a1) & (!b0))";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : AOI21_X0X0 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : AOI221_X0X2 *
  * --------------- ) */
  cell(AOI221_X0X2_90x128y6p) {
    pin(a0) {
      direction : input;
    }
    pin(a1) {
      direction : input;
    }
    pin(b0) {
      direction : input;
    }
    pin(b1) {
      direction : input;
    }
    pin(c0) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "((!a0|!a1) & (!b0|!b1) & (!c0))";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : AOI221_X0X2 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : AOI222_X0X1 *
  * --------------- ) */
  cell(AOI222_X0X1_90x128y6p) {
    pin(a0) {
      direction : input;
    }
    pin(a1) {
      direction : input;
    }
    pin(b0) {
      direction : input;
    }
    pin(b1) {
      direction : input;
    }
    pin(c0) {
      direction : input;
    }
    pin(c1) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "((!a0|!a1) & (!b0|!b1) & (!c0|!c1))";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(tiehi) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : AOI222_X0X1 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : AOI22_X0X0 *
  * --------------- ) */
  cell(AOI22_X0X0_90x128y6p) {
    pin(a0) {
      direction : input;
    }
    pin(a1) {
      direction : input;
    }
    pin(b0) {
      direction : input;
    }
    pin(b1) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "((!a0|!a1) & (!b0|!b1))";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : AOI22_X0X0 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : AOI2NN1_X1X1 *
  * --------------- ) */
  cell(AOI2NN1_X1X1_90x128y6p) {
    pin(a0n) {
      direction : input;
    }
    pin(a1n) {
      direction : input;
    }
    pin(b0) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "((a0n|a1n) & (!b0))";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : AOI2NN1_X1X1 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : AOI2NN2_X2X2 *
  * --------------- ) */
  cell(AOI2NN2_X2X2_90x128y6p) {
    pin(a0n) {
      direction : input;
    }
    pin(a1n) {
      direction : input;
    }
    pin(b0) {
      direction : input;
    }
    pin(b1) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "((a0n|a1n) & (!b0|!b1))";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : AOI2NN2_X2X2 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : AOI31_X1X0 *
  * --------------- ) */
  cell(AOI31_X1X0_90x128y6p) {
    pin(a0) {
      direction : input;
    }
    pin(a1) {
      direction : input;
    }
    pin(a2) {
      direction : input;
    }
    pin(b0) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "((!a0|!a1|!a2) & (!b0))";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : AOI31_X1X0 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : AOI32_X1X0 *
  * --------------- ) */
  cell(AOI32_X1X0_90x128y6p) {
    pin(a0) {
      direction : input;
    }
    pin(a1) {
      direction : input;
    }
    pin(a2) {
      direction : input;
    }
    pin(b0) {
      direction : input;
    }
    pin(b1) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "((!a0|!a1|!a2) & (!b0|!b1))";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(tiehi) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : AOI32_X1X0 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : AOI33_X1X0 *
  * --------------- ) */
  cell(AOI33_X1X0_90x128y6p) {
    pin(a0) {
      direction : input;
    }
    pin(a1) {
      direction : input;
    }
    pin(a2) {
      direction : input;
    }
    pin(b0) {
      direction : input;
    }
    pin(b1) {
      direction : input;
    }
    pin(b2) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "((!a0|!a1|!a2) & (!b0|!b1|!b2))";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(tiehi) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : AOI33_X1X0 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : BUF_X2X2 *
  * --------------- ) */
  cell(BUF_X2X2_90x128y6p) {
    pin(a) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "(a)";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(tiehi) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : BUF_X2X2 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : DFFARNASN_X2X2 *
  * --------------- ) */
  cell(DFFARNASN_X2X2_90x128y6p) {
    ff(ARIQ, ARIQN) {
      clocked_on : "ck";
      next_state : "d";
      preset : "!sn";
      clear : "!rn";
      clear_preset_var1 : L;
      clear_preset_var2 : H;
    }
    pin(ck) {
      direction : input;
      clock : true;
      min_pulse_width_high : 0.5;
      min_pulse_width_low : 0.5;
    }
    pin(d) {
      direction : input;
    }
    pin(rn) {
      direction : input;
    }
    pin(sn) {
      direction : input;
    }
    pin(q) {
      direction : output;
      function : "ARIQ";
    }
    pin(qn) {
      direction : output;
      function : "ARIQN";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(tiehi) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : DFFARNASN_X2X2 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : DFFARN_X2X2 *
  * --------------- ) */
  cell(DFFARN_X2X2_90x128y6p) {
    ff(ARIQ, ARIQN) {
      clocked_on : "ck";
      next_state : "d";
      clear : "!rn";
    }
    pin(ck) {
      direction : input;
      clock : true;
      min_pulse_width_high : 0.5;
      min_pulse_width_low : 0.5;
    }
    pin(d) {
      direction : input;
    }
    pin(rn) {
      direction : input;
    }
    pin(q) {
      direction : output;
      function : "ARIQ";
    }
    pin(qn) {
      direction : output;
      function : "ARIQN";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(tiehi) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : DFFARN_X2X2 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : DFFAR_X4X4 *
  * --------------- ) */
  cell(DFFAR_X4X4_90x128y6p) {
    ff(ARIQ, ARIQN) {
      clocked_on : "ck";
      next_state : "d";
      clear : "r";
    }
    pin(ck) {
      direction : input;
      clock : true;
      min_pulse_width_high : 0.5;
      min_pulse_width_low : 0.5;
    }
    pin(d) {
      direction : input;
    }
    pin(r) {
      direction : input;
    }
    pin(q) {
      direction : output;
      function : "ARIQ";
    }
    pin(qn) {
      direction : output;
      function : "ARIQN";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : DFFAR_X4X4 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : DFFASN_X2X2 *
  * --------------- ) */
  cell(DFFASN_X2X2_90x128y6p) {
    ff(ARIQ, ARIQN) {
      clocked_on : "ck";
      next_state : "d";
      preset : "!sn";
    }
    pin(ck) {
      direction : input;
      clock : true;
      min_pulse_width_high : 0.5;
      min_pulse_width_low : 0.5;
    }
    pin(d) {
      direction : input;
    }
    pin(sn) {
      direction : input;
    }
    pin(q) {
      direction : output;
      function : "ARIQ";
    }
    pin(qn) {
      direction : output;
      function : "ARIQN";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(tiehi) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : DFFASN_X2X2 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : DFFAS_X2X2 *
  * --------------- ) */
  cell(DFFAS_X2X2_90x128y6p) {
    ff(ARIQ, ARIQN) {
      clocked_on : "ck";
      next_state : "d";
      preset : "s";
    }
    pin(ck) {
      direction : input;
      clock : true;
      min_pulse_width_high : 0.5;
      min_pulse_width_low : 0.5;
    }
    pin(d) {
      direction : input;
    }
    pin(s) {
      direction : input;
    }
    pin(q) {
      direction : output;
      function : "ARIQ";
    }
    pin(qn) {
      direction : output;
      function : "ARIQN";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(tiehi) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : DFFAS_X2X2 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : DFF_X2X2 *
  * --------------- ) */
  cell(DFF_X2X2_90x128y6p) {
    ff(ARIQ, ARIQN) {
      clocked_on : "ck";
      next_state : "d";
    }
    pin(ck) {
      direction : input;
      clock : true;
      min_pulse_width_high : 0.5;
      min_pulse_width_low : 0.5;
    }
    pin(d) {
      direction : input;
    }
    pin(q) {
      direction : output;
      function : "ARIQ";
    }
    pin(qn) {
      direction : output;
      function : "ARIQN";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(tiehi) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : DFF_X2X2 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : INV_X4X4 *
  * --------------- ) */
  cell(INV_X4X4_90x128y6p) {
    pin(a) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "(!a)";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : INV_X4X4 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : MUX21_X2X2 *
  * --------------- ) */
  cell(MUX21_X2X2_90x128y6p) {
    pin(a0) {
      direction : input;
    }
    pin(a1) {
      direction : input;
    }
    pin(s0) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "((a0|s0) & (a1|!s0))";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : MUX21_X2X2 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : MUX31_X2X2 *
  * --------------- ) */
  cell(MUX31_X2X2_90x128y6p) {
    pin(a0) {
      direction : input;
    }
    pin(a1) {
      direction : input;
    }
    pin(a2) {
      direction : input;
    }
    pin(s0) {
      direction : input;
    }
    pin(s1) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "((a0|s0|s1) & (a1|!s0|s1) & (a2|!s1))";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : MUX31_X2X2 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : MUX41_X2X2 *
  * --------------- ) */
  cell(MUX41_X2X2_90x128y6p) {
    pin(a0) {
      direction : input;
    }
    pin(a1) {
      direction : input;
    }
    pin(a2) {
      direction : input;
    }
    pin(a3) {
      direction : input;
    }
    pin(s0) {
      direction : input;
    }
    pin(s1) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "((a3&s0&s1) | (a2&!s0&s1) | (a2&a3&s1) | (a1&s0&!s1) | (a1&a3&s0) | (a0&!s0&!s1) | (a0&a2&!s0) | (a0&a1&!s1))";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(tiehi) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : MUX41_X2X2 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : MUXN21_X0X0 *
  * --------------- ) */
  cell(MUXN21_X0X0_90x128y6p) {
    pin(a0) {
      direction : input;
    }
    pin(a1) {
      direction : input;
    }
    pin(s0) {
      direction : input;
    }
    pin(yn) {
      direction : output;
      function : "((!a0|s0) & (!a1|!s0))";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(tiehi) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : MUXN21_X0X0 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : NAND2N_X2X1 *
  * --------------- ) */
  cell(NAND2N_X2X1_90x128y6p) {
    pin(an) {
      direction : input;
    }
    pin(b) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "(an|!b)";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : NAND2N_X2X1 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : NAND2_X2X1 *
  * --------------- ) */
  cell(NAND2_X2X1_90x128y6p) {
    pin(a) {
      direction : input;
    }
    pin(b) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "(!a|!b)";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : NAND2_X2X1 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : NAND3N_X2X0 *
  * --------------- ) */
  cell(NAND3N_X2X0_90x128y6p) {
    pin(an) {
      direction : input;
    }
    pin(b) {
      direction : input;
    }
    pin(c) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "(an|!b|!c)";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : NAND3N_X2X0 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : NAND3_X2X0 *
  * --------------- ) */
  cell(NAND3_X2X0_90x128y6p) {
    pin(a) {
      direction : input;
    }
    pin(b) {
      direction : input;
    }
    pin(c) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "(!a|!b|!c)";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : NAND3_X2X0 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : NAND4NN_X1X0 *
  * --------------- ) */
  cell(NAND4NN_X1X0_90x128y6p) {
    pin(an) {
      direction : input;
    }
    pin(bn) {
      direction : input;
    }
    pin(c) {
      direction : input;
    }
    pin(d) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "(an|bn|!c|!d)";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(tiehi) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : NAND4NN_X1X0 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : NAND4N_X2X2 *
  * --------------- ) */
  cell(NAND4N_X2X2_90x128y6p) {
    pin(an) {
      direction : input;
    }
    pin(b) {
      direction : input;
    }
    pin(c) {
      direction : input;
    }
    pin(d) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "(an|!b|!c|!d)";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(tiehi) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : NAND4N_X2X2 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : NAND4_X1X0 *
  * --------------- ) */
  cell(NAND4_X1X0_90x128y6p) {
    pin(a) {
      direction : input;
    }
    pin(b) {
      direction : input;
    }
    pin(c) {
      direction : input;
    }
    pin(d) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "(!a|!b|!c|!d)";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(tiehi) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : NAND4_X1X0 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : NOR2N_X1X2 *
  * --------------- ) */
  cell(NOR2N_X1X2_90x128y6p) {
    pin(an) {
      direction : input;
    }
    pin(b) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "(an&!b)";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : NOR2N_X1X2 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : NOR2_X1X2 *
  * --------------- ) */
  cell(NOR2_X1X2_90x128y6p) {
    pin(a) {
      direction : input;
    }
    pin(b) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "(!a&!b)";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : NOR2_X1X2 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : NOR3N_X0X2 *
  * --------------- ) */
  cell(NOR3N_X0X2_90x128y6p) {
    pin(an) {
      direction : input;
    }
    pin(b) {
      direction : input;
    }
    pin(c) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "(an&!b&!c)";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : NOR3N_X0X2 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : NOR3_X0X2 *
  * --------------- ) */
  cell(NOR3_X0X2_90x128y6p) {
    pin(a) {
      direction : input;
    }
    pin(b) {
      direction : input;
    }
    pin(c) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "(!a&!b&!c)";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : NOR3_X0X2 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : NOR4NN_X0X1 *
  * --------------- ) */
  cell(NOR4NN_X0X1_90x128y6p) {
    pin(an) {
      direction : input;
    }
    pin(bn) {
      direction : input;
    }
    pin(c) {
      direction : input;
    }
    pin(d) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "(an&bn&!c&!d)";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(tiehi) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : NOR4NN_X0X1 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : NOR4N_X2X2 *
  * --------------- ) */
  cell(NOR4N_X2X2_90x128y6p) {
    pin(an) {
      direction : input;
    }
    pin(b) {
      direction : input;
    }
    pin(c) {
      direction : input;
    }
    pin(d) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "(an&!b&!c&!d)";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(tiehi) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : NOR4N_X2X2 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : NOR4_X0X1 *
  * --------------- ) */
  cell(NOR4_X0X1_90x128y6p) {
    pin(a) {
      direction : input;
    }
    pin(b) {
      direction : input;
    }
    pin(c) {
      direction : input;
    }
    pin(d) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "(!a&!b&!c&!d)";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(tiehi) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : NOR4_X0X1 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : OAI211_X0X0 *
  * --------------- ) */
  cell(OAI211_X0X0_90x128y6p) {
    pin(a0) {
      direction : input;
    }
    pin(a1) {
      direction : input;
    }
    pin(b0) {
      direction : input;
    }
    pin(c0) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "((!a0&!a1) | (!b0) | (!c0))";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : OAI211_X0X0 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : OAI21_X0X0 *
  * --------------- ) */
  cell(OAI21_X0X0_90x128y6p) {
    pin(a0) {
      direction : input;
    }
    pin(a1) {
      direction : input;
    }
    pin(b0) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "((!a0&!a1) | (!b0))";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : OAI21_X0X0 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : OAI221_X1X0 *
  * --------------- ) */
  cell(OAI221_X1X0_90x128y6p) {
    pin(a0) {
      direction : input;
    }
    pin(a1) {
      direction : input;
    }
    pin(b0) {
      direction : input;
    }
    pin(b1) {
      direction : input;
    }
    pin(c0) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "((!a0&!a1) | (!b0&!b1) | (!c0))";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(tiehi) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : OAI221_X1X0 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : OAI222_X1X0 *
  * --------------- ) */
  cell(OAI222_X1X0_90x128y6p) {
    pin(a0) {
      direction : input;
    }
    pin(a1) {
      direction : input;
    }
    pin(b0) {
      direction : input;
    }
    pin(b1) {
      direction : input;
    }
    pin(c0) {
      direction : input;
    }
    pin(c1) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "((!a0&!a1) | (!b0&!b1) | (!c0&!c1))";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(tiehi) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : OAI222_X1X0 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : OAI22_X0X0 *
  * --------------- ) */
  cell(OAI22_X0X0_90x128y6p) {
    pin(a0) {
      direction : input;
    }
    pin(a1) {
      direction : input;
    }
    pin(b0) {
      direction : input;
    }
    pin(b1) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "((!a0&!a1) | (!b0&!b1))";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : OAI22_X0X0 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : OAI2NN2_X1X1 *
  * --------------- ) */
  cell(OAI2NN2_X1X1_90x128y6p) {
    pin(a0n) {
      direction : input;
    }
    pin(a1n) {
      direction : input;
    }
    pin(b0) {
      direction : input;
    }
    pin(b1) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "((a0n&a1n) | (!b0&!b1))";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : OAI2NN2_X1X1 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : OAI31_X0X0 *
  * --------------- ) */
  cell(OAI31_X0X0_90x128y6p) {
    pin(a0) {
      direction : input;
    }
    pin(a1) {
      direction : input;
    }
    pin(a2) {
      direction : input;
    }
    pin(b0) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "((!a0&!a1&!a2) | (!b0))";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(tiehi) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : OAI31_X0X0 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : OAI32_X0X1 *
  * --------------- ) */
  cell(OAI32_X0X1_90x128y6p) {
    pin(a0) {
      direction : input;
    }
    pin(a1) {
      direction : input;
    }
    pin(a2) {
      direction : input;
    }
    pin(b0) {
      direction : input;
    }
    pin(b1) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "((!a0&!a1&!a2) | (!b0&!b1))";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : OAI32_X0X1 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : OAI33_X0X1 *
  * --------------- ) */
  cell(OAI33_X0X1_90x128y6p) {
    pin(a0) {
      direction : input;
    }
    pin(a1) {
      direction : input;
    }
    pin(a2) {
      direction : input;
    }
    pin(b0) {
      direction : input;
    }
    pin(b1) {
      direction : input;
    }
    pin(b2) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "((!a0&!a1&!a2) | (!b0&!b1&!b2))";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(tiehi) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : OAI33_X0X1 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : OR2_X2X2 *
  * --------------- ) */
  cell(OR2_X2X2_90x128y6p) {
    pin(a) {
      direction : input;
    }
    pin(b) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "(a|b)";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : OR2_X2X2 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : OR3_X2X2 *
  * --------------- ) */
  cell(OR3_X2X2_90x128y6p) {
    pin(a) {
      direction : input;
    }
    pin(b) {
      direction : input;
    }
    pin(c) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "(a|b|c)";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(tiehi) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : OR3_X2X2 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : OR4_X2X2 *
  * --------------- ) */
  cell(OR4_X2X2_90x128y6p) {
    pin(a) {
      direction : input;
    }
    pin(b) {
      direction : input;
    }
    pin(c) {
      direction : input;
    }
    pin(d) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "(a|b|c|d)";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(tiehi) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : OR4_X2X2 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : XNOR2_X0X0 *
  * --------------- ) */
  cell(XNOR2_X0X0_90x128y6p) {
    pin(a) {
      direction : input;
    }
    pin(b) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "((a|!b) & (!a|b))";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : XNOR2_X0X0 *
  * --------------- ) */
  /*  --------------- *
  * Start Design : XOR2_X0X0 *
  * --------------- ) */
  cell(XOR2_X0X0_90x128y6p) {
    pin(a) {
      direction : input;
    }
    pin(b) {
      direction : input;
    }
    pin(y) {
      direction : output;
      function : "((!a|!b) & (a|b))";
    }
    pg_pin(dvdd) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(tiehi) {
      voltage_name : dvdd;
      pg_type : primary_power;
    }
    pg_pin(dvss) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(sub) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
    pg_pin(tielo) {
      voltage_name : dvss;
      pg_type : primary_ground;
    }
  }
  /*  --------------- *
  * End Design : XOR2_X0X0 *
  * --------------- ) */
}
