/usr/bin/env time -v /home/jiayin/App/vtr/vpr/vpr CozyFabric.xml dual_port_ram --circuit_file dual_port_ram.pre-vpr.blif --route_chan_width 8 --max_router_iterations 150
VPR FPGA Placement and Routing.
Version: 8.1.0-dev+7be7cbe3d
Revision: v8.0.0-3332-g7be7cbe3d
Compiled: 2021-02-26T03:04:33
Compiler: GNU 9.3.0 on Linux-5.8.0-44-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/jiayin/App/vtr/vpr/vpr CozyFabric.xml dual_port_ram --circuit_file dual_port_ram.pre-vpr.blif --route_chan_width 8 --max_router_iterations 150


Architecture file: CozyFabric.xml
Circuit name: dual_port_ram

# Loading Architecture Description
# Loading Architecture Description took 0.00 seconds (max_rss 14.4 MiB, delta_rss +0.0 MiB)
# Building complex block graph
# Building complex block graph took 0.00 seconds (max_rss 14.4 MiB, delta_rss +0.0 MiB)
# Load circuit
# Load circuit took 0.00 seconds (max_rss 14.4 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 14.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 14.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 14.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 36
    .input :       8
    .latch :       8
    .output:       2
    4-LUT  :      18
  Nets  : 34
    Avg Fanout:     2.2
    Max Fanout:     8.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 108
  Timing Graph Edges: 146
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 14.4 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'dual_port_RAM^clk' Fanout: 8 pins (7.4%), 8 blocks (22.2%)
# Load Timing Constraints

SDC file 'dual_port_ram.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'dual_port_RAM^clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'dual_port_RAM^clk' Source: 'dual_port_RAM^clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 14.4 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: dual_port_ram.net
Circuit placement file: dual_port_ram.place
Circuit routing file: dual_port_ram.route
Circuit SDC file: dual_port_ram.sdc
Vpr floorplanning constraints file: 

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 8
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 8
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 150
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Packing
Begin packing 'dual_port_ram.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 36, total nets: 34, total inputs: 8, total outputs: 2
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1
Packing with high fanout thresholds: io:128 clb:32
Not enough resources expand FPGA size to (10 x 10)
Complex block 0: 'n20' (clb) .
Complex block 1: 'n25' (clb) .
Complex block 2: 'n30' (clb) .
Complex block 3: 'n35' (clb) .
Complex block 4: 'n40' (clb) .
Complex block 5: 'n45' (clb) .
Complex block 6: 'n50' (clb) .
Complex block 7: 'n55' (clb) .
Complex block 8: 'n38' (clb) .
Complex block 9: 'n39' (clb) .
Complex block 10: 'n41_1' (clb) .
Complex block 11: 'n42' (clb) .
Complex block 12: 'n44' (clb) .
Complex block 13: 'n46_1' (clb) .
Complex block 14: 'n48' (clb) .
Complex block 15: 'n50_1' (clb) .
Complex block 16: 'dual_port_RAM^dout~0' (clb) .
Complex block 17: 'dual_port_RAM^dout~1' (clb) .
Complex block 18: 'out:dual_port_RAM^dout~0' (io) .
Complex block 19: 'out:dual_port_RAM^dout~1' (io) .
Complex block 20: 'dual_port_RAM^clk' (io) .
Complex block 21: 'dual_port_RAM^we' (io) .
Complex block 22: 'dual_port_RAM^addr_wr~0' (io) .
Complex block 23: 'dual_port_RAM^addr_wr~1' (io) .
Complex block 24: 'dual_port_RAM^addr_rd~0' (io) .
Complex block 25: 'dual_port_RAM^addr_rd~1' (io) .
Complex block 26: 'dual_port_RAM^din~0' (io) .
Complex block 27: 'dual_port_RAM^din~1' (io) .
	EMPTY: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 10, average # input + clock pins used: 0.2, average # output pins used: 0.8
	clb: # blocks: 18, average # input + clock pins used: 3.11111, average # output pins used: 1
Absorbed logical nets 8 out of 34 nets, 26 nets not absorbed.
Incr Slack updates 1 in 2.495e-06 sec
Full Max Req/Worst Slack updates 1 in 1.142e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.716e-06 sec
FPGA sized to 10 x 10 (Fixed_Layout_Tong)
Device Utilization: 0.28 (target 1.00)
	Block Utilization: 1.00 Type: io
	Block Utilization: 0.28 Type: clb


Netlist conversion complete.

# Packing took 0.00 seconds (max_rss 16.3 MiB, delta_rss +1.9 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'dual_port_ram.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.008882 seconds).
Warning 1: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.01 seconds (max_rss 16.5 MiB, delta_rss +0.2 MiB)
Warning 2: Netlist contains 0 global net to non-global architecture pin connections

Netlist num_nets: 26
Netlist num_blocks: 28
Netlist EMPTY blocks: 0.
Netlist io blocks: 10.
Netlist clb blocks: 18.
Netlist inputs pins: 8
Netlist output pins: 2


Pb types usage...
  io        : 10
   inpad    : 8
   outpad   : 2
  clb       : 18
   flut5    : 18
    lut5    : 18
     lut    : 18
    ff      : 8

# Create Device
## Build Device Grid
FPGA sized to 10 x 10: 100 grid tiles (Fixed_Layout_Tong)

Resource usage...
	Netlist
		10	blocks of type: io
	Architecture
		10	blocks of type: io
	Netlist
		18	blocks of type: clb
	Architecture
		64	blocks of type: clb

Device Utilization: 0.28 (target 1.00)
	Physical Tile io:
	Block Utilization: 1.00 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.28 Logical Block: clb

## Build Device Grid took 0.00 seconds (max_rss 16.7 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
## Build routing resource graph took 0.00 seconds (max_rss 17.1 MiB, delta_rss +0.4 MiB)
  RR Graph Nodes: 1768
  RR Graph Edges: 4672
# Create Device took 0.00 seconds (max_rss 17.1 MiB, delta_rss +0.4 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.00 seconds (max_rss 17.1 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 17.1 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.00 seconds (max_rss 17.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.00 seconds (max_rss 17.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.00 seconds (max_rss 17.1 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
## Initial Placement took 0.00 seconds (max_rss 17.1 MiB, delta_rss +0.0 MiB)

There are 50 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 233

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 29.132 td_cost: 1.74805e-08
Initial placement estimated Critical Path Delay (CPD): 2.6191 ns
Initial placement estimated setup Total Negative Slack (sTNS): -19.092 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -2.6191 ns

Initial placement estimated setup slack histogram:
[ -2.6e-09: -2.5e-09) 1 ( 10.0%) |*************************
[ -2.5e-09: -2.4e-09) 2 ( 20.0%) |*************************************************
[ -2.4e-09: -2.2e-09) 0 (  0.0%) |
[ -2.2e-09: -2.1e-09) 1 ( 10.0%) |*************************
[ -2.1e-09:   -2e-09) 0 (  0.0%) |
[   -2e-09: -1.8e-09) 2 ( 20.0%) |*************************************************
[ -1.8e-09: -1.7e-09) 0 (  0.0%) |
[ -1.7e-09: -1.6e-09) 1 ( 10.0%) |*************************
[ -1.6e-09: -1.4e-09) 1 ( 10.0%) |*************************
[ -1.4e-09: -1.3e-09) 2 ( 20.0%) |*************************************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 42

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 1.3e+00   1.061      25.72 1.8164e-08   2.224        -17   -2.224   1.000  0.0473    9.0     1.00        42  0.200
   2    0.0 6.6e-01   1.095      26.63 1.8721e-08   2.224      -18.2   -2.224   1.000  0.0529    9.0     1.00        84  0.500
   3    0.0 3.3e-01   1.071      26.66 1.7597e-08   2.375      -16.7   -2.375   0.905  0.0429    9.0     1.00       126  0.500
   4    0.0 3.0e-01   1.053      31.08 1.7372e-08   2.897      -19.4   -2.897   0.976  0.0236    9.0     1.00       168  0.900
   5    0.0 1.5e-01   0.934      29.20 1.653e-08    3.297      -19.9   -3.297   0.929  0.0344    9.0     1.00       210  0.500
   6    0.0 1.3e-01   0.947      28.28 1.8696e-08   2.770      -18.4   -2.770   1.000  0.0386    9.0     1.00       252  0.900
   7    0.0 6.7e-02   1.007      27.99 1.97e-08     2.318      -19.4   -2.318   0.786  0.0247    9.0     1.00       294  0.500
   8    0.0 6.4e-02   1.032      28.74 1.827e-08    2.694      -18.5   -2.694   0.929  0.0298    9.0     1.00       336  0.950
   9    0.0 5.7e-02   1.008      30.58 1.825e-08    2.751      -18.5   -2.751   0.952  0.0252    9.0     1.00       378  0.900
  10    0.0 5.2e-02   0.932      30.38 1.7795e-08   3.146      -20.5   -3.146   0.929  0.0529    9.0     1.00       420  0.900
  11    0.0 4.6e-02   1.063      30.19 1.8766e-08   2.525      -18.3   -2.525   0.857  0.0345    9.0     1.00       462  0.900
  12    0.0 4.2e-02   0.968      27.64 1.772e-08    2.770      -20.3   -2.770   0.857  0.0277    9.0     1.00       504  0.900
  13    0.0 3.8e-02   0.949      26.93 1.9666e-08   2.617      -21.1   -2.617   0.857  0.0307    9.0     1.00       546  0.900
  14    0.0 3.4e-02   0.938      26.45 1.8171e-08   2.469      -20.1   -2.469   0.786  0.0273    9.0     1.00       588  0.900
  15    0.0 3.2e-02   0.996      25.87 1.8278e-08   2.318      -18.6   -2.318   0.810  0.0335    9.0     1.00       630  0.950
  16    0.0 2.9e-02   0.955      26.81 1.846e-08    2.469      -20.4   -2.469   0.690  0.0362    9.0     1.00       672  0.900
  17    0.0 2.7e-02   0.988      25.88 1.4555e-08   2.619      -18.3   -2.619   0.524  0.0172    9.0     1.00       714  0.950
  18    0.0 2.6e-02   0.972      25.32 1.5402e-08   2.619      -17.7   -2.619   0.619  0.0189    9.0     1.00       756  0.950
  19    0.0 2.5e-02   1.070      27.91 1.8609e-08   2.318      -17.8   -2.318   0.786  0.0380    9.0     1.00       798  0.950
  20    0.0 2.4e-02   0.900      26.36 1.6733e-08   2.676      -17.9   -2.676   0.714  0.0510    9.0     1.00       840  0.950
  21    0.0 2.2e-02   0.998      25.47 1.7618e-08   2.318      -18.3   -2.318   0.643  0.0189    9.0     1.00       882  0.950
  22    0.0 2.1e-02   0.991      26.58 1.989e-08    2.167      -18.8   -2.167   0.667  0.0227    9.0     1.00       924  0.950
  23    0.0 2.0e-02   0.967      25.98 1.5286e-08   2.663      -20.5   -2.663   0.714  0.0258    9.0     1.00       966  0.950
  24    0.0 1.9e-02   0.953      24.65 1.626e-08    2.375      -17.5   -2.375   0.595  0.0248    9.0     1.00      1008  0.950
  25    0.0 1.8e-02   0.990      25.38 1.6741e-08   2.601        -18   -2.601   0.595  0.0176    9.0     1.00      1050  0.950
  26    0.0 1.7e-02   1.001      26.61 1.9245e-08   2.318      -18.3   -2.318   0.548  0.0220    9.0     1.00      1092  0.950
  27    0.0 1.6e-02   0.959      25.40 1.6041e-08   2.674      -18.3   -2.674   0.643  0.0333    9.0     1.00      1134  0.950
  28    0.0 1.6e-02   1.005      25.08 1.656e-08    2.524      -18.3   -2.524   0.595  0.0292    9.0     1.00      1176  0.950
  29    0.0 1.5e-02   1.008      24.37 1.5736e-08   2.450      -18.8   -2.450   0.643  0.0363    9.0     1.00      1218  0.950
  30    0.0 1.4e-02   1.009      26.34 1.9575e-08   2.148        -18   -2.148   0.619  0.0204    9.0     1.00      1260  0.950
  31    0.0 1.3e-02   0.912      25.88 1.7057e-08   2.525      -18.8   -2.525   0.690  0.0547    9.0     1.00      1302  0.950
  32    0.0 1.3e-02   1.002      23.32 1.7725e-08   2.149      -18.1   -2.149   0.405  0.0144    9.0     1.00      1344  0.950
  33    0.0 1.2e-02   0.991      23.26 1.5263e-08   2.145      -16.7   -2.145   0.500  0.0126    8.7     1.28      1386  0.950
  34    0.0 1.1e-02   0.964      22.41 1.7479e-08   1.866      -16.4   -1.866   0.405  0.0174    9.0     1.00      1428  0.950
  35    0.0 1.1e-02   1.018      23.17 1.6643e-08   1.911      -16.8   -1.911   0.381  0.0155    8.7     1.28      1470  0.950
  36    0.0 1.0e-02   1.001      24.63 1.4495e-08   2.017      -16.2   -2.017   0.476  0.0142    8.2     1.73      1512  0.950
  37    0.0 9.9e-03   1.036      25.79 1.5452e-08   2.166      -17.2   -2.166   0.476  0.0168    8.5     1.47      1554  0.950
  38    0.0 9.4e-03   0.957      25.45 1.5629e-08   2.318      -17.3   -2.318   0.524  0.0174    8.8     1.20      1596  0.950
  39    0.0 8.9e-03   0.949      23.41 1.8341e-08   1.942      -17.1   -1.942   0.476  0.0321    9.0     1.00      1638  0.950
  40    0.0 8.4e-03   1.020      23.64 1.6032e-08   2.224      -16.1   -2.224   0.524  0.0265    9.0     1.00      1680  0.950
  41    0.0 8.0e-03   0.921      21.96 1.4688e-08   2.300      -16.8   -2.300   0.286  0.0300    9.0     1.00      1722  0.950
  42    0.0 7.6e-03   0.976      21.62 8.7484e-09   2.375      -16.3   -2.375   0.286  0.0200    7.6     2.21      1764  0.950
  43    0.0 7.2e-03   0.996      21.30 7.624e-09    2.167      -15.4   -2.167   0.238  0.0092    6.4     3.24      1806  0.950
  44    0.0 6.9e-03   0.970      21.18 6.4945e-09   2.167      -15.9   -2.167   0.333  0.0105    5.1     4.38      1848  0.950
  45    0.0 6.5e-03   0.972      21.52 4.5349e-09   2.318      -16.8   -2.318   0.333  0.0124    4.6     4.86      1890  0.950
  46    0.0 6.2e-03   0.958      22.04 8.8488e-09   1.864      -16.5   -1.864   0.286  0.0247    4.1     5.29      1932  0.950
  47    0.0 5.9e-03   0.971      21.75 6.0608e-09   1.942      -15.7   -1.942   0.262  0.0172    3.5     5.84      1974  0.950
  48    0.0 5.6e-03   0.972      20.78 6.4379e-09   1.866      -15.3   -1.866   0.286  0.0141    2.8     6.38      2016  0.950
  49    0.0 5.3e-03   0.962      19.76 5.0155e-09   1.940      -15.4   -1.940   0.262  0.0172    2.4     6.77      2058  0.950
  50    0.0 5.1e-03   0.987      19.74 6.0355e-09   1.866      -15.5   -1.866   0.405  0.0079    2.0     7.14      2100  0.950
  51    0.0 4.8e-03   0.980      19.74 7.5393e-09   1.791      -15.4   -1.791   0.286  0.0091    1.9     7.20      2142  0.950
  52    0.0 4.6e-03   0.968      19.19 6.7194e-09   1.848      -15.4   -1.848   0.429  0.0095    1.6     7.46      2184  0.950
  53    0.0 4.3e-03   1.002      19.15 7.919e-09    1.791      -15.4   -1.791   0.214  0.0041    1.6     7.48      2226  0.950
  54    0.0 4.1e-03   0.984      19.08 7.1921e-09   1.845      -15.8   -1.845   0.595  0.0181    1.2     7.79      2268  0.950
  55    0.0 3.9e-03   0.981      18.80 5.0572e-09   1.864      -15.2   -1.864   0.310  0.0098    1.4     7.62      2310  0.950
  56    0.0 3.7e-03   0.991      18.90 6.4292e-09   1.791      -14.7   -1.791   0.286  0.0056    1.2     7.79      2352  0.950
  57    0.0 3.5e-03   0.988      19.24 4.9902e-09   1.866      -14.8   -1.866   0.381  0.0062    1.1     7.96      2394  0.950
  58    0.0 3.4e-03   0.967      19.42 5.4943e-09   1.848      -15.1   -1.848   0.524  0.0185    1.0     8.00      2436  0.950
  59    0.0 3.2e-03   0.989      19.04 5.3681e-09   1.866      -14.7   -1.866   0.333  0.0154    1.1     7.93      2478  0.950
  60    0.0 3.0e-03   0.980      18.34 4.5512e-09   1.864      -14.6   -1.864   0.286  0.0093    1.0     8.00      2520  0.950
  61    0.0 2.9e-03   0.978      17.75 5.7436e-09   1.789      -14.6   -1.789   0.333  0.0154    1.0     8.00      2562  0.950
  62    0.0 2.7e-03   0.983      17.50 4.4294e-09   1.846      -14.5   -1.846   0.262  0.0052    1.0     8.00      2604  0.950
  63    0.0 2.6e-03   0.993      17.78 3.931e-09    1.866      -14.6   -1.866   0.214  0.0065    1.0     8.00      2646  0.950
  64    0.0 2.5e-03   0.988      17.71 5.2825e-09   1.789      -14.6   -1.789   0.143  0.0095    1.0     8.00      2688  0.950
  65    0.0 2.0e-03   0.997      17.78 4.8864e-09   1.789      -14.6   -1.789   0.190  0.0037    1.0     8.00      2730  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=17.7676, TD costs=6.63718e-09, CPD=  1.716 (ns) 
  66    0.0 1.9e-03   0.986      17.85 6.4233e-09   1.716      -14.7   -1.716   0.238  0.0071    1.0     8.00      2772  0.950
  67    0.0 1.8e-03   0.988      17.81 6.3094e-09   1.716      -14.7   -1.716   0.357  0.0064    1.0     8.00      2814  0.950
  68    0.0 1.7e-03   0.993      17.86 5.739e-09    1.773      -14.8   -1.773   0.286  0.0025    1.0     8.00      2856  0.950
  69    0.0 1.6e-03   0.978      17.76 4.8507e-09   1.848      -14.9   -1.848   0.167  0.0094    1.0     8.00      2898  0.950
  70    0.0 1.5e-03   0.984      17.94 5.5509e-09   1.791      -14.8   -1.791   0.167  0.0079    1.0     8.00      2940  0.950
  71    0.0 1.5e-03   0.980      17.92 5.0108e-09   1.848      -14.9   -1.848   0.286  0.0096    1.0     8.00      2982  0.950
  72    0.0 1.4e-03   0.984      17.85 6.1328e-09   1.773      -14.9   -1.773   0.190  0.0101    1.0     8.00      3024  0.950
  73    0.0 1.3e-03   0.989      17.84 4.291e-09    1.923      -15.2   -1.923   0.190  0.0119    1.0     8.00      3066  0.950
  74    0.0 1.2e-03   0.984      17.46 4.642e-09    1.866      -15.1   -1.866   0.190  0.0066    1.0     8.00      3108  0.950
  75    0.0 1.2e-03   0.985      17.59 4.6387e-09   1.866      -15.1   -1.866   0.238  0.0099    1.0     8.00      3150  0.950
  76    0.0 1.1e-03   0.978      17.58 5.5928e-09   1.791      -14.9   -1.791   0.167  0.0168    1.0     8.00      3192  0.950
  77    0.0 1.1e-03   0.988      17.42 5.806e-09    1.791      -14.9   -1.791   0.143  0.0090    1.0     8.00      3234  0.950
  78    0.0 8.5e-04   0.991      17.42 5.8351e-09   1.791      -14.9   -1.791   0.071  0.0022    1.0     8.00      3276  0.800
  79    0.0 6.8e-04   0.988      17.49 5.8963e-09   1.791        -15   -1.791   0.190  0.0056    1.0     8.00      3318  0.800
  80    0.0 6.5e-04   0.978      17.49 3.8062e-09   1.923      -15.2   -1.923   0.143  0.0086    1.0     8.00      3360  0.950
  81    0.0 5.2e-04   0.987      17.30 6.744e-09    1.791      -15.1   -1.791   0.119  0.0060    1.0     8.00      3402  0.800
  82    0.0 4.1e-04   0.980      17.30 5.5555e-09   1.848      -15.2   -1.848   0.119  0.0163    1.0     8.00      3444  0.800
  83    0.0 3.3e-04   0.983      17.30 5.9589e-09   1.791      -15.1   -1.791   0.119  0.0083    1.0     8.00      3486  0.800
  84    0.0 2.7e-04   0.983      17.30 6.0294e-09   1.791      -15.1   -1.791   0.143  0.0092    1.0     8.00      3528  0.800
  85    0.0 2.1e-04   0.979      17.30 3.9858e-09   1.923      -15.3   -1.923   0.167  0.0075    1.0     8.00      3570  0.800
  86    0.0 2.0e-04   0.984      17.57 5.8932e-09   1.791      -15.1   -1.791   0.262  0.0096    1.0     8.00      3612  0.950
  87    0.0 1.9e-04   0.980      17.66 5.8584e-09   1.773      -14.9   -1.773   0.167  0.0136    1.0     8.00      3654  0.950
  88    0.0 0.0e+00   0.963      17.67 4.485e-09    1.866      -14.9   -1.866   0.167  0.0138    1.0     8.00      3696  0.950
## Placement Quench took 0.00 seconds (max_rss 17.1 MiB)
post-quench CPD = 1.77251 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 142

Completed placement consistency check successfully.

Swaps called: 3724

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 1.71565 ns, Fmax: 582.869 MHz
Placement estimated setup Worst Negative Slack (sWNS): -1.71565 ns
Placement estimated setup Total Negative Slack (sTNS): -14.7043 ns

Placement estimated setup slack histogram:
[ -1.7e-09: -1.7e-09) 1 ( 10.0%) |****************
[ -1.7e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -1.6e-09) 1 ( 10.0%) |****************
[ -1.6e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -1.5e-09) 1 ( 10.0%) |****************
[ -1.5e-09: -1.5e-09) 0 (  0.0%) |
[ -1.5e-09: -1.4e-09) 3 ( 30.0%) |*************************************************
[ -1.4e-09: -1.4e-09) 0 (  0.0%) |
[ -1.4e-09: -1.3e-09) 3 ( 30.0%) |*************************************************
[ -1.3e-09: -1.3e-09) 1 ( 10.0%) |****************

Placement estimated geomean non-virtual intra-domain period: 1.71565 ns (582.869 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 1.71565 ns (582.869 MHz)

Placement cost: 1, bb_cost: 17.7676, td_cost: 6.63718e-09, 

Placement resource usage:
  io  implemented as io : 10
  clb implemented as clb: 18

Placement number of temperatures: 88
Placement total # of swap attempts: 3724
	Swaps accepted: 1711 (45.9 %)
	Swaps rejected: 1874 (50.3 %)
	Swaps aborted :  139 ( 3.7 %)


Percentage of different move types:
	Uniform move: 20.49 % (acc=42.73 %, rej=57.27 %, aborted=0.00 %)
	Median move: 23.15 % (acc=50.23 %, rej=44.20 %, aborted=5.57 %)
	W. Centroid move: 21.16 % (acc=53.17 %, rej=45.43 %, aborted=1.40 %)
	Centroid move: 27.95 % (acc=47.55 %, rej=49.18 %, aborted=3.27 %)
	W. Median move: 0.03 % (acc=100.00 %, rej=0.00 %, aborted=0.00 %)
	Crit. Uniform move: 0.03 % (acc=100.00 %, rej=0.00 %, aborted=0.00 %)
	Feasible Region move: 7.20 % (acc=13.43 %, rej=69.40 %, aborted=17.16 %)

Placement Quench timing analysis took 1.8677e-05 seconds (1.3697e-05 STA, 4.98e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00190691 seconds (0.00138117 STA, 0.000525735 slack) (91 full updates: 91 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.01 seconds (max_rss 17.1 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  8 ( 13.8%) |*********************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  5 (  8.6%) |*************
[      0.5:      0.6)  1 (  1.7%) |***
[      0.6:      0.7)  5 (  8.6%) |*************
[      0.7:      0.8)  8 ( 13.8%) |*********************
[      0.8:      0.9) 18 ( 31.0%) |************************************************
[      0.9:        1) 13 ( 22.4%) |***********************************
## Initializing router criticalities took 0.00 seconds (max_rss 17.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0    1216      25      50      35 ( 1.980%)     153 (13.3%)    2.016     -16.60     -2.016      0.000      0.000      N/A
Incr Slack updates 91 in 0.000158247 sec
Full Max Req/Worst Slack updates 48 in 4.5599e-05 sec
Incr Max Req/Worst Slack updates 43 in 4.5697e-05 sec
Incr Criticality updates 9 in 2.2893e-05 sec
Full Criticality updates 82 in 0.000179722 sec
   2    0.0     0.5    0    1292      24      49      22 ( 1.244%)     156 (13.5%)    2.016     -16.60     -2.016      0.000      0.000      N/A
   3    0.0     0.6    0    1295      23      48      26 ( 1.471%)     156 (13.5%)    2.016     -17.19     -2.016      0.000      0.000      N/A
   4    0.0     0.8    0    1271      21      46      16 ( 0.905%)     154 (13.4%)    2.016     -16.76     -2.016      0.000      0.000      N/A
   5    0.0     1.1    0     498      11      21      15 ( 0.848%)     148 (12.8%)    2.016     -16.60     -2.016      0.000      0.000      N/A
   6    0.0     1.4    0     772      12      23      10 ( 0.566%)     152 (13.2%)    2.016     -16.76     -2.016      0.000      0.000      N/A
   7    0.0     1.9    0     629      14      23      12 ( 0.679%)     157 (13.6%)    2.016     -16.76     -2.016      0.000      0.000      N/A
   8    0.0     2.4    0     506       7      14       5 ( 0.283%)     161 (14.0%)    2.017     -16.91     -2.017      0.000      0.000      N/A
   9    0.0     3.1    0     331       5       9       5 ( 0.283%)     160 (13.9%)    2.016     -16.76     -2.016      0.000      0.000      N/A
  10    0.0     4.1    0     539       9      18       6 ( 0.339%)     152 (13.2%)    2.016     -16.76     -2.016      0.000      0.000       14
  11    0.0     5.3    0     325       4       7       2 ( 0.113%)     159 (13.8%)    2.017     -16.91     -2.017      0.000      0.000       18
  12    0.0     6.9    0      21       1       1       1 ( 0.057%)     159 (13.8%)    2.017     -16.91     -2.017      0.000      0.000       15
  13    0.0     9.0    0      84       3       3       3 ( 0.170%)     157 (13.6%)    2.016     -16.76     -2.016      0.000      0.000       13
  14    0.0    11.6    0     132       3       3       0 ( 0.000%)     163 (14.1%)    2.167     -17.13     -2.167      0.000      0.000       14
Restoring best routing
Critical path: 2.16737 ns
Successfully routed after 14 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  8 ( 13.8%) |************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  4 (  6.9%) |************
[      0.4:      0.5)  3 (  5.2%) |*********
[      0.5:      0.6)  1 (  1.7%) |***
[      0.6:      0.7)  4 (  6.9%) |************
[      0.7:      0.8) 15 ( 25.9%) |*********************************************
[      0.8:      0.9)  7 ( 12.1%) |*********************
[      0.9:        1) 16 ( 27.6%) |************************************************
Router Stats: total_nets_routed: 162 total_connections_routed: 315 total_heap_pushes: 8911 total_heap_pops: 3194
# Routing took 0.00 seconds (max_rss 17.1 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 17.1 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1346464
Circuit successfully routed with a channel width factor of 8.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 17.1 MiB, delta_rss +0.0 MiB)
Found 45 mismatches between routing and packing results.
Fixed 34 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.00 seconds (max_rss 17.1 MiB, delta_rss +0.0 MiB)
	EMPTY: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 10, average # input + clock pins used: 0.2, average # output pins used: 0.8
	clb: # blocks: 18, average # input + clock pins used: 3.11111, average # output pins used: 1
Absorbed logical nets 8 out of 34 nets, 26 nets not absorbed.


Average number of bends per net: 3.44000  Maximum # of bends: 8

Number of global nets: 1
Number of routed nets (nonglobal): 25
Wire length results (in units of 1 clb segments)...
	Total wirelength: 163, average net length: 6.52000
	Maximum net length: 16

Wire length results in terms of physical segments...
	Total wiring segments used: 163, average wire segments per net: 6.52000
	Maximum segments used by a net: 16
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)  0 (  0.0%) |
[      0.9:        1)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.7:      0.8)  8 (  4.9%) |*****
[      0.5:      0.6)  0 (  0.0%) |
[      0.4:      0.5)  8 (  4.9%) |*****
[      0.3:      0.4)  6 (  3.7%) |****
[      0.2:      0.3) 18 ( 11.1%) |***********
[      0.1:      0.2) 44 ( 27.2%) |***************************
[        0:      0.1) 78 ( 48.1%) |************************************************
Maximum routing channel utilization:      0.75 at (4,4)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       1   0.200        8
                         1       2   0.900        8
                         2       5   1.600        8
                         3       4   1.200        8
                         4       6   2.000        8
                         5       2   0.500        8
                         6       4   0.600        8
                         7       4   1.100        8
                         8       2   0.500        8
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       1   0.300        8
                         1       0   0.000        8
                         2       1   0.100        8
                         3       3   1.300        8
                         4       6   2.400        8
                         5       5   2.200        8
                         6       4   1.000        8
                         7       1   0.100        8
                         8       1   0.300        8

Total tracks in x-direction: 72, in y-direction: 72

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 3.44922e+06
	Total used logic block area: 970092

Routing area (in minimum width transistor areas)...
	Total routing area: 58977.0, per logic tile: 589.770

Segment usage by type (index):              name type utilization
                               ----------------- ---- -----------
                               unnamed_segment_0    0       0.141

Segment usage by length: length utilization
                         ------ -----------
                              1       0.141


Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.9e-10:  4.4e-10) 8 ( 80.0%) |*************************************************
[  4.4e-10:  5.8e-10) 0 (  0.0%) |
[  5.8e-10:  7.2e-10) 0 (  0.0%) |
[  7.2e-10:  8.6e-10) 0 (  0.0%) |
[  8.6e-10:    1e-09) 0 (  0.0%) |
[    1e-09:  1.1e-09) 0 (  0.0%) |
[  1.1e-09:  1.3e-09) 0 (  0.0%) |
[  1.3e-09:  1.4e-09) 0 (  0.0%) |
[  1.4e-09:  1.6e-09) 0 (  0.0%) |
[  1.6e-09:  1.7e-09) 2 ( 20.0%) |************

Final critical path delay (least slack): 2.16737 ns, Fmax: 461.388 MHz
Final setup Worst Negative Slack (sWNS): -2.16737 ns
Final setup Total Negative Slack (sTNS): -17.1319 ns

Final setup slack histogram:
[ -2.2e-09: -2.1e-09) 1 ( 10.0%) |**********
[ -2.1e-09:   -2e-09) 1 ( 10.0%) |**********
[   -2e-09:   -2e-09) 0 (  0.0%) |
[   -2e-09: -1.9e-09) 0 (  0.0%) |
[ -1.9e-09: -1.9e-09) 0 (  0.0%) |
[ -1.9e-09: -1.8e-09) 0 (  0.0%) |
[ -1.8e-09: -1.7e-09) 1 ( 10.0%) |**********
[ -1.7e-09: -1.7e-09) 0 (  0.0%) |
[ -1.7e-09: -1.6e-09) 5 ( 50.0%) |*************************************************
[ -1.6e-09: -1.5e-09) 2 ( 20.0%) |********************

Final geomean non-virtual intra-domain period: 2.16737 ns (461.388 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 2.16737 ns (461.388 MHz)

Incr Slack updates 1 in 3.076e-06 sec
Full Max Req/Worst Slack updates 1 in 1.283e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 2.645e-06 sec
Flow timing analysis took 0.00273649 seconds (0.00207148 STA, 0.000665017 slack) (108 full updates: 92 setup, 0 hold, 16 combined).
VPR succeeded
The entire flow of VPR took 0.06 seconds (max_rss 17.1 MiB)
Incr Slack updates 15 in 3.3736e-05 sec
Full Max Req/Worst Slack updates 3 in 3.458e-06 sec
Incr Max Req/Worst Slack updates 12 in 8.215e-06 sec
Incr Criticality updates 8 in 1.865e-05 sec
Full Criticality updates 7 in 1.522e-05 sec
	Command being timed: "/home/jiayin/App/vtr/vpr/vpr CozyFabric.xml dual_port_ram --circuit_file dual_port_ram.pre-vpr.blif --route_chan_width 8 --max_router_iterations 150"
	User time (seconds): 0.03
	System time (seconds): 0.02
	Percent of CPU this job got: 96%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:00.06
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 18792
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 30339
	Voluntary context switches: 1
	Involuntary context switches: 159
	Swaps: 0
	File system inputs: 0
	File system outputs: 424
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
