Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Sep  2 09:14:34 2025
| Host         : JoshLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                        16          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (26267)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (26267)
----------------------------------
 There are 26267 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.568        0.000                      0                58265        0.012        0.000                      0                58265        3.000        0.000                       0                 26273  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          3.568        0.000                      0                54045        0.096        0.000                      0                54045        9.500        0.000                       0                 26269  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        3.570        0.000                      0                54045        0.096        0.000                      0                54045        9.500        0.000                       0                 26269  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.568        0.000                      0                54045        0.012        0.000                      0                54045  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.568        0.000                      0                54045        0.012        0.000                      0                54045  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          5.584        0.000                      0                 4220        0.427        0.000                      0                 4220  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.584        0.000                      0                 4220        0.343        0.000                      0                 4220  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.584        0.000                      0                 4220        0.343        0.000                      0                 4220  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        5.586        0.000                      0                 4220        0.427        0.000                      0                 4220  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  my_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.394ns  (logic 6.036ns (36.818%)  route 10.358ns (63.182%))
  Logic Levels:           20  (CARRY4=9 LUT3=1 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.637 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.609    15.246    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_6
    SLICE_X80Y149        LUT4 (Prop_lut4_I1_O)        0.306    15.552 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    15.552    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[21]
    SLICE_X80Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X80Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[21]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.084    19.043    
    SLICE_X80Y149        FDCE (Setup_fdce_C_D)        0.077    19.120    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         19.120    
                         arrival time                         -15.552    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.576ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.340ns  (logic 6.181ns (37.827%)  route 10.159ns (62.173%))
  Logic Levels:           22  (CARRY4=11 LUT3=1 LUT4=1 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.548 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.548    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_0
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.787 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.411    15.197    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2_n_5
    SLICE_X81Y149        LUT5 (Prop_lut5_I4_O)        0.301    15.498 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    15.498    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[30]
    SLICE_X81Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X81Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[30]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.084    19.043    
    SLICE_X81Y149        FDCE (Setup_fdce_C_D)        0.031    19.074    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.074    
                         arrival time                         -15.498    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.327ns  (logic 6.146ns (37.644%)  route 10.181ns (62.356%))
  Logic Levels:           21  (CARRY4=10 LUT3=1 LUT4=1 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.746 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.432    15.178    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_4
    SLICE_X81Y148        LUT5 (Prop_lut5_I4_O)        0.307    15.485 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    15.485    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[27]
    SLICE_X81Y148        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X81Y148        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[27]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.084    19.043    
    SLICE_X81Y148        FDCE (Setup_fdce_C_D)        0.031    19.074    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.074    
                         arrival time                         -15.485    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.340ns  (logic 6.270ns (38.372%)  route 10.070ns (61.628%))
  Logic Levels:           22  (CARRY4=11 LUT3=1 LUT4=1 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.548 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.548    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_0
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.871 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.321    15.192    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2_n_6
    SLICE_X79Y149        LUT5 (Prop_lut5_I4_O)        0.306    15.498 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    15.498    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[29]
    SLICE_X79Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.585    18.564    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X79Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[29]/C
                         clock pessimism              0.577    19.141    
                         clock uncertainty           -0.084    19.057    
    SLICE_X79Y149        FDCE (Setup_fdce_C_D)        0.031    19.088    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.088    
                         arrival time                         -15.498    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.310ns  (logic 6.038ns (37.020%)  route 10.272ns (62.980%))
  Logic Levels:           21  (CARRY4=10 LUT3=1 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.650 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.523    15.173    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_7
    SLICE_X82Y147        LUT4 (Prop_lut4_I1_O)        0.295    15.468 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    15.468    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[24]
    SLICE_X82Y147        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.595    18.574    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X82Y147        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[24]/C
                         clock pessimism              0.560    19.134    
                         clock uncertainty           -0.084    19.050    
    SLICE_X82Y147        FDCE (Setup_fdce_C_D)        0.032    19.082    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.082    
                         arrival time                         -15.468    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.306ns  (logic 6.029ns (36.974%)  route 10.277ns (63.026%))
  Logic Levels:           20  (CARRY4=9 LUT3=1 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.629 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.528    15.157    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_4
    SLICE_X82Y146        LUT4 (Prop_lut4_I1_O)        0.307    15.464 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    15.464    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[23]
    SLICE_X82Y146        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.594    18.573    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X82Y146        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[23]/C
                         clock pessimism              0.560    19.133    
                         clock uncertainty           -0.084    19.049    
    SLICE_X82Y146        FDCE (Setup_fdce_C_D)        0.029    19.078    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.078    
                         arrival time                         -15.464    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.350ns  (logic 6.153ns (37.633%)  route 10.197ns (62.367%))
  Logic Levels:           21  (CARRY4=10 LUT3=1 LUT4=1 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.754 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.448    15.202    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_6
    SLICE_X80Y149        LUT5 (Prop_lut5_I4_O)        0.306    15.508 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    15.508    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[25]
    SLICE_X80Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X80Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[25]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.084    19.043    
    SLICE_X80Y149        FDCE (Setup_fdce_C_D)        0.081    19.124    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.124    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.319ns  (logic 6.263ns (38.380%)  route 10.056ns (61.620%))
  Logic Levels:           22  (CARRY4=11 LUT3=1 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.548 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.548    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_0
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.863 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.307    15.169    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2_n_4
    SLICE_X80Y149        LUT4 (Prop_lut4_I1_O)        0.307    15.476 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    15.476    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[31]
    SLICE_X80Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X80Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[31]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.084    19.043    
    SLICE_X80Y149        FDCE (Setup_fdce_C_D)        0.079    19.122    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.122    
                         arrival time                         -15.476    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.219ns  (logic 6.064ns (37.387%)  route 10.155ns (62.613%))
  Logic Levels:           21  (CARRY4=10 LUT3=1 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.670 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.407    15.076    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_5
    SLICE_X81Y148        LUT4 (Prop_lut4_I1_O)        0.301    15.377 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    15.377    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[26]
    SLICE_X81Y148        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X81Y148        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[26]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.084    19.043    
    SLICE_X81Y148        FDCE (Setup_fdce_C_D)        0.029    19.072    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.072    
                         arrival time                         -15.377    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.712ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.202ns  (logic 6.155ns (37.988%)  route 10.047ns (62.012%))
  Logic Levels:           22  (CARRY4=11 LUT3=1 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.548 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.548    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_0
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.767 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.299    15.065    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2_n_7
    SLICE_X81Y149        LUT4 (Prop_lut4_I1_O)        0.295    15.360 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    15.360    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[28]
    SLICE_X81Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X81Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[28]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.084    19.043    
    SLICE_X81Y149        FDCE (Setup_fdce_C_D)        0.029    19.072    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.072    
                         arrival time                         -15.360    
  -------------------------------------------------------------------
                         slack                                  3.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_xmss_node/din_bram_reg[223]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.612%)  route 0.168ns (54.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.555    -0.609    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X63Y131        FDCE                                         r  my_accelerator/my_control_system/my_xmss_node/din_bram_reg[223]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  my_accelerator/my_control_system/my_xmss_node/din_bram_reg[223]/Q
                         net (fo=1, routed)           0.168    -0.300    <hidden>
    RAMB36_X1Y26         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.868    -0.805    <hidden>
    RAMB36_X1Y26         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.254    -0.551    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155    -0.396    <hidden>
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 my_accelerator/my_wrapper_fifo_mux/din_fifo_reg[155]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.612%)  route 0.168ns (54.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.559    -0.605    my_accelerator/my_wrapper_fifo_mux/clk_out1
    SLICE_X9Y121         FDCE                                         r  my_accelerator/my_wrapper_fifo_mux/din_fifo_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  my_accelerator/my_wrapper_fifo_mux/din_fifo_reg[155]/Q
                         net (fo=1, routed)           0.168    -0.296    <hidden>
    RAMB36_X0Y24         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.870    -0.803    <hidden>
    RAMB36_X0Y24         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.254    -0.549    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[10])
                                                      0.155    -0.394    <hidden>
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_xmss_node/din_bram_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.345%)  route 0.170ns (54.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.587    -0.577    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X72Y111        FDCE                                         r  my_accelerator/my_control_system/my_xmss_node/din_bram_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.436 r  my_accelerator/my_control_system/my_xmss_node/din_bram_reg[13]/Q
                         net (fo=1, routed)           0.170    -0.266    <hidden>
    RAMB36_X2Y22         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.898    -0.775    <hidden>
    RAMB36_X2Y22         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.253    -0.522    
    RAMB36_X2Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.155    -0.367    <hidden>
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_wots_sign/sk_reg[205]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_wots_sign/chain_x_reg[205]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.563    -0.601    my_accelerator/my_control_system/my_wots_sign/clk_out1
    SLICE_X11Y132        FDRE                                         r  my_accelerator/my_control_system/my_wots_sign/sk_reg[205]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  my_accelerator/my_control_system/my_wots_sign/sk_reg[205]/Q
                         net (fo=1, routed)           0.052    -0.408    my_accelerator/my_control_system/my_wots_sign/sk[205]
    SLICE_X10Y132        LUT4 (Prop_lut4_I3_O)        0.045    -0.363 r  my_accelerator/my_control_system/my_wots_sign/chain_x[205]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    my_accelerator/my_control_system/my_wots_sign/chain_x0_in[205]
    SLICE_X10Y132        FDCE                                         r  my_accelerator/my_control_system/my_wots_sign/chain_x_reg[205]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.832    -0.841    my_accelerator/my_control_system/my_wots_sign/clk_out1
    SLICE_X10Y132        FDCE                                         r  my_accelerator/my_control_system/my_wots_sign/chain_x_reg[205]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X10Y132        FDCE (Hold_fdce_C_D)         0.121    -0.467    my_accelerator/my_control_system/my_wots_sign/chain_x_reg[205]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_mux/hash_data_in_3_reg[224]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/data_reg_3_reg[224]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.627    -0.537    my_accelerator/my_control_system/my_hash_mux/clk_out1
    SLICE_X55Y175        FDCE                                         r  my_accelerator/my_control_system/my_hash_mux/hash_data_in_3_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y175        FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  my_accelerator/my_control_system/my_hash_mux/hash_data_in_3_reg[224]/Q
                         net (fo=1, routed)           0.052    -0.344    my_accelerator/my_control_system/my_hash_unit/hash_data_in_3[224]
    SLICE_X54Y175        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/data_reg_3_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.898    -0.775    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X54Y175        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/data_reg_3_reg[224]/C
                         clock pessimism              0.251    -0.524    
    SLICE_X54Y175        FDRE (Hold_fdre_C_D)         0.076    -0.448    my_accelerator/my_control_system/my_hash_unit/data_reg_3_reg[224]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/s_tdata_i_0_reg[482]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.557    -0.607    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X67Y133        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_0_reg[482]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_0_reg[482]/Q
                         net (fo=1, routed)           0.052    -0.414    my_accelerator/my_control_system/my_hash_unit/s_tdata_i[482]
    SLICE_X66Y133        LUT6 (Prop_lut6_I5_O)        0.045    -0.369 r  my_accelerator/my_control_system/my_hash_unit/i___1510/O
                         net (fo=1, routed)           0.000    -0.369    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][31]_1[2]
    SLICE_X66Y133        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.827    -0.846    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X66Y133        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][2]/C
                         clock pessimism              0.252    -0.594    
    SLICE_X66Y133        FDCE (Hold_fdce_C_D)         0.121    -0.473    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[429]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[2][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.554    -0.610    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X55Y136        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[429]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[429]/Q
                         net (fo=1, routed)           0.052    -0.417    my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg_n_0_[429]
    SLICE_X54Y136        LUT6 (Prop_lut6_I5_O)        0.045    -0.372 r  my_accelerator/my_control_system/my_hash_unit/i___2493/O
                         net (fo=1, routed)           0.000    -0.372    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[2][31]_1[13]
    SLICE_X54Y136        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.822    -0.850    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/clk_out1
    SLICE_X54Y136        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[2][13]/C
                         clock pessimism              0.253    -0.597    
    SLICE_X54Y136        FDCE (Hold_fdce_C_D)         0.121    -0.476    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[2][13]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[364]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.555    -0.609    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X57Y135        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[364]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[364]/Q
                         net (fo=1, routed)           0.052    -0.416    my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg_n_0_[364]
    SLICE_X56Y135        LUT6 (Prop_lut6_I5_O)        0.045    -0.371 r  my_accelerator/my_control_system/my_hash_unit/i___2462/O
                         net (fo=1, routed)           0.000    -0.371    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][31]_1[12]
    SLICE_X56Y135        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.824    -0.849    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/clk_out1
    SLICE_X56Y135        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][12]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X56Y135        FDCE (Hold_fdce_C_D)         0.121    -0.475    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][12]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[353]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.558    -0.606    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X71Y135        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[353]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[353]/Q
                         net (fo=1, routed)           0.052    -0.413    my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg_n_0_[353]
    SLICE_X70Y135        LUT6 (Prop_lut6_I5_O)        0.045    -0.368 r  my_accelerator/my_control_system/my_hash_unit/i___2473/O
                         net (fo=1, routed)           0.000    -0.368    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][31]_1[1]
    SLICE_X70Y135        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.829    -0.844    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/clk_out1
    SLICE_X70Y135        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][1]/C
                         clock pessimism              0.251    -0.593    
    SLICE_X70Y135        FDCE (Hold_fdce_C_D)         0.121    -0.472    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[8][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.587    -0.577    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X77Y136        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[224]/Q
                         net (fo=1, routed)           0.052    -0.384    my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg_n_0_[224]
    SLICE_X76Y136        LUT6 (Prop_lut6_I5_O)        0.045    -0.339 r  my_accelerator/my_control_system/my_hash_unit/i___2410/O
                         net (fo=1, routed)           0.000    -0.339    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[8][31]_1[0]
    SLICE_X76Y136        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.859    -0.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/clk_out1
    SLICE_X76Y136        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[8][0]/C
                         clock pessimism              0.250    -0.564    
    SLICE_X76Y136        FDCE (Hold_fdce_C_D)         0.121    -0.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[8][0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y22     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y22     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y24     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y24     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y25     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y25     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y26     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y26     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y18     my_accelerator/my_control_system/my_wots_pkFromSig/tmp_array_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y18     my_accelerator/my_control_system/my_wots_pkFromSig/tmp_array_reg_1_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y110    led0_g_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y110    led0_g_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X88Y111    led0_r_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X88Y111    led0_r_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y101    my_accelerator/din_global_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y101    my_accelerator/din_global_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y106    my_accelerator/din_global_reg[100]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y106    my_accelerator/din_global_reg[100]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y106    my_accelerator/din_global_reg[101]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y106    my_accelerator/din_global_reg[101]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y110    led0_g_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y110    led0_g_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X88Y111    led0_r_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X88Y111    led0_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y101    my_accelerator/din_global_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y101    my_accelerator/din_global_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y106    my_accelerator/din_global_reg[100]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y106    my_accelerator/din_global_reg[100]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y106    my_accelerator/din_global_reg[101]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y106    my_accelerator/din_global_reg[101]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   my_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  my_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  my_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  my_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.394ns  (logic 6.036ns (36.818%)  route 10.358ns (63.182%))
  Logic Levels:           20  (CARRY4=9 LUT3=1 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.637 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.609    15.246    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_6
    SLICE_X80Y149        LUT4 (Prop_lut4_I1_O)        0.306    15.552 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    15.552    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[21]
    SLICE_X80Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X80Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[21]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.082    19.045    
    SLICE_X80Y149        FDCE (Setup_fdce_C_D)        0.077    19.122    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         19.122    
                         arrival time                         -15.552    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.340ns  (logic 6.181ns (37.827%)  route 10.159ns (62.173%))
  Logic Levels:           22  (CARRY4=11 LUT3=1 LUT4=1 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.548 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.548    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_0
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.787 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.411    15.197    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2_n_5
    SLICE_X81Y149        LUT5 (Prop_lut5_I4_O)        0.301    15.498 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    15.498    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[30]
    SLICE_X81Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X81Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[30]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.082    19.045    
    SLICE_X81Y149        FDCE (Setup_fdce_C_D)        0.031    19.076    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.076    
                         arrival time                         -15.498    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.327ns  (logic 6.146ns (37.644%)  route 10.181ns (62.356%))
  Logic Levels:           21  (CARRY4=10 LUT3=1 LUT4=1 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.746 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.432    15.178    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_4
    SLICE_X81Y148        LUT5 (Prop_lut5_I4_O)        0.307    15.485 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    15.485    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[27]
    SLICE_X81Y148        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X81Y148        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[27]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.082    19.045    
    SLICE_X81Y148        FDCE (Setup_fdce_C_D)        0.031    19.076    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.076    
                         arrival time                         -15.485    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.340ns  (logic 6.270ns (38.372%)  route 10.070ns (61.628%))
  Logic Levels:           22  (CARRY4=11 LUT3=1 LUT4=1 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.548 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.548    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_0
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.871 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.321    15.192    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2_n_6
    SLICE_X79Y149        LUT5 (Prop_lut5_I4_O)        0.306    15.498 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    15.498    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[29]
    SLICE_X79Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.585    18.564    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X79Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[29]/C
                         clock pessimism              0.577    19.141    
                         clock uncertainty           -0.082    19.059    
    SLICE_X79Y149        FDCE (Setup_fdce_C_D)        0.031    19.090    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.090    
                         arrival time                         -15.498    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.616ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.310ns  (logic 6.038ns (37.020%)  route 10.272ns (62.980%))
  Logic Levels:           21  (CARRY4=10 LUT3=1 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.650 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.523    15.173    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_7
    SLICE_X82Y147        LUT4 (Prop_lut4_I1_O)        0.295    15.468 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    15.468    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[24]
    SLICE_X82Y147        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.595    18.574    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X82Y147        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[24]/C
                         clock pessimism              0.560    19.134    
                         clock uncertainty           -0.082    19.052    
    SLICE_X82Y147        FDCE (Setup_fdce_C_D)        0.032    19.084    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.084    
                         arrival time                         -15.468    
  -------------------------------------------------------------------
                         slack                                  3.616    

Slack (MET) :             3.616ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.306ns  (logic 6.029ns (36.974%)  route 10.277ns (63.026%))
  Logic Levels:           20  (CARRY4=9 LUT3=1 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.629 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.528    15.157    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_4
    SLICE_X82Y146        LUT4 (Prop_lut4_I1_O)        0.307    15.464 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    15.464    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[23]
    SLICE_X82Y146        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.594    18.573    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X82Y146        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[23]/C
                         clock pessimism              0.560    19.133    
                         clock uncertainty           -0.082    19.051    
    SLICE_X82Y146        FDCE (Setup_fdce_C_D)        0.029    19.080    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.080    
                         arrival time                         -15.464    
  -------------------------------------------------------------------
                         slack                                  3.616    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.350ns  (logic 6.153ns (37.633%)  route 10.197ns (62.367%))
  Logic Levels:           21  (CARRY4=10 LUT3=1 LUT4=1 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.754 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.448    15.202    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_6
    SLICE_X80Y149        LUT5 (Prop_lut5_I4_O)        0.306    15.508 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    15.508    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[25]
    SLICE_X80Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X80Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[25]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.082    19.045    
    SLICE_X80Y149        FDCE (Setup_fdce_C_D)        0.081    19.126    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.319ns  (logic 6.263ns (38.380%)  route 10.056ns (61.620%))
  Logic Levels:           22  (CARRY4=11 LUT3=1 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.548 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.548    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_0
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.863 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.307    15.169    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2_n_4
    SLICE_X80Y149        LUT4 (Prop_lut4_I1_O)        0.307    15.476 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    15.476    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[31]
    SLICE_X80Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X80Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[31]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.082    19.045    
    SLICE_X80Y149        FDCE (Setup_fdce_C_D)        0.079    19.124    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.124    
                         arrival time                         -15.476    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.219ns  (logic 6.064ns (37.387%)  route 10.155ns (62.613%))
  Logic Levels:           21  (CARRY4=10 LUT3=1 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.670 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.407    15.076    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_5
    SLICE_X81Y148        LUT4 (Prop_lut4_I1_O)        0.301    15.377 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    15.377    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[26]
    SLICE_X81Y148        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X81Y148        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[26]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.082    19.045    
    SLICE_X81Y148        FDCE (Setup_fdce_C_D)        0.029    19.074    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.074    
                         arrival time                         -15.377    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.714ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.202ns  (logic 6.155ns (37.988%)  route 10.047ns (62.012%))
  Logic Levels:           22  (CARRY4=11 LUT3=1 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.548 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.548    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_0
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.767 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.299    15.065    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2_n_7
    SLICE_X81Y149        LUT4 (Prop_lut4_I1_O)        0.295    15.360 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    15.360    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[28]
    SLICE_X81Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X81Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[28]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.082    19.045    
    SLICE_X81Y149        FDCE (Setup_fdce_C_D)        0.029    19.074    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.074    
                         arrival time                         -15.360    
  -------------------------------------------------------------------
                         slack                                  3.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_xmss_node/din_bram_reg[223]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.612%)  route 0.168ns (54.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.555    -0.609    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X63Y131        FDCE                                         r  my_accelerator/my_control_system/my_xmss_node/din_bram_reg[223]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  my_accelerator/my_control_system/my_xmss_node/din_bram_reg[223]/Q
                         net (fo=1, routed)           0.168    -0.300    <hidden>
    RAMB36_X1Y26         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.868    -0.805    <hidden>
    RAMB36_X1Y26         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.254    -0.551    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155    -0.396    <hidden>
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 my_accelerator/my_wrapper_fifo_mux/din_fifo_reg[155]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.612%)  route 0.168ns (54.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.559    -0.605    my_accelerator/my_wrapper_fifo_mux/clk_out1
    SLICE_X9Y121         FDCE                                         r  my_accelerator/my_wrapper_fifo_mux/din_fifo_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  my_accelerator/my_wrapper_fifo_mux/din_fifo_reg[155]/Q
                         net (fo=1, routed)           0.168    -0.296    <hidden>
    RAMB36_X0Y24         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.870    -0.803    <hidden>
    RAMB36_X0Y24         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.254    -0.549    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[10])
                                                      0.155    -0.394    <hidden>
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_xmss_node/din_bram_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.345%)  route 0.170ns (54.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.587    -0.577    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X72Y111        FDCE                                         r  my_accelerator/my_control_system/my_xmss_node/din_bram_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.436 r  my_accelerator/my_control_system/my_xmss_node/din_bram_reg[13]/Q
                         net (fo=1, routed)           0.170    -0.266    <hidden>
    RAMB36_X2Y22         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.898    -0.775    <hidden>
    RAMB36_X2Y22         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.253    -0.522    
    RAMB36_X2Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.155    -0.367    <hidden>
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_wots_sign/sk_reg[205]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_wots_sign/chain_x_reg[205]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.563    -0.601    my_accelerator/my_control_system/my_wots_sign/clk_out1
    SLICE_X11Y132        FDRE                                         r  my_accelerator/my_control_system/my_wots_sign/sk_reg[205]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  my_accelerator/my_control_system/my_wots_sign/sk_reg[205]/Q
                         net (fo=1, routed)           0.052    -0.408    my_accelerator/my_control_system/my_wots_sign/sk[205]
    SLICE_X10Y132        LUT4 (Prop_lut4_I3_O)        0.045    -0.363 r  my_accelerator/my_control_system/my_wots_sign/chain_x[205]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    my_accelerator/my_control_system/my_wots_sign/chain_x0_in[205]
    SLICE_X10Y132        FDCE                                         r  my_accelerator/my_control_system/my_wots_sign/chain_x_reg[205]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.832    -0.841    my_accelerator/my_control_system/my_wots_sign/clk_out1
    SLICE_X10Y132        FDCE                                         r  my_accelerator/my_control_system/my_wots_sign/chain_x_reg[205]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X10Y132        FDCE (Hold_fdce_C_D)         0.121    -0.467    my_accelerator/my_control_system/my_wots_sign/chain_x_reg[205]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_mux/hash_data_in_3_reg[224]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/data_reg_3_reg[224]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.627    -0.537    my_accelerator/my_control_system/my_hash_mux/clk_out1
    SLICE_X55Y175        FDCE                                         r  my_accelerator/my_control_system/my_hash_mux/hash_data_in_3_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y175        FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  my_accelerator/my_control_system/my_hash_mux/hash_data_in_3_reg[224]/Q
                         net (fo=1, routed)           0.052    -0.344    my_accelerator/my_control_system/my_hash_unit/hash_data_in_3[224]
    SLICE_X54Y175        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/data_reg_3_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.898    -0.775    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X54Y175        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/data_reg_3_reg[224]/C
                         clock pessimism              0.251    -0.524    
    SLICE_X54Y175        FDRE (Hold_fdre_C_D)         0.076    -0.448    my_accelerator/my_control_system/my_hash_unit/data_reg_3_reg[224]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/s_tdata_i_0_reg[482]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.557    -0.607    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X67Y133        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_0_reg[482]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_0_reg[482]/Q
                         net (fo=1, routed)           0.052    -0.414    my_accelerator/my_control_system/my_hash_unit/s_tdata_i[482]
    SLICE_X66Y133        LUT6 (Prop_lut6_I5_O)        0.045    -0.369 r  my_accelerator/my_control_system/my_hash_unit/i___1510/O
                         net (fo=1, routed)           0.000    -0.369    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][31]_1[2]
    SLICE_X66Y133        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.827    -0.846    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X66Y133        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][2]/C
                         clock pessimism              0.252    -0.594    
    SLICE_X66Y133        FDCE (Hold_fdce_C_D)         0.121    -0.473    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[429]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[2][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.554    -0.610    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X55Y136        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[429]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[429]/Q
                         net (fo=1, routed)           0.052    -0.417    my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg_n_0_[429]
    SLICE_X54Y136        LUT6 (Prop_lut6_I5_O)        0.045    -0.372 r  my_accelerator/my_control_system/my_hash_unit/i___2493/O
                         net (fo=1, routed)           0.000    -0.372    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[2][31]_1[13]
    SLICE_X54Y136        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.822    -0.850    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/clk_out1
    SLICE_X54Y136        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[2][13]/C
                         clock pessimism              0.253    -0.597    
    SLICE_X54Y136        FDCE (Hold_fdce_C_D)         0.121    -0.476    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[2][13]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[364]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.555    -0.609    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X57Y135        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[364]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[364]/Q
                         net (fo=1, routed)           0.052    -0.416    my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg_n_0_[364]
    SLICE_X56Y135        LUT6 (Prop_lut6_I5_O)        0.045    -0.371 r  my_accelerator/my_control_system/my_hash_unit/i___2462/O
                         net (fo=1, routed)           0.000    -0.371    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][31]_1[12]
    SLICE_X56Y135        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.824    -0.849    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/clk_out1
    SLICE_X56Y135        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][12]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X56Y135        FDCE (Hold_fdce_C_D)         0.121    -0.475    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][12]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[353]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.558    -0.606    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X71Y135        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[353]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[353]/Q
                         net (fo=1, routed)           0.052    -0.413    my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg_n_0_[353]
    SLICE_X70Y135        LUT6 (Prop_lut6_I5_O)        0.045    -0.368 r  my_accelerator/my_control_system/my_hash_unit/i___2473/O
                         net (fo=1, routed)           0.000    -0.368    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][31]_1[1]
    SLICE_X70Y135        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.829    -0.844    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/clk_out1
    SLICE_X70Y135        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][1]/C
                         clock pessimism              0.251    -0.593    
    SLICE_X70Y135        FDCE (Hold_fdce_C_D)         0.121    -0.472    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[8][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.587    -0.577    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X77Y136        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[224]/Q
                         net (fo=1, routed)           0.052    -0.384    my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg_n_0_[224]
    SLICE_X76Y136        LUT6 (Prop_lut6_I5_O)        0.045    -0.339 r  my_accelerator/my_control_system/my_hash_unit/i___2410/O
                         net (fo=1, routed)           0.000    -0.339    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[8][31]_1[0]
    SLICE_X76Y136        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.859    -0.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/clk_out1
    SLICE_X76Y136        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[8][0]/C
                         clock pessimism              0.250    -0.564    
    SLICE_X76Y136        FDCE (Hold_fdce_C_D)         0.121    -0.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[8][0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y22     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y22     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y24     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y24     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y25     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y25     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y26     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y26     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y18     my_accelerator/my_control_system/my_wots_pkFromSig/tmp_array_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y18     my_accelerator/my_control_system/my_wots_pkFromSig/tmp_array_reg_1_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y110    led0_g_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y110    led0_g_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X88Y111    led0_r_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X88Y111    led0_r_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y101    my_accelerator/din_global_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y101    my_accelerator/din_global_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y106    my_accelerator/din_global_reg[100]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y106    my_accelerator/din_global_reg[100]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y106    my_accelerator/din_global_reg[101]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y106    my_accelerator/din_global_reg[101]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y110    led0_g_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y110    led0_g_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X88Y111    led0_r_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X88Y111    led0_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y101    my_accelerator/din_global_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X38Y101    my_accelerator/din_global_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y106    my_accelerator/din_global_reg[100]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y106    my_accelerator/din_global_reg[100]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y106    my_accelerator/din_global_reg[101]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y106    my_accelerator/din_global_reg[101]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   my_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  my_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  my_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.394ns  (logic 6.036ns (36.818%)  route 10.358ns (63.182%))
  Logic Levels:           20  (CARRY4=9 LUT3=1 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.637 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.609    15.246    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_6
    SLICE_X80Y149        LUT4 (Prop_lut4_I1_O)        0.306    15.552 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    15.552    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[21]
    SLICE_X80Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X80Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[21]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.084    19.043    
    SLICE_X80Y149        FDCE (Setup_fdce_C_D)        0.077    19.120    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         19.120    
                         arrival time                         -15.552    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.576ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.340ns  (logic 6.181ns (37.827%)  route 10.159ns (62.173%))
  Logic Levels:           22  (CARRY4=11 LUT3=1 LUT4=1 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.548 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.548    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_0
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.787 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.411    15.197    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2_n_5
    SLICE_X81Y149        LUT5 (Prop_lut5_I4_O)        0.301    15.498 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    15.498    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[30]
    SLICE_X81Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X81Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[30]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.084    19.043    
    SLICE_X81Y149        FDCE (Setup_fdce_C_D)        0.031    19.074    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.074    
                         arrival time                         -15.498    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.327ns  (logic 6.146ns (37.644%)  route 10.181ns (62.356%))
  Logic Levels:           21  (CARRY4=10 LUT3=1 LUT4=1 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.746 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.432    15.178    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_4
    SLICE_X81Y148        LUT5 (Prop_lut5_I4_O)        0.307    15.485 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    15.485    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[27]
    SLICE_X81Y148        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X81Y148        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[27]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.084    19.043    
    SLICE_X81Y148        FDCE (Setup_fdce_C_D)        0.031    19.074    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.074    
                         arrival time                         -15.485    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.340ns  (logic 6.270ns (38.372%)  route 10.070ns (61.628%))
  Logic Levels:           22  (CARRY4=11 LUT3=1 LUT4=1 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.548 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.548    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_0
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.871 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.321    15.192    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2_n_6
    SLICE_X79Y149        LUT5 (Prop_lut5_I4_O)        0.306    15.498 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    15.498    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[29]
    SLICE_X79Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.585    18.564    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X79Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[29]/C
                         clock pessimism              0.577    19.141    
                         clock uncertainty           -0.084    19.057    
    SLICE_X79Y149        FDCE (Setup_fdce_C_D)        0.031    19.088    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.088    
                         arrival time                         -15.498    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.310ns  (logic 6.038ns (37.020%)  route 10.272ns (62.980%))
  Logic Levels:           21  (CARRY4=10 LUT3=1 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.650 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.523    15.173    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_7
    SLICE_X82Y147        LUT4 (Prop_lut4_I1_O)        0.295    15.468 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    15.468    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[24]
    SLICE_X82Y147        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.595    18.574    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X82Y147        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[24]/C
                         clock pessimism              0.560    19.134    
                         clock uncertainty           -0.084    19.050    
    SLICE_X82Y147        FDCE (Setup_fdce_C_D)        0.032    19.082    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.082    
                         arrival time                         -15.468    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.306ns  (logic 6.029ns (36.974%)  route 10.277ns (63.026%))
  Logic Levels:           20  (CARRY4=9 LUT3=1 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.629 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.528    15.157    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_4
    SLICE_X82Y146        LUT4 (Prop_lut4_I1_O)        0.307    15.464 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    15.464    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[23]
    SLICE_X82Y146        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.594    18.573    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X82Y146        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[23]/C
                         clock pessimism              0.560    19.133    
                         clock uncertainty           -0.084    19.049    
    SLICE_X82Y146        FDCE (Setup_fdce_C_D)        0.029    19.078    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.078    
                         arrival time                         -15.464    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.350ns  (logic 6.153ns (37.633%)  route 10.197ns (62.367%))
  Logic Levels:           21  (CARRY4=10 LUT3=1 LUT4=1 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.754 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.448    15.202    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_6
    SLICE_X80Y149        LUT5 (Prop_lut5_I4_O)        0.306    15.508 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    15.508    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[25]
    SLICE_X80Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X80Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[25]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.084    19.043    
    SLICE_X80Y149        FDCE (Setup_fdce_C_D)        0.081    19.124    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.124    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.319ns  (logic 6.263ns (38.380%)  route 10.056ns (61.620%))
  Logic Levels:           22  (CARRY4=11 LUT3=1 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.548 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.548    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_0
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.863 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.307    15.169    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2_n_4
    SLICE_X80Y149        LUT4 (Prop_lut4_I1_O)        0.307    15.476 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    15.476    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[31]
    SLICE_X80Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X80Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[31]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.084    19.043    
    SLICE_X80Y149        FDCE (Setup_fdce_C_D)        0.079    19.122    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.122    
                         arrival time                         -15.476    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.219ns  (logic 6.064ns (37.387%)  route 10.155ns (62.613%))
  Logic Levels:           21  (CARRY4=10 LUT3=1 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.670 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.407    15.076    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_5
    SLICE_X81Y148        LUT4 (Prop_lut4_I1_O)        0.301    15.377 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    15.377    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[26]
    SLICE_X81Y148        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X81Y148        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[26]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.084    19.043    
    SLICE_X81Y148        FDCE (Setup_fdce_C_D)        0.029    19.072    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.072    
                         arrival time                         -15.377    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.712ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.202ns  (logic 6.155ns (37.988%)  route 10.047ns (62.012%))
  Logic Levels:           22  (CARRY4=11 LUT3=1 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.548 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.548    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_0
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.767 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.299    15.065    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2_n_7
    SLICE_X81Y149        LUT4 (Prop_lut4_I1_O)        0.295    15.360 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    15.360    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[28]
    SLICE_X81Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X81Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[28]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.084    19.043    
    SLICE_X81Y149        FDCE (Setup_fdce_C_D)        0.029    19.072    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.072    
                         arrival time                         -15.360    
  -------------------------------------------------------------------
                         slack                                  3.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_xmss_node/din_bram_reg[223]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.612%)  route 0.168ns (54.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.555    -0.609    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X63Y131        FDCE                                         r  my_accelerator/my_control_system/my_xmss_node/din_bram_reg[223]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  my_accelerator/my_control_system/my_xmss_node/din_bram_reg[223]/Q
                         net (fo=1, routed)           0.168    -0.300    <hidden>
    RAMB36_X1Y26         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.868    -0.805    <hidden>
    RAMB36_X1Y26         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.084    -0.467    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155    -0.312    <hidden>
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 my_accelerator/my_wrapper_fifo_mux/din_fifo_reg[155]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.612%)  route 0.168ns (54.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.559    -0.605    my_accelerator/my_wrapper_fifo_mux/clk_out1
    SLICE_X9Y121         FDCE                                         r  my_accelerator/my_wrapper_fifo_mux/din_fifo_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  my_accelerator/my_wrapper_fifo_mux/din_fifo_reg[155]/Q
                         net (fo=1, routed)           0.168    -0.296    <hidden>
    RAMB36_X0Y24         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.870    -0.803    <hidden>
    RAMB36_X0Y24         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.254    -0.549    
                         clock uncertainty            0.084    -0.465    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[10])
                                                      0.155    -0.310    <hidden>
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_xmss_node/din_bram_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.345%)  route 0.170ns (54.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.587    -0.577    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X72Y111        FDCE                                         r  my_accelerator/my_control_system/my_xmss_node/din_bram_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.436 r  my_accelerator/my_control_system/my_xmss_node/din_bram_reg[13]/Q
                         net (fo=1, routed)           0.170    -0.266    <hidden>
    RAMB36_X2Y22         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.898    -0.775    <hidden>
    RAMB36_X2Y22         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.253    -0.522    
                         clock uncertainty            0.084    -0.438    
    RAMB36_X2Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.155    -0.283    <hidden>
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_wots_sign/sk_reg[205]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_wots_sign/chain_x_reg[205]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.563    -0.601    my_accelerator/my_control_system/my_wots_sign/clk_out1
    SLICE_X11Y132        FDRE                                         r  my_accelerator/my_control_system/my_wots_sign/sk_reg[205]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  my_accelerator/my_control_system/my_wots_sign/sk_reg[205]/Q
                         net (fo=1, routed)           0.052    -0.408    my_accelerator/my_control_system/my_wots_sign/sk[205]
    SLICE_X10Y132        LUT4 (Prop_lut4_I3_O)        0.045    -0.363 r  my_accelerator/my_control_system/my_wots_sign/chain_x[205]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    my_accelerator/my_control_system/my_wots_sign/chain_x0_in[205]
    SLICE_X10Y132        FDCE                                         r  my_accelerator/my_control_system/my_wots_sign/chain_x_reg[205]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.832    -0.841    my_accelerator/my_control_system/my_wots_sign/clk_out1
    SLICE_X10Y132        FDCE                                         r  my_accelerator/my_control_system/my_wots_sign/chain_x_reg[205]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.084    -0.505    
    SLICE_X10Y132        FDCE (Hold_fdce_C_D)         0.121    -0.384    my_accelerator/my_control_system/my_wots_sign/chain_x_reg[205]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_mux/hash_data_in_3_reg[224]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/data_reg_3_reg[224]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.627    -0.537    my_accelerator/my_control_system/my_hash_mux/clk_out1
    SLICE_X55Y175        FDCE                                         r  my_accelerator/my_control_system/my_hash_mux/hash_data_in_3_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y175        FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  my_accelerator/my_control_system/my_hash_mux/hash_data_in_3_reg[224]/Q
                         net (fo=1, routed)           0.052    -0.344    my_accelerator/my_control_system/my_hash_unit/hash_data_in_3[224]
    SLICE_X54Y175        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/data_reg_3_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.898    -0.775    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X54Y175        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/data_reg_3_reg[224]/C
                         clock pessimism              0.251    -0.524    
                         clock uncertainty            0.084    -0.440    
    SLICE_X54Y175        FDRE (Hold_fdre_C_D)         0.076    -0.364    my_accelerator/my_control_system/my_hash_unit/data_reg_3_reg[224]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/s_tdata_i_0_reg[482]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.557    -0.607    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X67Y133        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_0_reg[482]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_0_reg[482]/Q
                         net (fo=1, routed)           0.052    -0.414    my_accelerator/my_control_system/my_hash_unit/s_tdata_i[482]
    SLICE_X66Y133        LUT6 (Prop_lut6_I5_O)        0.045    -0.369 r  my_accelerator/my_control_system/my_hash_unit/i___1510/O
                         net (fo=1, routed)           0.000    -0.369    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][31]_1[2]
    SLICE_X66Y133        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.827    -0.846    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X66Y133        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][2]/C
                         clock pessimism              0.252    -0.594    
                         clock uncertainty            0.084    -0.511    
    SLICE_X66Y133        FDCE (Hold_fdce_C_D)         0.121    -0.390    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[429]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[2][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.554    -0.610    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X55Y136        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[429]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[429]/Q
                         net (fo=1, routed)           0.052    -0.417    my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg_n_0_[429]
    SLICE_X54Y136        LUT6 (Prop_lut6_I5_O)        0.045    -0.372 r  my_accelerator/my_control_system/my_hash_unit/i___2493/O
                         net (fo=1, routed)           0.000    -0.372    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[2][31]_1[13]
    SLICE_X54Y136        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.822    -0.850    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/clk_out1
    SLICE_X54Y136        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[2][13]/C
                         clock pessimism              0.253    -0.597    
                         clock uncertainty            0.084    -0.514    
    SLICE_X54Y136        FDCE (Hold_fdce_C_D)         0.121    -0.393    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[2][13]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[364]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.555    -0.609    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X57Y135        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[364]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[364]/Q
                         net (fo=1, routed)           0.052    -0.416    my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg_n_0_[364]
    SLICE_X56Y135        LUT6 (Prop_lut6_I5_O)        0.045    -0.371 r  my_accelerator/my_control_system/my_hash_unit/i___2462/O
                         net (fo=1, routed)           0.000    -0.371    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][31]_1[12]
    SLICE_X56Y135        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.824    -0.849    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/clk_out1
    SLICE_X56Y135        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][12]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.084    -0.513    
    SLICE_X56Y135        FDCE (Hold_fdce_C_D)         0.121    -0.392    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][12]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[353]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.558    -0.606    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X71Y135        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[353]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[353]/Q
                         net (fo=1, routed)           0.052    -0.413    my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg_n_0_[353]
    SLICE_X70Y135        LUT6 (Prop_lut6_I5_O)        0.045    -0.368 r  my_accelerator/my_control_system/my_hash_unit/i___2473/O
                         net (fo=1, routed)           0.000    -0.368    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][31]_1[1]
    SLICE_X70Y135        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.829    -0.844    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/clk_out1
    SLICE_X70Y135        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][1]/C
                         clock pessimism              0.251    -0.593    
                         clock uncertainty            0.084    -0.510    
    SLICE_X70Y135        FDCE (Hold_fdce_C_D)         0.121    -0.389    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[8][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.587    -0.577    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X77Y136        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[224]/Q
                         net (fo=1, routed)           0.052    -0.384    my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg_n_0_[224]
    SLICE_X76Y136        LUT6 (Prop_lut6_I5_O)        0.045    -0.339 r  my_accelerator/my_control_system/my_hash_unit/i___2410/O
                         net (fo=1, routed)           0.000    -0.339    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[8][31]_1[0]
    SLICE_X76Y136        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.859    -0.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/clk_out1
    SLICE_X76Y136        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[8][0]/C
                         clock pessimism              0.250    -0.564    
                         clock uncertainty            0.084    -0.481    
    SLICE_X76Y136        FDCE (Hold_fdce_C_D)         0.121    -0.360    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[8][0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.020    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.394ns  (logic 6.036ns (36.818%)  route 10.358ns (63.182%))
  Logic Levels:           20  (CARRY4=9 LUT3=1 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.637 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.609    15.246    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_6
    SLICE_X80Y149        LUT4 (Prop_lut4_I1_O)        0.306    15.552 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    15.552    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[21]
    SLICE_X80Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X80Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[21]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.084    19.043    
    SLICE_X80Y149        FDCE (Setup_fdce_C_D)        0.077    19.120    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         19.120    
                         arrival time                         -15.552    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.576ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.340ns  (logic 6.181ns (37.827%)  route 10.159ns (62.173%))
  Logic Levels:           22  (CARRY4=11 LUT3=1 LUT4=1 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.548 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.548    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_0
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.787 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.411    15.197    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2_n_5
    SLICE_X81Y149        LUT5 (Prop_lut5_I4_O)        0.301    15.498 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    15.498    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[30]
    SLICE_X81Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X81Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[30]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.084    19.043    
    SLICE_X81Y149        FDCE (Setup_fdce_C_D)        0.031    19.074    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.074    
                         arrival time                         -15.498    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.327ns  (logic 6.146ns (37.644%)  route 10.181ns (62.356%))
  Logic Levels:           21  (CARRY4=10 LUT3=1 LUT4=1 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.746 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.432    15.178    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_4
    SLICE_X81Y148        LUT5 (Prop_lut5_I4_O)        0.307    15.485 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    15.485    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[27]
    SLICE_X81Y148        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X81Y148        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[27]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.084    19.043    
    SLICE_X81Y148        FDCE (Setup_fdce_C_D)        0.031    19.074    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.074    
                         arrival time                         -15.485    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.340ns  (logic 6.270ns (38.372%)  route 10.070ns (61.628%))
  Logic Levels:           22  (CARRY4=11 LUT3=1 LUT4=1 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 18.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.548 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.548    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_0
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.871 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.321    15.192    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2_n_6
    SLICE_X79Y149        LUT5 (Prop_lut5_I4_O)        0.306    15.498 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    15.498    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[29]
    SLICE_X79Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.585    18.564    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X79Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[29]/C
                         clock pessimism              0.577    19.141    
                         clock uncertainty           -0.084    19.057    
    SLICE_X79Y149        FDCE (Setup_fdce_C_D)        0.031    19.088    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.088    
                         arrival time                         -15.498    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.310ns  (logic 6.038ns (37.020%)  route 10.272ns (62.980%))
  Logic Levels:           21  (CARRY4=10 LUT3=1 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.650 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.523    15.173    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_7
    SLICE_X82Y147        LUT4 (Prop_lut4_I1_O)        0.295    15.468 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    15.468    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[24]
    SLICE_X82Y147        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.595    18.574    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X82Y147        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[24]/C
                         clock pessimism              0.560    19.134    
                         clock uncertainty           -0.084    19.050    
    SLICE_X82Y147        FDCE (Setup_fdce_C_D)        0.032    19.082    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.082    
                         arrival time                         -15.468    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.306ns  (logic 6.029ns (36.974%)  route 10.277ns (63.026%))
  Logic Levels:           20  (CARRY4=9 LUT3=1 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 18.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.629 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.528    15.157    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_4
    SLICE_X82Y146        LUT4 (Prop_lut4_I1_O)        0.307    15.464 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    15.464    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[23]
    SLICE_X82Y146        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.594    18.573    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X82Y146        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[23]/C
                         clock pessimism              0.560    19.133    
                         clock uncertainty           -0.084    19.049    
    SLICE_X82Y146        FDCE (Setup_fdce_C_D)        0.029    19.078    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.078    
                         arrival time                         -15.464    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.350ns  (logic 6.153ns (37.633%)  route 10.197ns (62.367%))
  Logic Levels:           21  (CARRY4=10 LUT3=1 LUT4=1 LUT5=6 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.754 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.448    15.202    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_6
    SLICE_X80Y149        LUT5 (Prop_lut5_I4_O)        0.306    15.508 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    15.508    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[25]
    SLICE_X80Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X80Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[25]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.084    19.043    
    SLICE_X80Y149        FDCE (Setup_fdce_C_D)        0.081    19.124    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.124    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.319ns  (logic 6.263ns (38.380%)  route 10.056ns (61.620%))
  Logic Levels:           22  (CARRY4=11 LUT3=1 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.548 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.548    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_0
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.863 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.307    15.169    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2_n_4
    SLICE_X80Y149        LUT4 (Prop_lut4_I1_O)        0.307    15.476 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    15.476    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[31]
    SLICE_X80Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X80Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[31]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.084    19.043    
    SLICE_X80Y149        FDCE (Setup_fdce_C_D)        0.079    19.122    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.122    
                         arrival time                         -15.476    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.219ns  (logic 6.064ns (37.387%)  route 10.155ns (62.613%))
  Logic Levels:           21  (CARRY4=10 LUT3=1 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.670 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.407    15.076    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_5
    SLICE_X81Y148        LUT4 (Prop_lut4_I1_O)        0.301    15.377 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    15.377    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[26]
    SLICE_X81Y148        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X81Y148        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[26]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.084    19.043    
    SLICE_X81Y148        FDCE (Setup_fdce_C_D)        0.029    19.072    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.072    
                         arrival time                         -15.377    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.712ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.202ns  (logic 6.155ns (37.988%)  route 10.047ns (62.012%))
  Logic Levels:           22  (CARRY4=11 LUT3=1 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 18.567 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.698    -0.842    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X78Y134        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y134        FDCE (Prop_fdce_C_Q)         0.518    -0.324 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][2]/Q
                         net (fo=4, routed)           1.998     1.674    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[9][31]_0[2]
    SLICE_X51Y140        LUT5 (Prop_lut5_I1_O)        0.124     1.798 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11/O
                         net (fo=2, routed)           0.706     2.504    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_11_n_0
    SLICE_X50Y139        LUT5 (Prop_lut5_I4_O)        0.153     2.657 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4/O
                         net (fo=2, routed)           0.786     3.443    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_4_n_0
    SLICE_X49Y139        LUT5 (Prop_lut5_I0_O)        0.331     3.774 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8/O
                         net (fo=1, routed)           0.000     3.774    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_8_n_0
    SLICE_X49Y139        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.172 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.172    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1033_i_1_n_0
    SLICE_X49Y140        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.394 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___1037_i_1/O[0]
                         net (fo=2, routed)           1.298     5.692    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_new[4]
    SLICE_X73Y134        LUT6 (Prop_lut6_I3_O)        0.299     5.991 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_25/O
                         net (fo=2, routed)           1.104     7.096    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_data[4]
    SLICE_X62Y142        LUT3 (Prop_lut3_I1_O)        0.150     7.246 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17/O
                         net (fo=2, routed)           0.806     8.051    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_17_n_0
    SLICE_X61Y142        LUT4 (Prop_lut4_I3_O)        0.348     8.399 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21/O
                         net (fo=1, routed)           0.000     8.399    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_21_n_0
    SLICE_X61Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.949 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.949    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_13_n_0
    SLICE_X61Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.283 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13/O[1]
                         net (fo=2, routed)           0.761    10.044    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_13_n_6
    SLICE_X69Y143        LUT5 (Prop_lut5_I3_O)        0.303    10.347 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3/O
                         net (fo=2, routed)           0.513    10.860    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_3_n_0
    SLICE_X68Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.984 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7/O
                         net (fo=1, routed)           0.000    10.984    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_7_n_0
    SLICE_X68Y143        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.382 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.382    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___29_i_1_n_0
    SLICE_X68Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.496 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___25_i_1_n_0
    SLICE_X68Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/i___21_i_1/O[2]
                         net (fo=4, routed)           1.113    12.848    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/e_reg_reg[18][2]
    SLICE_X83Y145        LUT5 (Prop_lut5_I0_O)        0.302    13.150 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3/O
                         net (fo=2, routed)           0.664    13.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_3_n_0
    SLICE_X80Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.938 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    13.938    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[19]_i_7_n_0
    SLICE_X80Y145        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.314 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.314    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[19]_i_2_n_0
    SLICE_X80Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.431 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.431    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[23]_i_2_n_0
    SLICE_X80Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.548 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.548    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[27]_i_2_n_0
    SLICE_X80Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.767 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.299    15.065    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg_reg[31]_i_2_n_7
    SLICE_X81Y149        LUT4 (Prop_lut4_I1_O)        0.295    15.360 r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/a_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    15.360    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_new[28]
    SLICE_X81Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.588    18.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/clk_out1
    SLICE_X81Y149        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[28]/C
                         clock pessimism              0.560    19.127    
                         clock uncertainty           -0.084    19.043    
    SLICE_X81Y149        FDCE (Setup_fdce_C_D)        0.029    19.072    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/a_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.072    
                         arrival time                         -15.360    
  -------------------------------------------------------------------
                         slack                                  3.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_xmss_node/din_bram_reg[223]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.612%)  route 0.168ns (54.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.555    -0.609    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X63Y131        FDCE                                         r  my_accelerator/my_control_system/my_xmss_node/din_bram_reg[223]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  my_accelerator/my_control_system/my_xmss_node/din_bram_reg[223]/Q
                         net (fo=1, routed)           0.168    -0.300    <hidden>
    RAMB36_X1Y26         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.868    -0.805    <hidden>
    RAMB36_X1Y26         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.084    -0.467    
    RAMB36_X1Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.155    -0.312    <hidden>
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 my_accelerator/my_wrapper_fifo_mux/din_fifo_reg[155]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.612%)  route 0.168ns (54.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.559    -0.605    my_accelerator/my_wrapper_fifo_mux/clk_out1
    SLICE_X9Y121         FDCE                                         r  my_accelerator/my_wrapper_fifo_mux/din_fifo_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  my_accelerator/my_wrapper_fifo_mux/din_fifo_reg[155]/Q
                         net (fo=1, routed)           0.168    -0.296    <hidden>
    RAMB36_X0Y24         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.870    -0.803    <hidden>
    RAMB36_X0Y24         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.254    -0.549    
                         clock uncertainty            0.084    -0.465    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[10])
                                                      0.155    -0.310    <hidden>
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_xmss_node/din_bram_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.345%)  route 0.170ns (54.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.587    -0.577    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X72Y111        FDCE                                         r  my_accelerator/my_control_system/my_xmss_node/din_bram_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDCE (Prop_fdce_C_Q)         0.141    -0.436 r  my_accelerator/my_control_system/my_xmss_node/din_bram_reg[13]/Q
                         net (fo=1, routed)           0.170    -0.266    <hidden>
    RAMB36_X2Y22         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.898    -0.775    <hidden>
    RAMB36_X2Y22         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.253    -0.522    
                         clock uncertainty            0.084    -0.438    
    RAMB36_X2Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.155    -0.283    <hidden>
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_wots_sign/sk_reg[205]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_wots_sign/chain_x_reg[205]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.563    -0.601    my_accelerator/my_control_system/my_wots_sign/clk_out1
    SLICE_X11Y132        FDRE                                         r  my_accelerator/my_control_system/my_wots_sign/sk_reg[205]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  my_accelerator/my_control_system/my_wots_sign/sk_reg[205]/Q
                         net (fo=1, routed)           0.052    -0.408    my_accelerator/my_control_system/my_wots_sign/sk[205]
    SLICE_X10Y132        LUT4 (Prop_lut4_I3_O)        0.045    -0.363 r  my_accelerator/my_control_system/my_wots_sign/chain_x[205]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    my_accelerator/my_control_system/my_wots_sign/chain_x0_in[205]
    SLICE_X10Y132        FDCE                                         r  my_accelerator/my_control_system/my_wots_sign/chain_x_reg[205]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.832    -0.841    my_accelerator/my_control_system/my_wots_sign/clk_out1
    SLICE_X10Y132        FDCE                                         r  my_accelerator/my_control_system/my_wots_sign/chain_x_reg[205]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.084    -0.505    
    SLICE_X10Y132        FDCE (Hold_fdce_C_D)         0.121    -0.384    my_accelerator/my_control_system/my_wots_sign/chain_x_reg[205]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_mux/hash_data_in_3_reg[224]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/data_reg_3_reg[224]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.627    -0.537    my_accelerator/my_control_system/my_hash_mux/clk_out1
    SLICE_X55Y175        FDCE                                         r  my_accelerator/my_control_system/my_hash_mux/hash_data_in_3_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y175        FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  my_accelerator/my_control_system/my_hash_mux/hash_data_in_3_reg[224]/Q
                         net (fo=1, routed)           0.052    -0.344    my_accelerator/my_control_system/my_hash_unit/hash_data_in_3[224]
    SLICE_X54Y175        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/data_reg_3_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.898    -0.775    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X54Y175        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/data_reg_3_reg[224]/C
                         clock pessimism              0.251    -0.524    
                         clock uncertainty            0.084    -0.440    
    SLICE_X54Y175        FDRE (Hold_fdre_C_D)         0.076    -0.364    my_accelerator/my_control_system/my_hash_unit/data_reg_3_reg[224]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/s_tdata_i_0_reg[482]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.557    -0.607    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X67Y133        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_0_reg[482]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_0_reg[482]/Q
                         net (fo=1, routed)           0.052    -0.414    my_accelerator/my_control_system/my_hash_unit/s_tdata_i[482]
    SLICE_X66Y133        LUT6 (Prop_lut6_I5_O)        0.045    -0.369 r  my_accelerator/my_control_system/my_hash_unit/i___1510/O
                         net (fo=1, routed)           0.000    -0.369    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][31]_1[2]
    SLICE_X66Y133        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.827    -0.846    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X66Y133        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][2]/C
                         clock pessimism              0.252    -0.594    
                         clock uncertainty            0.084    -0.511    
    SLICE_X66Y133        FDCE (Hold_fdce_C_D)         0.121    -0.390    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[429]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[2][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.554    -0.610    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X55Y136        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[429]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[429]/Q
                         net (fo=1, routed)           0.052    -0.417    my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg_n_0_[429]
    SLICE_X54Y136        LUT6 (Prop_lut6_I5_O)        0.045    -0.372 r  my_accelerator/my_control_system/my_hash_unit/i___2493/O
                         net (fo=1, routed)           0.000    -0.372    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[2][31]_1[13]
    SLICE_X54Y136        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.822    -0.850    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/clk_out1
    SLICE_X54Y136        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[2][13]/C
                         clock pessimism              0.253    -0.597    
                         clock uncertainty            0.084    -0.514    
    SLICE_X54Y136        FDCE (Hold_fdce_C_D)         0.121    -0.393    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[2][13]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[364]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.555    -0.609    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X57Y135        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[364]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[364]/Q
                         net (fo=1, routed)           0.052    -0.416    my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg_n_0_[364]
    SLICE_X56Y135        LUT6 (Prop_lut6_I5_O)        0.045    -0.371 r  my_accelerator/my_control_system/my_hash_unit/i___2462/O
                         net (fo=1, routed)           0.000    -0.371    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][31]_1[12]
    SLICE_X56Y135        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.824    -0.849    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/clk_out1
    SLICE_X56Y135        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][12]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.084    -0.513    
    SLICE_X56Y135        FDCE (Hold_fdce_C_D)         0.121    -0.392    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][12]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[353]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.558    -0.606    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X71Y135        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[353]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[353]/Q
                         net (fo=1, routed)           0.052    -0.413    my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg_n_0_[353]
    SLICE_X70Y135        LUT6 (Prop_lut6_I5_O)        0.045    -0.368 r  my_accelerator/my_control_system/my_hash_unit/i___2473/O
                         net (fo=1, routed)           0.000    -0.368    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][31]_1[1]
    SLICE_X70Y135        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.829    -0.844    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/clk_out1
    SLICE_X70Y135        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][1]/C
                         clock pessimism              0.251    -0.593    
                         clock uncertainty            0.084    -0.510    
    SLICE_X70Y135        FDCE (Hold_fdce_C_D)         0.121    -0.389    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[4][1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[8][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.587    -0.577    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X77Y136        FDRE                                         r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg[224]/Q
                         net (fo=1, routed)           0.052    -0.384    my_accelerator/my_control_system/my_hash_unit/s_tdata_i_2_reg_n_0_[224]
    SLICE_X76Y136        LUT6 (Prop_lut6_I5_O)        0.045    -0.339 r  my_accelerator/my_control_system/my_hash_unit/i___2410/O
                         net (fo=1, routed)           0.000    -0.339    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[8][31]_1[0]
    SLICE_X76Y136        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.859    -0.814    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/clk_out1
    SLICE_X76Y136        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[8][0]/C
                         clock pessimism              0.250    -0.564    
                         clock uncertainty            0.084    -0.481    
    SLICE_X76Y136        FDCE (Hold_fdce_C_D)         0.121    -0.360    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_inst/w_mem_reg[8][0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.020    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.994ns  (logic 0.456ns (3.259%)  route 13.538ns (96.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.538    13.159    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X30Y190        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X30Y190        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][28]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X30Y190        FDCE (Recov_fdce_C_CLR)     -0.319    18.742    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][28]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.994ns  (logic 0.456ns (3.259%)  route 13.538ns (96.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.538    13.159    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X30Y190        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X30Y190        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][29]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X30Y190        FDCE (Recov_fdce_C_CLR)     -0.319    18.742    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][29]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.994ns  (logic 0.456ns (3.259%)  route 13.538ns (96.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.538    13.159    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X30Y190        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X30Y190        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][29]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X30Y190        FDCE (Recov_fdce_C_CLR)     -0.319    18.742    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][29]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.994ns  (logic 0.456ns (3.259%)  route 13.538ns (96.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.538    13.159    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X30Y190        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X30Y190        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][29]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X30Y190        FDCE (Recov_fdce_C_CLR)     -0.319    18.742    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][29]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.899ns  (logic 0.456ns (3.281%)  route 13.443ns (96.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.443    13.064    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X24Y187        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X24Y187        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][23]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X24Y187        FDCE (Recov_fdce_C_CLR)     -0.405    18.656    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][23]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -13.064    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.899ns  (logic 0.456ns (3.281%)  route 13.443ns (96.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.443    13.064    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X24Y187        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X24Y187        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][23]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X24Y187        FDCE (Recov_fdce_C_CLR)     -0.405    18.656    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][23]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -13.064    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[4][23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.899ns  (logic 0.456ns (3.281%)  route 13.443ns (96.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.443    13.064    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X24Y187        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[4][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X24Y187        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[4][23]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X24Y187        FDCE (Recov_fdce_C_CLR)     -0.405    18.656    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[4][23]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -13.064    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[9][29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.899ns  (logic 0.456ns (3.281%)  route 13.443ns (96.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.443    13.064    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X24Y187        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[9][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X24Y187        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[9][29]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X24Y187        FDCE (Recov_fdce_C_CLR)     -0.405    18.656    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[9][29]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -13.064    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.923ns  (logic 0.456ns (3.275%)  route 13.467ns (96.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.467    13.088    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X34Y187        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.674    18.654    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X34Y187        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][31]/C
                         clock pessimism              0.488    19.142    
                         clock uncertainty           -0.084    19.058    
    SLICE_X34Y187        FDCE (Recov_fdce_C_CLR)     -0.319    18.739    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][31]
  -------------------------------------------------------------------
                         required time                         18.739    
                         arrival time                         -13.088    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[6][31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.923ns  (logic 0.456ns (3.275%)  route 13.467ns (96.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.467    13.088    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X34Y187        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[6][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.674    18.654    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X34Y187        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[6][31]/C
                         clock pessimism              0.488    19.142    
                         clock uncertainty           -0.084    19.058    
    SLICE_X34Y187        FDCE (Recov_fdce_C_CLR)     -0.319    18.739    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[6][31]
  -------------------------------------------------------------------
                         required time                         18.739    
                         arrival time                         -13.088    
  -------------------------------------------------------------------
                         slack                                  5.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__3/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.535%)  route 0.207ns (59.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.207    -0.222    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X85Y131        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.863    -0.810    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X85Y131        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__3/C
                         clock pessimism              0.253    -0.557    
    SLICE_X85Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__4/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.535%)  route 0.207ns (59.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.207    -0.222    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X85Y131        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.863    -0.810    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X85Y131        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__4/C
                         clock pessimism              0.253    -0.557    
    SLICE_X85Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__5/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.292%)  route 0.218ns (60.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.218    -0.211    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X83Y130        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.861    -0.811    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X83Y130        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__5/C
                         clock pessimism              0.253    -0.558    
    SLICE_X83Y130        FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.292%)  route 0.218ns (60.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.218    -0.211    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X83Y130        FDPE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.861    -0.811    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X83Y130        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[0]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X83Y130        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.653    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.197%)  route 0.297ns (67.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.297    -0.132    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X84Y130        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.861    -0.811    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X84Y130        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[28]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X84Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.197%)  route 0.297ns (67.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.297    -0.132    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X84Y130        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.861    -0.811    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X84Y130        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[29]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X84Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.197%)  route 0.297ns (67.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.297    -0.132    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X84Y130        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.861    -0.811    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X84Y130        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[30]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X84Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.197%)  route 0.297ns (67.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.297    -0.132    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X84Y130        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.861    -0.811    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X84Y130        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[31]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X84Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[11][4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.858%)  route 0.288ns (67.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.288    -0.141    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][31]_0
    SLICE_X82Y133        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[11][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.865    -0.808    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X82Y133        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[11][4]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X82Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[11][4]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[14][4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.858%)  route 0.288ns (67.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.288    -0.141    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][31]_0
    SLICE_X82Y133        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[14][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.865    -0.808    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X82Y133        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[14][4]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X82Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[14][4]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.506    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.994ns  (logic 0.456ns (3.259%)  route 13.538ns (96.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.538    13.159    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X30Y190        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X30Y190        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][28]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X30Y190        FDCE (Recov_fdce_C_CLR)     -0.319    18.742    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][28]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.994ns  (logic 0.456ns (3.259%)  route 13.538ns (96.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.538    13.159    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X30Y190        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X30Y190        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][29]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X30Y190        FDCE (Recov_fdce_C_CLR)     -0.319    18.742    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][29]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.994ns  (logic 0.456ns (3.259%)  route 13.538ns (96.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.538    13.159    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X30Y190        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X30Y190        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][29]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X30Y190        FDCE (Recov_fdce_C_CLR)     -0.319    18.742    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][29]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.994ns  (logic 0.456ns (3.259%)  route 13.538ns (96.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.538    13.159    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X30Y190        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X30Y190        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][29]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X30Y190        FDCE (Recov_fdce_C_CLR)     -0.319    18.742    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][29]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.899ns  (logic 0.456ns (3.281%)  route 13.443ns (96.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.443    13.064    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X24Y187        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X24Y187        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][23]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X24Y187        FDCE (Recov_fdce_C_CLR)     -0.405    18.656    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][23]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -13.064    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.899ns  (logic 0.456ns (3.281%)  route 13.443ns (96.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.443    13.064    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X24Y187        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X24Y187        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][23]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X24Y187        FDCE (Recov_fdce_C_CLR)     -0.405    18.656    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][23]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -13.064    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[4][23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.899ns  (logic 0.456ns (3.281%)  route 13.443ns (96.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.443    13.064    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X24Y187        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[4][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X24Y187        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[4][23]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X24Y187        FDCE (Recov_fdce_C_CLR)     -0.405    18.656    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[4][23]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -13.064    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[9][29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.899ns  (logic 0.456ns (3.281%)  route 13.443ns (96.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.443    13.064    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X24Y187        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[9][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X24Y187        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[9][29]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X24Y187        FDCE (Recov_fdce_C_CLR)     -0.405    18.656    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[9][29]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -13.064    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.923ns  (logic 0.456ns (3.275%)  route 13.467ns (96.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.467    13.088    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X34Y187        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.674    18.654    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X34Y187        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][31]/C
                         clock pessimism              0.488    19.142    
                         clock uncertainty           -0.084    19.058    
    SLICE_X34Y187        FDCE (Recov_fdce_C_CLR)     -0.319    18.739    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][31]
  -------------------------------------------------------------------
                         required time                         18.739    
                         arrival time                         -13.088    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[6][31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.923ns  (logic 0.456ns (3.275%)  route 13.467ns (96.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.467    13.088    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X34Y187        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[6][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.674    18.654    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X34Y187        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[6][31]/C
                         clock pessimism              0.488    19.142    
                         clock uncertainty           -0.084    19.058    
    SLICE_X34Y187        FDCE (Recov_fdce_C_CLR)     -0.319    18.739    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[6][31]
  -------------------------------------------------------------------
                         required time                         18.739    
                         arrival time                         -13.088    
  -------------------------------------------------------------------
                         slack                                  5.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__3/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.535%)  route 0.207ns (59.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.207    -0.222    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X85Y131        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.863    -0.810    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X85Y131        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__3/C
                         clock pessimism              0.253    -0.557    
                         clock uncertainty            0.084    -0.474    
    SLICE_X85Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.566    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__4/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.535%)  route 0.207ns (59.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.207    -0.222    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X85Y131        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.863    -0.810    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X85Y131        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__4/C
                         clock pessimism              0.253    -0.557    
                         clock uncertainty            0.084    -0.474    
    SLICE_X85Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.566    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__5/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.292%)  route 0.218ns (60.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.218    -0.211    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X83Y130        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.861    -0.811    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X83Y130        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__5/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X83Y130        FDCE (Remov_fdce_C_CLR)     -0.092    -0.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.292%)  route 0.218ns (60.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.218    -0.211    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X83Y130        FDPE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.861    -0.811    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X83Y130        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[0]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X83Y130        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.570    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.197%)  route 0.297ns (67.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.297    -0.132    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X84Y130        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.861    -0.811    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X84Y130        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[28]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X84Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.542    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.197%)  route 0.297ns (67.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.297    -0.132    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X84Y130        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.861    -0.811    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X84Y130        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[29]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X84Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.542    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.197%)  route 0.297ns (67.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.297    -0.132    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X84Y130        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.861    -0.811    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X84Y130        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[30]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X84Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.542    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.197%)  route 0.297ns (67.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.297    -0.132    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X84Y130        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.861    -0.811    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X84Y130        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[31]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X84Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.542    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[11][4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.858%)  route 0.288ns (67.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.288    -0.141    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][31]_0
    SLICE_X82Y133        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[11][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.865    -0.808    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X82Y133        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[11][4]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.084    -0.472    
    SLICE_X82Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.564    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[11][4]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[14][4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.858%)  route 0.288ns (67.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.288    -0.141    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][31]_0
    SLICE_X82Y133        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[14][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.865    -0.808    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X82Y133        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[14][4]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.084    -0.472    
    SLICE_X82Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.564    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[14][4]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.422    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.994ns  (logic 0.456ns (3.259%)  route 13.538ns (96.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.538    13.159    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X30Y190        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X30Y190        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][28]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X30Y190        FDCE (Recov_fdce_C_CLR)     -0.319    18.742    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][28]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.994ns  (logic 0.456ns (3.259%)  route 13.538ns (96.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.538    13.159    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X30Y190        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X30Y190        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][29]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X30Y190        FDCE (Recov_fdce_C_CLR)     -0.319    18.742    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][29]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.994ns  (logic 0.456ns (3.259%)  route 13.538ns (96.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.538    13.159    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X30Y190        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X30Y190        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][29]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X30Y190        FDCE (Recov_fdce_C_CLR)     -0.319    18.742    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][29]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.994ns  (logic 0.456ns (3.259%)  route 13.538ns (96.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.538    13.159    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X30Y190        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X30Y190        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][29]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X30Y190        FDCE (Recov_fdce_C_CLR)     -0.319    18.742    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][29]
  -------------------------------------------------------------------
                         required time                         18.742    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.899ns  (logic 0.456ns (3.281%)  route 13.443ns (96.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.443    13.064    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X24Y187        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X24Y187        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][23]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X24Y187        FDCE (Recov_fdce_C_CLR)     -0.405    18.656    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][23]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -13.064    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.899ns  (logic 0.456ns (3.281%)  route 13.443ns (96.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.443    13.064    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X24Y187        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X24Y187        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][23]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X24Y187        FDCE (Recov_fdce_C_CLR)     -0.405    18.656    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][23]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -13.064    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[4][23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.899ns  (logic 0.456ns (3.281%)  route 13.443ns (96.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.443    13.064    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X24Y187        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[4][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X24Y187        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[4][23]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X24Y187        FDCE (Recov_fdce_C_CLR)     -0.405    18.656    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[4][23]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -13.064    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.592ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[9][29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.899ns  (logic 0.456ns (3.281%)  route 13.443ns (96.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.443    13.064    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X24Y187        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[9][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X24Y187        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[9][29]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.084    19.061    
    SLICE_X24Y187        FDCE (Recov_fdce_C_CLR)     -0.405    18.656    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[9][29]
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -13.064    
  -------------------------------------------------------------------
                         slack                                  5.592    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.923ns  (logic 0.456ns (3.275%)  route 13.467ns (96.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.467    13.088    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X34Y187        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.674    18.654    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X34Y187        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][31]/C
                         clock pessimism              0.488    19.142    
                         clock uncertainty           -0.084    19.058    
    SLICE_X34Y187        FDCE (Recov_fdce_C_CLR)     -0.319    18.739    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][31]
  -------------------------------------------------------------------
                         required time                         18.739    
                         arrival time                         -13.088    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[6][31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.923ns  (logic 0.456ns (3.275%)  route 13.467ns (96.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.467    13.088    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X34Y187        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[6][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.674    18.654    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X34Y187        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[6][31]/C
                         clock pessimism              0.488    19.142    
                         clock uncertainty           -0.084    19.058    
    SLICE_X34Y187        FDCE (Recov_fdce_C_CLR)     -0.319    18.739    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[6][31]
  -------------------------------------------------------------------
                         required time                         18.739    
                         arrival time                         -13.088    
  -------------------------------------------------------------------
                         slack                                  5.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__3/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.535%)  route 0.207ns (59.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.207    -0.222    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X85Y131        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.863    -0.810    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X85Y131        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__3/C
                         clock pessimism              0.253    -0.557    
                         clock uncertainty            0.084    -0.474    
    SLICE_X85Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.566    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__4/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.535%)  route 0.207ns (59.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.207    -0.222    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X85Y131        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.863    -0.810    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X85Y131        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__4/C
                         clock pessimism              0.253    -0.557    
                         clock uncertainty            0.084    -0.474    
    SLICE_X85Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.566    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__5/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.292%)  route 0.218ns (60.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.218    -0.211    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X83Y130        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.861    -0.811    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X83Y130        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__5/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X83Y130        FDCE (Remov_fdce_C_CLR)     -0.092    -0.567    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.292%)  route 0.218ns (60.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.218    -0.211    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X83Y130        FDPE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.861    -0.811    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X83Y130        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[0]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X83Y130        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.570    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.197%)  route 0.297ns (67.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.297    -0.132    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X84Y130        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.861    -0.811    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X84Y130        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[28]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X84Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.542    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.197%)  route 0.297ns (67.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.297    -0.132    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X84Y130        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.861    -0.811    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X84Y130        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[29]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X84Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.542    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.197%)  route 0.297ns (67.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.297    -0.132    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X84Y130        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.861    -0.811    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X84Y130        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[30]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X84Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.542    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.197%)  route 0.297ns (67.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.297    -0.132    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X84Y130        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.861    -0.811    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X84Y130        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[31]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X84Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.542    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[11][4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.858%)  route 0.288ns (67.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.288    -0.141    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][31]_0
    SLICE_X82Y133        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[11][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.865    -0.808    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X82Y133        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[11][4]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.084    -0.472    
    SLICE_X82Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.564    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[11][4]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[14][4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.858%)  route 0.288ns (67.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.288    -0.141    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][31]_0
    SLICE_X82Y133        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[14][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.865    -0.808    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X82Y133        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[14][4]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.084    -0.472    
    SLICE_X82Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.564    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[14][4]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.422    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.994ns  (logic 0.456ns (3.259%)  route 13.538ns (96.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.538    13.159    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X30Y190        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X30Y190        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][28]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.082    19.063    
    SLICE_X30Y190        FDCE (Recov_fdce_C_CLR)     -0.319    18.744    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][28]
  -------------------------------------------------------------------
                         required time                         18.744    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.994ns  (logic 0.456ns (3.259%)  route 13.538ns (96.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.538    13.159    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X30Y190        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X30Y190        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][29]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.082    19.063    
    SLICE_X30Y190        FDCE (Recov_fdce_C_CLR)     -0.319    18.744    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][29]
  -------------------------------------------------------------------
                         required time                         18.744    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.994ns  (logic 0.456ns (3.259%)  route 13.538ns (96.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.538    13.159    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X30Y190        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X30Y190        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][29]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.082    19.063    
    SLICE_X30Y190        FDCE (Recov_fdce_C_CLR)     -0.319    18.744    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][29]
  -------------------------------------------------------------------
                         required time                         18.744    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.994ns  (logic 0.456ns (3.259%)  route 13.538ns (96.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.538    13.159    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X30Y190        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X30Y190        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][29]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.082    19.063    
    SLICE_X30Y190        FDCE (Recov_fdce_C_CLR)     -0.319    18.744    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][29]
  -------------------------------------------------------------------
                         required time                         18.744    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.899ns  (logic 0.456ns (3.281%)  route 13.443ns (96.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.443    13.064    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X24Y187        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X24Y187        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][23]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.082    19.063    
    SLICE_X24Y187        FDCE (Recov_fdce_C_CLR)     -0.405    18.658    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[2][23]
  -------------------------------------------------------------------
                         required time                         18.658    
                         arrival time                         -13.064    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.899ns  (logic 0.456ns (3.281%)  route 13.443ns (96.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.443    13.064    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X24Y187        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X24Y187        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][23]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.082    19.063    
    SLICE_X24Y187        FDCE (Recov_fdce_C_CLR)     -0.405    18.658    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[3][23]
  -------------------------------------------------------------------
                         required time                         18.658    
                         arrival time                         -13.064    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[4][23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.899ns  (logic 0.456ns (3.281%)  route 13.443ns (96.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.443    13.064    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X24Y187        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[4][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X24Y187        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[4][23]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.082    19.063    
    SLICE_X24Y187        FDCE (Recov_fdce_C_CLR)     -0.405    18.658    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[4][23]
  -------------------------------------------------------------------
                         required time                         18.658    
                         arrival time                         -13.064    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[9][29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.899ns  (logic 0.456ns (3.281%)  route 13.443ns (96.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 18.657 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.443    13.064    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X24Y187        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[9][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.677    18.657    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X24Y187        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[9][29]/C
                         clock pessimism              0.488    19.145    
                         clock uncertainty           -0.082    19.063    
    SLICE_X24Y187        FDCE (Recov_fdce_C_CLR)     -0.405    18.658    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[9][29]
  -------------------------------------------------------------------
                         required time                         18.658    
                         arrival time                         -13.064    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.923ns  (logic 0.456ns (3.275%)  route 13.467ns (96.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.467    13.088    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X34Y187        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.674    18.654    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X34Y187        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][31]/C
                         clock pessimism              0.488    19.142    
                         clock uncertainty           -0.082    19.060    
    SLICE_X34Y187        FDCE (Recov_fdce_C_CLR)     -0.319    18.741    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[1][31]
  -------------------------------------------------------------------
                         required time                         18.741    
                         arrival time                         -13.088    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[6][31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.923ns  (logic 0.456ns (3.275%)  route 13.467ns (96.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.835ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.705    -0.835    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.456    -0.379 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)       13.467    13.088    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[14][31]_1
    SLICE_X34Y187        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[6][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.674    18.654    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/clk_out1
    SLICE_X34Y187        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[6][31]/C
                         clock pessimism              0.488    19.142    
                         clock uncertainty           -0.082    19.060    
    SLICE_X34Y187        FDCE (Recov_fdce_C_CLR)     -0.319    18.741    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst1/core/w_mem_inst/w_mem_reg[6][31]
  -------------------------------------------------------------------
                         required time                         18.741    
                         arrival time                         -13.088    
  -------------------------------------------------------------------
                         slack                                  5.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__3/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.535%)  route 0.207ns (59.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.207    -0.222    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X85Y131        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.863    -0.810    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X85Y131        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__3/C
                         clock pessimism              0.253    -0.557    
    SLICE_X85Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__4/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.535%)  route 0.207ns (59.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.207    -0.222    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X85Y131        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.863    -0.810    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X85Y131        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__4/C
                         clock pessimism              0.253    -0.557    
    SLICE_X85Y131        FDCE (Remov_fdce_C_CLR)     -0.092    -0.649    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__5/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.292%)  route 0.218ns (60.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.218    -0.211    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X83Y130        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.861    -0.811    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X83Y130        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__5/C
                         clock pessimism              0.253    -0.558    
    SLICE_X83Y130        FDCE (Remov_fdce_C_CLR)     -0.092    -0.650    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.292%)  route 0.218ns (60.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.218    -0.211    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X83Y130        FDPE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.861    -0.811    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X83Y130        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[0]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X83Y130        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.653    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/FSM_onehot_sha256_ctrl_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.197%)  route 0.297ns (67.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.297    -0.132    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X84Y130        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.861    -0.811    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X84Y130        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[28]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X84Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.197%)  route 0.297ns (67.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.297    -0.132    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X84Y130        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.861    -0.811    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X84Y130        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[29]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X84Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.197%)  route 0.297ns (67.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.297    -0.132    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X84Y130        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.861    -0.811    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X84Y130        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[30]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X84Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.197%)  route 0.297ns (67.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.297    -0.132    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/w_mem_reg[14][31]_0
    SLICE_X84Y130        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.861    -0.811    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/clk_out1
    SLICE_X84Y130        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[31]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X84Y130        FDCE (Remov_fdce_C_CLR)     -0.067    -0.625    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst2/core/H7_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[11][4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.858%)  route 0.288ns (67.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.288    -0.141    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][31]_0
    SLICE_X82Y133        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[11][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.865    -0.808    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X82Y133        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[11][4]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X82Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[11][4]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[14][4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.858%)  route 0.288ns (67.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.594    -0.570    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y132        FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/Q
                         net (fo=3172, routed)        0.288    -0.141    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[0][31]_0
    SLICE_X82Y133        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[14][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.865    -0.808    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/clk_out1
    SLICE_X82Y133        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[14][4]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X82Y133        FDCE (Remov_fdce_C_CLR)     -0.092    -0.647    my_accelerator/my_control_system/my_hash_unit/sha256_stream_inst0/core/w_mem_inst/w_mem_reg[14][4]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.506    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_uart_tx/txd_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.074ns  (logic 3.979ns (49.273%)  route 4.096ns (50.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.642    -0.898    my_uart_tx/CLK
    SLICE_X31Y98         FDSE                                         r  my_uart_tx/txd_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDSE (Prop_fdse_C_Q)         0.456    -0.442 r  my_uart_tx/txd_reg_reg/Q
                         net (fo=1, routed)           4.096     3.654    uart_txd_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523     7.177 r  uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     7.177    uart_txd
    D10                                                               r  uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led0_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.733ns  (logic 4.060ns (70.818%)  route 1.673ns (29.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.713    -0.827    clk_out1
    SLICE_X88Y111        FDSE                                         r  led0_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDSE (Prop_fdse_C_Q)         0.518    -0.309 r  led0_r_reg/Q
                         net (fo=1, routed)           1.673     1.364    led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.542     4.906 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     4.906    led0_r
    G6                                                                r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led0_g_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.720ns  (logic 4.047ns (70.752%)  route 1.673ns (29.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.714    -0.826    clk_out1
    SLICE_X88Y110        FDRE                                         r  led0_g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.518    -0.308 r  led0_g_reg/Q
                         net (fo=1, routed)           1.673     1.365    led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.529     4.894 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     4.894    led0_g
    F6                                                                r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led0_g_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.394ns (80.952%)  route 0.328ns (19.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.599    -0.565    clk_out1
    SLICE_X88Y110        FDRE                                         r  led0_g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  led0_g_reg/Q
                         net (fo=1, routed)           0.328    -0.073    led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         1.230     1.157 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     1.157    led0_g
    F6                                                                r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led0_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.735ns  (logic 1.407ns (81.093%)  route 0.328ns (18.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.599    -0.565    clk_out1
    SLICE_X88Y111        FDSE                                         r  led0_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDSE (Prop_fdse_C_Q)         0.164    -0.401 r  led0_r_reg/Q
                         net (fo=1, routed)           0.328    -0.073    led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         1.243     1.170 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     1.170    led0_r
    G6                                                                r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_uart_tx/txd_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.785ns  (logic 1.364ns (48.988%)  route 1.421ns (51.012%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.572    -0.592    my_uart_tx/CLK
    SLICE_X31Y98         FDSE                                         r  my_uart_tx/txd_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDSE (Prop_fdse_C_Q)         0.141    -0.451 r  my_uart_tx/txd_reg_reg/Q
                         net (fo=1, routed)           1.421     0.970    uart_txd_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     2.193 r  uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     2.193    uart_txd
    D10                                                               r  uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_uart_tx/txd_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.074ns  (logic 3.979ns (49.273%)  route 4.096ns (50.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.642    -0.898    my_uart_tx/CLK
    SLICE_X31Y98         FDSE                                         r  my_uart_tx/txd_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDSE (Prop_fdse_C_Q)         0.456    -0.442 r  my_uart_tx/txd_reg_reg/Q
                         net (fo=1, routed)           4.096     3.654    uart_txd_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523     7.177 r  uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     7.177    uart_txd
    D10                                                               r  uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led0_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.733ns  (logic 4.060ns (70.818%)  route 1.673ns (29.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.713    -0.827    clk_out1
    SLICE_X88Y111        FDSE                                         r  led0_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDSE (Prop_fdse_C_Q)         0.518    -0.309 r  led0_r_reg/Q
                         net (fo=1, routed)           1.673     1.364    led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.542     4.906 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     4.906    led0_r
    G6                                                                r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led0_g_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.720ns  (logic 4.047ns (70.752%)  route 1.673ns (29.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.714    -0.826    clk_out1
    SLICE_X88Y110        FDRE                                         r  led0_g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.518    -0.308 r  led0_g_reg/Q
                         net (fo=1, routed)           1.673     1.365    led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.529     4.894 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     4.894    led0_g
    F6                                                                r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led0_g_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.722ns  (logic 1.394ns (80.952%)  route 0.328ns (19.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.599    -0.565    clk_out1
    SLICE_X88Y110        FDRE                                         r  led0_g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  led0_g_reg/Q
                         net (fo=1, routed)           0.328    -0.073    led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         1.230     1.157 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     1.157    led0_g
    F6                                                                r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led0_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.735ns  (logic 1.407ns (81.093%)  route 0.328ns (18.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.599    -0.565    clk_out1
    SLICE_X88Y111        FDSE                                         r  led0_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y111        FDSE (Prop_fdse_C_Q)         0.164    -0.401 r  led0_r_reg/Q
                         net (fo=1, routed)           0.328    -0.073    led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         1.243     1.170 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     1.170    led0_r
    G6                                                                r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_uart_tx/txd_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.785ns  (logic 1.364ns (48.988%)  route 1.421ns (51.012%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.572    -0.592    my_uart_tx/CLK
    SLICE_X31Y98         FDSE                                         r  my_uart_tx/txd_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDSE (Prop_fdse_C_Q)         0.141    -0.451 r  my_uart_tx/txd_reg_reg/Q
                         net (fo=1, routed)           1.421     0.970    uart_txd_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     2.193 r  uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     2.193    uart_txd
    D10                                                               r  uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay         24502 Endpoints
Min Delay         24502 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__3/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        49.185ns  (logic 1.666ns (3.386%)  route 47.520ns (96.614%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw0_IBUF_inst/O
                         net (fo=157, routed)         1.400     2.942    my_accelerator/my_control_system/my_xmss_node/sw0_IBUF
    SLICE_X4Y172         LUT1 (Prop_lut1_I0_O)        0.124     3.066 f  my_accelerator/my_control_system/my_xmss_node/hash_out[255]_i_2/O
                         net (fo=11696, routed)      46.120    49.185    my_accelerator/my_control_system/my_hash_unit/reset
    SLICE_X83Y143        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.594    -1.427    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y143        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__3/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__5/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        49.185ns  (logic 1.666ns (3.386%)  route 47.520ns (96.614%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw0_IBUF_inst/O
                         net (fo=157, routed)         1.400     2.942    my_accelerator/my_control_system/my_xmss_node/sw0_IBUF
    SLICE_X4Y172         LUT1 (Prop_lut1_I0_O)        0.124     3.066 f  my_accelerator/my_control_system/my_xmss_node/hash_out[255]_i_2/O
                         net (fo=11696, routed)      46.120    49.185    my_accelerator/my_control_system/my_hash_unit/reset
    SLICE_X83Y143        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.594    -1.427    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y143        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__5/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        49.053ns  (logic 1.666ns (3.395%)  route 47.388ns (96.605%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw0_IBUF_inst/O
                         net (fo=157, routed)         1.400     2.942    my_accelerator/my_control_system/my_xmss_node/sw0_IBUF
    SLICE_X4Y172         LUT1 (Prop_lut1_I0_O)        0.124     3.066 f  my_accelerator/my_control_system/my_xmss_node/hash_out[255]_i_2/O
                         net (fo=11696, routed)      45.988    49.053    my_accelerator/my_control_system/my_hash_unit/reset
    SLICE_X83Y132        FDPE                                         f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.586    -1.435    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__7/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        49.053ns  (logic 1.666ns (3.395%)  route 47.388ns (96.605%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw0_IBUF_inst/O
                         net (fo=157, routed)         1.400     2.942    my_accelerator/my_control_system/my_xmss_node/sw0_IBUF
    SLICE_X4Y172         LUT1 (Prop_lut1_I0_O)        0.124     3.066 f  my_accelerator/my_control_system/my_xmss_node/hash_out[255]_i_2/O
                         net (fo=11696, routed)      45.988    49.053    my_accelerator/my_control_system/my_hash_unit/reset
    SLICE_X83Y132        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.586    -1.435    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__7/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__2/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        48.824ns  (logic 1.666ns (3.411%)  route 47.159ns (96.589%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw0_IBUF_inst/O
                         net (fo=157, routed)         1.400     2.942    my_accelerator/my_control_system/my_xmss_node/sw0_IBUF
    SLICE_X4Y172         LUT1 (Prop_lut1_I0_O)        0.124     3.066 f  my_accelerator/my_control_system/my_xmss_node/hash_out[255]_i_2/O
                         net (fo=11696, routed)      45.759    48.824    my_accelerator/my_control_system/my_hash_unit/reset
    SLICE_X81Y139        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.585    -1.436    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X81Y139        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__2/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__4/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        48.824ns  (logic 1.666ns (3.411%)  route 47.159ns (96.589%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw0_IBUF_inst/O
                         net (fo=157, routed)         1.400     2.942    my_accelerator/my_control_system/my_xmss_node/sw0_IBUF
    SLICE_X4Y172         LUT1 (Prop_lut1_I0_O)        0.124     3.066 f  my_accelerator/my_control_system/my_xmss_node/hash_out[255]_i_2/O
                         net (fo=11696, routed)      45.759    48.824    my_accelerator/my_control_system/my_hash_unit/reset
    SLICE_X81Y139        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.585    -1.436    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X81Y139        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__4/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__6/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        48.824ns  (logic 1.666ns (3.411%)  route 47.159ns (96.589%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw0_IBUF_inst/O
                         net (fo=157, routed)         1.400     2.942    my_accelerator/my_control_system/my_xmss_node/sw0_IBUF
    SLICE_X4Y172         LUT1 (Prop_lut1_I0_O)        0.124     3.066 f  my_accelerator/my_control_system/my_xmss_node/hash_out[255]_i_2/O
                         net (fo=11696, routed)      45.759    48.824    my_accelerator/my_control_system/my_hash_unit/reset
    SLICE_X81Y139        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.585    -1.436    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X81Y139        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__6/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            my_accelerator/my_control_system/my_hash_unit/hash_out_reg[171]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        48.821ns  (logic 1.666ns (3.411%)  route 47.156ns (96.589%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw0_IBUF_inst/O
                         net (fo=157, routed)         1.400     2.942    my_accelerator/my_control_system/my_xmss_node/sw0_IBUF
    SLICE_X4Y172         LUT1 (Prop_lut1_I0_O)        0.124     3.066 f  my_accelerator/my_control_system/my_xmss_node/hash_out[255]_i_2/O
                         net (fo=11696, routed)      45.756    48.821    my_accelerator/my_control_system/my_hash_unit/reset
    SLICE_X67Y125        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/hash_out_reg[171]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.479    -1.542    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X67Y125        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_out_reg[171]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            my_accelerator/my_control_system/my_hash_unit/hash_out_reg[172]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        48.821ns  (logic 1.666ns (3.411%)  route 47.156ns (96.589%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw0_IBUF_inst/O
                         net (fo=157, routed)         1.400     2.942    my_accelerator/my_control_system/my_xmss_node/sw0_IBUF
    SLICE_X4Y172         LUT1 (Prop_lut1_I0_O)        0.124     3.066 f  my_accelerator/my_control_system/my_xmss_node/hash_out[255]_i_2/O
                         net (fo=11696, routed)      45.756    48.821    my_accelerator/my_control_system/my_hash_unit/reset
    SLICE_X67Y125        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/hash_out_reg[172]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.479    -1.542    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X67Y125        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_out_reg[172]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            my_accelerator/my_control_system/my_hash_unit/hash_out_reg[200]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        48.821ns  (logic 1.666ns (3.411%)  route 47.156ns (96.589%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw0_IBUF_inst/O
                         net (fo=157, routed)         1.400     2.942    my_accelerator/my_control_system/my_xmss_node/sw0_IBUF
    SLICE_X4Y172         LUT1 (Prop_lut1_I0_O)        0.124     3.066 f  my_accelerator/my_control_system/my_xmss_node/hash_out[255]_i_2/O
                         net (fo=11696, routed)      45.756    48.821    my_accelerator/my_control_system/my_hash_unit/reset
    SLICE_X67Y125        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/hash_out_reg[200]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.479    -1.542    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X67Y125        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_out_reg[200]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                            (internal pin)
  Destination:            my_accelerator/my_control_system/my_xmss_node/level_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.729ns  (logic 0.566ns (77.685%)  route 0.163ns (22.315%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    my_accelerator/my_control_system/my_xmss_node/level_i0_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[2])
                                                      0.521     0.523 r  my_accelerator/my_control_system/my_xmss_node/level_i0__0/P[2]
                         net (fo=1, routed)           0.161     0.684    my_accelerator/my_control_system/my_xmss_node/level_i0__0_n_103
    SLICE_X79Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.729 r  my_accelerator/my_control_system/my_xmss_node/level_i[19]_i_1/O
                         net (fo=1, routed)           0.000     0.729    my_accelerator/my_control_system/my_xmss_node/level_i[19]_i_1_n_0
    SLICE_X79Y76         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.857    -0.816    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X79Y76         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[19]/C

Slack:                    inf
  Source:                 my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                            (internal pin)
  Destination:            my_accelerator/my_control_system/my_xmss_node/level_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.566ns (77.498%)  route 0.164ns (22.502%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    my_accelerator/my_control_system/my_xmss_node/level_i0_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[9])
                                                      0.521     0.523 r  my_accelerator/my_control_system/my_xmss_node/level_i0__0/P[9]
                         net (fo=1, routed)           0.162     0.685    my_accelerator/my_control_system/my_xmss_node/level_i0__0_n_96
    SLICE_X79Y77         LUT6 (Prop_lut6_I5_O)        0.045     0.730 r  my_accelerator/my_control_system/my_xmss_node/level_i[26]_i_1/O
                         net (fo=1, routed)           0.000     0.730    my_accelerator/my_control_system/my_xmss_node/level_i[26]_i_1_n_0
    SLICE_X79Y77         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.859    -0.814    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X79Y77         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[26]/C

Slack:                    inf
  Source:                 my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                            (internal pin)
  Destination:            my_accelerator/my_control_system/my_xmss_node/level_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.566ns (77.498%)  route 0.164ns (22.502%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    my_accelerator/my_control_system/my_xmss_node/level_i0_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[14])
                                                      0.521     0.523 r  my_accelerator/my_control_system/my_xmss_node/level_i0__0/P[14]
                         net (fo=1, routed)           0.162     0.685    my_accelerator/my_control_system/my_xmss_node/level_i0__0_n_91
    SLICE_X79Y78         LUT2 (Prop_lut2_I0_O)        0.045     0.730 r  my_accelerator/my_control_system/my_xmss_node/level_i[31]_i_2/O
                         net (fo=1, routed)           0.000     0.730    my_accelerator/my_control_system/my_xmss_node/level_i[31]_i_2_n_0
    SLICE_X79Y78         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.860    -0.813    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X79Y78         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[31]/C

Slack:                    inf
  Source:                 my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                            (internal pin)
  Destination:            my_accelerator/my_control_system/my_xmss_node/level_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.566ns (77.286%)  route 0.166ns (22.714%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    my_accelerator/my_control_system/my_xmss_node/level_i0_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      0.521     0.523 r  my_accelerator/my_control_system/my_xmss_node/level_i0__0/P[8]
                         net (fo=1, routed)           0.164     0.687    my_accelerator/my_control_system/my_xmss_node/level_i0__0_n_97
    SLICE_X78Y77         LUT6 (Prop_lut6_I5_O)        0.045     0.732 r  my_accelerator/my_control_system/my_xmss_node/level_i[25]_i_1/O
                         net (fo=1, routed)           0.000     0.732    my_accelerator/my_control_system/my_xmss_node/level_i[25]_i_1_n_0
    SLICE_X78Y77         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.859    -0.814    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X78Y77         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[25]/C

Slack:                    inf
  Source:                 my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                            (internal pin)
  Destination:            my_accelerator/my_control_system/my_xmss_node/level_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.566ns (77.286%)  route 0.166ns (22.714%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    my_accelerator/my_control_system/my_xmss_node/level_i0_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[12])
                                                      0.521     0.523 r  my_accelerator/my_control_system/my_xmss_node/level_i0__0/P[12]
                         net (fo=1, routed)           0.164     0.687    my_accelerator/my_control_system/my_xmss_node/level_i0__0_n_93
    SLICE_X78Y78         LUT6 (Prop_lut6_I5_O)        0.045     0.732 r  my_accelerator/my_control_system/my_xmss_node/level_i[29]_i_1/O
                         net (fo=1, routed)           0.000     0.732    my_accelerator/my_control_system/my_xmss_node/level_i[29]_i_1_n_0
    SLICE_X78Y78         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.860    -0.813    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X78Y78         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[29]/C

Slack:                    inf
  Source:                 my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                            (internal pin)
  Destination:            my_accelerator/my_control_system/my_xmss_node/level_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.566ns (77.156%)  route 0.168ns (22.844%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    my_accelerator/my_control_system/my_xmss_node/level_i0_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[6])
                                                      0.521     0.523 r  my_accelerator/my_control_system/my_xmss_node/level_i0__0/P[6]
                         net (fo=1, routed)           0.166     0.689    my_accelerator/my_control_system/my_xmss_node/level_i0__0_n_99
    SLICE_X78Y77         LUT6 (Prop_lut6_I5_O)        0.045     0.734 r  my_accelerator/my_control_system/my_xmss_node/level_i[23]_i_1/O
                         net (fo=1, routed)           0.000     0.734    my_accelerator/my_control_system/my_xmss_node/level_i[23]_i_1_n_0
    SLICE_X78Y77         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.859    -0.814    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X78Y77         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[23]/C

Slack:                    inf
  Source:                 my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                            (internal pin)
  Destination:            my_accelerator/my_control_system/my_xmss_node/level_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.566ns (77.075%)  route 0.168ns (22.925%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    my_accelerator/my_control_system/my_xmss_node/level_i0_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      0.521     0.523 r  my_accelerator/my_control_system/my_xmss_node/level_i0__0/P[4]
                         net (fo=1, routed)           0.166     0.689    my_accelerator/my_control_system/my_xmss_node/level_i0__0_n_101
    SLICE_X78Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.734 r  my_accelerator/my_control_system/my_xmss_node/level_i[21]_i_1/O
                         net (fo=1, routed)           0.000     0.734    my_accelerator/my_control_system/my_xmss_node/level_i[21]_i_1_n_0
    SLICE_X78Y76         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.857    -0.816    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X78Y76         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[21]/C

Slack:                    inf
  Source:                 my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                            (internal pin)
  Destination:            my_accelerator/my_control_system/my_xmss_node/level_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.566ns (73.665%)  route 0.202ns (26.335%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    my_accelerator/my_control_system/my_xmss_node/level_i0_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[10])
                                                      0.521     0.523 r  my_accelerator/my_control_system/my_xmss_node/level_i0__0/P[10]
                         net (fo=1, routed)           0.200     0.723    my_accelerator/my_control_system/my_xmss_node/level_i0__0_n_95
    SLICE_X78Y77         LUT6 (Prop_lut6_I5_O)        0.045     0.768 r  my_accelerator/my_control_system/my_xmss_node/level_i[27]_i_1/O
                         net (fo=1, routed)           0.000     0.768    my_accelerator/my_control_system/my_xmss_node/level_i[27]_i_1_n_0
    SLICE_X78Y77         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.859    -0.814    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X78Y77         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[27]/C

Slack:                    inf
  Source:                 my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                            (internal pin)
  Destination:            my_accelerator/my_control_system/my_xmss_node/level_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.566ns (72.335%)  route 0.216ns (27.665%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    my_accelerator/my_control_system/my_xmss_node/level_i0_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[13])
                                                      0.521     0.523 r  my_accelerator/my_control_system/my_xmss_node/level_i0__0/P[13]
                         net (fo=1, routed)           0.214     0.737    my_accelerator/my_control_system/my_xmss_node/level_i0__0_n_92
    SLICE_X78Y78         LUT6 (Prop_lut6_I5_O)        0.045     0.782 r  my_accelerator/my_control_system/my_xmss_node/level_i[30]_i_1/O
                         net (fo=1, routed)           0.000     0.782    my_accelerator/my_control_system/my_xmss_node/level_i[30]_i_1_n_0
    SLICE_X78Y78         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.860    -0.813    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X78Y78         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[30]/C

Slack:                    inf
  Source:                 my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                            (internal pin)
  Destination:            my_accelerator/my_control_system/my_xmss_node/level_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.566ns (72.140%)  route 0.219ns (27.860%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    my_accelerator/my_control_system/my_xmss_node/level_i0_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      0.521     0.523 r  my_accelerator/my_control_system/my_xmss_node/level_i0__0/P[3]
                         net (fo=1, routed)           0.217     0.740    my_accelerator/my_control_system/my_xmss_node/level_i0__0_n_102
    SLICE_X80Y75         LUT6 (Prop_lut6_I5_O)        0.045     0.785 r  my_accelerator/my_control_system/my_xmss_node/level_i[20]_i_1/O
                         net (fo=1, routed)           0.000     0.785    my_accelerator/my_control_system/my_xmss_node/level_i[20]_i_1_n_0
    SLICE_X80Y75         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.858    -0.815    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X80Y75         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[20]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay         24502 Endpoints
Min Delay         24502 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__3/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        49.185ns  (logic 1.666ns (3.386%)  route 47.520ns (96.614%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw0_IBUF_inst/O
                         net (fo=157, routed)         1.400     2.942    my_accelerator/my_control_system/my_xmss_node/sw0_IBUF
    SLICE_X4Y172         LUT1 (Prop_lut1_I0_O)        0.124     3.066 f  my_accelerator/my_control_system/my_xmss_node/hash_out[255]_i_2/O
                         net (fo=11696, routed)      46.120    49.185    my_accelerator/my_control_system/my_hash_unit/reset
    SLICE_X83Y143        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.594    -1.427    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y143        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__3/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__5/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        49.185ns  (logic 1.666ns (3.386%)  route 47.520ns (96.614%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw0_IBUF_inst/O
                         net (fo=157, routed)         1.400     2.942    my_accelerator/my_control_system/my_xmss_node/sw0_IBUF
    SLICE_X4Y172         LUT1 (Prop_lut1_I0_O)        0.124     3.066 f  my_accelerator/my_control_system/my_xmss_node/hash_out[255]_i_2/O
                         net (fo=11696, routed)      46.120    49.185    my_accelerator/my_control_system/my_hash_unit/reset
    SLICE_X83Y143        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.594    -1.427    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y143        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__5/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        49.053ns  (logic 1.666ns (3.395%)  route 47.388ns (96.605%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw0_IBUF_inst/O
                         net (fo=157, routed)         1.400     2.942    my_accelerator/my_control_system/my_xmss_node/sw0_IBUF
    SLICE_X4Y172         LUT1 (Prop_lut1_I0_O)        0.124     3.066 f  my_accelerator/my_control_system/my_xmss_node/hash_out[255]_i_2/O
                         net (fo=11696, routed)      45.988    49.053    my_accelerator/my_control_system/my_hash_unit/reset
    SLICE_X83Y132        FDPE                                         f  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.586    -1.435    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDPE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_core_reset_reg/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__7/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        49.053ns  (logic 1.666ns (3.395%)  route 47.388ns (96.605%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw0_IBUF_inst/O
                         net (fo=157, routed)         1.400     2.942    my_accelerator/my_control_system/my_xmss_node/sw0_IBUF
    SLICE_X4Y172         LUT1 (Prop_lut1_I0_O)        0.124     3.066 f  my_accelerator/my_control_system/my_xmss_node/hash_out[255]_i_2/O
                         net (fo=11696, routed)      45.988    49.053    my_accelerator/my_control_system/my_hash_unit/reset
    SLICE_X83Y132        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.586    -1.435    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X83Y132        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__7/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__2/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        48.824ns  (logic 1.666ns (3.411%)  route 47.159ns (96.589%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw0_IBUF_inst/O
                         net (fo=157, routed)         1.400     2.942    my_accelerator/my_control_system/my_xmss_node/sw0_IBUF
    SLICE_X4Y172         LUT1 (Prop_lut1_I0_O)        0.124     3.066 f  my_accelerator/my_control_system/my_xmss_node/hash_out[255]_i_2/O
                         net (fo=11696, routed)      45.759    48.824    my_accelerator/my_control_system/my_hash_unit/reset
    SLICE_X81Y139        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.585    -1.436    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X81Y139        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__2/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__4/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        48.824ns  (logic 1.666ns (3.411%)  route 47.159ns (96.589%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw0_IBUF_inst/O
                         net (fo=157, routed)         1.400     2.942    my_accelerator/my_control_system/my_xmss_node/sw0_IBUF
    SLICE_X4Y172         LUT1 (Prop_lut1_I0_O)        0.124     3.066 f  my_accelerator/my_control_system/my_xmss_node/hash_out[255]_i_2/O
                         net (fo=11696, routed)      45.759    48.824    my_accelerator/my_control_system/my_hash_unit/reset
    SLICE_X81Y139        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.585    -1.436    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X81Y139        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__4/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__6/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        48.824ns  (logic 1.666ns (3.411%)  route 47.159ns (96.589%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw0_IBUF_inst/O
                         net (fo=157, routed)         1.400     2.942    my_accelerator/my_control_system/my_xmss_node/sw0_IBUF
    SLICE_X4Y172         LUT1 (Prop_lut1_I0_O)        0.124     3.066 f  my_accelerator/my_control_system/my_xmss_node/hash_out[255]_i_2/O
                         net (fo=11696, routed)      45.759    48.824    my_accelerator/my_control_system/my_hash_unit/reset
    SLICE_X81Y139        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.585    -1.436    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X81Y139        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/ready_reg_rep__6/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            my_accelerator/my_control_system/my_hash_unit/hash_out_reg[171]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        48.821ns  (logic 1.666ns (3.411%)  route 47.156ns (96.589%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw0_IBUF_inst/O
                         net (fo=157, routed)         1.400     2.942    my_accelerator/my_control_system/my_xmss_node/sw0_IBUF
    SLICE_X4Y172         LUT1 (Prop_lut1_I0_O)        0.124     3.066 f  my_accelerator/my_control_system/my_xmss_node/hash_out[255]_i_2/O
                         net (fo=11696, routed)      45.756    48.821    my_accelerator/my_control_system/my_hash_unit/reset
    SLICE_X67Y125        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/hash_out_reg[171]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.479    -1.542    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X67Y125        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_out_reg[171]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            my_accelerator/my_control_system/my_hash_unit/hash_out_reg[172]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        48.821ns  (logic 1.666ns (3.411%)  route 47.156ns (96.589%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw0_IBUF_inst/O
                         net (fo=157, routed)         1.400     2.942    my_accelerator/my_control_system/my_xmss_node/sw0_IBUF
    SLICE_X4Y172         LUT1 (Prop_lut1_I0_O)        0.124     3.066 f  my_accelerator/my_control_system/my_xmss_node/hash_out[255]_i_2/O
                         net (fo=11696, routed)      45.756    48.821    my_accelerator/my_control_system/my_hash_unit/reset
    SLICE_X67Y125        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/hash_out_reg[172]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.479    -1.542    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X67Y125        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_out_reg[172]/C

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            my_accelerator/my_control_system/my_hash_unit/hash_out_reg[200]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        48.821ns  (logic 1.666ns (3.411%)  route 47.156ns (96.589%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sw0_IBUF_inst/O
                         net (fo=157, routed)         1.400     2.942    my_accelerator/my_control_system/my_xmss_node/sw0_IBUF
    SLICE_X4Y172         LUT1 (Prop_lut1_I0_O)        0.124     3.066 f  my_accelerator/my_control_system/my_xmss_node/hash_out[255]_i_2/O
                         net (fo=11696, routed)      45.756    48.821    my_accelerator/my_control_system/my_hash_unit/reset
    SLICE_X67Y125        FDCE                                         f  my_accelerator/my_control_system/my_hash_unit/hash_out_reg[200]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       1.479    -1.542    my_accelerator/my_control_system/my_hash_unit/clk_out1
    SLICE_X67Y125        FDCE                                         r  my_accelerator/my_control_system/my_hash_unit/hash_out_reg[200]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                            (internal pin)
  Destination:            my_accelerator/my_control_system/my_xmss_node/level_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.729ns  (logic 0.566ns (77.685%)  route 0.163ns (22.315%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    my_accelerator/my_control_system/my_xmss_node/level_i0_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[2])
                                                      0.521     0.523 r  my_accelerator/my_control_system/my_xmss_node/level_i0__0/P[2]
                         net (fo=1, routed)           0.161     0.684    my_accelerator/my_control_system/my_xmss_node/level_i0__0_n_103
    SLICE_X79Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.729 r  my_accelerator/my_control_system/my_xmss_node/level_i[19]_i_1/O
                         net (fo=1, routed)           0.000     0.729    my_accelerator/my_control_system/my_xmss_node/level_i[19]_i_1_n_0
    SLICE_X79Y76         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.857    -0.816    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X79Y76         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[19]/C

Slack:                    inf
  Source:                 my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                            (internal pin)
  Destination:            my_accelerator/my_control_system/my_xmss_node/level_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.566ns (77.498%)  route 0.164ns (22.502%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    my_accelerator/my_control_system/my_xmss_node/level_i0_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[9])
                                                      0.521     0.523 r  my_accelerator/my_control_system/my_xmss_node/level_i0__0/P[9]
                         net (fo=1, routed)           0.162     0.685    my_accelerator/my_control_system/my_xmss_node/level_i0__0_n_96
    SLICE_X79Y77         LUT6 (Prop_lut6_I5_O)        0.045     0.730 r  my_accelerator/my_control_system/my_xmss_node/level_i[26]_i_1/O
                         net (fo=1, routed)           0.000     0.730    my_accelerator/my_control_system/my_xmss_node/level_i[26]_i_1_n_0
    SLICE_X79Y77         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.859    -0.814    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X79Y77         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[26]/C

Slack:                    inf
  Source:                 my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                            (internal pin)
  Destination:            my_accelerator/my_control_system/my_xmss_node/level_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.566ns (77.498%)  route 0.164ns (22.502%))
  Logic Levels:           2  (DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    my_accelerator/my_control_system/my_xmss_node/level_i0_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[14])
                                                      0.521     0.523 r  my_accelerator/my_control_system/my_xmss_node/level_i0__0/P[14]
                         net (fo=1, routed)           0.162     0.685    my_accelerator/my_control_system/my_xmss_node/level_i0__0_n_91
    SLICE_X79Y78         LUT2 (Prop_lut2_I0_O)        0.045     0.730 r  my_accelerator/my_control_system/my_xmss_node/level_i[31]_i_2/O
                         net (fo=1, routed)           0.000     0.730    my_accelerator/my_control_system/my_xmss_node/level_i[31]_i_2_n_0
    SLICE_X79Y78         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.860    -0.813    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X79Y78         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[31]/C

Slack:                    inf
  Source:                 my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                            (internal pin)
  Destination:            my_accelerator/my_control_system/my_xmss_node/level_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.566ns (77.286%)  route 0.166ns (22.714%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    my_accelerator/my_control_system/my_xmss_node/level_i0_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      0.521     0.523 r  my_accelerator/my_control_system/my_xmss_node/level_i0__0/P[8]
                         net (fo=1, routed)           0.164     0.687    my_accelerator/my_control_system/my_xmss_node/level_i0__0_n_97
    SLICE_X78Y77         LUT6 (Prop_lut6_I5_O)        0.045     0.732 r  my_accelerator/my_control_system/my_xmss_node/level_i[25]_i_1/O
                         net (fo=1, routed)           0.000     0.732    my_accelerator/my_control_system/my_xmss_node/level_i[25]_i_1_n_0
    SLICE_X78Y77         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.859    -0.814    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X78Y77         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[25]/C

Slack:                    inf
  Source:                 my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                            (internal pin)
  Destination:            my_accelerator/my_control_system/my_xmss_node/level_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.566ns (77.286%)  route 0.166ns (22.714%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    my_accelerator/my_control_system/my_xmss_node/level_i0_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[12])
                                                      0.521     0.523 r  my_accelerator/my_control_system/my_xmss_node/level_i0__0/P[12]
                         net (fo=1, routed)           0.164     0.687    my_accelerator/my_control_system/my_xmss_node/level_i0__0_n_93
    SLICE_X78Y78         LUT6 (Prop_lut6_I5_O)        0.045     0.732 r  my_accelerator/my_control_system/my_xmss_node/level_i[29]_i_1/O
                         net (fo=1, routed)           0.000     0.732    my_accelerator/my_control_system/my_xmss_node/level_i[29]_i_1_n_0
    SLICE_X78Y78         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.860    -0.813    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X78Y78         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[29]/C

Slack:                    inf
  Source:                 my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                            (internal pin)
  Destination:            my_accelerator/my_control_system/my_xmss_node/level_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.566ns (77.156%)  route 0.168ns (22.844%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    my_accelerator/my_control_system/my_xmss_node/level_i0_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[6])
                                                      0.521     0.523 r  my_accelerator/my_control_system/my_xmss_node/level_i0__0/P[6]
                         net (fo=1, routed)           0.166     0.689    my_accelerator/my_control_system/my_xmss_node/level_i0__0_n_99
    SLICE_X78Y77         LUT6 (Prop_lut6_I5_O)        0.045     0.734 r  my_accelerator/my_control_system/my_xmss_node/level_i[23]_i_1/O
                         net (fo=1, routed)           0.000     0.734    my_accelerator/my_control_system/my_xmss_node/level_i[23]_i_1_n_0
    SLICE_X78Y77         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.859    -0.814    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X78Y77         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[23]/C

Slack:                    inf
  Source:                 my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                            (internal pin)
  Destination:            my_accelerator/my_control_system/my_xmss_node/level_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.566ns (77.075%)  route 0.168ns (22.925%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    my_accelerator/my_control_system/my_xmss_node/level_i0_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[4])
                                                      0.521     0.523 r  my_accelerator/my_control_system/my_xmss_node/level_i0__0/P[4]
                         net (fo=1, routed)           0.166     0.689    my_accelerator/my_control_system/my_xmss_node/level_i0__0_n_101
    SLICE_X78Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.734 r  my_accelerator/my_control_system/my_xmss_node/level_i[21]_i_1/O
                         net (fo=1, routed)           0.000     0.734    my_accelerator/my_control_system/my_xmss_node/level_i[21]_i_1_n_0
    SLICE_X78Y76         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.857    -0.816    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X78Y76         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[21]/C

Slack:                    inf
  Source:                 my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                            (internal pin)
  Destination:            my_accelerator/my_control_system/my_xmss_node/level_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.566ns (73.665%)  route 0.202ns (26.335%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    my_accelerator/my_control_system/my_xmss_node/level_i0_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[10])
                                                      0.521     0.523 r  my_accelerator/my_control_system/my_xmss_node/level_i0__0/P[10]
                         net (fo=1, routed)           0.200     0.723    my_accelerator/my_control_system/my_xmss_node/level_i0__0_n_95
    SLICE_X78Y77         LUT6 (Prop_lut6_I5_O)        0.045     0.768 r  my_accelerator/my_control_system/my_xmss_node/level_i[27]_i_1/O
                         net (fo=1, routed)           0.000     0.768    my_accelerator/my_control_system/my_xmss_node/level_i[27]_i_1_n_0
    SLICE_X78Y77         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.859    -0.814    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X78Y77         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[27]/C

Slack:                    inf
  Source:                 my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                            (internal pin)
  Destination:            my_accelerator/my_control_system/my_xmss_node/level_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.566ns (72.335%)  route 0.216ns (27.665%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    my_accelerator/my_control_system/my_xmss_node/level_i0_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[13])
                                                      0.521     0.523 r  my_accelerator/my_control_system/my_xmss_node/level_i0__0/P[13]
                         net (fo=1, routed)           0.214     0.737    my_accelerator/my_control_system/my_xmss_node/level_i0__0_n_92
    SLICE_X78Y78         LUT6 (Prop_lut6_I5_O)        0.045     0.782 r  my_accelerator/my_control_system/my_xmss_node/level_i[30]_i_1/O
                         net (fo=1, routed)           0.000     0.782    my_accelerator/my_control_system/my_xmss_node/level_i[30]_i_1_n_0
    SLICE_X78Y78         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.860    -0.813    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X78Y78         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[30]/C

Slack:                    inf
  Source:                 my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                            (internal pin)
  Destination:            my_accelerator/my_control_system/my_xmss_node/level_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.566ns (72.140%)  route 0.219ns (27.860%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1                      0.000     0.000 r  my_accelerator/my_control_system/my_xmss_node/level_i0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    my_accelerator/my_control_system/my_xmss_node/level_i0_n_37
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[3])
                                                      0.521     0.523 r  my_accelerator/my_control_system/my_xmss_node/level_i0__0/P[3]
                         net (fo=1, routed)           0.217     0.740    my_accelerator/my_control_system/my_xmss_node/level_i0__0_n_102
    SLICE_X80Y75         LUT6 (Prop_lut6_I5_O)        0.045     0.785 r  my_accelerator/my_control_system/my_xmss_node/level_i[20]_i_1/O
                         net (fo=1, routed)           0.000     0.785    my_accelerator/my_control_system/my_xmss_node/level_i[20]_i_1_n_0
    SLICE_X80Y75         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  my_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    my_clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  my_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    my_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  my_clk_wiz/inst/clkout1_buf/O
                         net (fo=26267, routed)       0.858    -0.815    my_accelerator/my_control_system/my_xmss_node/clk_out1
    SLICE_X80Y75         FDRE                                         r  my_accelerator/my_control_system/my_xmss_node/level_i_reg[20]/C





