// Seed: 3170926873
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  integer id_4;
  assign id_1 = id_3.id_3;
  assign id_4 = 1;
  wire id_5;
  logic [7:0][~  1  -:  1] id_6;
  wire id_7, id_8;
  assign module_1.id_0 = 0;
  always begin : LABEL_0
    id_6 = (id_5 + -1);
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd58
) (
    input supply0 id_0,
    input wand id_1,
    output wand _id_2,
    input wor id_3,
    input wire id_4,
    input wire id_5,
    output tri0 id_6,
    output tri id_7[id_2 : id_2],
    input tri1 id_8,
    output supply1 id_9
);
  parameter id_11 = 1;
  logic id_12;
  ;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
endmodule
