INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester_Project/Semester_Project.srcs/sources_1/new/D_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester_Project/Semester_Project.srcs/sources_1/new/T_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester_Project/Semester_Project.srcs/sources_1/new/ripple_carry_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester_Project/Semester_Project.srcs/sources_1/new/PWM_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_Generator
INFO: [VRFC 10-2458] undeclared symbol q, assumed default net type wire [D:/Semester_Project/Semester_Project.srcs/sources_1/new/PWM_Generator.v:45]
WARNING: [VRFC 10-1771] potential always loop found [D:/Semester_Project/Semester_Project.srcs/sources_1/new/PWM_Generator.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester_Project/Semester_Project.srcs/sim_1/new/PWM_Gen_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_Gen_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Semester_Project/Semester_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
