// Seed: 1617790058
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply0 id_0
    , id_11,
    output supply1 id_1
    , id_12,
    input wire id_2,
    input wand id_3,
    input wor id_4,
    output tri id_5,
    output uwire id_6,
    output wand id_7,
    input supply1 id_8,
    output supply0 id_9
);
  assign id_11 = 1 && 1 << {1'h0{id_11}};
  assign id_0  = -1 != -1'h0;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
endmodule
