


INOUT AUD_ADCLRCK;
INOUT AUD_BCLK;
INOUT AUD_DACLRCK;
INOUT HSMC_D[0];
INOUT HSMC_D[1];
INOUT HSMC_D[2];
INOUT HSMC_D[3];
INOUT HSMC_RX_n[0];
INOUT HSMC_RX_n[1];
INOUT HSMC_RX_n[2];
INOUT HSMC_RX_n[3];
INOUT HSMC_RX_n[4];
INOUT HSMC_RX_n[5];
INOUT HSMC_RX_n[6];
INOUT HSMC_RX_n[7];
INOUT HSMC_RX_n[8];
INOUT HSMC_RX_n[9];
INOUT HSMC_RX_n[10];
INOUT HSMC_RX_n[11];
INOUT HSMC_RX_n[12];
INOUT HSMC_RX_n[13];
INOUT HSMC_RX_n[14];
INOUT HSMC_RX_n[15];
INOUT HSMC_RX_n[16];
INOUT HSMC_RX_p[0];
INOUT HSMC_RX_p[1];
INOUT HSMC_RX_p[2];
INOUT HSMC_RX_p[3];
INOUT HSMC_RX_p[4];
INOUT HSMC_RX_p[5];
INOUT HSMC_RX_p[6];
INOUT HSMC_RX_p[7];
INOUT HSMC_RX_p[8];
INOUT HSMC_RX_p[9];
INOUT HSMC_RX_p[10];
INOUT HSMC_RX_p[11];
INOUT HSMC_RX_p[12];
INOUT HSMC_RX_p[13];
INOUT HSMC_RX_p[14];
INOUT HSMC_RX_p[15];
INOUT HSMC_RX_p[16];
INOUT HSMC_TX_n[0];
INOUT HSMC_TX_n[1];
INOUT HSMC_TX_n[2];
INOUT HSMC_TX_n[3];
INOUT HSMC_TX_n[4];
INOUT HSMC_TX_n[5];
INOUT HSMC_TX_n[6];
INOUT HSMC_TX_n[7];
INOUT HSMC_TX_n[8];
INOUT HSMC_TX_n[9];
INOUT HSMC_TX_n[10];
INOUT HSMC_TX_n[11];
INOUT HSMC_TX_n[12];
INOUT HSMC_TX_n[13];
INOUT HSMC_TX_n[14];
INOUT HSMC_TX_n[15];
INOUT HSMC_TX_n[16];
INOUT HSMC_TX_p[0];
INOUT HSMC_TX_p[1];
INOUT HSMC_TX_p[2];
INOUT HSMC_TX_p[3];
INOUT HSMC_TX_p[4];
INOUT HSMC_TX_p[5];
INOUT HSMC_TX_p[6];
INOUT HSMC_TX_p[7];
INOUT HSMC_TX_p[8];
INOUT HSMC_TX_p[9];
INOUT HSMC_TX_p[10];
INOUT HSMC_TX_p[11];
INOUT HSMC_TX_p[12];
INOUT HSMC_TX_p[13];
INOUT HSMC_TX_p[14];
INOUT HSMC_TX_p[15];
INOUT HSMC_TX_p[16];
INOUT I2C_SDA;
INOUT SD_CMD;
INOUT SD_DAT[0];
INOUT SD_DAT[1];
INOUT SD_DAT[2];
INOUT SD_DAT[3];
INOUT SRAM_D[0];
INOUT SRAM_D[1];
INOUT SRAM_D[2];
INOUT SRAM_D[3];
INOUT SRAM_D[4];
INOUT SRAM_D[5];
INOUT SRAM_D[6];
INOUT SRAM_D[7];
INOUT SRAM_D[8];
INOUT SRAM_D[9];
INOUT SRAM_D[10];
INOUT SRAM_D[11];
INOUT SRAM_D[12];
INOUT SRAM_D[13];
INOUT SRAM_D[14];
INOUT SRAM_D[15];
INPUT SW[5];
INPUT SW[0];
INPUT SW[1];
INPUT SW[6];
INPUT SW[2];
INPUT SW[7];
INPUT SW[8];
INPUT SW[3];
INPUT SW[4];
INPUT SW[9];
INPUT ADC_SDO;
INPUT AUD_ADCDAT;
INPUT CLOCK_125_p;
INPUT CLOCK_50_B5B;
INPUT CLOCK_50_B6A;
INPUT CLOCK_50_B7A;
INPUT CLOCK_50_B8A;
INPUT CPU_RESET_n;
INPUT HDMI_TX_INT;
INPUT HSMC_CLKIN0;
INPUT HSMC_CLKIN_n[1];
INPUT HSMC_CLKIN_n[2];
INPUT HSMC_CLKIN_p[1];
INPUT HSMC_CLKIN_p[2];
INPUT KEY[0];
INPUT KEY[1];
INPUT KEY[2];
INPUT KEY[3];
INPUT UART_RX;
INPUT CLOCK_125_p(n);
OUTPUT ADC_CONVST;
OUTPUT ADC_SCK;
OUTPUT ADC_SDI;
OUTPUT AUD_DACDAT;
OUTPUT AUD_XCK;
OUTPUT HEX2[0];
OUTPUT HEX2[1];
OUTPUT HEX2[2];
OUTPUT HEX2[3];
OUTPUT HEX2[4];
OUTPUT HEX2[5];
OUTPUT HEX2[6];
OUTPUT HEX3[0];
OUTPUT HEX3[1];
OUTPUT HEX3[2];
OUTPUT HEX3[3];
OUTPUT HEX3[4];
OUTPUT HEX3[5];
OUTPUT HEX3[6];
OUTPUT HDMI_TX_CLK;
OUTPUT HDMI_TX_D[0];
OUTPUT HDMI_TX_D[1];
OUTPUT HDMI_TX_D[2];
OUTPUT HDMI_TX_D[3];
OUTPUT HDMI_TX_D[4];
OUTPUT HDMI_TX_D[5];
OUTPUT HDMI_TX_D[6];
OUTPUT HDMI_TX_D[7];
OUTPUT HDMI_TX_D[8];
OUTPUT HDMI_TX_D[9];
OUTPUT HDMI_TX_D[10];
OUTPUT HDMI_TX_D[11];
OUTPUT HDMI_TX_D[12];
OUTPUT HDMI_TX_D[13];
OUTPUT HDMI_TX_D[14];
OUTPUT HDMI_TX_D[15];
OUTPUT HDMI_TX_D[16];
OUTPUT HDMI_TX_D[17];
OUTPUT HDMI_TX_D[18];
OUTPUT HDMI_TX_D[19];
OUTPUT HDMI_TX_D[20];
OUTPUT HDMI_TX_D[21];
OUTPUT HDMI_TX_D[22];
OUTPUT HDMI_TX_D[23];
OUTPUT HDMI_TX_DE;
OUTPUT HDMI_TX_HS;
OUTPUT HDMI_TX_VS;
OUTPUT HEX0[0];
OUTPUT HEX0[1];
OUTPUT HEX0[2];
OUTPUT HEX0[3];
OUTPUT HEX0[4];
OUTPUT HEX0[5];
OUTPUT HEX0[6];
OUTPUT HEX1[0];
OUTPUT HEX1[1];
OUTPUT HEX1[2];
OUTPUT HEX1[3];
OUTPUT HEX1[4];
OUTPUT HEX1[5];
OUTPUT HEX1[6];
OUTPUT HSMC_CLKOUT0;
OUTPUT HSMC_CLKOUT_n[1];
OUTPUT HSMC_CLKOUT_n[2];
OUTPUT HSMC_CLKOUT_p[1];
OUTPUT HSMC_CLKOUT_p[2];
OUTPUT I2C_SCL;
OUTPUT LEDG[0];
OUTPUT LEDG[1];
OUTPUT LEDG[2];
OUTPUT LEDG[3];
OUTPUT LEDG[4];
OUTPUT LEDG[5];
OUTPUT LEDG[6];
OUTPUT LEDG[7];
OUTPUT LEDR[0];
OUTPUT LEDR[1];
OUTPUT LEDR[2];
OUTPUT LEDR[3];
OUTPUT LEDR[4];
OUTPUT LEDR[5];
OUTPUT LEDR[6];
OUTPUT LEDR[7];
OUTPUT LEDR[8];
OUTPUT LEDR[9];
OUTPUT SD_CLK;
OUTPUT SRAM_A[0];
OUTPUT SRAM_A[1];
OUTPUT SRAM_A[2];
OUTPUT SRAM_A[3];
OUTPUT SRAM_A[4];
OUTPUT SRAM_A[5];
OUTPUT SRAM_A[6];
OUTPUT SRAM_A[7];
OUTPUT SRAM_A[8];
OUTPUT SRAM_A[9];
OUTPUT SRAM_A[10];
OUTPUT SRAM_A[11];
OUTPUT SRAM_A[12];
OUTPUT SRAM_A[13];
OUTPUT SRAM_A[14];
OUTPUT SRAM_A[15];
OUTPUT SRAM_A[16];
OUTPUT SRAM_A[17];
OUTPUT SRAM_CE_n;
OUTPUT SRAM_LB_n;
OUTPUT SRAM_OE_n;
OUTPUT SRAM_UB_n;
OUTPUT SRAM_WE_n;
OUTPUT UART_TX;

/*Arc definitions start here*/
_14.282__15.892__delay:		DELAY 14.282 15.892 ;
_15.084__17.333__delay:		DELAY 15.084 17.333 ;
_14.836__16.949__delay:		DELAY 14.836 16.949 ;
_10.928__11.663__delay:		DELAY 10.928 11.663 ;
_15.789__17.960__delay:		DELAY 15.789 17.960 ;
___18.146__delay:		DELAY  18.146 ;
_16.089__18.326__delay:		DELAY 16.089 18.326 ;
_15.613__17.600__delay:		DELAY 15.613 17.600 ;
_11.583__12.318__delay:		DELAY 11.583 12.318 ;
_16.444__18.615__delay:		DELAY 16.444 18.615 ;
___18.801__delay:		DELAY  18.801 ;
_15.554__17.511__delay:		DELAY 15.554 17.511 ;
_11.493__12.228__delay:		DELAY 11.493 12.228 ;
_16.354__18.525__delay:		DELAY 16.354 18.525 ;
___18.711__delay:		DELAY  18.711 ;
_10.354__11.234__delay:		DELAY 10.354 11.234 ;
_15.190__17.507__delay:		DELAY 15.190 17.507 ;
___17.755__delay:		DELAY  17.755 ;
_15.620__17.769__delay:		DELAY 15.620 17.769 ;
___17.809__delay:		DELAY  17.809 ;
_14.145__15.769__delay:		DELAY 14.145 15.769 ;
_15.251__17.320__delay:		DELAY 15.251 17.320 ;
_15.187__17.174__delay:		DELAY 15.187 17.174 ;
_11.152__11.887__delay:		DELAY 11.152 11.887 ;
_16.013__18.184__delay:		DELAY 16.013 18.184 ;
___18.370__delay:		DELAY  18.370 ;
_15.583__17.699__delay:		DELAY 15.583 17.699 ;
_15.171__17.273__delay:		DELAY 15.171 17.273 ;
_11.254__11.989__delay:		DELAY 11.254 11.989 ;
_16.115__18.286__delay:		DELAY 16.115 18.286 ;
___18.472__delay:		DELAY  18.472 ;
_15.262__17.235__delay:		DELAY 15.262 17.235 ;
_11.215__11.950__delay:		DELAY 11.215 11.950 ;
_16.076__18.247__delay:		DELAY 16.076 18.247 ;
___18.433__delay:		DELAY  18.433 ;
_10.530__11.295__delay:		DELAY 10.530 11.295 ;
_15.783__17.979__delay:		DELAY 15.783 17.979 ;
___18.121__delay:		DELAY  18.121 ;
_17.670__19.999__delay:		DELAY 17.670 19.999 ;
___20.144__delay:		DELAY  20.144 ;

ENDMODEL
