// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module IMG2RLE_IMG2RLE_Pipeline_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Cr_7_address0,
        Cr_7_ce0,
        Cr_7_we0,
        Cr_7_d0,
        Cr_6_address0,
        Cr_6_ce0,
        Cr_6_we0,
        Cr_6_d0,
        Cr_5_address0,
        Cr_5_ce0,
        Cr_5_we0,
        Cr_5_d0,
        Cr_4_address0,
        Cr_4_ce0,
        Cr_4_we0,
        Cr_4_d0,
        Cr_3_address0,
        Cr_3_ce0,
        Cr_3_we0,
        Cr_3_d0,
        Cr_2_address0,
        Cr_2_ce0,
        Cr_2_we0,
        Cr_2_d0,
        Cr_1_address0,
        Cr_1_ce0,
        Cr_1_we0,
        Cr_1_d0,
        Cr_address0,
        Cr_ce0,
        Cr_we0,
        Cr_d0,
        phi_ln142
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] Cr_7_address0;
output   Cr_7_ce0;
output   Cr_7_we0;
output  [7:0] Cr_7_d0;
output  [2:0] Cr_6_address0;
output   Cr_6_ce0;
output   Cr_6_we0;
output  [7:0] Cr_6_d0;
output  [2:0] Cr_5_address0;
output   Cr_5_ce0;
output   Cr_5_we0;
output  [7:0] Cr_5_d0;
output  [2:0] Cr_4_address0;
output   Cr_4_ce0;
output   Cr_4_we0;
output  [7:0] Cr_4_d0;
output  [2:0] Cr_3_address0;
output   Cr_3_ce0;
output   Cr_3_we0;
output  [7:0] Cr_3_d0;
output  [2:0] Cr_2_address0;
output   Cr_2_ce0;
output   Cr_2_we0;
output  [7:0] Cr_2_d0;
output  [2:0] Cr_1_address0;
output   Cr_1_ce0;
output   Cr_1_we0;
output  [7:0] Cr_1_d0;
output  [2:0] Cr_address0;
output   Cr_ce0;
output   Cr_we0;
output  [7:0] Cr_d0;
input  [2:0] phi_ln142;

reg ap_idle;
reg Cr_7_ce0;
reg Cr_7_we0;
reg Cr_6_ce0;
reg Cr_6_we0;
reg Cr_5_ce0;
reg Cr_5_we0;
reg Cr_4_ce0;
reg Cr_4_we0;
reg Cr_3_ce0;
reg Cr_3_we0;
reg Cr_2_ce0;
reg Cr_2_we0;
reg Cr_1_ce0;
reg Cr_1_we0;
reg Cr_ce0;
reg Cr_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln142_fu_202_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [63:0] zext_ln142_fu_184_p1;
reg   [2:0] arrayinit_curidx33_fu_54;
wire   [2:0] add_ln142_fu_196_p2;
wire    ap_loop_init;
reg   [2:0] ap_sig_allocacmp_arrayinit_curidx33_load;
wire   [2:0] phi_ln142_read_read_fu_58_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 arrayinit_curidx33_fu_54 = 3'd0;
#0 ap_done_reg = 1'b0;
end

IMG2RLE_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        arrayinit_curidx33_fu_54 <= add_ln142_fu_196_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        Cr_1_ce0 = 1'b1;
    end else begin
        Cr_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (phi_ln142_read_read_fu_58_p2 == 3'd1))) begin
        Cr_1_we0 = 1'b1;
    end else begin
        Cr_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        Cr_2_ce0 = 1'b1;
    end else begin
        Cr_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (phi_ln142_read_read_fu_58_p2 == 3'd2))) begin
        Cr_2_we0 = 1'b1;
    end else begin
        Cr_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        Cr_3_ce0 = 1'b1;
    end else begin
        Cr_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (phi_ln142_read_read_fu_58_p2 == 3'd3))) begin
        Cr_3_we0 = 1'b1;
    end else begin
        Cr_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        Cr_4_ce0 = 1'b1;
    end else begin
        Cr_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (phi_ln142_read_read_fu_58_p2 == 3'd4))) begin
        Cr_4_we0 = 1'b1;
    end else begin
        Cr_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        Cr_5_ce0 = 1'b1;
    end else begin
        Cr_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (phi_ln142_read_read_fu_58_p2 == 3'd5))) begin
        Cr_5_we0 = 1'b1;
    end else begin
        Cr_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        Cr_6_ce0 = 1'b1;
    end else begin
        Cr_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (phi_ln142_read_read_fu_58_p2 == 3'd6))) begin
        Cr_6_we0 = 1'b1;
    end else begin
        Cr_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        Cr_7_ce0 = 1'b1;
    end else begin
        Cr_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (phi_ln142_read_read_fu_58_p2 == 3'd7))) begin
        Cr_7_we0 = 1'b1;
    end else begin
        Cr_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        Cr_ce0 = 1'b1;
    end else begin
        Cr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1) & (phi_ln142_read_read_fu_58_p2 == 3'd0))) begin
        Cr_we0 = 1'b1;
    end else begin
        Cr_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln142_fu_202_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_arrayinit_curidx33_load = 3'd0;
    end else begin
        ap_sig_allocacmp_arrayinit_curidx33_load = arrayinit_curidx33_fu_54;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Cr_1_address0 = zext_ln142_fu_184_p1;

assign Cr_1_d0 = 8'd0;

assign Cr_2_address0 = zext_ln142_fu_184_p1;

assign Cr_2_d0 = 8'd0;

assign Cr_3_address0 = zext_ln142_fu_184_p1;

assign Cr_3_d0 = 8'd0;

assign Cr_4_address0 = zext_ln142_fu_184_p1;

assign Cr_4_d0 = 8'd0;

assign Cr_5_address0 = zext_ln142_fu_184_p1;

assign Cr_5_d0 = 8'd0;

assign Cr_6_address0 = zext_ln142_fu_184_p1;

assign Cr_6_d0 = 8'd0;

assign Cr_7_address0 = zext_ln142_fu_184_p1;

assign Cr_7_d0 = 8'd0;

assign Cr_address0 = zext_ln142_fu_184_p1;

assign Cr_d0 = 8'd0;

assign add_ln142_fu_196_p2 = (ap_sig_allocacmp_arrayinit_curidx33_load + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln142_fu_202_p2 = ((ap_sig_allocacmp_arrayinit_curidx33_load == 3'd7) ? 1'b1 : 1'b0);

assign phi_ln142_read_read_fu_58_p2 = phi_ln142;

assign zext_ln142_fu_184_p1 = ap_sig_allocacmp_arrayinit_curidx33_load;

endmodule //IMG2RLE_IMG2RLE_Pipeline_4
