Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: H:/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto c7198b99e6d74f58b9a4d3747ad338ee --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot final_behav xil_defaultlib.final xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/Shubhanshu oct 23/Final program/processor/processor.srcs/sources_1/new/combine.v:51]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port addr [H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/Shubhanshu oct 23/Final program/processor/processor.srcs/sources_1/new/combine.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.ALU_CU
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.data
Compiling module xil_defaultlib.combine
Compiling module xil_defaultlib.final
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_behav
