Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : commMod
Version: N-2017.09-SP5
Date   : Mon Oct 15 17:16:56 2018
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwp12ttc
Wire Load Model Mode: segmented

  Startpoint: trmt (input port clocked by clk)
  Endpoint: iUART/iTX/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  commMod            TSMC32K_Lowk_Conservative
                                           tcbn40lpbwp12ttc
  uart_tx            ZeroWireload          tcbn40lpbwp12ttc
  uart               ZeroWireload          tcbn40lpbwp12ttc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.50       0.50 f
  trmt (in)                                               0.00       0.50 f
  U78/ZN (MAOI22D0BWP12T)                                 0.06       0.56 r
  U81/ZN (ND2D1BWP12T)                                    0.05       0.60 f
  iUART/strt_tx (uart)                                    0.00       0.60 f
  iUART/iTX/strt_tx (uart_tx)                             0.00       0.60 f
  iUART/iTX/U12/ZN (ND2D1BWP12T)                          0.04       0.65 r
  iUART/iTX/U7/ZN (INVD1BWP12T)                           0.02       0.67 f
  iUART/iTX/U10/ZN (NR2D1BWP12T)                          0.04       0.71 r
  iUART/iTX/U8/ZN (INVD1BWP12T)                           0.02       0.74 f
  iUART/iTX/U11/ZN (OAI21D1BWP12T)                        0.04       0.77 r
  iUART/iTX/U43/ZN (AOI21D1BWP12T)                        0.02       0.80 f
  iUART/iTX/U42/ZN (OAI22D1BWP12T)                        0.04       0.84 r
  iUART/iTX/bit_cnt_reg[2]/D (DFD1BWP12T)                 0.00       0.84 r
  data arrival time                                                  0.84

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  iUART/iTX/bit_cnt_reg[2]/CP (DFD1BWP12T)                0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


1
