# hlstrack2025-43205
This FPGA - accelerated YOLOv3 - Tiny realizes traffic sign detection. FPGA’s parallel architecture optimizes key layers: convolution, activation and pooling, matching YOLOv3 - Tiny’s lightweight advantage. 8 - bit quantization cuts weight/activation data size, slashing FPGA resource use.
