{"Source Block": ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@539:553@HdlStmAssign", "assign status_synth_params0 = {NUM_LANES};\nassign status_synth_params1 = {\n                 /*31:16 */  16'b0,\n                 /*15: 8 */  1'b0,TPL_DATA_PATH_WIDTH[6:0],\n                 /* 7: 0 */  4'b0,DPW_LOG2[3:0]};\nassign status_synth_params2 = {\n                 /*31:19 */  13'b0,\n                 /*   18 */  ENABLE_CHAR_REPLACE[0],\n                 /*17:13 */  5'b0,\n                 /*   12 */  ASYNC_CLK[0],\n                 /*11:10 */  2'b0,\n                 /* 9: 8 */  LINK_MODE[1:0],\n                 /* 7: 0 */  NUM_LINKS[7:0]};\n\nendmodule\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@605:618", "\nendgenerate\n\n// Core static parameters\nassign status_synth_params0 = {NUM_LANES};\nassign status_synth_params1 = {\n                 /*31:16 */  16'b0,\n                 /*15: 8 */  1'b0,TPL_DATA_PATH_WIDTH[6:0],\n                 /* 7: 0 */  4'b0,DPW_LOG2[3:0]};\nassign status_synth_params2 = {\n                 /*31:19 */  13'b0,\n                 /*   18 */  ENABLE_CHAR_REPLACE[0],\n                 /*   17 */  ENABLE_FRAME_ALIGN_ERR_RESET[0],\n                 /*   16 */  ENABLE_FRAME_ALIGN_CHECK[0],\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@609:625", "assign status_synth_params0 = {NUM_LANES};\nassign status_synth_params1 = {\n                 /*31:16 */  16'b0,\n                 /*15: 8 */  1'b0,TPL_DATA_PATH_WIDTH[6:0],\n                 /* 7: 0 */  4'b0,DPW_LOG2[3:0]};\nassign status_synth_params2 = {\n                 /*31:19 */  13'b0,\n                 /*   18 */  ENABLE_CHAR_REPLACE[0],\n                 /*   17 */  ENABLE_FRAME_ALIGN_ERR_RESET[0],\n                 /*   16 */  ENABLE_FRAME_ALIGN_CHECK[0],\n                 /*15:13 */  3'b0,\n                 /*   12 */  ASYNC_CLK[0],\n                 /*11:10 */  2'b0,\n                 /* 9: 8 */  LINK_MODE[1:0],\n                 /* 7: 0 */  NUM_LINKS[7:0]};\n\nendmodule\n"], ["hdl/library/jesd204/jesd204_tx/jesd204_tx.v@535:548", "  })\n);\n\n// Core static parameters\nassign status_synth_params0 = {NUM_LANES};\nassign status_synth_params1 = {\n                 /*31:16 */  16'b0,\n                 /*15: 8 */  1'b0,TPL_DATA_PATH_WIDTH[6:0],\n                 /* 7: 0 */  4'b0,DPW_LOG2[3:0]};\nassign status_synth_params2 = {\n                 /*31:19 */  13'b0,\n                 /*   18 */  ENABLE_CHAR_REPLACE[0],\n                 /*17:13 */  5'b0,\n                 /*   12 */  ASYNC_CLK[0],\n"]], "Diff Content": {"Delete": [[544, "assign status_synth_params2 = {\n"], [545, "                 /*31:19 */  13'b0,\n"], [546, "                 /*   18 */  ENABLE_CHAR_REPLACE[0],\n"], [547, "                 /*17:13 */  5'b0,\n"], [548, "                 /*   12 */  ASYNC_CLK[0],\n"], [549, "                 /*11:10 */  2'b0,\n"], [550, "                 /* 9: 8 */  LINK_MODE[1:0],\n"], [551, "                 /* 7: 0 */  NUM_LINKS[7:0]};\n"]], "Add": [[551, "  pipeline_stage #(\n"], [551, "    .WIDTH(CW + DW + HW),\n"], [551, "    .REGISTERED(NUM_OUTPUT_PIPELINE)\n"], [551, "  ) i_output_pipeline_stage (\n"], [551, "    .clk(clk),\n"], [551, "    .in({\n"], [551, "      phy_data_r,\n"], [551, "      phy_charisk_r,\n"], [551, "      phy_header_r\n"], [551, "    }),\n"], [551, "    .out({\n"], [551, "      phy_data,\n"], [551, "      phy_charisk,\n"], [551, "      phy_header\n"], [551, "    }));\n"], [551, "  assign status_synth_params0 = {NUM_LANES};\n"], [551, "  assign status_synth_params1 = {\n"], [551, "                   /*31:16 */  16'b0,\n"], [551, "                   /*15: 8 */  1'b0,TPL_DATA_PATH_WIDTH[6:0],\n"], [551, "                   /* 7: 0 */  4'b0,DPW_LOG2[3:0]};\n"], [551, "  assign status_synth_params2 = {\n"], [551, "                   /*31:19 */  13'b0,\n"], [551, "                   /*   18 */  ENABLE_CHAR_REPLACE[0],\n"], [551, "                   /*17:13 */  5'b0,\n"], [551, "                   /*   12 */  ASYNC_CLK[0],\n"], [551, "                   /*11:10 */  2'b0,\n"], [551, "                   /* 9: 8 */  LINK_MODE[1:0],\n"], [551, "                   /* 7: 0 */  NUM_LINKS[7:0]};\n"]]}}