# Note:

This design does not pass DRC checks in Vivado. write_bitstream will not work, but the xdc and verilog files can be used to place and route the design.