\subsection{fpga\+\_\+outfifo Entity Reference}
\label{classfpga__outfifo}\index{fpga\+\_\+outfifo@{fpga\+\_\+outfifo}}


Collaboration diagram for fpga\+\_\+outfifo\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{d6/d7e/classfpga__outfifo__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf S\+YN} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\item 
{\bf altera\+\_\+mf} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf  all }   
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf aclr}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf data}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdclk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdreq}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf wrclk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf wrreq}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf q}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdempty}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf rdusedw}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wrfull}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf wrusedw}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 43} of file {\bf fpga\+\_\+outfifo.\+vhd}.



\subsubsection{Member Data Documentation}
\index{fpga\+\_\+outfifo@{fpga\+\_\+outfifo}! all @{ all }}
\index{ all @{ all }!fpga\+\_\+outfifo@{fpga\+\_\+outfifo}}
\paragraph[{ all }]{\setlength{\rightskip}{0pt plus 5cm}{\bf  all }\hspace{0.3cm}{\ttfamily [Package]}}\label{classfpga__outfifo_a470a86ce8776f637b0483eabf2d92ad2}


Definition at line {\bf 41} of file {\bf fpga\+\_\+outfifo.\+vhd}.

\index{fpga\+\_\+outfifo@{fpga\+\_\+outfifo}!aclr@{aclr}}
\index{aclr@{aclr}!fpga\+\_\+outfifo@{fpga\+\_\+outfifo}}
\paragraph[{aclr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf aclr} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classfpga__outfifo_aa084ae8bf21cb070557c5dda71b8502c}


Definition at line {\bf 46} of file {\bf fpga\+\_\+outfifo.\+vhd}.

\index{fpga\+\_\+outfifo@{fpga\+\_\+outfifo}!altera\+\_\+mf@{altera\+\_\+mf}}
\index{altera\+\_\+mf@{altera\+\_\+mf}!fpga\+\_\+outfifo@{fpga\+\_\+outfifo}}
\paragraph[{altera\+\_\+mf}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altera\+\_\+mf}\hspace{0.3cm}{\ttfamily [Library]}}\label{classfpga__outfifo_ad57cd8d31a38ff87ac163fb47757ffbf}


Definition at line {\bf 40} of file {\bf fpga\+\_\+outfifo.\+vhd}.

\index{fpga\+\_\+outfifo@{fpga\+\_\+outfifo}!data@{data}}
\index{data@{data}!fpga\+\_\+outfifo@{fpga\+\_\+outfifo}}
\paragraph[{data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classfpga__outfifo_add011d0c58aee855e77e05800f5886ad}


Definition at line {\bf 47} of file {\bf fpga\+\_\+outfifo.\+vhd}.

\index{fpga\+\_\+outfifo@{fpga\+\_\+outfifo}!ieee@{ieee}}
\index{ieee@{ieee}!fpga\+\_\+outfifo@{fpga\+\_\+outfifo}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classfpga__outfifo_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 37} of file {\bf fpga\+\_\+outfifo.\+vhd}.

\index{fpga\+\_\+outfifo@{fpga\+\_\+outfifo}!q@{q}}
\index{q@{q}!fpga\+\_\+outfifo@{fpga\+\_\+outfifo}}
\paragraph[{q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf q} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classfpga__outfifo_aea5fb4b3a050af0b1556be3e3b21cef9}


Definition at line {\bf 52} of file {\bf fpga\+\_\+outfifo.\+vhd}.

\index{fpga\+\_\+outfifo@{fpga\+\_\+outfifo}!rdclk@{rdclk}}
\index{rdclk@{rdclk}!fpga\+\_\+outfifo@{fpga\+\_\+outfifo}}
\paragraph[{rdclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdclk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classfpga__outfifo_a463d5fc49d1826e964692ab15a4459e5}


Definition at line {\bf 48} of file {\bf fpga\+\_\+outfifo.\+vhd}.

\index{fpga\+\_\+outfifo@{fpga\+\_\+outfifo}!rdempty@{rdempty}}
\index{rdempty@{rdempty}!fpga\+\_\+outfifo@{fpga\+\_\+outfifo}}
\paragraph[{rdempty}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdempty} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classfpga__outfifo_afc6d6b8085df7af6f9c5d7dc39b1157c}


Definition at line {\bf 53} of file {\bf fpga\+\_\+outfifo.\+vhd}.

\index{fpga\+\_\+outfifo@{fpga\+\_\+outfifo}!rdreq@{rdreq}}
\index{rdreq@{rdreq}!fpga\+\_\+outfifo@{fpga\+\_\+outfifo}}
\paragraph[{rdreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdreq} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classfpga__outfifo_a5b72a180053ffc44309f7598bb6ad9e4}


Definition at line {\bf 49} of file {\bf fpga\+\_\+outfifo.\+vhd}.

\index{fpga\+\_\+outfifo@{fpga\+\_\+outfifo}!rdusedw@{rdusedw}}
\index{rdusedw@{rdusedw}!fpga\+\_\+outfifo@{fpga\+\_\+outfifo}}
\paragraph[{rdusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rdusedw} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{13} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classfpga__outfifo_aed7f028b4e425b787cf3caeff9e15571}


Definition at line {\bf 54} of file {\bf fpga\+\_\+outfifo.\+vhd}.

\index{fpga\+\_\+outfifo@{fpga\+\_\+outfifo}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!fpga\+\_\+outfifo@{fpga\+\_\+outfifo}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classfpga__outfifo_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 38} of file {\bf fpga\+\_\+outfifo.\+vhd}.

\index{fpga\+\_\+outfifo@{fpga\+\_\+outfifo}!wrclk@{wrclk}}
\index{wrclk@{wrclk}!fpga\+\_\+outfifo@{fpga\+\_\+outfifo}}
\paragraph[{wrclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wrclk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classfpga__outfifo_ae8620da6f493d83c5e8f213168b6ce6b}


Definition at line {\bf 50} of file {\bf fpga\+\_\+outfifo.\+vhd}.

\index{fpga\+\_\+outfifo@{fpga\+\_\+outfifo}!wrfull@{wrfull}}
\index{wrfull@{wrfull}!fpga\+\_\+outfifo@{fpga\+\_\+outfifo}}
\paragraph[{wrfull}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wrfull} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classfpga__outfifo_a4f7f4dcba036fb2435435db13fbdea3a}


Definition at line {\bf 55} of file {\bf fpga\+\_\+outfifo.\+vhd}.

\index{fpga\+\_\+outfifo@{fpga\+\_\+outfifo}!wrreq@{wrreq}}
\index{wrreq@{wrreq}!fpga\+\_\+outfifo@{fpga\+\_\+outfifo}}
\paragraph[{wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wrreq} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classfpga__outfifo_ae7e02414aa516307988efa17ff21d58c}


Definition at line {\bf 51} of file {\bf fpga\+\_\+outfifo.\+vhd}.

\index{fpga\+\_\+outfifo@{fpga\+\_\+outfifo}!wrusedw@{wrusedw}}
\index{wrusedw@{wrusedw}!fpga\+\_\+outfifo@{fpga\+\_\+outfifo}}
\paragraph[{wrusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wrusedw} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classfpga__outfifo_ac342c262e9d59ae21e4bed3f6d1fd043}


Definition at line {\bf 57} of file {\bf fpga\+\_\+outfifo.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/fpga\+\_\+outfifo/{\bf fpga\+\_\+outfifo.\+vhd}\end{DoxyCompactItemize}
