{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628229394896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628229394896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  6 13:56:34 2021 " "Processing started: Fri Aug  6 13:56:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628229394896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229394896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VerilogBoy_DE2-115 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off VerilogBoy_DE2-115 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229394897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628229395109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628229395109 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "ILA.qsys " "Elaborating Platform Designer system entity \"ILA.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229399395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.06.13:56:40 Progress: Loading ILA/ILA.qsys " "2021.08.06.13:56:40 Progress: Loading ILA/ILA.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229400972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.06.13:56:41 Progress: Reading input file " "2021.08.06.13:56:41 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229401128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.06.13:56:41 Progress: Adding signaltap_ii_logic_analyzer_0 \[altera_signaltap_ii_logic_analyzer 20.1\] " "2021.08.06.13:56:41 Progress: Adding signaltap_ii_logic_analyzer_0 \[altera_signaltap_ii_logic_analyzer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229401159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.06.13:56:41 Progress: Parameterizing module signaltap_ii_logic_analyzer_0 " "2021.08.06.13:56:41 Progress: Parameterizing module signaltap_ii_logic_analyzer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229401281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.06.13:56:41 Progress: Building connections " "2021.08.06.13:56:41 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229401283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.06.13:56:41 Progress: Parameterizing connections " "2021.08.06.13:56:41 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229401283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.06.13:56:41 Progress: Validating " "2021.08.06.13:56:41 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229401298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.08.06.13:56:41 Progress: Done reading input file " "2021.08.06.13:56:41 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229401636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ILA: Generating ILA \"ILA\" for QUARTUS_SYNTH " "ILA: Generating ILA \"ILA\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Signaltap_ii_logic_analyzer_0: \"ILA\" instantiated altera_signaltap_ii_logic_analyzer \"signaltap_ii_logic_analyzer_0\" " "Signaltap_ii_logic_analyzer_0: \"ILA\" instantiated altera_signaltap_ii_logic_analyzer \"signaltap_ii_logic_analyzer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ILA: Done \"ILA\" with 2 modules, 1 files " "ILA: Done \"ILA\" with 2 modules, 1 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402299 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "ILA.qsys " "Finished elaborating Platform Designer system entity \"ILA.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229402943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/Tobu/tobu_3.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/Tobu/tobu_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 tobu_3 " "Found entity 1: tobu_3" {  } { { "rom/Tobu/tobu_3.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/Tobu/tobu_2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/Tobu/tobu_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tobu_2 " "Found entity 1: tobu_2" {  } { { "rom/Tobu/tobu_2.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/Tobu/tobu_1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/Tobu/tobu_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tobu_1 " "Found entity 1: tobu_1" {  } { { "rom/Tobu/tobu_1.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/Tobu/tobu_0.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/Tobu/tobu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tobu_0 " "Found entity 1: tobu_0" {  } { { "rom/Tobu/tobu_0.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/Tobu/CartTobu.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/Tobu/CartTobu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CartTobu " "Found entity 1: CartTobu" {  } { { "rom/Tobu/CartTobu.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/CartTobu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL/PLL_0.v 1 1 " "Found 1 design units, including 1 entities, in source file PLL/PLL_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0 " "Found entity 1: PLL_0" {  } { { "PLL/PLL_0.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/PLL/PLL_0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "testbench.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/Tetris/Cart.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/Tetris/Cart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cart " "Found entity 1: Cart" {  } { { "rom/Tetris/Cart.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tetris/Cart.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/Mario/CartMario.v 1 1 " "Found 1 design units, including 1 entities, in source file rom/Mario/CartMario.v" { { "Info" "ISGN_ENTITY_NAME" "1 CartMario " "Found entity 1: CartMario" {  } { { "rom/Mario/CartMario.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Mario/CartMario.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ram/Cart_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file Ram/Cart_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cart_ram " "Found entity 1: Cart_ram" {  } { { "Ram/Cart_ram.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Ram/Cart_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file Uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "Uart/uart.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Uart/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Uart/transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file Uart/transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "Uart/transmitter.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Uart/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Uart/receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file Uart/receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "Uart/receiver.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Uart/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Uart/baud_rate_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file Uart/baud_rate_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_gen " "Found entity 1: baud_rate_gen" {  } { { "Uart/baud_rate_gen.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Uart/baud_rate_gen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2_keyboard/ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file PS2_keyboard/ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "PS2_keyboard/ps2_keyboard.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/PS2_keyboard/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_timing " "Found entity 1: vga_timing" {  } { { "VerilogBoyRtl/vga_timing.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_timing.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/vga_mixer.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/vga_mixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mixer " "Found entity 1: vga_mixer" {  } { { "VerilogBoyRtl/vga_mixer.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_mixer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/vga_font.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/vga_font.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_font " "Found entity 1: vga_font" {  } { { "VerilogBoyRtl/vga_font.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_font.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "VerilogBoyRtl/timer.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/timer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/sound_wave.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/sound_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 sound_wave " "Found entity 1: sound_wave" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/sound_vol_env.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/sound_vol_env.v" { { "Info" "ISGN_ENTITY_NAME" "1 sound_vol_env " "Found entity 1: sound_vol_env" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/sound_square.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/sound_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 sound_square " "Found entity 1: sound_square" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/sound_noise.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/sound_noise.v" { { "Info" "ISGN_ENTITY_NAME" "1 sound_noise " "Found entity 1: sound_noise" {  } { { "VerilogBoyRtl/sound_noise.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_noise.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/sound_length_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/sound_length_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sound_length_ctr " "Found entity 1: sound_length_ctr" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/sound_channel_mix.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/sound_channel_mix.v" { { "Info" "ISGN_ENTITY_NAME" "1 sound_channel_mix " "Found entity 1: sound_channel_mix" {  } { { "VerilogBoyRtl/sound_channel_mix.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_channel_mix.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/sound.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/sound.v" { { "Info" "ISGN_ENTITY_NAME" "1 sound " "Found entity 1: sound" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/singlereg.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/singlereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlereg " "Found entity 1: singlereg" {  } { { "VerilogBoyRtl/singlereg.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/singlereg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/singleport_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/singleport_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 singleport_ram " "Found entity 1: singleport_ram" {  } { { "VerilogBoyRtl/singleport_ram.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/singleport_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/serial.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial " "Found entity 1: serial" {  } { { "VerilogBoyRtl/serial.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/serial.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "VerilogBoyRtl/regfile.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/regfile.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pf_empty PF_EMPTY ppu.v(227) " "Verilog HDL Declaration information at ppu.v(227): object \"pf_empty\" differs only in case from object \"PF_EMPTY\" in the same scope" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v" 227 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1628229402992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/ppu.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/ppu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ppu " "Found entity 1: ppu" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/mbc5.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/mbc5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mbc5 " "Found entity 1: mbc5" {  } { { "VerilogBoyRtl/mbc5.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/mbc5.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/dma.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 dma " "Found entity 1: dma" {  } { { "VerilogBoyRtl/dma.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/dma.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "VerilogBoyRtl/cpu.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/cpu.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/control.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "VerilogBoyRtl/control.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/control.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/common.v 0 0 " "Found 0 design units, including 0 entities, in source file VerilogBoyRtl/common.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "VerilogBoyRtl/clk_div.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/clk_div.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229402999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229402999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/brom_comb.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/brom_comb.v" { { "Info" "ISGN_ENTITY_NAME" "1 brom_comb " "Found entity 1: brom_comb" {  } { { "VerilogBoyRtl/brom_comb.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/brom_comb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229403000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229403000 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "boy.v(67) " "Verilog HDL warning at boy.v(67): extended using \"x\" or \"z\"" {  } { { "VerilogBoyRtl/boy.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/boy.v" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1628229403001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/boy.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/boy.v" { { "Info" "ISGN_ENTITY_NAME" "1 boy " "Found entity 1: boy" {  } { { "VerilogBoyRtl/boy.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/boy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229403001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229403001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VerilogBoyRtl/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file VerilogBoyRtl/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "VerilogBoyRtl/alu.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/alu.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229403003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229403003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ILA/ILA.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/ILA/ILA.v" { { "Info" "ISGN_ENTITY_NAME" "1 ILA " "Found entity 1: ILA" {  } { { "db/ip/ILA/ILA.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/ip/ILA/ILA.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229403003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229403003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "int_serial_ack boy.v(148) " "Verilog HDL Implicit Net warning at boy.v(148): created implicit net for \"int_serial_ack\"" {  } { { "VerilogBoyRtl/boy.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/boy.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403003 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628229403064 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUDIO_SCL top.v(31) " "Output port \"AUDIO_SCL\" at top.v(31) has no driver" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628229403070 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_RED top.v(35) " "Output port \"LED_RED\" at top.v(35) has no driver" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628229403070 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_GREEN top.v(36) " "Output port \"LED_GREEN\" at top.v(36) has no driver" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628229403070 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_BLUE top.v(37) " "Output port \"LED_BLUE\" at top.v(37) has no driver" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1628229403070 "|top"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/DICS/M10912039/VerilogBoy_DE2-115/reset/resetGen.v 1 1 " "Using design file /home/DICS/M10912039/VerilogBoy_DE2-115/reset/resetGen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 resetGen " "Found entity 1: resetGen" {  } { { "resetGen.v" "" { Text "/home/DICS/M10912039/VerilogBoy_DE2-115/reset/resetGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229403085 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1628229403085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resetGen resetGen:pll " "Elaborating entity \"resetGen\" for hierarchy \"resetGen:pll\"" {  } { { "top.v" "pll" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0 PLL_0:PLL_0_inst " "Elaborating entity \"PLL_0\" for hierarchy \"PLL_0:PLL_0_inst\"" {  } { { "top.v" "PLL_0_inst" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_0:PLL_0_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_0:PLL_0_inst\|altpll:altpll_component\"" {  } { { "PLL/PLL_0.v" "altpll_component" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/PLL/PLL_0.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_0:PLL_0_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_0:PLL_0_inst\|altpll:altpll_component\"" {  } { { "PLL/PLL_0.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/PLL/PLL_0.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_0:PLL_0_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL_0:PLL_0_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 3 " "Parameter \"clk2_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403133 ""}  } { { "PLL/PLL_0.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/PLL/PLL_0.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628229403133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0_altpll " "Found entity 1: PLL_0_altpll" {  } { { "db/PLL_0_altpll.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/PLL_0_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229403162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229403162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0_altpll PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated " "Elaborating entity \"PLL_0_altpll\" for hierarchy \"PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boy boy:boy " "Elaborating entity \"boy\" for hierarchy \"boy:boy\"" {  } { { "top.v" "boy" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403169 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_serial_ack boy.v(148) " "Verilog HDL or VHDL warning at boy.v(148): object \"int_serial_ack\" assigned a value but never read" {  } { { "VerilogBoyRtl/boy.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/boy.v" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628229403169 "|top|boy:boy"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "int_serial_req boy.v(104) " "Verilog HDL warning at boy.v(104): object int_serial_req used but never assigned" {  } { { "VerilogBoyRtl/boy.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/boy.v" 104 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1628229403170 "|top|boy:boy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "int_serial_req 0 boy.v(104) " "Net \"int_serial_req\" at boy.v(104) has no driver or initial value, using a default initial value '0'" {  } { { "VerilogBoyRtl/boy.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/boy.v" 104 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1628229403176 "|top|boy:boy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu boy:boy\|cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"boy:boy\|cpu:cpu\"" {  } { { "VerilogBoyRtl/boy.v" "cpu" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/boy.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control boy:boy\|cpu:cpu\|control:control " "Elaborating entity \"control\" for hierarchy \"boy:boy\|cpu:cpu\|control:control\"" {  } { { "VerilogBoyRtl/cpu.v" "control" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/cpu.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403215 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(208) " "Verilog HDL Case Statement warning at control.v(208): incomplete case statement has no default case item" {  } { { "VerilogBoyRtl/control.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/control.v" 208 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1628229403218 "|top|boy:boy|cpu:cpu|control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile boy:boy\|cpu:cpu\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"boy:boy\|cpu:cpu\|regfile:regfile\"" {  } { { "VerilogBoyRtl/cpu.v" "regfile" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/cpu.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singlereg boy:boy\|cpu:cpu\|singlereg:acc " "Elaborating entity \"singlereg\" for hierarchy \"boy:boy\|cpu:cpu\|singlereg:acc\"" {  } { { "VerilogBoyRtl/cpu.v" "acc" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/cpu.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu boy:boy\|cpu:cpu\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"boy:boy\|cpu:cpu\|alu:alu\"" {  } { { "VerilogBoyRtl/cpu.v" "alu" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/cpu.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma boy:boy\|dma:dma " "Elaborating entity \"dma\" for hierarchy \"boy:boy\|dma:dma\"" {  } { { "VerilogBoyRtl/boy.v" "dma" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/boy.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ppu boy:boy\|ppu:ppu " "Elaborating entity \"ppu\" for hierarchy \"boy:boy\|ppu:ppu\"" {  } { { "VerilogBoyRtl/boy.v" "ppu" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/boy.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403307 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_bg_disp ppu.v(118) " "Verilog HDL or VHDL warning at ppu.v(118): object \"reg_bg_disp\" assigned a value but never read" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628229403308 "|top|boy:boy|ppu:ppu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_coin_flag ppu.v(123) " "Verilog HDL or VHDL warning at ppu.v(123): object \"reg_coin_flag\" assigned a value but never read" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628229403309 "|top|boy:boy|ppu:ppu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vram_access_int ppu.v(146) " "Verilog HDL or VHDL warning at ppu.v(146): object \"vram_access_int\" assigned a value but never read" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628229403309 "|top|boy:boy|ppu:ppu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "h_extra ppu.v(310) " "Verilog HDL or VHDL warning at ppu.v(310): object \"h_extra\" assigned a value but never read" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v" 310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628229403309 "|top|boy:boy|ppu:ppu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_obj_x ppu.v(401) " "Verilog HDL or VHDL warning at ppu.v(401): object \"current_obj_x\" assigned a value but never read" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v" 401 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628229403309 "|top|boy:boy|ppu:ppu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ppu.v(338) " "Verilog HDL assignment warning at ppu.v(338): truncated value with size 32 to match size of target (13)" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628229403312 "|top|boy:boy|ppu:ppu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ppu.v(341) " "Verilog HDL assignment warning at ppu.v(341): truncated value with size 32 to match size of target (13)" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628229403312 "|top|boy:boy|ppu:ppu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ppu.v(382) " "Verilog HDL assignment warning at ppu.v(382): truncated value with size 32 to match size of target (4)" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628229403313 "|top|boy:boy|ppu:ppu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 ppu.v(410) " "Verilog HDL assignment warning at ppu.v(410): truncated value with size 8 to match size of target (4)" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628229403314 "|top|boy:boy|ppu:ppu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ppu.v(417) " "Verilog HDL assignment warning at ppu.v(417): truncated value with size 32 to match size of target (13)" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628229403315 "|top|boy:boy|ppu:ppu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ppu.v(511) " "Verilog HDL assignment warning at ppu.v(511): truncated value with size 32 to match size of target (8)" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628229403318 "|top|boy:boy|ppu:ppu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ppu.v(542) " "Verilog HDL assignment warning at ppu.v(542): truncated value with size 32 to match size of target (8)" {  } { { "VerilogBoyRtl/ppu.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628229403318 "|top|boy:boy|ppu:ppu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singleport_ram boy:boy\|ppu:ppu\|singleport_ram:br_vram " "Elaborating entity \"singleport_ram\" for hierarchy \"boy:boy\|ppu:ppu\|singleport_ram:br_vram\"" {  } { { "VerilogBoyRtl/ppu.v" "br_vram" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer boy:boy\|timer:timer " "Elaborating entity \"timer\" for hierarchy \"boy:boy\|timer:timer\"" {  } { { "VerilogBoyRtl/boy.v" "timer" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/boy.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403467 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_in_timer timer.v(36) " "Verilog HDL or VHDL warning at timer.v(36): object \"addr_in_timer\" assigned a value but never read" {  } { { "VerilogBoyRtl/timer.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/timer.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628229403468 "|top|boy:boy|timer:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound boy:boy\|sound:sound " "Elaborating entity \"sound\" for hierarchy \"boy:boy\|sound:sound\"" {  } { { "VerilogBoyRtl/boy.v" "sound" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/boy.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403475 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s02_vin sound.v(99) " "Verilog HDL or VHDL warning at sound.v(99): object \"s02_vin\" assigned a value but never read" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628229403475 "|top|boy:boy|sound:sound"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s01_vin sound.v(101) " "Verilog HDL or VHDL warning at sound.v(101): object \"s01_vin\" assigned a value but never read" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628229403475 "|top|boy:boy|sound:sound"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr_in_regs sound.v(135) " "Verilog HDL Always Construct warning at sound.v(135): variable \"addr_in_regs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628229403477 "|top|boy:boy|sound:sound"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sound_enable sound.v(137) " "Verilog HDL Always Construct warning at sound.v(137): variable \"sound_enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628229403477 "|top|boy:boy|sound:sound"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch4_on_flag sound.v(137) " "Verilog HDL Always Construct warning at sound.v(137): variable \"ch4_on_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628229403477 "|top|boy:boy|sound:sound"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch3_on_flag sound.v(137) " "Verilog HDL Always Construct warning at sound.v(137): variable \"ch3_on_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628229403477 "|top|boy:boy|sound:sound"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch2_on_flag sound.v(137) " "Verilog HDL Always Construct warning at sound.v(137): variable \"ch2_on_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628229403477 "|top|boy:boy|sound:sound"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ch1_on_flag sound.v(137) " "Verilog HDL Always Construct warning at sound.v(137): variable \"ch1_on_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628229403477 "|top|boy:boy|sound:sound"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_addr sound.v(139) " "Verilog HDL Always Construct warning at sound.v(139): variable \"reg_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628229403477 "|top|boy:boy|sound:sound"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr_in_wave sound.v(142) " "Verilog HDL Always Construct warning at sound.v(142): variable \"addr_in_wave\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628229403477 "|top|boy:boy|sound:sound"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wave_addr sound.v(143) " "Verilog HDL Always Construct warning at sound.v(143): variable \"wave_addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1628229403477 "|top|boy:boy|sound:sound"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div boy:boy\|sound:sound\|clk_div:frame_div " "Elaborating entity \"clk_div\" for hierarchy \"boy:boy\|sound:sound\|clk_div:frame_div\"" {  } { { "VerilogBoyRtl/sound.v" "frame_div" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div boy:boy\|sound:sound\|clk_div:freq_div " "Elaborating entity \"clk_div\" for hierarchy \"boy:boy\|sound:sound\|clk_div:freq_div\"" {  } { { "VerilogBoyRtl/sound.v" "freq_div" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_square boy:boy\|sound:sound\|sound_square:sound_ch1 " "Elaborating entity \"sound_square\" for hierarchy \"boy:boy\|sound:sound\|sound_square:sound_ch1\"" {  } { { "VerilogBoyRtl/sound.v" "sound_ch1" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_vol_env boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env " "Elaborating entity \"sound_vol_env\" for hierarchy \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\"" {  } { { "VerilogBoyRtl/sound_square.v" "sound_vol_env" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_length_ctr boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr " "Elaborating entity \"sound_length_ctr\" for hierarchy \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\"" {  } { { "VerilogBoyRtl/sound_square.v" "sound_length_ctr" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_channel_mix boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_channel_mix:sound_channel_mix " "Elaborating entity \"sound_channel_mix\" for hierarchy \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_channel_mix:sound_channel_mix\"" {  } { { "VerilogBoyRtl/sound_square.v" "sound_channel_mix" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_wave boy:boy\|sound:sound\|sound_wave:sound_ch3 " "Elaborating entity \"sound_wave\" for hierarchy \"boy:boy\|sound:sound\|sound_wave:sound_ch3\"" {  } { { "VerilogBoyRtl/sound.v" "sound_ch3" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_length_ctr boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr " "Elaborating entity \"sound_length_ctr\" for hierarchy \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\"" {  } { { "VerilogBoyRtl/sound_wave.v" "sound_length_ctr" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_noise boy:boy\|sound:sound\|sound_noise:sound_ch4 " "Elaborating entity \"sound_noise\" for hierarchy \"boy:boy\|sound:sound\|sound_noise:sound_ch4\"" {  } { { "VerilogBoyRtl/sound.v" "sound_ch4" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403547 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sound_noise.v(71) " "Verilog HDL assignment warning at sound_noise.v(71): truncated value with size 32 to match size of target (5)" {  } { { "VerilogBoyRtl/sound_noise.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_noise.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628229403548 "|top|boy:boy|sound:sound|sound_noise:sound_ch4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brom_comb boy:boy\|brom_comb:brom " "Elaborating entity \"brom_comb\" for hierarchy \"boy:boy\|brom_comb:brom\"" {  } { { "VerilogBoyRtl/boy.v" "brom" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/boy.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403553 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "brom_array.data_a 0 brom_comb.v(7) " "Net \"brom_array.data_a\" at brom_comb.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "VerilogBoyRtl/brom_comb.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/brom_comb.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1628229403557 "|top|boy:boy|brom_comb:brom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "brom_array.waddr_a 0 brom_comb.v(7) " "Net \"brom_array.waddr_a\" at brom_comb.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "VerilogBoyRtl/brom_comb.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/brom_comb.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1628229403557 "|top|boy:boy|brom_comb:brom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "brom_array.we_a 0 brom_comb.v(7) " "Net \"brom_array.we_a\" at brom_comb.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "VerilogBoyRtl/brom_comb.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/brom_comb.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1628229403557 "|top|boy:boy|brom_comb:brom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mbc5 mbc5:mbc5 " "Elaborating entity \"mbc5\" for hierarchy \"mbc5:mbc5\"" {  } { { "top.v" "mbc5" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cart_ram Cart_ram:Cart_ram_inst " "Elaborating entity \"Cart_ram\" for hierarchy \"Cart_ram:Cart_ram_inst\"" {  } { { "top.v" "Cart_ram_inst" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "Ram/Cart_ram.v" "altsyncram_component" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Ram/Cart_ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "Ram/Cart_ram.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Ram/Cart_ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403596 ""}  } { { "Ram/Cart_ram.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Ram/Cart_ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628229403596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ag1 " "Found entity 1: altsyncram_2ag1" {  } { { "db/altsyncram_2ag1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_2ag1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229403625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229403625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ag1 Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component\|altsyncram_2ag1:auto_generated " "Elaborating entity \"altsyncram_2ag1\" for hierarchy \"Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component\|altsyncram_2ag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229403661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229403661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component\|altsyncram_2ag1:auto_generated\|decode_msa:decode3 " "Elaborating entity \"decode_msa\" for hierarchy \"Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component\|altsyncram_2ag1:auto_generated\|decode_msa:decode3\"" {  } { { "db/altsyncram_2ag1.tdf" "decode3" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_2ag1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229403688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229403688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component\|altsyncram_2ag1:auto_generated\|decode_f8a:rden_decode " "Elaborating entity \"decode_f8a\" for hierarchy \"Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component\|altsyncram_2ag1:auto_generated\|decode_f8a:rden_decode\"" {  } { { "db/altsyncram_2ag1.tdf" "rden_decode" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_2ag1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/mux_6nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229403715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229403715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6nb Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component\|altsyncram_2ag1:auto_generated\|mux_6nb:mux2 " "Elaborating entity \"mux_6nb\" for hierarchy \"Cart_ram:Cart_ram_inst\|altsyncram:altsyncram_component\|altsyncram_2ag1:auto_generated\|mux_6nb:mux2\"" {  } { { "db/altsyncram_2ag1.tdf" "mux2" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_2ag1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CartTobu CartTobu:tobu " "Elaborating entity \"CartTobu\" for hierarchy \"CartTobu:tobu\"" {  } { { "top.v" "tobu" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tobu_0 CartTobu:tobu\|tobu_0:tobu_0_inst " "Elaborating entity \"tobu_0\" for hierarchy \"CartTobu:tobu\|tobu_0:tobu_0_inst\"" {  } { { "rom/Tobu/CartTobu.v" "tobu_0_inst" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/CartTobu.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\"" {  } { { "rom/Tobu/tobu_0.v" "altsyncram_component" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_0.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403732 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\"" {  } { { "rom/Tobu/tobu_0.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_0.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tobu_0.mif " "Parameter \"init_file\" = \"tobu_0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=t_1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=t_1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229403739 ""}  } { { "rom/Tobu/tobu_0.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_0.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628229403739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7tb1 " "Found entity 1: altsyncram_7tb1" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_7tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229403765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229403765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7tb1 CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated " "Elaborating entity \"altsyncram_7tb1\" for hierarchy \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_akd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_akd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_akd2 " "Found entity 1: altsyncram_akd2" {  } { { "db/altsyncram_akd2.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_akd2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229403803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229403803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_akd2 CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|altsyncram_akd2:altsyncram1 " "Elaborating entity \"altsyncram_akd2\" for hierarchy \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|altsyncram_akd2:altsyncram1\"" {  } { { "db/altsyncram_7tb1.tdf" "altsyncram1" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_7tb1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229403804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229404202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229404202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|altsyncram_akd2:altsyncram1\|decode_rsa:decode4 " "Elaborating entity \"decode_rsa\" for hierarchy \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|altsyncram_akd2:altsyncram1\|decode_rsa:decode4\"" {  } { { "db/altsyncram_akd2.tdf" "decode4" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_akd2.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229404203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229404249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229404249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|altsyncram_akd2:altsyncram1\|decode_k8a:rden_decode_a " "Elaborating entity \"decode_k8a\" for hierarchy \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|altsyncram_akd2:altsyncram1\|decode_k8a:rden_decode_a\"" {  } { { "db/altsyncram_akd2.tdf" "rden_decode_a" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_akd2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229404249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/mux_bnb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229404279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229404279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bnb CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|altsyncram_akd2:altsyncram1\|mux_bnb:mux6 " "Elaborating entity \"mux_bnb\" for hierarchy \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|altsyncram_akd2:altsyncram1\|mux_bnb:mux6\"" {  } { { "db/altsyncram_akd2.tdf" "mux6" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_akd2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229404279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7tb1.tdf" "mgl_prim2" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_7tb1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229404661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7tb1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_7tb1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229404671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229404671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229404671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229404671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1952395520 " "Parameter \"NODE_NAME\" = \"1952395520\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229404671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 65536 " "Parameter \"NUMWORDS\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229404671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229404671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229404671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229404671 ""}  } { { "db/altsyncram_7tb1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_7tb1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628229404671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229404762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229404855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"CartTobu:tobu\|tobu_0:tobu_0_inst\|altsyncram:altsyncram_component\|altsyncram_7tb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229404940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tobu_1 CartTobu:tobu\|tobu_1:tobu_1_inst " "Elaborating entity \"tobu_1\" for hierarchy \"CartTobu:tobu\|tobu_1:tobu_1_inst\"" {  } { { "rom/Tobu/CartTobu.v" "tobu_1_inst" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/CartTobu.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229404978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component\"" {  } { { "rom/Tobu/tobu_1.v" "altsyncram_component" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_1.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229404986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component\"" {  } { { "rom/Tobu/tobu_1.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_1.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229404993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229404993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229404993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229404993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tobu_1.mif " "Parameter \"init_file\" = \"tobu_1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229404993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229404993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=tb_1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=tb_1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229404993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229404993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229404993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229404993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229404993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229404993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229404993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229404993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229404993 ""}  } { { "rom/Tobu/tobu_1.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_1.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628229404993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a0c1 " "Found entity 1: altsyncram_a0c1" {  } { { "db/altsyncram_a0c1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_a0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229405019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229405019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a0c1 CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component\|altsyncram_a0c1:auto_generated " "Elaborating entity \"altsyncram_a0c1\" for hierarchy \"CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component\|altsyncram_a0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229405019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bkd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bkd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bkd2 " "Found entity 1: altsyncram_bkd2" {  } { { "db/altsyncram_bkd2.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_bkd2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229405056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229405056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bkd2 CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component\|altsyncram_a0c1:auto_generated\|altsyncram_bkd2:altsyncram1 " "Elaborating entity \"altsyncram_bkd2\" for hierarchy \"CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component\|altsyncram_a0c1:auto_generated\|altsyncram_bkd2:altsyncram1\"" {  } { { "db/altsyncram_a0c1.tdf" "altsyncram1" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_a0c1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229405057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component\|altsyncram_a0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component\|altsyncram_a0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_a0c1.tdf" "mgl_prim2" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_a0c1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229405418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component\|altsyncram_a0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component\|altsyncram_a0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_a0c1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_a0c1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229405427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component\|altsyncram_a0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"CartTobu:tobu\|tobu_1:tobu_1_inst\|altsyncram:altsyncram_component\|altsyncram_a0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1952603953 " "Parameter \"NODE_NAME\" = \"1952603953\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 65536 " "Parameter \"NUMWORDS\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405427 ""}  } { { "db/altsyncram_a0c1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_a0c1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628229405427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tobu_2 CartTobu:tobu\|tobu_2:tobu_2_inst " "Elaborating entity \"tobu_2\" for hierarchy \"CartTobu:tobu\|tobu_2:tobu_2_inst\"" {  } { { "rom/Tobu/CartTobu.v" "tobu_2_inst" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/CartTobu.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229405436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component\"" {  } { { "rom/Tobu/tobu_2.v" "altsyncram_component" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_2.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229405444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component\"" {  } { { "rom/Tobu/tobu_2.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_2.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229405452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tobu_2.mif " "Parameter \"init_file\" = \"tobu_2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=tb_2 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=tb_2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405452 ""}  } { { "rom/Tobu/tobu_2.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_2.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628229405452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c0c1 " "Found entity 1: altsyncram_c0c1" {  } { { "db/altsyncram_c0c1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_c0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229405478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229405478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c0c1 CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component\|altsyncram_c0c1:auto_generated " "Elaborating entity \"altsyncram_c0c1\" for hierarchy \"CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component\|altsyncram_c0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229405478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ckd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ckd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ckd2 " "Found entity 1: altsyncram_ckd2" {  } { { "db/altsyncram_ckd2.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_ckd2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229405516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229405516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ckd2 CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component\|altsyncram_c0c1:auto_generated\|altsyncram_ckd2:altsyncram1 " "Elaborating entity \"altsyncram_ckd2\" for hierarchy \"CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component\|altsyncram_c0c1:auto_generated\|altsyncram_ckd2:altsyncram1\"" {  } { { "db/altsyncram_c0c1.tdf" "altsyncram1" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_c0c1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229405516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component\|altsyncram_c0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component\|altsyncram_c0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_c0c1.tdf" "mgl_prim2" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_c0c1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229405866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component\|altsyncram_c0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component\|altsyncram_c0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_c0c1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_c0c1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229405875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component\|altsyncram_c0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"CartTobu:tobu\|tobu_2:tobu_2_inst\|altsyncram:altsyncram_component\|altsyncram_c0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1952603954 " "Parameter \"NODE_NAME\" = \"1952603954\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 65536 " "Parameter \"NUMWORDS\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405875 ""}  } { { "db/altsyncram_c0c1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_c0c1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628229405875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tobu_3 CartTobu:tobu\|tobu_3:tobu_3_inst " "Elaborating entity \"tobu_3\" for hierarchy \"CartTobu:tobu\|tobu_3:tobu_3_inst\"" {  } { { "rom/Tobu/CartTobu.v" "tobu_3_inst" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/CartTobu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229405884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component\"" {  } { { "rom/Tobu/tobu_3.v" "altsyncram_component" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_3.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229405892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component\"" {  } { { "rom/Tobu/tobu_3.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_3.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229405899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tobu_3.mif " "Parameter \"init_file\" = \"tobu_3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=tb_3 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=tb_3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229405899 ""}  } { { "rom/Tobu/tobu_3.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_3.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628229405899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e0c1 " "Found entity 1: altsyncram_e0c1" {  } { { "db/altsyncram_e0c1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_e0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229405925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229405925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e0c1 CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component\|altsyncram_e0c1:auto_generated " "Elaborating entity \"altsyncram_e0c1\" for hierarchy \"CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component\|altsyncram_e0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229405926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dkd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dkd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dkd2 " "Found entity 1: altsyncram_dkd2" {  } { { "db/altsyncram_dkd2.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_dkd2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229405963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229405963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dkd2 CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component\|altsyncram_e0c1:auto_generated\|altsyncram_dkd2:altsyncram1 " "Elaborating entity \"altsyncram_dkd2\" for hierarchy \"CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component\|altsyncram_e0c1:auto_generated\|altsyncram_dkd2:altsyncram1\"" {  } { { "db/altsyncram_e0c1.tdf" "altsyncram1" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_e0c1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229405964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component\|altsyncram_e0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component\|altsyncram_e0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_e0c1.tdf" "mgl_prim2" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_e0c1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229406312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component\|altsyncram_e0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component\|altsyncram_e0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_e0c1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_e0c1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229406321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component\|altsyncram_e0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"CartTobu:tobu\|tobu_3:tobu_3_inst\|altsyncram:altsyncram_component\|altsyncram_e0c1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229406321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229406321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229406321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1952603955 " "Parameter \"NODE_NAME\" = \"1952603955\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229406321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 65536 " "Parameter \"NUMWORDS\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229406321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229406321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229406321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229406321 ""}  } { { "db/altsyncram_e0c1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_e0c1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628229406321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_keyboard:ps2_inst " "Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_keyboard:ps2_inst\"" {  } { { "top.v" "ps2_inst" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229406325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart_inst " "Elaborating entity \"uart\" for hierarchy \"uart:uart_inst\"" {  } { { "top.v" "uart_inst" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229406329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate_gen uart:uart_inst\|baud_rate_gen:uart_baud " "Elaborating entity \"baud_rate_gen\" for hierarchy \"uart:uart_inst\|baud_rate_gen:uart_baud\"" {  } { { "Uart/uart.v" "uart_baud" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Uart/uart.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229406331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter uart:uart_inst\|transmitter:uart_tx " "Elaborating entity \"transmitter\" for hierarchy \"uart:uart_inst\|transmitter:uart_tx\"" {  } { { "Uart/uart.v" "uart_tx" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Uart/uart.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229406334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver uart:uart_inst\|receiver:uart_rx " "Elaborating entity \"receiver\" for hierarchy \"uart:uart_inst\|receiver:uart_rx\"" {  } { { "Uart/uart.v" "uart_rx" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Uart/uart.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229406338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mixer vga_mixer:vga_mixer_instant " "Elaborating entity \"vga_mixer\" for hierarchy \"vga_mixer:vga_mixer_instant\"" {  } { { "top.v" "vga_mixer_instant" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229406343 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "font_ascii vga_mixer.v(61) " "Verilog HDL or VHDL warning at vga_mixer.v(61): object \"font_ascii\" assigned a value but never read" {  } { { "VerilogBoyRtl/vga_mixer.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_mixer.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628229406343 "|top|vga_mixer:vga_mixer_instant"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "font_row vga_mixer.v(62) " "Verilog HDL or VHDL warning at vga_mixer.v(62): object \"font_row\" assigned a value but never read" {  } { { "VerilogBoyRtl/vga_mixer.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_mixer.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628229406343 "|top|vga_mixer:vga_mixer_instant"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "font_col vga_mixer.v(63) " "Verilog HDL or VHDL warning at vga_mixer.v(63): object \"font_col\" assigned a value but never read" {  } { { "VerilogBoyRtl/vga_mixer.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_mixer.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628229406344 "|top|vga_mixer:vga_mixer_instant"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "last_hold vga_mixer.v(110) " "Verilog HDL warning at vga_mixer.v(110): object last_hold used but never assigned" {  } { { "VerilogBoyRtl/vga_mixer.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_mixer.v" 110 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1628229406344 "|top|vga_mixer:vga_mixer_instant"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gb_hs_last vga_mixer.v(116) " "Verilog HDL or VHDL warning at vga_mixer.v(116): object \"gb_hs_last\" assigned a value but never read" {  } { { "VerilogBoyRtl/vga_mixer.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_mixer.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1628229406352 "|top|vga_mixer:vga_mixer_instant"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 vga_mixer.v(153) " "Verilog HDL assignment warning at vga_mixer.v(153): truncated value with size 32 to match size of target (15)" {  } { { "VerilogBoyRtl/vga_mixer.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_mixer.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628229406354 "|top|vga_mixer:vga_mixer_instant"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "last_hold 0 vga_mixer.v(110) " "Net \"last_hold\" at vga_mixer.v(110) has no driver or initial value, using a default initial value '0'" {  } { { "VerilogBoyRtl/vga_mixer.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_mixer.v" 110 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1628229406370 "|top|vga_mixer:vga_mixer_instant"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_timing vga_mixer:vga_mixer_instant\|vga_timing:vga_timing " "Elaborating entity \"vga_timing\" for hierarchy \"vga_mixer:vga_mixer_instant\|vga_timing:vga_timing\"" {  } { { "VerilogBoyRtl/vga_mixer.v" "vga_timing" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_mixer.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229406378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_timing.v(122) " "Verilog HDL assignment warning at vga_timing.v(122): truncated value with size 32 to match size of target (11)" {  } { { "VerilogBoyRtl/vga_timing.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_timing.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628229406379 "|top|vga_mixer:vga_mixer_instant|vga_timing:vga_timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_timing.v(123) " "Verilog HDL assignment warning at vga_timing.v(123): truncated value with size 32 to match size of target (11)" {  } { { "VerilogBoyRtl/vga_timing.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_timing.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1628229406380 "|top|vga_mixer:vga_mixer_instant|vga_timing:vga_timing"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1628229406733 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.08.06.13:56:48 Progress: Loading sld0739193b/alt_sld_fab_wrapper_hw.tcl " "2021.08.06.13:56:48 Progress: Loading sld0739193b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229408295 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229409436 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229409512 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229410153 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229410232 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229410319 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229410422 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229410426 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229410426 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1628229411138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0739193b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0739193b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0739193b/alt_sld_fab.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/ip/sld0739193b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229411336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229411336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229411422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229411422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229411423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229411423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229411474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229411474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229411548 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229411548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229411548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229411608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229411608 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|Mux0 " "Found clock multiplexer boy:boy\|sound:sound\|sound_noise:sound_ch4\|Mux0" {  } { { "VerilogBoyRtl/sound_noise.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_noise.v" 60 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1628229412494 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1628229412494 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "boy:boy\|ppu:ppu\|oam_u_rtl_0 " "Inferred dual-clock RAM node \"boy:boy\|ppu:ppu\|oam_u_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1628229413770 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "boy:boy\|ppu:ppu\|oam_l_rtl_0 " "Inferred dual-clock RAM node \"boy:boy\|ppu:ppu\|oam_l_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1628229413770 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "boy:boy\|high_ram_rtl_0 " "Inferred dual-clock RAM node \"boy:boy\|high_ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1628229413770 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ps2_keyboard:ps2_inst\|fifo " "RAM logic \"ps2_keyboard:ps2_inst\|fifo\" is uninferred due to inappropriate RAM size" {  } { { "PS2_keyboard/ps2_keyboard.v" "fifo" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/PS2_keyboard/ps2_keyboard.v" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1628229413770 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "boy:boy\|brom_comb:brom\|brom_array " "RAM logic \"boy:boy\|brom_comb:brom\|brom_array\" is uninferred due to asynchronous read logic" {  } { { "VerilogBoyRtl/brom_comb.v" "brom_array" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/brom_comb.v" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1628229413770 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "boy:boy\|sound:sound\|wave " "RAM logic \"boy:boy\|sound:sound\|wave\" is uninferred due to asynchronous read logic" {  } { { "VerilogBoyRtl/sound.v" "wave" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 117 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1628229413770 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "boy:boy\|ppu:ppu\|obj_visible_list " "RAM logic \"boy:boy\|ppu:ppu\|obj_visible_list\" is uninferred due to inappropriate RAM size" {  } { { "VerilogBoyRtl/ppu.v" "obj_visible_list" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v" 359 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1628229413770 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "boy:boy\|ppu:ppu\|obj_y_list " "RAM logic \"boy:boy\|ppu:ppu\|obj_y_list\" is uninferred due to inappropriate RAM size" {  } { { "VerilogBoyRtl/ppu.v" "obj_y_list" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v" 361 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1628229413770 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1628229413770 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga_mixer:vga_mixer_instant\|gb_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga_mixer:vga_mixer_instant\|gb_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 23040 " "Parameter NUMWORDS_A set to 23040" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 2 " "Parameter WIDTH_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 23040 " "Parameter NUMWORDS_B set to 23040" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "boy:boy\|ppu:ppu\|oam_u_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"boy:boy\|ppu:ppu\|oam_u_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 80 " "Parameter NUMWORDS_A set to 80" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 80 " "Parameter NUMWORDS_B set to 80" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "boy:boy\|ppu:ppu\|oam_l_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"boy:boy\|ppu:ppu\|oam_l_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 80 " "Parameter NUMWORDS_A set to 80" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 80 " "Parameter NUMWORDS_B set to 80" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "boy:boy\|singleport_ram:br_wram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"boy:boy\|singleport_ram:br_wram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "boy:boy\|ppu:ppu\|singleport_ram:br_vram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"boy:boy\|ppu:ppu\|singleport_ram:br_vram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "boy:boy\|high_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"boy:boy\|high_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1628229417902 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1628229417902 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1628229417902 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "boy:boy\|sound:sound\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"boy:boy\|sound:sound\|Mult0\"" {  } { { "VerilogBoyRtl/sound.v" "Mult0" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 347 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1628229417904 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "boy:boy\|sound:sound\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"boy:boy\|sound:sound\|Mult1\"" {  } { { "VerilogBoyRtl/sound.v" "Mult1" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 348 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1628229417904 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1628229417904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_mixer:vga_mixer_instant\|altsyncram:gb_buffer_rtl_0 " "Elaborated megafunction instantiation \"vga_mixer:vga_mixer_instant\|altsyncram:gb_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229417935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_mixer:vga_mixer_instant\|altsyncram:gb_buffer_rtl_0 " "Instantiated megafunction \"vga_mixer:vga_mixer_instant\|altsyncram:gb_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229417935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229417935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229417935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 23040 " "Parameter \"NUMWORDS_A\" = \"23040\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229417935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 2 " "Parameter \"WIDTH_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229417935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229417935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 23040 " "Parameter \"NUMWORDS_B\" = \"23040\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229417935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229417935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229417935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229417935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229417935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229417935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229417935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229417935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229417935 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628229417935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i5h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i5h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i5h1 " "Found entity 1: altsyncram_i5h1" {  } { { "db/altsyncram_i5h1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_i5h1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229417971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229417971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/decode_lsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229418023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229418023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vmb " "Found entity 1: mux_vmb" {  } { { "db/mux_vmb.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/mux_vmb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229418051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229418051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "boy:boy\|ppu:ppu\|altsyncram:oam_u_rtl_0 " "Elaborated megafunction instantiation \"boy:boy\|ppu:ppu\|altsyncram:oam_u_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229418064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "boy:boy\|ppu:ppu\|altsyncram:oam_u_rtl_0 " "Instantiated megafunction \"boy:boy\|ppu:ppu\|altsyncram:oam_u_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 80 " "Parameter \"NUMWORDS_A\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 80 " "Parameter \"NUMWORDS_B\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418064 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628229418064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kmd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kmd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kmd1 " "Found entity 1: altsyncram_kmd1" {  } { { "db/altsyncram_kmd1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_kmd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229418093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229418093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "boy:boy\|singleport_ram:br_wram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"boy:boy\|singleport_ram:br_wram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229418113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "boy:boy\|singleport_ram:br_wram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"boy:boy\|singleport_ram:br_wram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418113 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628229418113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hf81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hf81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hf81 " "Found entity 1: altsyncram_hf81" {  } { { "db/altsyncram_hf81.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_hf81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229418142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229418142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "boy:boy\|altsyncram:high_ram_rtl_0 " "Elaborated megafunction instantiation \"boy:boy\|altsyncram:high_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229418161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "boy:boy\|altsyncram:high_ram_rtl_0 " "Instantiated megafunction \"boy:boy\|altsyncram:high_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418161 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628229418161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qpd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qpd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qpd1 " "Found entity 1: altsyncram_qpd1" {  } { { "db/altsyncram_qpd1.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_qpd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229418191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229418191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "boy:boy\|sound:sound\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"boy:boy\|sound:sound\|lpm_mult:Mult0\"" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 347 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229418219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "boy:boy\|sound:sound\|lpm_mult:Mult0 " "Instantiated megafunction \"boy:boy\|sound:sound\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 9 " "Parameter \"LPM_WIDTHP\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 9 " "Parameter \"LPM_WIDTHR\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628229418219 ""}  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 347 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628229418219 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "boy:boy\|sound:sound\|lpm_mult:Mult0\|multcore:mult_core boy:boy\|sound:sound\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"boy:boy\|sound:sound\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"boy:boy\|sound:sound\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 347 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229418237 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "boy:boy\|sound:sound\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder boy:boy\|sound:sound\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"boy:boy\|sound:sound\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"boy:boy\|sound:sound\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 283 8 0 } } { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 347 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229418245 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "boy:boy\|sound:sound\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] boy:boy\|sound:sound\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"boy:boy\|sound:sound\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"boy:boy\|sound:sound\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 347 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229418261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lbh " "Found entity 1: add_sub_lbh" {  } { { "db/add_sub_lbh.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/add_sub_lbh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229418289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229418289 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "boy:boy\|sound:sound\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add boy:boy\|sound:sound\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"boy:boy\|sound:sound\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"boy:boy\|sound:sound\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 347 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229418294 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "boy:boy\|sound:sound\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] boy:boy\|sound:sound\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"boy:boy\|sound:sound\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"boy:boy\|sound:sound\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 347 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229418300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mbh " "Found entity 1: add_sub_mbh" {  } { { "db/add_sub_mbh.tdf" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/add_sub_mbh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628229418328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229418328 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "boy:boy\|sound:sound\|lpm_mult:Mult0\|altshift:external_latency_ffs boy:boy\|sound:sound\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"boy:boy\|sound:sound\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"boy:boy\|sound:sound\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 347 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229418335 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1628229419028 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "VGA_SCL " "bidirectional pin \"VGA_SCL\" has no driver" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1628229419131 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_SDA " "bidirectional pin \"AUDIO_SDA\" has no driver" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1628229419131 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1628229419131 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VerilogBoyRtl/vga_timing.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_timing.v" 7 -1 0 } } { "VerilogBoyRtl/vga_timing.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_timing.v" 6 -1 0 } } { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 75 -1 0 } } { "VerilogBoyRtl/vga_timing.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_timing.v" 92 -1 0 } } { "VerilogBoyRtl/mbc5.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/mbc5.v" 67 -1 0 } } { "VerilogBoyRtl/sound_noise.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_noise.v" 82 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1628229419159 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1628229419159 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~1 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~1\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~1 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~1\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable~1 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable~1\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~1 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~1\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|enable"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[10\] boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[10\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[10\]~1 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[10\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[10\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[10\]~1\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|target_freq[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[9\] boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[9\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[9\]~5 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[9\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[9\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[9\]~5\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|target_freq[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[8\] boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[8\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[8\]~9 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[8\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[8\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[8\]~9\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|target_freq[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[7\] boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[7\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[7\]~13 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[7\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[7\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[7\]~13\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|target_freq[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[6\] boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[6\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[6\]~17 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[6\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[6\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[6\]~17\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|target_freq[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[5\] boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[5\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[5\]~21 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[5\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[5\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[5\]~21\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|target_freq[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[4\] boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[4\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[4\]~25 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[4\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[4\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[4\]~25\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|target_freq[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[3\] boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[3\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[3\]~29 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[3\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[3\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[3\]~29\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|target_freq[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[2\] boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[2\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[2\]~33 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[2\]~33\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|target_freq[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[1\] boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[1\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[1\]~37 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[1\]~37\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|target_freq[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[0\] boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[0\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[0\]~41 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[0\]~41\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|target_freq[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[2\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[2\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[2\]~1 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[2\]~1\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sweep_left[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[1\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[1\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[1\]~5 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[1\]~5\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sweep_left[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[0\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[0\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[0\]~9 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sweep_left\[0\]~9\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sweep_left[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[0\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~1 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~1\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[5\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~6 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[5\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~6\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[4\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~11 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[4\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~11\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[3\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~16 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[3\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~16\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[2\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~21 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~21\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[1\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~26 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~26\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[0\] boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~1 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~1\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[5\] boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~6 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[5\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~6\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[4\] boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~11 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[4\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~11\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[3\] boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~16 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[3\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~16\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[2\] boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~21 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~21\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[1\] boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~26 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~26\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[0\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~1 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~1\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[7\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[7\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[7\]~6 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[7\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[7\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[7\]~6\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[6\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[6\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[6\]~11 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[6\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[6\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[6\]~11\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[5\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~16 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[5\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~16\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[4\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~21 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[4\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~21\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[3\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~26 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[3\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~26\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[2\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~31 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~31\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[1\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~36 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~36\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[0\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~1 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~1\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[5\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~6 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[5\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~6\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[4\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~11 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[4\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~11\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[3\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~16 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[3\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~16\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[2\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~21 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~21\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[1\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~26 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~26\"" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[3\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[3\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[3\]~1 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[3\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[3\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[3\]~1\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|target_vol[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[3\] boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[3\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[3\]~1 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[3\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[3\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[3\]~1\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|target_vol[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[2\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[2\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[2\]~5 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[2\]~5\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|target_vol[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[2\] boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[2\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[2\]~5 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[2\]~5\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|target_vol[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[1\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[1\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[1\]~9 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[1\]~9\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|target_vol[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[1\] boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[1\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[1\]~9 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[1\]~9\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|target_vol[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[0\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[0\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[0\]~13 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[0\]~13\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|target_vol[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[0\] boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[0\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[0\]~13 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[0\]~13\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|target_vol[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[3\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[3\]~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[3\]~1 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[3\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[3\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[3\]~1\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|target_vol[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[2\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[2\]~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[2\]~5 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[2\]~5\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|target_vol[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[1\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[1\]~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[1\]~9 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[1\]~9\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|target_vol[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[0\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[0\]~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[0\]~13 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[0\]~13\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|target_vol[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[10\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[10\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[10\]~1 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[10\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[10\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[10\]~1\"" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|divider[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[9\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[9\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[9\]~5 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[9\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[9\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[9\]~5\"" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|divider[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[8\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[8\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[8\]~9 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[8\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[8\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[8\]~9\"" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|divider[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[7\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[7\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[7\]~13 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[7\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[7\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[7\]~13\"" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|divider[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[6\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[6\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[6\]~17 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[6\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[6\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[6\]~17\"" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|divider[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[5\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[5\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[5\]~21 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[5\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[5\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[5\]~21\"" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|divider[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[4\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[4\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[4\]~25 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[4\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[4\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[4\]~25\"" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|divider[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[3\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[3\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[3\]~29 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[3\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[3\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[3\]~29\"" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|divider[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[2\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[2\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[2\]~33 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[2\]~33\"" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|divider[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[1\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[1\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[1\]~37 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[1\]~37\"" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|divider[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[0\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[0\]~_emulated boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[0\]~41 " "Register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[0\]~41\"" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|divider[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[0\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[0\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[0\]~1 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[0\]~1\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|enve_left[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[2\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[2\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|enve_left[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[1\] boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[1\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[1\]~9 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|enve_left\[1\]~9\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|enve_left[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[0\] boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[0\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[0\]~1 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[0\]~1\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|enve_left[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[2\] boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[2\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|enve_left[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[1\] boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[1\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[1\]~9 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[1\]~9\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|enve_left[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[0\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[0\]~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[0\]~1 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[0\]~1\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|enve_left[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|enve_left[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[1\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[1\]~_emulated boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[1\]~9 " "Register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[1\]~9\"" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|enve_left[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[10\] boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[10\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[10\]~1 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[10\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[10\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[10\]~1\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|divider[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[9\] boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[9\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[9\]~5 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[9\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[9\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[9\]~5\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|divider[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[8\] boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[8\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[8\]~9 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[8\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[8\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[8\]~9\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|divider[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[7\] boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[7\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[7\]~13 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[7\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[7\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[7\]~13\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|divider[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[6\] boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[6\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[6\]~17 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[6\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[6\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[6\]~17\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|divider[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[5\] boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[5\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[5\]~21 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[5\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[5\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[5\]~21\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|divider[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[4\] boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[4\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[4\]~25 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[4\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[4\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[4\]~25\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|divider[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[3\] boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[3\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[3\]~29 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[3\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[3\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[3\]~29\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|divider[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[2\] boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[2\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[2\]~33 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[2\]~33\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|divider[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[1\] boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[1\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[1\]~37 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[1\]~37\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|divider[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[0\] boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[0\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[0\]~41 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch1\|divider\[0\]~41\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch1|divider[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[10\] boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[10\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[10\]~1 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[10\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[10\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[10\]~1\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|divider[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[9\] boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[9\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[9\]~5 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[9\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[9\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[9\]~5\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|divider[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[8\] boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[8\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[8\]~9 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[8\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[8\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[8\]~9\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|divider[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[7\] boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[7\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[7\]~13 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[7\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[7\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[7\]~13\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|divider[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[6\] boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[6\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[6\]~17 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[6\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[6\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[6\]~17\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|divider[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[5\] boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[5\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[5\]~21 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[5\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[5\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[5\]~21\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|divider[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[4\] boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[4\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[4\]~25 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[4\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[4\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[4\]~25\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|divider[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[3\] boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[3\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[3\]~29 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[3\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[3\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[3\]~29\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|divider[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[2\] boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[2\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[2\]~33 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[2\]~33\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|divider[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[1\] boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[1\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[1\]~37 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[1\]~37\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|divider[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[0\] boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[0\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[0\]~41 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[0\]~41\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|divider[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[10\] boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[10\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[10\]~1 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[10\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[10\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[10\]~1\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|target_freq[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[9\] boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[9\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[9\]~5 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[9\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[9\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[9\]~5\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|target_freq[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[8\] boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[8\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[8\]~9 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[8\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[8\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[8\]~9\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|target_freq[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[7\] boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[7\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[7\]~13 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[7\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[7\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[7\]~13\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|target_freq[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[6\] boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[6\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[6\]~17 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[6\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[6\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[6\]~17\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|target_freq[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[5\] boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[5\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[5\]~21 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[5\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[5\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[5\]~21\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|target_freq[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[4\] boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[4\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[4\]~25 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[4\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[4\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[4\]~25\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|target_freq[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[3\] boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[3\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[3\]~29 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[3\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[3\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[3\]~29\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|target_freq[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[2\] boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[2\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[2\]~33 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[2\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[2\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[2\]~33\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|target_freq[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[1\] boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[1\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[1\]~37 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[1\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[1\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[1\]~37\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|target_freq[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[0\] boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[0\]~_emulated boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[0\]~41 " "Register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[0\]\" is converted into an equivalent circuit using register \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[0\]~_emulated\" and latch \"boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[0\]~41\"" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1628229419164 "|top|boy:boy|sound:sound|sound_square:sound_ch2|target_freq[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1628229419164 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ur_tx VCC " "Pin \"ur_tx\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628229423018 "|top|ur_tx"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628229423018 "|top|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628229423018 "|top|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_SCL GND " "Pin \"AUDIO_SCL\" is stuck at GND" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628229423018 "|top|AUDIO_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED GND " "Pin \"LED_RED\" is stuck at GND" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628229423018 "|top|LED_RED"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN GND " "Pin \"LED_GREEN\" is stuck at GND" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628229423018 "|top|LED_GREEN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_BLUE GND " "Pin \"LED_BLUE\" is stuck at GND" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628229423018 "|top|LED_BLUE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1628229423018 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229423246 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1628229430360 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1628229430539 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1628229430539 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229430654 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ILA 19 " "Ignored 19 assignments for entity \"ILA\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1628229431014 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sld_signaltap 34 " "Ignored 34 assignments for entity \"sld_signaltap\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1628229431014 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/output_files/top.map.smsg " "Generated suppressed messages file /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229431214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628229432144 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628229432144 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628229432563 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628229432563 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628229432563 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628229432563 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628229432563 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628229432563 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628229432563 "|top|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1628229432563 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7064 " "Implemented 7064 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628229432563 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628229432563 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1628229432563 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6629 " "Implemented 6629 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628229432563 ""} { "Info" "ICUT_CUT_TM_RAMS" "334 " "Implemented 334 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1628229432563 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1628229432563 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628229432563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 185 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 185 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "712 " "Peak virtual memory: 712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628229432601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  6 13:57:12 2021 " "Processing ended: Fri Aug  6 13:57:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628229432601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628229432601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628229432601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628229432601 ""}
