<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for myproject_axi due to Block_myproject_axi_.exit54_proc with non-FIFO I/O" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:34:12.787+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1_A' is changed to 'fifo_w16_d1_A_x' due to conflict." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:34:12.760+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_15' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:40.828+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_14' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:40.820+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_13' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:40.812+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_12' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:40.804+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_7' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:40.793+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_6' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:40.779+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_5' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:40.768+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_4' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:40.756+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:40.745+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:40.733+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:40.722+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:40.708+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:39.117+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:39.054+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:39.040+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:39.032+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_27' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:39.021+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:39.006+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.996+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.985+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_15' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.976+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.955+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_13' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.945+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_12' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.934+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_3' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.924+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_2' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.914+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_1' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.904+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_0' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.893+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.883+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.871+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.859+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.847+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.834+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.820+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.807+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.795+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.783+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.771+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.756+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.743+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_19' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.731+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_18' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.719+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.709+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.699+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.689+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_10' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.678+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_9' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.668+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.657+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_7' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.646+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_6' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.635+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_5' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.623+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_4' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:38.600+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_15' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:36.603+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_14' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:36.586+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_13' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:36.575+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_12' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:36.564+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_7' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:36.547+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_6' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:36.537+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_5' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:36.528+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_4' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:36.519+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:36.508+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:36.497+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:36.488+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:36.472+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:35.049+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.987+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.978+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.964+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_20' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.955+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_19' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.940+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_18' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.928+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_11' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.919+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_10' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.913+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_9' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.906+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_2286' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.898+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_1285' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.889+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_0' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.876+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_26' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.854+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_25' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.838+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_24' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.828+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_23' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.819+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_22' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.810+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_21' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.799+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_17' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.790+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_16' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.779+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_15' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.770+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_14' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.759+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_13' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.748+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_12' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.740+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.728+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.703+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_6' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.692+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_5' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.678+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.668+0000" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'kernel_data_V_3287' is power-on initialization." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:33:34.654+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'Block_myproject_axi_.exit54_proc' to 'Block_myproject_axi_exit54_proc'." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:32:21.707+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'softmax&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0>,13u>,softmax_config12>' to 'softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s'." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:32:20.883+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'softmax_stable&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0>,13u>,softmax_config12>' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s'." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:32:20.877+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'reduce&lt;ap_fixed&lt;18, 8, 0, 0, 0>, 5, Op_add&lt;ap_fixed&lt;18, 8, 0, 0, 0> > >' to 'reduce_ap_fixed_18_8_0_0_0_5_Op_add_ap_fixed_18_8_0_0_0_s'." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:32:20.869+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'reduce&lt;ap_fixed&lt;18, 8, 0, 0, 0>, 4, Op_add&lt;ap_fixed&lt;18, 8, 0, 0, 0> > >' to 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:32:20.862+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'dense&lt;array&lt;ap_fixed,4u>,array&lt;ap_fixed&lt;16,6,5,3,0>,13u>,config11>' to 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_13u_config11_s'." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:32:20.853+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper&lt;ap_fixed&lt;16, 6, 5, 3, 0>, ap_fixed&lt;16, 6, 5, 3, 0>, config11>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:32:20.846+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl&lt;array&lt;ap_ufixed,4u>,array&lt;ap_fixed&lt;16,6,5,3,0>,4u>,config9>' to 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s'." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:32:20.837+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'relu&lt;array&lt;ap_fixed,4u>,array&lt;ap_ufixed&lt;6,0,4,0,0>,4u>,relu_config8>' to 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config8_s'." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:32:20.823+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl&lt;array&lt;ap_fixed,4u>,array&lt;ap_fixed&lt;16,6,5,3,0>,4u>,config6>' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s'." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:32:20.815+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0>,4u>,config6>' to 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config6_s'." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:32:20.787+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'dense_resource&lt;ap_fixed&lt;16, 6, 5, 3, 0>, ap_fixed&lt;16, 6, 5, 3, 0>, config6_mult>' to 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s'." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:32:20.778+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer&lt;array&lt;ap_fixed&lt;16, 6, 5, 3, 0>, 4u>, config6>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config6_s'." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:32:20.767+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl&lt;array&lt;ap_ufixed,4u>,array&lt;ap_fixed&lt;16,6,5,3,0>,4u>,config5>' to 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s'." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:32:20.757+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'relu&lt;array&lt;ap_fixed,4u>,array&lt;ap_ufixed&lt;6,0,4,0,0>,4u>,relu_config4>' to 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s'." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:32:20.749+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl&lt;array&lt;ap_fixed,3u>,array&lt;ap_fixed&lt;16,6,5,3,0>,4u>,config2>' to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s'." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:32:20.741+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0>,4u>,config2>' to 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s'." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:32:20.733+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'dense_resource&lt;ap_fixed&lt;16, 6, 5, 3, 0>, ap_fixed&lt;16, 6, 5, 3, 0>, config2_mult>' to 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s'." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:32:20.728+0000" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer&lt;array&lt;ap_fixed&lt;16, 6, 5, 3, 0>, 3u>, config2>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s'." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:32:20.723+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource&lt;ap_fixed&lt;16, 6, 5, 3, 0>, ap_fixed&lt;16, 6, 5, 3, 0>, config2_mult>'." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:32:20.698+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource&lt;ap_fixed&lt;16, 6, 5, 3, 0>, ap_fixed&lt;16, 6, 5, 3, 0>, config6_mult>'." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:32:14.582+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper&lt;ap_fixed&lt;16, 6, 5, 3, 0>, ap_fixed&lt;16, 6, 5, 3, 0>, config11>'." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:32:14.574+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' to 'compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0>,4u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:32:14.349+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d&lt;nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' to 'compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0>,4u>,config6>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:31:51.612+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl&lt;nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' to 'conv_2d_cl&lt;array&lt;ap_fixed,3u>,array&lt;ap_fixed&lt;16,6,5,3,0>,4u>,config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:79:27)" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:31:51.603+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl&lt;nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' to 'conv_2d_cl&lt;array&lt;ap_fixed,4u>,array&lt;ap_fixed&lt;16,6,5,3,0>,4u>,config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:79:27)" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:31:51.595+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'nnet::dense&lt;nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, config11>' to 'dense&lt;array&lt;ap_fixed,4u>,array&lt;ap_fixed&lt;16,6,5,3,0>,13u>,config11>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:31:51.573+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' to 'dense_resource&lt;ap_fixed&lt;16, 6, 5, 3, 0>, ap_fixed&lt;16, 6, 5, 3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:1:17)" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:31:51.559+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' to 'dense_resource&lt;ap_fixed&lt;16, 6, 5, 3, 0>, ap_fixed&lt;16, 6, 5, 3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_resource.h:1:17)" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:31:51.537+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'dense_wrapper&lt;ap_fixed&lt;16, 6, 5, 3, 0>, ap_fixed&lt;16, 6, 5, 3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:13)" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:31:51.528+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl&lt;nnet::array&lt;ap_ufixed&lt;6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' to 'pooling2d_cl&lt;array&lt;ap_ufixed,4u>,array&lt;ap_fixed&lt;16,6,5,3,0>,4u>,config5>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:31:51.520+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl&lt;nnet::array&lt;ap_ufixed&lt;6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' to 'pooling2d_cl&lt;array&lt;ap_ufixed,4u>,array&lt;ap_fixed&lt;16,6,5,3,0>,4u>,config9>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:31:51.509+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'nnet::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add&lt;ap_fixed&lt;18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' to 'reduce&lt;ap_fixed&lt;18, 8, 0, 0, 0>, 4, Op_add&lt;ap_fixed&lt;18, 8, 0, 0, 0> > >' (firmware/nnet_utils/nnet_common.h:36:44)" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:31:51.496+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'nnet::reduce&lt;ap_fixed&lt;18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 5, nnet::Op_add&lt;ap_fixed&lt;18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' to 'reduce&lt;ap_fixed&lt;18, 8, 0, 0, 0>, 5, Op_add&lt;ap_fixed&lt;18, 8, 0, 0, 0> > >' (firmware/nnet_utils/nnet_common.h:43:44)" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:31:51.481+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'nnet::relu&lt;nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array&lt;ap_ufixed&lt;6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config4>' to 'relu&lt;array&lt;ap_fixed,4u>,array&lt;ap_ufixed&lt;6,0,4,0,0>,4u>,relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:31:51.468+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'nnet::relu&lt;nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array&lt;ap_ufixed&lt;6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>' to 'relu&lt;array&lt;ap_fixed,4u>,array&lt;ap_ufixed&lt;6,0,4,0,0>,4u>,relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:31:51.453+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer&lt;nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' to 'shift_line_buffer&lt;array&lt;ap_fixed&lt;16, 6, 5, 3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:226:1)" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:31:51.447+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer&lt;nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' to 'shift_line_buffer&lt;array&lt;ap_fixed&lt;16, 6, 5, 3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:226:1)" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:31:51.433+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'nnet::softmax&lt;nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, softmax_config12>' to 'softmax&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0>,13u>,softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:362:1)" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:31:51.417+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable&lt;nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 13u>, softmax_config12>' to 'softmax_stable&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0>,13u>,softmax_config12>' (firmware/nnet_utils/nnet_activation_stream.h:45:1)" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:31:51.403+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-104] Completely partitioning array 'kernel_data.V.1'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:139:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:31:09.696+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:56:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:31:00.811+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:44:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:31:00.480+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-135] Cannot reshape array 'w2.V' : incorrect reshape factor 1." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:31:00.063+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-135] Cannot reshape array 'w6.V' : incorrect reshape factor 1." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:31:00.055+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-135] Cannot reshape array 'w2.V' : incorrect reshape factor 1." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:31:00.019+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-135] Cannot reshape array 'w6.V' : incorrect reshape factor 1." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:30:59.965+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:30:58.494+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:30:58.397+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:30:58.369+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:30:58.357+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl&lt;nnet::array&lt;ap_ufixed&lt;6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>'." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:30:58.327+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl&lt;nnet::array&lt;ap_ufixed&lt;6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array&lt;ap_fixed&lt;16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>'." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:30:58.281+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:3)." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:30:57.734+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:3)." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:30:57.725+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:98) on argument 'layer12_out.V.data.V' (firmware/myproject.cpp:8). This interface directive will be discarded. Please apply it on an argument of top module." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:30:57.716+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:1) on argument 'conv1_input.V.data.V' (firmware/myproject.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:30:57.699+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:30:57.691+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:30:57.684+0000" type="Warning"/>
        <logs message="WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:30:57.671+0000" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:33: variable-indexed range selection may cause suboptimal QoR." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:30:56.006+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file firmware/myproject.cpp" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:30:42.329+0000" type="Warning"/>
        <logs message="WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:76" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:30:22.469+0000" type="Warning"/>
        <logs message="WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:71" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:30:22.461+0000" type="Warning"/>
        <logs message="WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:49:76" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:30:22.451+0000" type="Warning"/>
        <logs message="WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:49:72" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:30:22.444+0000" type="Warning"/>
        <logs message="WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:37:76" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:30:22.433+0000" type="Warning"/>
        <logs message="WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:37:72" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:30:22.406+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject_axi.cpp" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:30:03.444+0000" type="Warning"/>
        <logs message="WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:29:5" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:29:55.293+0000" type="Warning"/>
        <logs message="WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:17:2" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:29:55.276+0000" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'myproject_axi_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xA;create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1596.672 ; gain = 84.238 ; free physical = 13414 ; free virtual = 33689" projectName="myproject_prj" solutionName="solution1" date="2024-04-11T15:39:00.403+0000" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:01:33 ; elapsed = 00:01:55 . Memory (MB): peak = 4454.605 ; gain = 1779.496 ; free physical = 12498 ; free virtual = 32431&#xA;Contents of report file './report/myproject_axi_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xA;------------------------------------------------------------------------------------------&#xA;| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019&#xA;| Date              : Wed Apr 10 16:59:34 2024&#xA;| Host              : socp06-ubuntu running 64-bit Ubuntu 18.04.6 LTS&#xA;| Command           : report_timing_summary -file ./report/myproject_axi_timing_synth.rpt&#xA;| Design            : bd_0_wrapper&#xA;| Device            : xczu5ev-sfvc784&#xA;| Speed File        : -2LV  PRODUCTION 1.26 08-13-2019&#xA;| Temperature Grade : E&#xA;------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xA;  Merge Timing Exceptions                    :  Yes&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock&#xA;2. checking constant_clock&#xA;3. checking pulse_width_clock&#xA;4. checking unconstrained_internal_endpoints&#xA;5. checking no_input_delay&#xA;6. checking no_output_delay&#xA;7. checking multiple_clock&#xA;8. checking generated_clocks&#xA;9. checking loops&#xA;10. checking partial_input_delay&#xA;11. checking partial_output_delay&#xA;12. checking latch_loops&#xA;&#xA;&#xA;1. checking no_clock&#xA;--------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock&#xA;-----------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints&#xA;--------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay&#xA;--------------------------&#xA; There are 36 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay&#xA;---------------------------&#xA; There are 35 ports with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks&#xA;----------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops&#xA;-----------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay&#xA;--------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay&#xA;---------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops&#xA;------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      0.721        0.000                      0                81957        0.109        0.000                      0                81957        1.738        0.000                       0                 39994  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock   Waveform(ns)         Period(ns)      Frequency(MHz)&#xA;-----   ------------         ----------      --------------&#xA;ap_clk  {0.000 2.500}        5.000           200.000         &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;ap_clk              0.721        0.000                      0                81957        0.109        0.000                      0                81957        1.738        0.000                       0                 39994  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  ap_clk&#xA;  To Clock:  ap_clk&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        0.721ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        1.738ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.721ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_fu_380/invert_table2_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_invert_yd2_rom_U/q0_reg/CLKARDCLK&#xA;                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})&#xA;  Destination:            bd_0_i/hls_inst/inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_fu_380/tmp_data_0_V_reg_2925_reg[11]/D&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        4.288ns  (logic 3.461ns (80.714%)  route 0.827ns (19.286%))&#xA;  Logic Levels:           7  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT3=1)&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=40064, unset)        0.000     0.000    bd_0_i/hls_inst/inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_fu_380/invert_table2_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_invert_yd2_rom_U/ap_clk&#xA;                         RAMB18E2                                     r  bd_0_i/hls_inst/inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_fu_380/invert_table2_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_invert_yd2_rom_U/q0_reg/CLKARDCLK&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[0])&#xA;                                                      1.353     1.353 f  bd_0_i/hls_inst/inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_fu_380/invert_table2_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_invert_yd2_rom_U/q0_reg/DOUTADOUT[0]&#xA;                         net (fo=2, unplaced)         0.224     1.577    bd_0_i/hls_inst/inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_fu_380/invert_table2_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_invert_yd2_rom_U/D[0]&#xA;                         LUT3 (Prop_LUT3_I2_O)        0.082     1.659 f  bd_0_i/hls_inst/inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_fu_380/invert_table2_U/softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_invert_yd2_rom_U/grp_fu_699_p2_i_15/O&#xA;                         net (fo=1, unplaced)         0.252     1.911    bd_0_i/hls_inst/inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_fu_380/grp_fu_699_p2/B[0]&#xA;                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[0]_B2_DATA[0])&#xA;                                                      0.216     2.127 r  bd_0_i/hls_inst/inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_fu_380/grp_fu_699_p2/DSP_A_B_DATA_INST/B2_DATA[0]&#xA;                         net (fo=1, unplaced)         0.000     2.127    bd_0_i/hls_inst/inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_fu_380/grp_fu_699_p2/DSP_A_B_DATA.B2_DATA&lt;0>&#xA;                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[0]_B2B1[0])&#xA;                                                      0.097     2.224 r  bd_0_i/hls_inst/inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_fu_380/grp_fu_699_p2/DSP_PREADD_DATA_INST/B2B1[0]&#xA;                         net (fo=1, unplaced)         0.000     2.224    bd_0_i/hls_inst/inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_fu_380/grp_fu_699_p2/DSP_PREADD_DATA.B2B1&lt;0>&#xA;                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[0]_U[21])&#xA;                                                      0.773     2.997 f  bd_0_i/hls_inst/inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_fu_380/grp_fu_699_p2/DSP_MULTIPLIER_INST/U[21]&#xA;                         net (fo=1, unplaced)         0.000     2.997    bd_0_i/hls_inst/inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_fu_380/grp_fu_699_p2/DSP_MULTIPLIER.U&lt;21>&#xA;                         DSP_M_DATA (Prop_DSP_M_DATA_U[21]_U_DATA[21])&#xA;                                                      0.067     3.064 r  bd_0_i/hls_inst/inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_fu_380/grp_fu_699_p2/DSP_M_DATA_INST/U_DATA[21]&#xA;                         net (fo=1, unplaced)         0.000     3.064    bd_0_i/hls_inst/inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_fu_380/grp_fu_699_p2/DSP_M_DATA.U_DATA&lt;21>&#xA;                         DSP_ALU (Prop_DSP_ALU_U_DATA[21]_ALU_OUT[21])&#xA;                                                      0.727     3.791 f  bd_0_i/hls_inst/inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_fu_380/grp_fu_699_p2/DSP_ALU_INST/ALU_OUT[21]&#xA;                         net (fo=1, unplaced)         0.000     3.791    bd_0_i/hls_inst/inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_fu_380/grp_fu_699_p2/DSP_ALU.ALU_OUT&lt;21>&#xA;                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[21]_P[21])&#xA;                                                      0.146     3.937 r  bd_0_i/hls_inst/inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_fu_380/grp_fu_699_p2/DSP_OUTPUT_INST/P[21]&#xA;                         net (fo=13, unplaced)        0.351     4.288    bd_0_i/hls_inst/inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_fu_380/D[11]&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_fu_380/tmp_data_0_V_reg_2925_reg[11]/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     5.000     5.000 r  &#xA;                                                      0.000     5.000 r  ap_clk (IN)&#xA;                         net (fo=40064, unset)        0.000     5.000    bd_0_i/hls_inst/inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_fu_380/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_fu_380/tmp_data_0_V_reg_2925_reg[11]/C&#xA;                         clock pessimism              0.000     5.000    &#xA;                         clock uncertainty           -0.035     4.965    &#xA;                         FDRE (Setup_FDRE_C_D)        0.044     5.009    bd_0_i/hls_inst/inst/myproject_U0/softmax_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_U0/grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_13u_softmax_config12_s_fu_380/tmp_data_0_V_reg_2925_reg[11]&#xA;  -------------------------------------------------------------------&#xA;                         required time                          5.009    &#xA;                         arrival time                          -4.288    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.721    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.109ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/inst/myproject_U0/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/indvar_flatten_reg_244_reg[10]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})&#xA;  Destination:            bd_0_i/hls_inst/inst/myproject_U0/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/indvar_flatten_reg_244_reg[10]/D&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        0.153ns  (logic 0.103ns (67.320%)  route 0.050ns (32.680%))&#xA;  Logic Levels:           1  (CARRY8=1)&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=40064, unset)        0.000     0.000    bd_0_i/hls_inst/inst/myproject_U0/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/myproject_U0/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/indvar_flatten_reg_244_reg[10]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_FDRE_C_Q)         0.084     0.084 r  bd_0_i/hls_inst/inst/myproject_U0/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/indvar_flatten_reg_244_reg[10]/Q&#xA;                         net (fo=2, unplaced)         0.042     0.126    bd_0_i/hls_inst/inst/myproject_U0/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/indvar_flatten_reg_244_reg[10]&#xA;                         CARRY8 (Prop_CARRY8_S[1]_O[1])&#xA;                                                      0.019     0.145 r  bd_0_i/hls_inst/inst/myproject_U0/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/indvar_flatten_reg_244_reg[11]_i_3/O[1]&#xA;                         net (fo=1, unplaced)         0.008     0.153    bd_0_i/hls_inst/inst/myproject_U0/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/add_ln241_fu_272_p2[10]&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/myproject_U0/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/indvar_flatten_reg_244_reg[10]/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=40064, unset)        0.000     0.000    bd_0_i/hls_inst/inst/myproject_U0/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/myproject_U0/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/indvar_flatten_reg_244_reg[10]/C&#xA;                         clock pessimism              0.000     0.000    &#xA;                         FDRE (Hold_FDRE_C_D)         0.044     0.044    bd_0_i/hls_inst/inst/myproject_U0/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/indvar_flatten_reg_244_reg[10]&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.044    &#xA;                         arrival time                           0.153    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.109    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         ap_clk&#xA;Waveform(ns):       { 0.000 2.500 }&#xA;Period(ns):         5.000&#xA;Sources:            { ap_clk }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         5.000       3.040                bd_0_i/hls_inst/inst/myproject_U0/layer2_out_V_data_2_V_U/mem_reg_bram_0/CLKARDCLK&#xA;Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.762         2.500       1.738                bd_0_i/hls_inst/inst/myproject_U0/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/line_buffer_Array_V_2_0_0_U/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi_core_U/ShiftRegMem_reg[60][4]_srl28/CLK&#xA;High Pulse Width  Slow    SRLC32E/CLK         n/a            0.762         2.500       1.738                bd_0_i/hls_inst/inst/myproject_U0/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_U0/line_buffer_Array_V_2_0_0_U/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi_core_U/ShiftRegMem_reg[60][4]_srl28/CLK&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;HLS EXTRACTION: calculating BRAM count: (18 bram18) + 2 * (20 bram36)&#xA;HLS EXTRACTION: synth area_totals:  0 117120 234240 1248 288 0 64&#xA;HLS EXTRACTION: synth area_current: 0 17050 39577 13 58 0 344 0 0 64&#xA;HLS EXTRACTION: generated /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Rank/myproject_prj/solution1/impl/report/verilog/myproject_axi_export.xml&#xA;&#xA;&#xA;&#xA;&#xA;Implementation tool: Xilinx Vivado v.2019.2&#xA;Project:             myproject_prj&#xA;Solution:            solution1&#xA;Device target:       xczu5ev-sfvc784-2LV-e&#xA;Report date:         Wed Apr 10 16:59:34 UTC 2024&#xA;&#xA;&#xA;#=== Post-Synthesis Resource usage ===&#xA;SLICE:            0&#xA;LUT:          17050&#xA;FF:           39577&#xA;DSP:             13&#xA;BRAM:            58&#xA;SRL:            344&#xA;URAM:             0&#xA;#=== Final timing ===&#xA;CP required:    5.000&#xA;CP achieved post-synthesis:    4.279&#xA;Timing met&#xA;&#xA;&#xA;HLS EXTRACTION: generated /home/esp2024/rht2122/PokerML/PokerML/projects/qat_hls4ml_prj_Rank/myproject_prj/solution1/impl/report/verilog/myproject_axi_export.rpt" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:59:34.608+0000" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:56:31.545+0000" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 2570.270 ; gain = 149.527 ; free physical = 13465 ; free virtual = 33403&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:51 . Memory (MB): peak = 3109.129 ; gain = 688.387 ; free physical = 12764 ; free virtual = 32701&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:51 . Memory (MB): peak = 3109.129 ; gain = 688.387 ; free physical = 12764 ; free virtual = 32701&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:51 . Memory (MB): peak = 3118.145 ; gain = 697.402 ; free physical = 12762 ; free virtual = 32700&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:55 . Memory (MB): peak = 3133.020 ; gain = 712.277 ; free physical = 12753 ; free virtual = 32690&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:55 . Memory (MB): peak = 3133.020 ; gain = 712.277 ; free physical = 12753 ; free virtual = 32690&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:55 . Memory (MB): peak = 3133.020 ; gain = 712.277 ; free physical = 12753 ; free virtual = 32690&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:55 . Memory (MB): peak = 3133.020 ; gain = 712.277 ; free physical = 12753 ; free virtual = 32690&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:55 . Memory (MB): peak = 3133.020 ; gain = 712.277 ; free physical = 12753 ; free virtual = 32690&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:55 . Memory (MB): peak = 3133.020 ; gain = 712.277 ; free physical = 12753 ; free virtual = 32690&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+----------------+------+&#xA;|      |Cell            |Count |&#xA;+------+----------------+------+&#xA;|1     |bd_0_hls_inst_0 |     1|&#xA;+------+----------------+------+&#xA;&#xA;&#xA;Report Instance Areas: &#xA;+------+---------+-------+------+&#xA;|      |Instance |Module |Cells |&#xA;+------+---------+-------+------+&#xA;|1     |top      |       |    35|&#xA;|2     |  bd_0_i |bd_0   |    35|&#xA;+------+---------+-------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:55 . Memory (MB): peak = 3133.020 ; gain = 712.277 ; free physical = 12753 ; free virtual = 32690&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:40 . Memory (MB): peak = 3133.020 ; gain = 622.496 ; free physical = 12793 ; free virtual = 32731&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:55 . Memory (MB): peak = 3133.027 ; gain = 712.277 ; free physical = 12793 ; free virtual = 32731" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:56:31.533+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-519] IP 'bd_0_hls_inst_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected." projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:36:43.539+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'myproject_axi_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xA;create_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1595.121 ; gain = 92.176 ; free physical = 14947 ; free virtual = 34751" projectName="myproject_prj" solutionName="solution1" date="2024-04-10T16:36:14.070+0000" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
