INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Sillycon/Code/RTL/D_flip_flop/Design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Sillycon/Code/RTL/FSM/traffic light controller using FSM/traffic_light_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light_design
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Sillycon/Code/RTL/FSM/traffic light controller using FSM/traffic_light_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light_tb
