
synthesis -f "fpga_implementation_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.7.0.96.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Tue Oct 23 00:34:53 2018


Command Line:  synthesis -f fpga_implementation_lattice.synproj -gui -msgset C:/#work/galvano/design/app/fpga/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is LatticeXP2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LFXP2-8E.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : LatticeXP2

### Device  : LFXP2-8E

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

Optimization goal = Timing
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/#work/galvano/design/app/fpga (searchpath added)
-p C:/lSCC/diamond/3.7_x64/ispfpga/mg5a00/data (searchpath added)
-p C:/#work/galvano/design/app/fpga/implementation (searchpath added)
-p C:/#work/galvano/design/app/fpga (searchpath added)
Mixed language design
Verilog design file = C:/#work/galvano/design/app/fpga/implementation/source/top.v
Verilog design file = C:/#work/galvano/design/app/fpga/implementation/source/ads8685.v
Verilog design file = C:/#work/galvano/design/app/fpga/implementation/source/dec256sinc24b.v
Verilog design file = C:/#work/galvano/design/app/fpga/implementation/source/uart.v
Verilog design file = C:/#work/galvano/design/app/fpga/implementation/source/dac7731.v
Verilog design file = C:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v
Verilog design file = C:/#work/galvano/design/app/fpga/implementation/source/uart_fifo.v
VHDL library = work
VHDL design file = C:/#work/galvano/design/app/fpga/implementation/source/pll_module.vhd
NGD file = fpga_implementation.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Analyzing Verilog file C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/#work/galvano/design/app/fpga/implementation/source/top.v. VERI-1482
Analyzing Verilog file c:/#work/galvano/design/app/fpga/implementation/source/ads8685.v. VERI-1482
Analyzing Verilog file c:/#work/galvano/design/app/fpga/implementation/source/dec256sinc24b.v. VERI-1482
Analyzing Verilog file c:/#work/galvano/design/app/fpga/implementation/source/uart.v. VERI-1482
Analyzing Verilog file c:/#work/galvano/design/app/fpga/implementation/source/dac7731.v. VERI-1482
Analyzing Verilog file c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v. VERI-1482
    <postMsg mid="35901116" type="Warning" dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(54): " arg1="pos_pre_reg" arg2="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v" arg3="54"  />
    <postMsg mid="35901329" type="Warning" dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(54): " arg1="pos_pre_reg" arg2="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v" arg3="54"  />
    <postMsg mid="35901310" type="Info"    dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(19): " arg1="pos_pre_reg" arg2="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v" arg3="19"  />
    <postMsg mid="35901116" type="Warning" dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(55): " arg1="pos_adc_reg" arg2="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v" arg3="55"  />
    <postMsg mid="35901329" type="Warning" dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(55): " arg1="pos_adc_reg" arg2="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v" arg3="55"  />
    <postMsg mid="35901310" type="Info"    dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(20): " arg1="pos_adc_reg" arg2="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v" arg3="20"  />
    <postMsg mid="35901875" type="Warning" dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(25): " arg1="ek_d1" arg2="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v" arg3="25"  />
    <postMsg mid="35901875" type="Warning" dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(26): " arg1="ek_d2" arg2="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v" arg3="26"  />
    <postMsg mid="35901875" type="Warning" dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(27): " arg1="pos_dac_reg_d1" arg2="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v" arg3="27"  />
    <postMsg mid="35901875" type="Warning" dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(32): " arg1="ek_d1" arg2="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v" arg3="32"  />
    <postMsg mid="35901875" type="Warning" dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(32): " arg1="ek" arg2="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v" arg3="32"  />
    <postMsg mid="35901875" type="Warning" dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(33): " arg1="ek_d2" arg2="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v" arg3="33"  />
    <postMsg mid="35901875" type="Warning" dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(33): " arg1="ek_d1" arg2="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v" arg3="33"  />
    <postMsg mid="35901875" type="Warning" dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(34): " arg1="pos_dac_reg_d1" arg2="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v" arg3="34"  />
    <postMsg mid="35901875" type="Warning" dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(34): " arg1="pos_dac_reg" arg2="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v" arg3="34"  />
Analyzing Verilog file c:/#work/galvano/design/app/fpga/implementation/source/uart_fifo.v. VERI-1482
Analyzing VHDL file c:/#work/galvano/design/app/fpga/implementation/source/pll_module.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/pll_module.vhd(14): " arg1="pll_module" arg2="c:/#work/galvano/design/app/fpga/implementation/source/pll_module.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/pll_module.vhd(23): " arg1="structure" arg2="c:/#work/galvano/design/app/fpga/implementation/source/pll_module.vhd" arg3="23"  />
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="C:/#work/galvano/design/app/fpga/implementation"  />
Top module language type = Verilog.
Top module name (Verilog, mixed language): top
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/top.v(1): " arg1="top" arg2="c:/#work/galvano/design/app/fpga/implementation/source/top.v" arg3="1"  />
    <postMsg mid="35901231" type="Info"    dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/top.v(74): " arg1="pll_module" arg2="c:/#work/galvano/design/app/fpga/implementation/source/top.v" arg3="74"  />
c:/#work/galvano/design/app/fpga/implementation/source/pll_module.vhd(14): executing pll_module(Structure)

    <postMsg mid="35921399" type="Info"    dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/pll_module.vhd(86): " arg1="VLO" arg2="c:/#work/galvano/design/app/fpga/implementation/source/pll_module.vhd" arg3="86"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1274): " arg1="VLO" arg2="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v" arg3="1274"  />
    <postMsg mid="35921400" type="Info"    dynamic="1" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/pll_module.vhd(86): " arg1="c:/#work/galvano/design/app/fpga/implementation/source/pll_module.vhd" arg2="86"  />
    <postMsg mid="35921399" type="Info"    dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/pll_module.vhd(100): " arg1="EPLLD1" arg2="c:/#work/galvano/design/app/fpga/implementation/source/pll_module.vhd" arg3="100"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(263): " arg1="EPLLD1" arg2="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v" arg3="263"  />
    <postMsg mid="35921400" type="Info"    dynamic="1" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/pll_module.vhd(100): " arg1="c:/#work/galvano/design/app/fpga/implementation/source/pll_module.vhd" arg2="100"  />
    <postMsg mid="35901232" type="Info"    dynamic="1" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/top.v(74): " arg1="c:/#work/galvano/design/app/fpga/implementation/source/top.v" arg2="74"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/dec256sinc24b.v(1): " arg1="dec256sinc24b" arg2="c:/#work/galvano/design/app/fpga/implementation/source/dec256sinc24b.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/ads8685.v(5): " arg1="ads8686if" arg2="c:/#work/galvano/design/app/fpga/implementation/source/ads8685.v" arg3="5"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/ads8685.v(84): " arg1="32" arg2="16" arg3="c:/#work/galvano/design/app/fpga/implementation/source/ads8685.v" arg4="84"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/ads8685.v(93): " arg1="32" arg2="16" arg3="c:/#work/galvano/design/app/fpga/implementation/source/ads8685.v" arg4="93"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/ads8685.v(101): " arg1="32" arg2="4" arg3="c:/#work/galvano/design/app/fpga/implementation/source/ads8685.v" arg4="101"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/dac7731.v(5): " arg1="dac7731if" arg2="c:/#work/galvano/design/app/fpga/implementation/source/dac7731.v" arg3="5"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/dac7731.v(32): " arg1="32" arg2="2" arg3="c:/#work/galvano/design/app/fpga/implementation/source/dac7731.v" arg4="32"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/dac7731.v(42): " arg1="34" arg2="3" arg3="c:/#work/galvano/design/app/fpga/implementation/source/dac7731.v" arg4="42"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/dac7731.v(56): " arg1="32" arg2="4" arg3="c:/#work/galvano/design/app/fpga/implementation/source/dac7731.v" arg4="56"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/dac7731.v(63): " arg1="32" arg2="4" arg3="c:/#work/galvano/design/app/fpga/implementation/source/dac7731.v" arg4="63"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(5): " arg1="pos_pid" arg2="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v" arg3="5"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/uart.v(5): " arg1="uart" arg2="c:/#work/galvano/design/app/fpga/implementation/source/uart.v" arg3="5"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/uart_fifo.v(8): " arg1="uart_fifo" arg2="c:/#work/galvano/design/app/fpga/implementation/source/uart_fifo.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147): " arg1="AND2" arg2="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v" arg3="147"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797): " arg1="INV" arg2="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v" arg3="797"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1324): " arg1="XOR2" arg2="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v" arg3="1324"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1214): " arg1="ROM16X1" arg2="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v" arg3="1214"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1469): " arg1="PDPW16KB" arg2="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v" arg3="1469"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(391): " arg1="FD1P3DX" arg2="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v" arg3="391"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(442): " arg1="FD1S3BX" arg2="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v" arg3="442"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(452): " arg1="FD1S3DX" arg2="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v" arg3="452"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(336): " arg1="FADD2B" arg2="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v" arg3="336"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(106): " arg1="CB2" arg2="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v" arg3="106"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(138): " arg1="ALEB2" arg2="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v" arg3="138"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(128): " arg1="AGEB2" arg2="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v" arg3="128"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(223): " arg1="CU2" arg2="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v" arg3="223"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1269): " arg1="VHI" arg2="C:/lSCC/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v" arg3="1269"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/uart.v(188): " arg1="32" arg2="8" arg3="c:/#work/galvano/design/app/fpga/implementation/source/uart.v" arg4="188"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/uart.v(191): " arg1="32" arg2="10" arg3="c:/#work/galvano/design/app/fpga/implementation/source/uart.v" arg4="191"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/uart.v(196): " arg1="32" arg2="8" arg3="c:/#work/galvano/design/app/fpga/implementation/source/uart.v" arg4="196"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/uart.v(246): " arg1="32" arg2="10" arg3="c:/#work/galvano/design/app/fpga/implementation/source/uart.v" arg4="246"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/uart.v(253): " arg1="32" arg2="10" arg3="c:/#work/galvano/design/app/fpga/implementation/source/uart.v" arg4="253"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/uart.v(256): " arg1="32" arg2="8" arg3="c:/#work/galvano/design/app/fpga/implementation/source/uart.v" arg4="256"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/uart.v(259): " arg1="32" arg2="8" arg3="c:/#work/galvano/design/app/fpga/implementation/source/uart.v" arg4="259"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/uart.v(291): " arg1="32" arg2="10" arg3="c:/#work/galvano/design/app/fpga/implementation/source/uart.v" arg4="291"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/uart.v(61): " arg1="rx_msg[63]" arg2="c:/#work/galvano/design/app/fpga/implementation/source/uart.v" arg3="61"  />
    <postMsg mid="35901330" type="Warning" dynamic="4" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/top.v(232): " arg1="1" arg2="64" arg3="u6_msg" arg4="c:/#work/galvano/design/app/fpga/implementation/source/top.v" arg5="232"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/top.v(182): " arg1="ydac_data[15]" arg2="c:/#work/galvano/design/app/fpga/implementation/source/top.v" arg3="182"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/top.v(215): " arg1="u2_msg[63]" arg2="c:/#work/galvano/design/app/fpga/implementation/source/top.v" arg3="215"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/top.v(216): " arg1="u3_msg[63]" arg2="c:/#work/galvano/design/app/fpga/implementation/source/top.v" arg3="216"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/top.v(217): " arg1="u4_msg[63]" arg2="c:/#work/galvano/design/app/fpga/implementation/source/top.v" arg3="217"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/top.v(218): " arg1="u5_msg[63]" arg2="c:/#work/galvano/design/app/fpga/implementation/source/top.v" arg3="218"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/top.v(232): " arg1="u6_msg" arg2="c:/#work/galvano/design/app/fpga/implementation/source/top.v" arg3="232"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/top.v(208): " arg1="clk_pid" arg2="c:/#work/galvano/design/app/fpga/implementation/source/top.v" arg3="208"  />
Loading NGL library 'C:/lSCC/diamond/3.7_x64/ispfpga/mg5a00/data/mg5alib.ngl'...
Loading NGL library 'C:/lSCC/diamond/3.7_x64/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'C:/lSCC/diamond/3.7_x64/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'C:/lSCC/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'mg5a33x38.nph' in environment: C:/lSCC/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.47.
Top-level module name = top.
    <postMsg mid="35935034" type="Warning" dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/top.v(127): " arg1="yi_adc_u1" arg2="c:/#work/galvano/design/app/fpga/implementation/source/top.v" arg3="127"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(8): " arg1="\xpos_pid_u1/clk_pid" arg2="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v" arg3="8"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="xy_status"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="xiadc_clkin"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="yiadc_clkin"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="ypadc_sdo1"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="ypadc_rvs"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="temp_cs"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="temp_clk"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="uart_tx2"  />
######## Missing driver on net n1356. Patching with GND.
######## Missing driver on net n1355. Patching with GND.
######## Missing driver on net ypadc_sdo0. Patching with GND.
######## Missing driver on net n1353. Patching with GND.
######## Missing driver on net n1352. Patching with GND.
######## Missing driver on net ydac_data[15]. Patching with GND.
######## Missing driver on net ydac_data[14]. Patching with GND.
######## Missing driver on net ydac_data[13]. Patching with GND.
######## Missing driver on net ydac_data[12]. Patching with GND.
######## Missing driver on net ydac_data[11]. Patching with GND.
######## Missing driver on net ydac_data[10]. Patching with GND.
######## Missing driver on net ydac_data[9]. Patching with GND.
######## Missing driver on net ydac_data[8]. Patching with GND.
######## Missing driver on net ydac_data[7]. Patching with GND.
######## Missing driver on net ydac_data[6]. Patching with GND.
######## Missing driver on net ydac_data[5]. Patching with GND.
######## Missing driver on net ydac_data[4]. Patching with GND.
######## Missing driver on net ydac_data[3]. Patching with GND.
######## Missing driver on net ydac_data[2]. Patching with GND.
######## Missing driver on net ydac_data[1]. Patching with GND.
######## Missing driver on net ydac_data[0]. Patching with GND.
######## Missing driver on net u2_msg[63]. Patching with GND.
######## Missing driver on net u2_msg[62]. Patching with GND.
######## Missing driver on net u2_msg[61]. Patching with GND.
######## Missing driver on net u2_msg[60]. Patching with GND.
######## Missing driver on net u2_msg[59]. Patching with GND.
######## Missing driver on net u2_msg[58]. Patching with GND.
######## Missing driver on net u2_msg[57]. Patching with GND.
######## Missing driver on net u2_msg[56]. Patching with GND.
######## Missing driver on net u2_msg[55]. Patching with GND.
######## Missing driver on net u2_msg[54]. Patching with GND.
######## Missing driver on net u2_msg[53]. Patching with GND.
######## Missing driver on net u2_msg[52]. Patching with GND.
######## Missing driver on net u2_msg[51]. Patching with GND.
######## Missing driver on net u2_msg[50]. Patching with GND.
######## Missing driver on net u2_msg[49]. Patching with GND.
######## Missing driver on net u2_msg[48]. Patching with GND.
######## Missing driver on net u2_msg[47]. Patching with GND.
######## Missing driver on net u2_msg[46]. Patching with GND.
######## Missing driver on net u2_msg[45]. Patching with GND.
######## Missing driver on net u2_msg[44]. Patching with GND.
######## Missing driver on net u2_msg[43]. Patching with GND.
######## Missing driver on net u2_msg[42]. Patching with GND.
######## Missing driver on net u2_msg[41]. Patching with GND.
######## Missing driver on net u2_msg[40]. Patching with GND.
######## Missing driver on net u2_msg[39]. Patching with GND.
######## Missing driver on net u2_msg[38]. Patching with GND.
######## Missing driver on net u2_msg[37]. Patching with GND.
######## Missing driver on net u2_msg[36]. Patching with GND.
######## Missing driver on net u2_msg[35]. Patching with GND.
######## Missing driver on net u2_msg[34]. Patching with GND.
######## Missing driver on net u2_msg[33]. Patching with GND.
######## Missing driver on net u2_msg[32]. Patching with GND.
######## Missing driver on net u2_msg[31]. Patching with GND.
######## Missing driver on net u2_msg[30]. Patching with GND.
######## Missing driver on net u2_msg[29]. Patching with GND.
######## Missing driver on net u2_msg[28]. Patching with GND.
######## Missing driver on net u2_msg[27]. Patching with GND.
######## Missing driver on net u2_msg[26]. Patching with GND.
######## Missing driver on net u2_msg[25]. Patching with GND.
######## Missing driver on net u2_msg[24]. Patching with GND.
######## Missing driver on net u3_msg[63]. Patching with GND.
######## Missing driver on net u3_msg[62]. Patching with GND.
######## Missing driver on net u3_msg[61]. Patching with GND.
######## Missing driver on net u3_msg[60]. Patching with GND.
######## Missing driver on net u3_msg[59]. Patching with GND.
######## Missing driver on net u3_msg[58]. Patching with GND.
######## Missing driver on net u3_msg[57]. Patching with GND.
######## Missing driver on net u3_msg[56]. Patching with GND.
######## Missing driver on net u3_msg[55]. Patching with GND.
######## Missing driver on net u3_msg[54]. Patching with GND.
######## Missing driver on net u3_msg[53]. Patching with GND.
######## Missing driver on net u3_msg[52]. Patching with GND.
######## Missing driver on net u3_msg[51]. Patching with GND.
######## Missing driver on net u3_msg[50]. Patching with GND.
######## Missing driver on net u3_msg[49]. Patching with GND.
######## Missing driver on net u3_msg[48]. Patching with GND.
######## Missing driver on net u3_msg[47]. Patching with GND.
######## Missing driver on net u3_msg[46]. Patching with GND.
######## Missing driver on net u3_msg[45]. Patching with GND.
######## Missing driver on net u3_msg[44]. Patching with GND.
######## Missing driver on net u3_msg[43]. Patching with GND.
######## Missing driver on net u3_msg[42]. Patching with GND.
######## Missing driver on net u3_msg[41]. Patching with GND.
######## Missing driver on net u3_msg[40]. Patching with GND.
######## Missing driver on net u3_msg[39]. Patching with GND.
######## Missing driver on net u3_msg[38]. Patching with GND.
######## Missing driver on net u3_msg[37]. Patching with GND.
######## Missing driver on net u3_msg[36]. Patching with GND.
######## Missing driver on net u3_msg[35]. Patching with GND.
######## Missing driver on net u3_msg[34]. Patching with GND.
######## Missing driver on net u3_msg[33]. Patching with GND.
######## Missing driver on net u3_msg[32]. Patching with GND.
######## Missing driver on net u3_msg[31]. Patching with GND.
######## Missing driver on net u3_msg[30]. Patching with GND.
######## Missing driver on net u3_msg[29]. Patching with GND.
######## Missing driver on net u3_msg[28]. Patching with GND.
######## Missing driver on net u3_msg[27]. Patching with GND.
######## Missing driver on net u3_msg[26]. Patching with GND.
######## Missing driver on net u3_msg[25]. Patching with GND.
######## Missing driver on net u3_msg[24]. Patching with GND.
######## Missing driver on net u4_msg[63]. Patching with GND.
######## Missing driver on net u4_msg[62]. Patching with GND.
######## Missing driver on net u4_msg[61]. Patching with GND.
######## Missing driver on net u4_msg[60]. Patching with GND.
######## Missing driver on net u4_msg[59]. Patching with GND.
######## Missing driver on net u4_msg[58]. Patching with GND.
######## Missing driver on net u4_msg[57]. Patching with GND.
######## Missing driver on net u4_msg[56]. Patching with GND.
######## Missing driver on net u4_msg[55]. Patching with GND.
######## Missing driver on net u4_msg[54]. Patching with GND.
######## Missing driver on net u4_msg[53]. Patching with GND.
######## Missing driver on net u4_msg[52]. Patching with GND.
######## Missing driver on net u4_msg[51]. Patching with GND.
######## Missing driver on net u4_msg[50]. Patching with GND.
######## Missing driver on net u4_msg[49]. Patching with GND.
######## Missing driver on net u4_msg[48]. Patching with GND.
######## Missing driver on net u4_msg[47]. Patching with GND.
######## Missing driver on net u4_msg[46]. Patching with GND.
######## Missing driver on net u4_msg[45]. Patching with GND.
######## Missing driver on net u4_msg[44]. Patching with GND.
######## Missing driver on net u4_msg[43]. Patching with GND.
######## Missing driver on net u4_msg[42]. Patching with GND.
######## Missing driver on net u4_msg[41]. Patching with GND.
######## Missing driver on net u4_msg[40]. Patching with GND.
######## Missing driver on net u4_msg[39]. Patching with GND.
######## Missing driver on net u4_msg[38]. Patching with GND.
######## Missing driver on net u4_msg[37]. Patching with GND.
######## Missing driver on net u4_msg[36]. Patching with GND.
######## Missing driver on net u4_msg[35]. Patching with GND.
######## Missing driver on net u4_msg[34]. Patching with GND.
######## Missing driver on net u4_msg[33]. Patching with GND.
######## Missing driver on net u4_msg[32]. Patching with GND.
######## Missing driver on net u4_msg[31]. Patching with GND.
######## Missing driver on net u4_msg[30]. Patching with GND.
######## Missing driver on net u4_msg[29]. Patching with GND.
######## Missing driver on net u4_msg[28]. Patching with GND.
######## Missing driver on net u4_msg[27]. Patching with GND.
######## Missing driver on net u4_msg[26]. Patching with GND.
######## Missing driver on net u4_msg[25]. Patching with GND.
######## Missing driver on net u4_msg[24]. Patching with GND.
######## Missing driver on net u5_msg[63]. Patching with GND.
######## Missing driver on net u5_msg[62]. Patching with GND.
######## Missing driver on net u5_msg[61]. Patching with GND.
######## Missing driver on net u5_msg[60]. Patching with GND.
######## Missing driver on net u5_msg[59]. Patching with GND.
######## Missing driver on net u5_msg[58]. Patching with GND.
######## Missing driver on net u5_msg[57]. Patching with GND.
######## Missing driver on net u5_msg[56]. Patching with GND.
######## Missing driver on net u5_msg[55]. Patching with GND.
######## Missing driver on net u5_msg[54]. Patching with GND.
######## Missing driver on net u5_msg[53]. Patching with GND.
######## Missing driver on net u5_msg[52]. Patching with GND.
######## Missing driver on net u5_msg[51]. Patching with GND.
######## Missing driver on net u5_msg[50]. Patching with GND.
######## Missing driver on net u5_msg[49]. Patching with GND.
######## Missing driver on net u5_msg[48]. Patching with GND.
######## Missing driver on net u5_msg[47]. Patching with GND.
######## Missing driver on net u5_msg[46]. Patching with GND.
######## Missing driver on net u5_msg[45]. Patching with GND.
######## Missing driver on net u5_msg[44]. Patching with GND.
######## Missing driver on net u5_msg[43]. Patching with GND.
######## Missing driver on net u5_msg[42]. Patching with GND.
######## Missing driver on net u5_msg[41]. Patching with GND.
######## Missing driver on net u5_msg[40]. Patching with GND.
######## Missing driver on net u5_msg[39]. Patching with GND.
######## Missing driver on net u5_msg[38]. Patching with GND.
######## Missing driver on net u5_msg[37]. Patching with GND.
######## Missing driver on net u5_msg[36]. Patching with GND.
######## Missing driver on net u5_msg[35]. Patching with GND.
######## Missing driver on net u5_msg[34]. Patching with GND.
######## Missing driver on net u5_msg[33]. Patching with GND.
######## Missing driver on net u5_msg[32]. Patching with GND.
######## Missing driver on net u5_msg[31]. Patching with GND.
######## Missing driver on net u5_msg[30]. Patching with GND.
######## Missing driver on net u5_msg[29]. Patching with GND.
######## Missing driver on net u5_msg[28]. Patching with GND.
######## Missing driver on net u5_msg[27]. Patching with GND.
######## Missing driver on net u5_msg[26]. Patching with GND.
######## Missing driver on net u5_msg[25]. Patching with GND.
######## Missing driver on net u5_msg[24]. Patching with GND.
######## Missing driver on net n1357. Patching with GND.
######## Missing driver on net \xpos_pid_u1/clk_pid. Patching with GND.
######## Missing driver on net n1351. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[63]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[62]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[61]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[60]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[59]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[58]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[57]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[56]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[55]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[54]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[53]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[52]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[51]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[50]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[49]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[48]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[47]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[46]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[45]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[44]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[43]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[42]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[41]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[40]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[39]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[38]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[37]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[36]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[35]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[34]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[33]. Patching with GND.
######## Missing driver on net \uart_u1/rx_msg[32]. Patching with GND.
######## Missing driver on net n1354. Patching with GND.
######## Missing driver on net n1350. Patching with GND.
    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\xp_adc_u1/state" arg1="one-hot"  />
State machine has 3 reachable states with original encodings of:

 0000 

 0001 

 0010 

original encoding -> new encoding (one-hot encoding)

 0000 -> 001

 0001 -> 010

 0010 -> 100

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\yp_adc_u1/state" arg1="one-hot"  />
State machine has 3 reachable states with original encodings of:

 0000 

 0001 

 0010 

original encoding -> new encoding (one-hot encoding)

 0000 -> 001

 0001 -> 010

 0010 -> 100

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\uart_u1/u_state" arg1="one-hot"  />
State machine has 3 reachable states with original encodings of:

 0000 

 0001 

 0010 

original encoding -> new encoding (one-hot encoding)

 0000 -> 001

 0001 -> 010

 0010 -> 100

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\uart_u1/tx_state" arg1="one-hot"  />
State machine has 3 reachable states with original encodings of:

 000 

 001 

 010 

original encoding -> new encoding (one-hot encoding)

 000 -> 001

 001 -> 010

 010 -> 100

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\uart_u1/rx_state" arg1="one-hot"  />
State machine has 4 reachable states with original encodings of:

 0000 

 0001 

 0010 

 0011 

original encoding -> new encoding (one-hot encoding)

 0000 -> 0001

 0001 -> 0010

 0010 -> 0100

 0011 -> 1000




    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="20" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="21" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="22" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="40" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="41" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="42" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="43" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="44" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="45" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="46" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="47" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="48" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="49" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="50" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="51" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="52" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="53" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="54" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="55" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="56" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="57" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="58" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="59" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="60" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="61" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="62" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="63" arg1="u0_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="20" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="21" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="22" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="40" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="41" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="42" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="43" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="44" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="45" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="46" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="47" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="48" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="49" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="50" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="51" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="52" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="53" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="54" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="55" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="56" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="57" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="58" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="59" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="60" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="61" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="62" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="63" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\xp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\xp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\xp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\xp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\xp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\xp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\xp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\xp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\xp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="\xp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="\xp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="\xp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="\xp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="20" arg1="\xp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="21" arg1="\xp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="22" arg1="\xp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="\xp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="24" arg1="\xp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="25" arg1="\xp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="26" arg1="\xp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="27" arg1="\xp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="28" arg1="\xp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="29" arg1="\xp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="30" arg1="\xp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\yp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\yp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\yp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\yp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\yp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\yp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\yp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="\yp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="\yp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="\yp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="\yp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="\yp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="\yp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="20" arg1="\yp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="21" arg1="\yp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="22" arg1="\yp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="\yp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="24" arg1="\yp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="25" arg1="\yp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="26" arg1="\yp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="27" arg1="\yp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="28" arg1="\yp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="29" arg1="\yp_adc_u1/cfgdata"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="30" arg1="\yp_adc_u1/cfgdata"  />
######## Missing driver on net n8790. Patching with GND.
######## Missing driver on net n8789. Patching with GND.
######## Missing driver on net n8788. Patching with GND.
######## Missing driver on net n8787. Patching with GND.
######## Missing driver on net n8786. Patching with GND.
######## Missing driver on net n8785. Patching with GND.
######## Missing driver on net n8784. Patching with GND.
######## Missing driver on net n8783. Patching with GND.
######## Missing driver on net n8782. Patching with GND.
    <postMsg mid="35935035" type="Warning" dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v(35): " arg1="\xpos_pid_u1/pos_adc_reg_i0" arg2="c:/#work/galvano/design/app/fpga/implementation/source/pos_pid.v" arg3="35"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/#work/galvano/design/app/fpga/implementation/source/top.v(268): " arg1="u_req_i6" arg2="c:/#work/galvano/design/app/fpga/implementation/source/top.v" arg3="268"  />
Duplicate register/latch removal. \yp_adc_u1/cfgdata_i8 is a one-to-one match with \yp_adc_u1/cfgdata_i7.
Duplicate register/latch removal. \xp_adc_u1/cfgdata_i8 is a one-to-one match with \xp_adc_u1/cfgdata_i7.
Optimizing instance due to enable/clock dependency i4342.
GSR instance connected to net ydac_rst_c.
######## Converted FF type for instance \uart_u1/u1/FF_30 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_29 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_28 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_27 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_26 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_25 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_24 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_23 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_22 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_21 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_20 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_19 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_18 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_17 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_16 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_15 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_14 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_13 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_12 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_11 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_10 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_9 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_8 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_7 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_6 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_5 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_4 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_3 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_2 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_1 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_0 due to shared LSR/GSR.
######## Converted FF type for instance \uart_u1/u1/FF_31 due to shared LSR/GSR.
Applying 1.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lSCC/diamond/3.7_x64/ispfpga/mg5a00/data/mg5alib.ngl'...
Loading NGL library 'C:/lSCC/diamond/3.7_x64/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'C:/lSCC/diamond/3.7_x64/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'C:/lSCC/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
    <postMsg mid="50061000" type="Warning" dynamic="3" navigation="0" arg0="CLKOK" arg1="FREQUENCY_PIN_CLKOK" arg2="PLLInst_0"  />


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xy_sync" arg2="xy_sync"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="xy_sync"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xy_clk" arg2="xy_clk"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="xy_clk"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xy_x" arg2="xy_x"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="xy_x"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xy_y" arg2="xy_y"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="xy_y"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="yiadc_mdat" arg2="yiadc_mdat"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="yiadc_mdat"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xpadc_sdo1" arg2="xpadc_sdo1"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="xpadc_sdo1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xpadc_rvs" arg2="xpadc_rvs"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="xpadc_rvs"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xdac_sdo" arg2="xdac_sdo"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="xdac_sdo"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ydac_sdo" arg2="ydac_sdo"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="ydac_sdo"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="temp_data" arg2="temp_data"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="temp_data"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_rx2" arg2="uart_rx2"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="uart_rx2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_u1/u1/bdcnt_bctr_cia/S0" arg2="uart_u1/u1/bdcnt_bctr_cia/S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_u1/u1/bdcnt_bctr_cia/S1" arg2="uart_u1/u1/bdcnt_bctr_cia/S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_u1/u1/e_cmp_ci_a/S0" arg2="uart_u1/u1/e_cmp_ci_a/S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_u1/u1/e_cmp_ci_a/S1" arg2="uart_u1/u1/e_cmp_ci_a/S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_u1/u1/a0/C1" arg2="uart_u1/u1/a0/C1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_u1/u1/a0/S1" arg2="uart_u1/u1/a0/S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_u1/u1/g_cmp_ci_a/S0" arg2="uart_u1/u1/g_cmp_ci_a/S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_u1/u1/g_cmp_ci_a/S1" arg2="uart_u1/u1/g_cmp_ci_a/S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_u1/u1/a1/C1" arg2="uart_u1/u1/a1/C1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_u1/u1/a1/S1" arg2="uart_u1/u1/a1/S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_u1/u1/w_ctr_cia/S0" arg2="uart_u1/u1/w_ctr_cia/S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_u1/u1/w_ctr_cia/S1" arg2="uart_u1/u1/w_ctr_cia/S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_u1/u1/r_ctr_cia/S0" arg2="uart_u1/u1/r_ctr_cia/S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_u1/u1/r_ctr_cia/S1" arg2="uart_u1/u1/r_ctr_cia/S1"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="36"  />

Design Results:
   2157 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file fpga_implementation.ngd.

################### Begin Area Report (top)######################
Number of register bits => 946 of 6564 (14 % )
AGEB2 => 5
ALEB2 => 5
AND2 => 3
CB2 => 5
CCU2B => 171
CU2 => 10
EPLLD1 => 1
FADD2B => 7
FD1P3AX => 558
FD1P3AY => 4
FD1P3BX => 2
FD1P3DX => 30
FD1P3IX => 83
FD1P3JX => 5
FD1S3AX => 182
FD1S3AY => 11
FD1S3BX => 2
FD1S3DX => 8
FD1S3IX => 45
FD1S3JX => 16
GSR => 1
IB => 4
INV => 5
L6MUX21 => 60
MULT18X18B => 3
OB => 23
OBZ => 8
ORCALUT4 => 795
PDPW16KB => 2
PFUMX => 97
ROM16X1 => 2
XOR2 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : pll_u1/clk2, loads : 518
  Net : pll_u1/clk1, loads : 252
  Net : xi_data_15__I_0/word_clk, loads : 113
  Net : clk_in_c, loads : 40
Clock Enable Nets
Number of Clock Enables: 63
Top 10 highest fanout Clock Enables:
  Net : uart_u1/clk2_enable_366, loads : 64
  Net : xdac_u1/clk1_enable_86, loads : 32
  Net : clk_in_c_enable_28, loads : 27
  Net : uart_u1/u1/wren_i, loads : 25
  Net : xp_adc_u1/clk1_enable_131, loads : 20
  Net : ydac_u1/clk1_enable_143, loads : 16
  Net : clk2_enable_284, loads : 16
  Net : uart_u1/u1/rden_i, loads : 16
  Net : clk2_enable_377, loads : 16
  Net : uart_u1/clk2_enable_428, loads : 11
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : uart_u1/rx_msg_31_N_1574_3, loads : 133
  Net : xp_adc_u1/state_1, loads : 70
  Net : uart_u1/rx_msg_31_N_1574_4, loads : 69
  Net : uart_u1/clk2_enable_366, loads : 64
  Net : xp_adc_u1/n4, loads : 57
  Net : clk1_enable_64, loads : 51
  Net : pll_u1/mclk1_N_406, loads : 47
  Net : clk1_enable_115, loads : 47
  Net : ydac_rst_c, loads : 45
  Net : uart_u1/rx_msg_31_N_1574_5, loads : 45
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets clk1]                    |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets                          |             |             |
\xi_data_15__I_0/word_clk]              |  200.000 MHz|  199.243 MHz|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_in_c]                |  200.000 MHz|  138.141 MHz|    14 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk2]                    |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 227.734  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 50.094  secs
--------------------------------------------------------------

map -a "LatticeXP2" -p LFXP2-8E -t TQFP144 -s 5 -oc Commercial   "fpga_implementation.ngd" -o "fpga_implementation_map.ncd" -pr "fpga_implementation.prf" -mp "fpga_implementation.mrp" -lpf "C:/#work/galvano/design/app/fpga/implementation/fpga_implementation.lpf" -lpf "C:/#work/galvano/design/app/fpga/fpga.lpf"             
map:  version Diamond (64-bit) 3.7.0.96.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: fpga_implementation.ngd
   Picdevice="LFXP2-8E"

   Pictype="TQFP144"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFXP2-8ETQFP144, Performance used: 5.

    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/#work/galvano/design/app/fpga/fpga.lpf(8): Semantic error in &quot;IOBUF PORT &quot;xy_clk&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="xy_clk" arg2="C:/#work/galvano/design/app/fpga/fpga.lpf" arg3="8"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/#work/galvano/design/app/fpga/fpga.lpf(9): Semantic error in &quot;IOBUF PORT &quot;XY_sync&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="XY_sync" arg2="C:/#work/galvano/design/app/fpga/fpga.lpf" arg3="9"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/#work/galvano/design/app/fpga/fpga.lpf(10): Semantic error in &quot;IOBUF PORT &quot;xy_x&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="xy_x" arg2="C:/#work/galvano/design/app/fpga/fpga.lpf" arg3="10"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/#work/galvano/design/app/fpga/fpga.lpf(11): Semantic error in &quot;IOBUF PORT &quot;xy_y&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="xy_y" arg2="C:/#work/galvano/design/app/fpga/fpga.lpf" arg3="11"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/#work/galvano/design/app/fpga/fpga.lpf(46): Semantic error in &quot;IOBUF PORT &quot;xpadc_rvs&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="xpadc_rvs" arg2="C:/#work/galvano/design/app/fpga/fpga.lpf" arg3="46"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/#work/galvano/design/app/fpga/fpga.lpf(60): Semantic error in &quot;IOBUF PORT &quot;uart_rx2&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="uart_rx2" arg2="C:/#work/galvano/design/app/fpga/fpga.lpf" arg3="60"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/#work/galvano/design/app/fpga/fpga.lpf(61): Semantic error in &quot;IOBUF PORT &quot;ydac_sdo&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="ydac_sdo" arg2="C:/#work/galvano/design/app/fpga/fpga.lpf" arg3="61"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/#work/galvano/design/app/fpga/fpga.lpf(63): Semantic error in &quot;IOBUF PORT &quot;xpadc_sdo1&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="xpadc_sdo1" arg2="C:/#work/galvano/design/app/fpga/fpga.lpf" arg3="63"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/#work/galvano/design/app/fpga/fpga.lpf(64): Semantic error in &quot;IOBUF PORT &quot;temp_data&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="temp_data" arg2="C:/#work/galvano/design/app/fpga/fpga.lpf" arg3="64"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/#work/galvano/design/app/fpga/fpga.lpf(65): Semantic error in &quot;IOBUF PORT &quot;xdac_sdo&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="xdac_sdo" arg2="C:/#work/galvano/design/app/fpga/fpga.lpf" arg3="65"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/#work/galvano/design/app/fpga/fpga.lpf(87): Semantic error in &quot;IOBUF PORT &quot;yidac_mdat&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="yidac_mdat" arg2="C:/#work/galvano/design/app/fpga/fpga.lpf" arg3="87"  />
    <postMsg mid="1104062" type="Warning" dynamic="2" navigation="0" arg0="" arg1="11 semantic errors"  />
Loading device for application map from file 'mg5a33x38.nph' in environment: C:/lSCC/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.47.

Running general design DRC...

    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="xy_sync"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="xy_clk"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="xy_x"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="xy_y"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="yiadc_mdat"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="xpadc_sdo1"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="xpadc_rvs"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="xdac_sdo"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="ydac_sdo"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="temp_data"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="uart_rx2"  />
Removing unused logic...

Optimizing...

652 CCU2 constant inputs absorbed.

    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="xy_sync"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="xy_clk"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="xy_x"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="xy_y"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="yiadc_mdat"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="xpadc_sdo1"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="xpadc_rvs"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="xdac_sdo"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="ydac_sdo"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="temp_data"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="uart_rx2"  />



Design Summary:
   Number of registers:    946 out of  6564 (14%)
      PFU registers:          946 out of  6264 (15%)
      PIO registers:            0 out of   300 (0%)
   Number of SLICEs:       897 out of  4176 (21%)
      SLICEs as Logic/ROM:    897 out of  4176 (21%)
      SLICEs as RAM:            0 out of   756 (0%)
      SLICEs as Carry:        203 out of  4176 (5%)
   Number of LUT4s:        1204 out of  8352 (14%)
      Number used as logic LUTs:        798
      Number used as distributed RAM:     0
      Number used as ripple logic:      406
      Number used as shift registers:     0
   Number of PIO sites used: 35 out of 100 (35%)
   Number of PIO FIXEDDELAY:    0
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of block RAMs:  2 out of 12 (17%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT36X36B          0
   MULT18X18B          3
   MULT18X18MACB       0
   MULT18X18ADDSUBB    0
   MULT18X18ADDSUBSUMB 0
   MULT9X9B            0
   MULT9X9ADDSUBB      0
   MULT9X9ADDSUBSUMB   0
   --------------------------------
   Number of Used DSP Sites:  6 out of 32 (18 %)
   Number of clocks:  4
     Net clk2: 281 loads, 281 rising, 0 falling (Driver: pll_u1/PLLInst_0 )
     Net clk_in_c: 24 loads, 24 rising, 0 falling (Driver: PIO clk_in )
     Net clk1: 170 loads, 143 rising, 27 falling (Driver: pll_u1/PLLInst_0 )
     Net xi_data_15__I_0/word_clk: 60 loads, 60 rising, 0 falling (Driver: xi_data_15__I_0/word_clk_78 )
   Number of Clock Enables:  63
     Net clk2_enable_284: 8 loads, 8 LSLICEs
     Net clk_in_c_enable_33: 3 loads, 3 LSLICEs
     Net clk2_enable_377: 8 loads, 8 LSLICEs
     Net clk_in_c_enable_37: 4 loads, 4 LSLICEs
     Net clk_in_c_enable_28: 15 loads, 15 LSLICEs
     Net ydac_rst_c: 29 loads, 29 LSLICEs
     Net clk1_enable_64: 27 loads, 27 LSLICEs
     Net clk1_enable_71: 4 loads, 4 LSLICEs
     Net clk1_enable_115: 23 loads, 23 LSLICEs
     Net xp_adc_u1/clk1_enable_131: 10 loads, 10 LSLICEs
     Net xdac_u1/clk1_enable_86: 9 loads, 9 LSLICEs
     Net xdac_u1/clk1_enable_145: 1 loads, 1 LSLICEs
     Net ydac_u1/clk1_enable_143: 9 loads, 9 LSLICEs
     Net ydac_u1/clk1_enable_144: 1 loads, 1 LSLICEs
     Net uart_u1/clk2_enable_238: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_263: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_21: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_34: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_28: 1 loads, 1 LSLICEs
     Net uart_u1/clk2_enable_366: 32 loads, 32 LSLICEs
     Net uart_u1/clk2_enable_45: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_291: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_53: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_61: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_69: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_77: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_85: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_93: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_101: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_109: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_117: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_125: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_249: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_206: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_173: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_141: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_157: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_189: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_230: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_133: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_149: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_369: 1 loads, 1 LSLICEs
     Net uart_u1/clk2_enable_165: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_266: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_274: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_181: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_198: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_215: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_257: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_426: 5 loads, 5 LSLICEs
     Net uart_u1/clk2_enable_422: 5 loads, 5 LSLICEs
     Net uart_u1/clk2_enable_425: 2 loads, 2 LSLICEs
     Net uart_u1/clk2_enable_427: 6 loads, 6 LSLICEs
     Net uart_u1/clk2_enable_421: 1 loads, 1 LSLICEs
     Net uart_u1/clk2_enable_240: 4 loads, 4 LSLICEs
     Net uart_u1/clk2_enable_428: 6 loads, 6 LSLICEs
     Net uart_u1/clk2_enable_423: 5 loads, 5 LSLICEs
     Net uart_u1/clk2_enable_424: 3 loads, 3 LSLICEs
     Net uart_u1/u1/fcnt_en: 5 loads, 5 LSLICEs
     Net uart_u1/u1/wren_i: 7 loads, 5 LSLICEs
     Net uart_u1/u1/rden_i: 7 loads, 5 LSLICEs
     Net xi_data_15__I_0/clk1_enable_5: 1 loads, 1 LSLICEs
     Net yp_adc_u1/clk1_enable_18: 2 loads, 2 LSLICEs
   Number of LSRs:  23
     Net u_state_3__N_1889: 1 loads, 1 LSLICEs
     Net n17031: 2 loads, 0 LSLICEs
     Net cfg_done_N_40: 22 loads, 22 LSLICEs
     Net xp_adc_u1/state_3__N_975: 9 loads, 9 LSLICEs
     Net xp_adc_u1/cfgdata_31_N_856_28: 1 loads, 1 LSLICEs
     Net xp_adc_u1/cfgdata_31_N_856_19: 1 loads, 1 LSLICEs
     Net xp_adc_u1/n16637: 1 loads, 1 LSLICEs
     Net xdac_u1/bit_cnt_3__N_1117: 12 loads, 12 LSLICEs
     Net ydac_u1/bit_cnt_3__N_1117: 12 loads, 12 LSLICEs
     Net uart_u1/tx_state_2__N_2008: 1 loads, 1 LSLICEs
     Net uart_u1/u_state_1: 1 loads, 1 LSLICEs
     Net uart_u1/n11642: 5 loads, 5 LSLICEs
     Net uart_u1/n10786: 5 loads, 5 LSLICEs
     Net uart_u1/n11168: 5 loads, 5 LSLICEs
     Net uart_u1/n10814: 6 loads, 6 LSLICEs
     Net uart_u1/n13214: 6 loads, 6 LSLICEs
     Net uart_u1/n13112: 5 loads, 5 LSLICEs
     Net xi_data_15__I_0/DATA_15_N_651_0: 8 loads, 8 LSLICEs
     Net xi_data_15__I_0/n16642: 3 loads, 3 LSLICEs
     Net yp_adc_u1/state_3__N_975: 9 loads, 9 LSLICEs
     Net yp_adc_u1/cfgdata_31_N_856_28: 1 loads, 1 LSLICEs
     Net yp_adc_u1/cfgdata_31_N_856_19: 1 loads, 1 LSLICEs
     Net yp_adc_u1/n16639: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net VCC_net: 242 loads
     Net uart_u1/rx_msg_31_N_1574_3: 133 loads
     Net xp_adc_u1/state_1: 70 loads
     Net uart_u1/rx_msg_31_N_1574_4: 69 loads
     Net xp_adc_u1/n4: 57 loads
     Net uart_u1/rx_msg_31_N_1574_5: 45 loads
     Net uart_u1/tx_bit_cnt_0: 42 loads
     Net uart_u1/n16623: 40 loads
     Net yp_adc_u1/state_1: 37 loads
     Net u_state_3__N_1889: 34 loads
    <postMsg mid="51001230" type="Warning" dynamic="1" navigation="0" arg0="C:/#work/galvano/design/app/fpga/fpga.lpf"  />
 

   Number of warnings:  35
   Number of errors:    0



INFO: Design contains EBR with ASYNC Reset Mode that has a limitation:
The use of the EBR block asynchronous reset requires that certain timing
be met between the clock and the reset within the memory block. 
See the device specific data sheet for additional details.


INFO: Design contains pre-loadable EBR during configuration that has a requirement:
Since the GSR is disabled for the EBR, make sure write enable and chip
enable are inactive during wake-up, so that the pre-loaded initialization
values will not be corrupted during wake-up state.

. MULT18X18B  xpos_pid_u1/mult_137:

Multiplier
        Operation               Unsigned
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
Data
        Input Registers         CLK     CE      RST  
        ---------------------------------------------
                A                                       
                B                                       

        Pipeline Registers      CLK     CE      RST
        --------------------------------------------
                Pipe                                

        Output Register         CLK     CE      RST
        --------------------------------------------
                Output                              
Other
        GSR     DISABLED

. MULT18X18B  xpos_pid_u1/mult_136:

Multiplier
        Operation               Unsigned
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
Data
        Input Registers         CLK     CE      RST  
        ---------------------------------------------
                A                                       
                B                                       

        Pipeline Registers      CLK     CE      RST
        --------------------------------------------
                Pipe                                

        Output Register         CLK     CE      RST
        --------------------------------------------
                Output                              
Other
        GSR     DISABLED

. MULT18X18B  xpos_pid_u1/mult_138:

Multiplier
        Operation               Unsigned
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
Data
        Input Registers         CLK     CE      RST  
        ---------------------------------------------
                A                                       
                B                                       

        Pipeline Registers      CLK     CE      RST
        --------------------------------------------
                Pipe                                

        Output Register         CLK     CE      RST
        --------------------------------------------
                Output                              
Other
        GSR     DISABLED


Total CPU Time: 8 secs  
Total REAL Time: 9 secs  
Peak Memory Usage: 139 MB

Dumping design to file fpga_implementation_map.ncd.

ncd2vdb "fpga_implementation_map.ncd" ".vdbs/fpga_implementation_map.vdb"

Loading device for application ncd2vdb from file 'mg5a33x38.nph' in environment: C:/lSCC/diamond/3.7_x64/ispfpga.

mpartrce -p "fpga_implementation.p2t" -f "fpga_implementation.p3t" -tf "fpga_implementation.pt" "fpga_implementation_map.ncd" "fpga_implementation.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "fpga_implementation_map.ncd"
Tue Oct 23 00:36:05 2018

PAR: Place And Route Diamond (64-bit) 3.7.0.96.1.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/#work/galvano/design/app/fpga/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF fpga_implementation_map.ncd fpga_implementation.dir/5_1.ncd fpga_implementation.prf
Preference file: fpga_implementation.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file fpga_implementation_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-8E
Package:     TQFP144
Performance: 5
Loading device for application par from file 'mg5a33x38.nph' in environment: C:/lSCC/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.47.
Performance Hardware Data Status:   Final          Version 11.5.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   GSR                1/1           100% used
   PIO (prelim)      35/238          14% used
                     35/100          35% bonded
   EBR                2/12           16% used
   MULT18             3/16           18% used
   SLICE            897/4176         21% used



chipcheck: INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific datasheet for additional details.
Number of Signals: 2278
Number of Connections: 5991

Pin Constraint Summary:
   35 out of 35 pins locked (100% locked).


The following 4 signals are selected to use the primary clock routing resources:
    clk2 (driver: pll_u1/PLLInst_0, clk load #: 285)
    clk1 (driver: pll_u1/PLLInst_0, clk load #: 170)
    xi_data_15__I_0/word_clk (driver: xi_data_15__I_0/SLICE_490, clk load #: 60)
    clk_in_c (driver: clk_in, clk load #: 24)

No signal is selected as DCS clock.

The following 4 signals are selected to use the secondary clock routing resources:
    uart_u1/clk2_enable_366 (driver: uart_u1/SLICE_843, clk load #: 0, sr load #: 0, ce load #: 32)
    ydac_rst_c (driver: SLICE_0, clk load #: 0, sr load #: 0, ce load #: 29)
    clk1_enable_64 (driver: SLICE_203, clk load #: 0, sr load #: 0, ce load #: 27)
    cfg_done_N_40 (driver: SLICE_783, clk load #: 0, sr load #: 22, ce load #: 0)

Signal n17031 is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 17 secs 


Starting Placer Phase 1.
......................
Placer score = 273019.
Finished Placer Phase 1.  REAL time: 54 secs 

Starting Placer Phase 2.
.
Placer score =  267245
Finished Placer Phase 2.  REAL time: 57 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 8 (12%)
  PLL        : 1 out of 2 (50%)
  CLKDIV     : 0 out of 2 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk2" from CLKOP on comp "pll_u1/PLLInst_0" on PLL site "ULPLL", clk load = 285
  PRIMARY "clk1" from CLKOS on comp "pll_u1/PLLInst_0" on PLL site "ULPLL", clk load = 170
  PRIMARY "xi_data_15__I_0/word_clk" from Q0 on comp "xi_data_15__I_0/SLICE_490" on site "R14C2B", clk load = 60
  PRIMARY "clk_in_c" from comp "clk_in" on CLK_PIN site "78 (PR18A)", clk load = 24
  SECONDARY "uart_u1/clk2_enable_366" from F0 on comp "uart_u1/SLICE_843" on site "R2C18D", clk load = 0, ce load = 32, sr load = 0
  SECONDARY "ydac_rst_c" from Q1 on comp "SLICE_0" on site "R3C22C", clk load = 0, ce load = 29, sr load = 0
  SECONDARY "clk1_enable_64" from Q0 on comp "SLICE_203" on site "R2C20A", clk load = 0, ce load = 27, sr load = 0
  SECONDARY "cfg_done_N_40" from F0 on comp "SLICE_783" on site "R32C19C", clk load = 0, ce load = 0, sr load = 22

  PRIMARY  : 4 out of 8 (50%)
     DCS   : 0 out of 2 (0%)
  SECONDARY: 4 out of 4 (100%)

Edge Clocks:
  No edge clock selected

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   35 out of 238 (14.7%) PIO sites used.
   35 out of 100 (35.0%) bonded PIO sites used.
   Number of PIO comps: 35; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 14 / 20 ( 70%) | 3.3V       | -          | -          |
| 1        | 4 / 6 ( 66%)   | 3.3V       | -          | -          |
| 2        | 6 / 18 ( 33%)  | 3.3V       | -          | -          |
| 3        | 3 / 4 ( 75%)   | 3.3V       | -          | -          |
| 4        | 1 / 8 ( 12%)   | 3.3V       | -          | -          |
| 5        | 3 / 18 ( 16%)  | 3.3V       | -          | -          |
| 6        | 1 / 8 ( 12%)   | 3.3V       | -          | -          |
| 7        | 3 / 18 ( 16%)  | 3.3V       | -          | -          |
+----------+----------------+------------+------------+------------+


DSP Utilization Summary:
-------------------------------------
DSP Block #:              1 2 3 4
# of MULT36X36B                  
# of MULT18X18B           3      
# of MULT18X18MACB               
# of MULT18X18ADDSUBB            
# of MULT18X18ADDSUBSUMB         
# of MULT9X9B                    
# of MULT9X9ADDSUBB              
# of MULT9X9ADDSUBSUMB           

DSP Block  1    Component_Type       Physical_Type          Instance_Name        
   R26C3          MULT18X18B             MULT18          xpos_pid_u1/mult_138    
   R26C5          MULT18X18B             MULT18          xpos_pid_u1/mult_137    
   R26C7          MULT18X18B             MULT18          xpos_pid_u1/mult_136    

Total placer CPU time: 56 secs 

Dumping design to file fpga_implementation.dir/5_1.ncd.

0 connections routed; 5991 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 1 mins 7 secs 

Start NBR router at 00:37:12 10/23/18

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 00:37:14 10/23/18

Start NBR section for initial routing at 00:37:15 10/23/18
Level 1, iteration 1
0(0.00%) conflict; 4542(75.81%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.722ns/0.000ns; real time: 1 mins 11 secs 
Level 2, iteration 1
0(0.00%) conflict; 4541(75.80%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.406ns/0.000ns; real time: 1 mins 12 secs 
Level 3, iteration 1
0(0.00%) conflict; 4534(75.68%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.650ns/0.000ns; real time: 1 mins 13 secs 
Level 4, iteration 1
88(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.528ns/0.000ns; real time: 1 mins 15 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 00:37:20 10/23/18
Level 4, iteration 1
49(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.588ns/0.000ns; real time: 1 mins 16 secs 
Level 4, iteration 2
17(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.588ns/0.000ns; real time: 1 mins 17 secs 
Level 4, iteration 3
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.588ns/0.000ns; real time: 1 mins 18 secs 
Level 4, iteration 4
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.588ns/0.000ns; real time: 1 mins 18 secs 
Level 4, iteration 5
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.588ns/0.000ns; real time: 1 mins 19 secs 
Level 4, iteration 6
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.588ns/0.000ns; real time: 1 mins 19 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 00:37:24 10/23/18

Start NBR section for re-routing at 00:37:37 10/23/18
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 7.588ns/0.000ns; real time: 1 mins 32 secs 

Start NBR section for post-routing at 00:37:37 10/23/18

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 7.588ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 1 mins 46 secs 
Total REAL time: 1 mins 49 secs 
Completely routed.
End of route.  5991 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file fpga_implementation.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 7.588
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.131
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 1 mins 48 secs 
Total REAL time to completion: 1 mins 50 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0
