#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jul 22 09:32:15 2020
# Process ID: 2036
# Current directory: c:/Users/dell/Desktop/board_test/kcu105_pcie/kcu105_pcie_x8_gen3_ex
# Command line: vivado.exe -notrace -source c:/Users/dell/Desktop/board_test/kcu105_pcie/kcu105_pcie/kcu105_pcie.srcs/sources_1/ip/kcu105_pcie_x8_gen3/kcu105_pcie_x8_gen3_ex.tcl
# Log file: c:/Users/dell/Desktop/board_test/kcu105_pcie/kcu105_pcie_x8_gen3_ex/vivado.log
# Journal file: c:/Users/dell/Desktop/board_test/kcu105_pcie/kcu105_pcie_x8_gen3_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source c:/Users/dell/Desktop/board_test/kcu105_pcie/kcu105_pcie/kcu105_pcie.srcs/sources_1/ip/kcu105_pcie_x8_gen3/kcu105_pcie_x8_gen3_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 1016.375 ; gain = 219.398
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'kcu105_pcie_x8_gen3'...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/dell/Desktop/board_test/kcu105_pcie/kcu105_pcie_x8_gen3_ex/kcu105_pcie_x8_gen3_ex.ip_user_files/sim_scripts/kcu105_pcie_x8_gen3/xsim/kcu105_pcie_x8_gen3.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/dell/Desktop/board_test/kcu105_pcie/kcu105_pcie_x8_gen3_ex/kcu105_pcie_x8_gen3_ex.ip_user_files/sim_scripts/kcu105_pcie_x8_gen3/modelsim/kcu105_pcie_x8_gen3.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/dell/Desktop/board_test/kcu105_pcie/kcu105_pcie_x8_gen3_ex/kcu105_pcie_x8_gen3_ex.ip_user_files/sim_scripts/kcu105_pcie_x8_gen3/questa/kcu105_pcie_x8_gen3.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/dell/Desktop/board_test/kcu105_pcie/kcu105_pcie_x8_gen3_ex/kcu105_pcie_x8_gen3_ex.ip_user_files/sim_scripts/kcu105_pcie_x8_gen3/ies/kcu105_pcie_x8_gen3.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/dell/Desktop/board_test/kcu105_pcie/kcu105_pcie_x8_gen3_ex/kcu105_pcie_x8_gen3_ex.ip_user_files/sim_scripts/kcu105_pcie_x8_gen3/vcs/kcu105_pcie_x8_gen3.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/dell/Desktop/board_test/kcu105_pcie/kcu105_pcie_x8_gen3_ex/kcu105_pcie_x8_gen3_ex.ip_user_files/sim_scripts/kcu105_pcie_x8_gen3/riviera/kcu105_pcie_x8_gen3.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/dell/Desktop/board_test/kcu105_pcie/kcu105_pcie_x8_gen3_ex/kcu105_pcie_x8_gen3_ex.ip_user_files/sim_scripts/kcu105_pcie_x8_gen3/activehdl/kcu105_pcie_x8_gen3.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/dell/Desktop/board_test/kcu105_pcie/kcu105_pcie_x8_gen3_ex/kcu105_pcie_x8_gen3_ex.ip_user_files/sim_scripts/kcu105_pcie_x8_gen3/xcelium/kcu105_pcie_x8_gen3.sh'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -jobs 36
[Wed Jul 22 09:43:14 2020] Launched kcu105_pcie_x8_gen3_synth_1, synth_1...
Run output will be captured here:
kcu105_pcie_x8_gen3_synth_1: c:/Users/dell/Desktop/board_test/kcu105_pcie/kcu105_pcie_x8_gen3_ex/kcu105_pcie_x8_gen3_ex.runs/kcu105_pcie_x8_gen3_synth_1/runme.log
synth_1: c:/Users/dell/Desktop/board_test/kcu105_pcie/kcu105_pcie_x8_gen3_ex/kcu105_pcie_x8_gen3_ex.runs/synth_1/runme.log
[Wed Jul 22 09:43:14 2020] Launched impl_1...
Run output will be captured here: c:/Users/dell/Desktop/board_test/kcu105_pcie/kcu105_pcie_x8_gen3_ex/kcu105_pcie_x8_gen3_ex.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 36
[Wed Jul 22 09:53:47 2020] Launched impl_1...
Run output will be captured here: c:/Users/dell/Desktop/board_test/kcu105_pcie/kcu105_pcie_x8_gen3_ex/kcu105_pcie_x8_gen3_ex.runs/impl_1/runme.log
