--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml LVDS_test.twx LVDS_test.ncd -o LVDS_test.twr LVDS_test.pcf
-ucf LVDS_test.ucf

Design file:              LVDS_test.ncd
Physical constraint file: LVDS_test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_TMDS<3>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX_TMDS<0>  |   -0.745(R)|      FAST  |    3.027(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX_TMDS<1>  |   -0.690(R)|      FAST  |    2.972(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX_TMDS<2>  |   -0.690(R)|      FAST  |    2.972(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX_TMDSB<0> |   -0.745(R)|      FAST  |    3.026(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX_TMDSB<1> |   -0.690(R)|      FAST  |    2.971(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX_TMDSB<2> |   -0.690(R)|      FAST  |    2.971(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock RX_TMDSB<3>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX_TMDS<0>  |   -0.745(R)|      FAST  |    3.028(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX_TMDS<1>  |   -0.690(R)|      FAST  |    2.973(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX_TMDS<2>  |   -0.690(R)|      FAST  |    2.973(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX_TMDSB<0> |   -0.745(R)|      FAST  |    3.027(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX_TMDSB<1> |   -0.690(R)|      FAST  |    2.972(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
RX_TMDSB<2> |   -0.690(R)|      FAST  |    2.972(R)|      SLOW  |dvi_rx0/pclkx10   |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK50 to Pad
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                          | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)         | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------------+--------+
channel1_n  |         3.913(R)|      SLOW  |         1.679(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         3.898(R)|      SLOW  |         1.757(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
channel1_p  |         3.871(R)|      SLOW  |         1.663(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         3.856(R)|      SLOW  |         1.741(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
channel2_n  |         3.935(R)|      SLOW  |         1.701(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         3.920(R)|      SLOW  |         1.779(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
channel2_p  |         3.893(R)|      SLOW  |         1.685(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         3.878(R)|      SLOW  |         1.763(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
channel3_n  |         3.936(R)|      SLOW  |         1.702(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         3.921(R)|      SLOW  |         1.780(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
channel3_p  |         3.894(R)|      SLOW  |         1.686(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         3.879(R)|      SLOW  |         1.764(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
channel4_n  |         3.891(R)|      SLOW  |         1.657(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         3.876(R)|      SLOW  |         1.735(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
channel4_p  |         3.849(R)|      SLOW  |         1.641(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         3.834(R)|      SLOW  |         1.719(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
clock_n     |         3.941(R)|      SLOW  |         1.707(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         3.926(R)|      SLOW  |         1.785(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
clock_p     |         3.899(R)|      SLOW  |         1.691(R)|      FAST  |videoencoder/clk35_BUFG   |   0.000|
            |         3.884(R)|      SLOW  |         1.769(R)|      FAST  |videoencoder/notclk35_BUFG|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------------+--------+

Clock RX_TMDS<3> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led         |         8.904(R)|      SLOW  |         4.807(R)|      FAST  |clk               |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock RX_TMDSB<3> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led         |         8.905(R)|      SLOW  |         4.807(R)|      FAST  |clk               |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |    4.002|         |         |         |
RX_TMDS<3>     |    6.818|         |         |         |
RX_TMDSB<3>    |    6.818|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX_TMDS<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_TMDS<3>     |    4.681|    4.681|         |         |
RX_TMDSB<3>    |    4.682|    4.682|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX_TMDSB<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_TMDS<3>     |    4.680|    4.680|         |         |
RX_TMDSB<3>    |    4.681|    4.681|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Feb 24 13:47:37 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



