// Seed: 1005146067
module module_0 (
    output wire id_0,
    input  tri0 id_1,
    input  tri1 id_2,
    input  tri1 id_3,
    input  tri0 id_4,
    input  wor  id_5
);
  logic id_7 = 1;
  assign id_0 = id_4;
  assign id_0 = id_3 ? -1'b0 == -1 : -1'd0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    output tri1 id_2,
    output supply1 id_3,
    input tri id_4,
    output wor id_5,
    input tri1 id_6
);
  assign id_3 = id_1;
  assign id_0 = -1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_6,
      id_1,
      id_6,
      id_1
  );
endmodule
