Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Dec  7 23:30:19 2024
| Host         : TinkPad-Dani running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sintesis_tragaperras_timing_summary_routed.rpt -pb sintesis_tragaperras_timing_summary_routed.pb -rpx sintesis_tragaperras_timing_summary_routed.rpx -warn_on_violation
| Design       : sintesis_tragaperras
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.373        0.000                      0                  242        0.142        0.000                      0                  242        4.500        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.373        0.000                      0                  242        0.142        0.000                      0                  242        4.500        0.000                       0                   175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 2.311ns (49.418%)  route 2.365ns (50.582%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.624     5.145    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/CLK
    SLICE_X60Y20         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     5.663 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]/Q
                         net (fo=2, routed)           0.825     6.488    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]
    SLICE_X62Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.612 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_2/O
                         net (fo=1, routed)           0.887     7.499    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_2_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.623 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_1/O
                         net (fo=30, routed)          0.654     8.277    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/load
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.401 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     8.401    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_6_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.914 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.914    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.031 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.031    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.148 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.148    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.265 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.265    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.382 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.382    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.499 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.499    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.822 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.822    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[24]_i_1_n_6
    SLICE_X60Y21         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.506    14.847    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/CLK
    SLICE_X60Y21         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[25]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)        0.109    15.195    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[25]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  5.373    

Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 2.303ns (49.331%)  route 2.365ns (50.669%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.624     5.145    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/CLK
    SLICE_X60Y20         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     5.663 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]/Q
                         net (fo=2, routed)           0.825     6.488    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]
    SLICE_X62Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.612 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_2/O
                         net (fo=1, routed)           0.887     7.499    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_2_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.623 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_1/O
                         net (fo=30, routed)          0.654     8.277    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/load
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.401 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     8.401    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_6_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.914 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.914    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.031 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.031    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.148 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.148    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.265 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.265    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.382 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.382    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.499 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.499    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.814 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.814    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[24]_i_1_n_4
    SLICE_X60Y21         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.506    14.847    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/CLK
    SLICE_X60Y21         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[27]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)        0.109    15.195    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[27]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                  5.381    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 2.227ns (48.492%)  route 2.365ns (51.508%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.624     5.145    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/CLK
    SLICE_X60Y20         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     5.663 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]/Q
                         net (fo=2, routed)           0.825     6.488    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]
    SLICE_X62Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.612 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_2/O
                         net (fo=1, routed)           0.887     7.499    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_2_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.623 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_1/O
                         net (fo=30, routed)          0.654     8.277    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/load
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.401 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     8.401    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_6_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.914 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.914    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.031 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.031    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.148 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.148    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.265 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.265    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.382 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.382    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.499 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.499    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.738 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.738    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[24]_i_1_n_5
    SLICE_X60Y21         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.506    14.847    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/CLK
    SLICE_X60Y21         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[26]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)        0.109    15.195    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[26]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 2.207ns (48.267%)  route 2.365ns (51.733%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.624     5.145    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/CLK
    SLICE_X60Y20         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.518     5.663 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]/Q
                         net (fo=2, routed)           0.825     6.488    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]
    SLICE_X62Y20         LUT6 (Prop_lut6_I3_O)        0.124     6.612 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_2/O
                         net (fo=1, routed)           0.887     7.499    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_2_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.623 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_1/O
                         net (fo=30, routed)          0.654     8.277    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/load
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.401 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     8.401    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_6_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.914 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.914    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.031 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.031    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.148 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.148    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.265 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.265    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.382 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.382    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.499 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.499    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.718 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.718    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[24]_i_1_n_7
    SLICE_X60Y21         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.506    14.847    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/CLK
    SLICE_X60Y21         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[24]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)        0.109    15.195    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[24]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.485ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 2.194ns (48.047%)  route 2.372ns (51.953%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.623     5.144    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/CLK
    SLICE_X60Y21         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     5.662 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[25]/Q
                         net (fo=2, routed)           0.832     6.494    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[25]
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.618 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_2/O
                         net (fo=1, routed)           0.887     7.505    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_2_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.629 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_1/O
                         net (fo=30, routed)          0.654     8.283    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/load
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.407 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     8.407    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_6_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.920 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.920    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.037    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.154    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.271    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.388 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.388    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.711 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.711    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1_n_6
    SLICE_X60Y20         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.507    14.848    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/CLK
    SLICE_X60Y20         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[21]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y20         FDCE (Setup_fdce_C_D)        0.109    15.196    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[21]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  5.485    

Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 2.186ns (47.956%)  route 2.372ns (52.045%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.623     5.144    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/CLK
    SLICE_X60Y21         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     5.662 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[25]/Q
                         net (fo=2, routed)           0.832     6.494    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[25]
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.618 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_2/O
                         net (fo=1, routed)           0.887     7.505    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_2_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.629 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_1/O
                         net (fo=30, routed)          0.654     8.283    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/load
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.407 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     8.407    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_6_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.920 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.920    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.037    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.154    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.271    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.388 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.388    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.703 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.703    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1_n_4
    SLICE_X60Y20         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.507    14.848    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/CLK
    SLICE_X60Y20         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[23]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y20         FDCE (Setup_fdce_C_D)        0.109    15.196    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  5.493    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 2.077ns (45.755%)  route 2.462ns (54.245%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.617     5.138    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/CLK
    SLICE_X60Y24         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[10]/Q
                         net (fo=2, routed)           0.980     6.636    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[10]
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     6.760 f  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_aux_i_4__0/O
                         net (fo=13, routed)          0.896     7.657    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_aux_i_4__0_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.781 f  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_aux_i_3__0/O
                         net (fo=2, routed)           0.577     8.358    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_aux_i_3__0_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.482 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.482    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta[0]_i_6__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.995 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.995    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[0]_i_1__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.112 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.112    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[4]_i_1__0_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.229 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.238    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[8]_i_1__0_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.355 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.355    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[12]_i_1__0_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.678 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.678    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[16]_i_1__0_n_6
    SLICE_X60Y26         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.503    14.844    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/CLK
    SLICE_X60Y26         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[17]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y26         FDCE (Setup_fdce_C_D)        0.109    15.178    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                          -9.678    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 2.069ns (45.659%)  route 2.462ns (54.341%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.617     5.138    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/CLK
    SLICE_X60Y24         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[10]/Q
                         net (fo=2, routed)           0.980     6.636    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[10]
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     6.760 f  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_aux_i_4__0/O
                         net (fo=13, routed)          0.896     7.657    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_aux_i_4__0_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.781 f  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_aux_i_3__0/O
                         net (fo=2, routed)           0.577     8.358    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_aux_i_3__0_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.482 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.482    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta[0]_i_6__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.995 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.995    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[0]_i_1__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.112 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.112    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[4]_i_1__0_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.229 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.238    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[8]_i_1__0_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.355 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.355    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[12]_i_1__0_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.670 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.670    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[16]_i_1__0_n_4
    SLICE_X60Y26         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.503    14.844    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/CLK
    SLICE_X60Y26         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[19]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y26         FDCE (Setup_fdce_C_D)        0.109    15.178    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[19]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  5.508    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 2.110ns (47.073%)  route 2.372ns (52.927%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.623     5.144    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/CLK
    SLICE_X60Y21         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDCE (Prop_fdce_C_Q)         0.518     5.662 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[25]/Q
                         net (fo=2, routed)           0.832     6.494    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[25]
    SLICE_X62Y20         LUT6 (Prop_lut6_I4_O)        0.124     6.618 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_2/O
                         net (fo=1, routed)           0.887     7.505    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_2_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.629 f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/clk_aux_i_1/O
                         net (fo=30, routed)          0.654     8.283    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/load
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.124     8.407 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_6/O
                         net (fo=1, routed)           0.000     8.407    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta[0]_i_6_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.920 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.920    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[0]_i_1_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.037    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[4]_i_1_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.154    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[8]_i_1_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.271    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[12]_i_1_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.388 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.388    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[16]_i_1_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.627 r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.627    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]_i_1_n_5
    SLICE_X60Y20         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.507    14.848    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/CLK
    SLICE_X60Y20         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y20         FDCE (Setup_fdce_C_D)        0.109    15.196    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[22]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 1.993ns (44.732%)  route 2.462ns (55.268%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.617     5.138    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/CLK
    SLICE_X60Y24         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[10]/Q
                         net (fo=2, routed)           0.980     6.636    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[10]
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124     6.760 f  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_aux_i_4__0/O
                         net (fo=13, routed)          0.896     7.657    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_aux_i_4__0_n_0
    SLICE_X62Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.781 f  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_aux_i_3__0/O
                         net (fo=2, routed)           0.577     8.358    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_aux_i_3__0_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.482 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.482    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta[0]_i_6__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.995 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.995    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[0]_i_1__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.112 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.112    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[4]_i_1__0_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.229 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.009     9.238    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[8]_i_1__0_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.355 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.355    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[12]_i_1__0_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.594 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.594    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[16]_i_1__0_n_5
    SLICE_X60Y26         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.503    14.844    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/CLK
    SLICE_X60Y26         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[18]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y26         FDCE (Setup_fdce_C_D)        0.109    15.178    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[18]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                  5.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.589     1.472    tragaperrasInsts_displayce/DataPath/AtraerInst/CLK
    SLICE_X62Y17         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[15]/Q
                         net (fo=2, routed)           0.076     1.690    tragaperrasInsts_displayce/DataPath/AtraerInst/Q[15]
    SLICE_X62Y17         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.858     1.985    tragaperrasInsts_displayce/DataPath/AtraerInst/CLK
    SLICE_X62Y17         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[14]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X62Y17         FDCE (Hold_fdce_C_D)         0.075     1.547    tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.085%)  route 0.130ns (47.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.588     1.471    tragaperrasInsts_displayce/DataPath/AtraerInst/CLK
    SLICE_X62Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[10]/Q
                         net (fo=2, routed)           0.130     1.742    tragaperrasInsts_displayce/DataPath/AtraerInst/Q[10]
    SLICE_X61Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.855     1.982    tragaperrasInsts_displayce/DataPath/AtraerInst/CLK
    SLICE_X61Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[9]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X61Y18         FDCE (Hold_fdce_C_D)         0.072     1.576    tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_aux_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.377%)  route 0.137ns (39.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.584     1.467    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/CLK
    SLICE_X60Y22         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.164     1.631 f  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[3]/Q
                         net (fo=4, routed)           0.137     1.768    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[3]
    SLICE_X62Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.813 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_aux_i_1__0/O
                         net (fo=1, routed)           0.000     1.813    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_aux_i_1__0_n_0
    SLICE_X62Y22         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.853     1.980    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/CLK
    SLICE_X62Y22         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_aux_reg/C
                         clock pessimism             -0.478     1.502    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.091     1.593    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/clk_aux_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.237%)  route 0.170ns (47.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.586     1.469    tragaperrasInsts_displayce/DataPath/Contador250HZ/CLK
    SLICE_X62Y20         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[0]/Q
                         net (fo=12, routed)          0.170     1.780    tragaperrasInsts_displayce/DataPath/Contador250HZ/Q[0]
    SLICE_X64Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.825 r  tragaperrasInsts_displayce/DataPath/Contador250HZ/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.825    tragaperrasInsts_displayce/DataPath/Contador250HZ/count[2]_i_1_n_0
    SLICE_X64Y20         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.855     1.982    tragaperrasInsts_displayce/DataPath/Contador250HZ/CLK
    SLICE_X64Y20         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[2]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y20         FDCE (Hold_fdce_C_D)         0.121     1.604    tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_aux_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.260%)  route 0.116ns (35.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.583     1.466    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/CLK
    SLICE_X64Y23         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     1.630 f  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[0]/Q
                         net (fo=5, routed)           0.116     1.746    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[0]
    SLICE_X65Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.791 r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_aux_i_1__1/O
                         net (fo=1, routed)           0.000     1.791    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_aux_i_1__1_n_0
    SLICE_X65Y23         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.851     1.978    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/CLK
    SLICE_X65Y23         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_aux_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X65Y23         FDCE (Hold_fdce_C_D)         0.091     1.570    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/clk_aux_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 tragaperrasInsts_displayce/DataPath/Contador100HZ/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Contador100HZ/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.189ns (50.677%)  route 0.184ns (49.323%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.585     1.468    tragaperrasInsts_displayce/DataPath/Contador100HZ/CLK
    SLICE_X62Y21         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Contador100HZ/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  tragaperrasInsts_displayce/DataPath/Contador100HZ/count_reg[2]/Q
                         net (fo=11, routed)          0.184     1.793    tragaperrasInsts_displayce/DataPath/Contador100HZ/count_reg_n_0_[2]
    SLICE_X64Y21         LUT5 (Prop_lut5_I3_O)        0.048     1.841 r  tragaperrasInsts_displayce/DataPath/Contador100HZ/count[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.841    tragaperrasInsts_displayce/DataPath/Contador100HZ/count[3]_i_2__0_n_0
    SLICE_X64Y21         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Contador100HZ/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.854     1.981    tragaperrasInsts_displayce/DataPath/Contador100HZ/CLK
    SLICE_X64Y21         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Contador100HZ/count_reg[3]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X64Y21         FDCE (Hold_fdce_C_D)         0.131     1.613    tragaperrasInsts_displayce/DataPath/Contador100HZ/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 tragaperrasInsts_displayce/DataPath/Contador100HZ/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Contador100HZ/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.277%)  route 0.184ns (49.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.585     1.468    tragaperrasInsts_displayce/DataPath/Contador100HZ/CLK
    SLICE_X62Y21         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Contador100HZ/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  tragaperrasInsts_displayce/DataPath/Contador100HZ/count_reg[2]/Q
                         net (fo=11, routed)          0.184     1.793    tragaperrasInsts_displayce/DataPath/Contador100HZ/count_reg_n_0_[2]
    SLICE_X64Y21         LUT5 (Prop_lut5_I1_O)        0.045     1.838 r  tragaperrasInsts_displayce/DataPath/Contador100HZ/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.838    tragaperrasInsts_displayce/DataPath/Contador100HZ/count[1]_i_1__0_n_0
    SLICE_X64Y21         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Contador100HZ/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.854     1.981    tragaperrasInsts_displayce/DataPath/Contador100HZ/CLK
    SLICE_X64Y21         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Contador100HZ/count_reg[1]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X64Y21         FDCE (Hold_fdce_C_D)         0.120     1.602    tragaperrasInsts_displayce/DataPath/Contador100HZ/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.584     1.467    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/CLK
    SLICE_X60Y22         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[0]/Q
                         net (fo=4, routed)           0.079     1.710    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.839 r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[0]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.839    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[0]_i_1__0_n_6
    SLICE_X60Y22         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.851     1.978    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/CLK
    SLICE_X60Y22         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[1]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y22         FDCE (Hold_fdce_C_D)         0.134     1.601    tragaperrasInsts_displayce/DataPath/Divisor250HZInst/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.957%)  route 0.187ns (57.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.588     1.471    tragaperrasInsts_displayce/DataPath/AtraerInst/CLK
    SLICE_X63Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[11]/Q
                         net (fo=2, routed)           0.187     1.799    tragaperrasInsts_displayce/DataPath/AtraerInst/Q[11]
    SLICE_X62Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.857     1.984    tragaperrasInsts_displayce/DataPath/AtraerInst/CLK
    SLICE_X62Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[10]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X62Y18         FDCE (Hold_fdce_C_D)         0.070     1.554    tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.468%)  route 0.183ns (56.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.588     1.471    tragaperrasInsts_displayce/DataPath/AtraerInst/CLK
    SLICE_X61Y17         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[4]/Q
                         net (fo=2, routed)           0.183     1.796    tragaperrasInsts_displayce/DataPath/AtraerInst/Q[4]
    SLICE_X61Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.855     1.982    tragaperrasInsts_displayce/DataPath/AtraerInst/CLK
    SLICE_X61Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[3]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X61Y18         FDCE (Hold_fdce_C_D)         0.066     1.550    tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X54Y20   debouncerInsts_displayce1/synchronizer.aux1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y19   debouncerInsts_displayce1/timer.count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y21   debouncerInsts_displayce1/timer.count_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X59Y21   debouncerInsts_displayce1/timer.count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y22   debouncerInsts_displayce1/timer.count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y22   debouncerInsts_displayce1/timer.count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y22   debouncerInsts_displayce1/timer.count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   debouncerInsts_displayce1/synchronizer.aux1_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   debouncerInsts_displayce1/synchronizer.aux1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   debouncerInsts_displayce1/timer.count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   debouncerInsts_displayce1/timer.count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y21   debouncerInsts_displayce1/timer.count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y21   debouncerInsts_displayce1/timer.count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   debouncerInsts_displayce1/FSM_sequential_controller.state_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   debouncerInsts_displayce1/synchronizer.aux1_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X54Y20   debouncerInsts_displayce1/synchronizer.aux1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   debouncerInsts_displayce1/timer.count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   debouncerInsts_displayce1/timer.count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y21   debouncerInsts_displayce1/timer.count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y21   debouncerInsts_displayce1/timer.count_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.478ns  (logic 4.372ns (41.723%)  route 6.106ns (58.277%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    tragaperrasInsts_displayce/ControllerInst/CLK
    SLICE_X63Y19         FDRE                                         r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/Q
                         net (fo=21, routed)          1.155     6.721    tragaperrasInsts_displayce/ControllerInst/Q[4]
    SLICE_X62Y16         LUT6 (Prop_lut6_I1_O)        0.299     7.020 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[15]_inst_i_2/O
                         net (fo=8, routed)           0.819     7.839    tragaperrasInsts_displayce/ControllerInst/leds_OBUF[15]_inst_i_2_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.963 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.133    12.096    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    15.625 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.625    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.271ns  (logic 4.343ns (42.279%)  route 5.929ns (57.721%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    tragaperrasInsts_displayce/ControllerInst/CLK
    SLICE_X63Y19         FDRE                                         r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/Q
                         net (fo=21, routed)          1.155     6.721    tragaperrasInsts_displayce/ControllerInst/Q[4]
    SLICE_X62Y16         LUT6 (Prop_lut6_I1_O)        0.299     7.020 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[15]_inst_i_2/O
                         net (fo=8, routed)           0.850     7.870    tragaperrasInsts_displayce/ControllerInst/leds_OBUF[15]_inst_i_2_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.994 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.924    11.918    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    15.419 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.419    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.157ns  (logic 4.343ns (42.758%)  route 5.814ns (57.242%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    tragaperrasInsts_displayce/ControllerInst/CLK
    SLICE_X63Y19         FDRE                                         r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/Q
                         net (fo=21, routed)          1.159     6.726    tragaperrasInsts_displayce/ControllerInst/Q[4]
    SLICE_X62Y16         LUT6 (Prop_lut6_I1_O)        0.299     7.025 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[14]_inst_i_2/O
                         net (fo=8, routed)           1.000     8.024    tragaperrasInsts_displayce/ControllerInst/leds_OBUF[14]_inst_i_2_n_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.148 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.655    11.803    leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    15.304 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.304    leds[2]
    U19                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.093ns  (logic 4.351ns (43.106%)  route 5.742ns (56.894%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    tragaperrasInsts_displayce/ControllerInst/CLK
    SLICE_X63Y19         FDRE                                         r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/Q
                         net (fo=21, routed)          1.159     6.726    tragaperrasInsts_displayce/ControllerInst/Q[4]
    SLICE_X62Y16         LUT6 (Prop_lut6_I1_O)        0.299     7.025 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[14]_inst_i_2/O
                         net (fo=8, routed)           0.984     8.008    tragaperrasInsts_displayce/ControllerInst/leds_OBUF[14]_inst_i_2_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.132 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.599    11.731    leds_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    15.240 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.240    leds[4]
    W18                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.069ns  (logic 4.363ns (43.336%)  route 5.705ns (56.664%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    tragaperrasInsts_displayce/ControllerInst/CLK
    SLICE_X63Y19         FDRE                                         r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/Q
                         net (fo=21, routed)          1.155     6.721    tragaperrasInsts_displayce/ControllerInst/Q[4]
    SLICE_X62Y16         LUT6 (Prop_lut6_I1_O)        0.299     7.020 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[15]_inst_i_2/O
                         net (fo=8, routed)           0.618     7.638    tragaperrasInsts_displayce/ControllerInst/leds_OBUF[15]_inst_i_2_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.762 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.933    11.695    leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    15.216 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000    15.216    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.065ns  (logic 4.346ns (43.180%)  route 5.719ns (56.820%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    tragaperrasInsts_displayce/ControllerInst/CLK
    SLICE_X63Y19         FDRE                                         r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/Q
                         net (fo=21, routed)          1.159     6.726    tragaperrasInsts_displayce/ControllerInst/Q[4]
    SLICE_X62Y16         LUT6 (Prop_lut6_I1_O)        0.299     7.025 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[14]_inst_i_2/O
                         net (fo=8, routed)           0.672     7.697    tragaperrasInsts_displayce/ControllerInst/leds_OBUF[14]_inst_i_2_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.821 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.887    11.708    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    15.212 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000    15.212    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.986ns  (logic 4.351ns (43.571%)  route 5.635ns (56.429%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    tragaperrasInsts_displayce/ControllerInst/CLK
    SLICE_X63Y19         FDRE                                         r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/Q
                         net (fo=21, routed)          1.155     6.721    tragaperrasInsts_displayce/ControllerInst/Q[4]
    SLICE_X62Y16         LUT6 (Prop_lut6_I1_O)        0.299     7.020 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[15]_inst_i_2/O
                         net (fo=8, routed)           1.015     8.035    tragaperrasInsts_displayce/ControllerInst/leds_OBUF[15]_inst_i_2_n_0
    SLICE_X61Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.159 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.465    11.624    leds_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    15.133 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.133    leds[3]
    V19                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.917ns  (logic 4.357ns (43.940%)  route 5.559ns (56.060%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    tragaperrasInsts_displayce/ControllerInst/CLK
    SLICE_X63Y19         FDRE                                         r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/Q
                         net (fo=21, routed)          1.159     6.726    tragaperrasInsts_displayce/ControllerInst/Q[4]
    SLICE_X62Y16         LUT6 (Prop_lut6_I1_O)        0.299     7.025 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[14]_inst_i_2/O
                         net (fo=8, routed)           1.154     8.178    tragaperrasInsts_displayce/ControllerInst/leds_OBUF[14]_inst_i_2_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.302 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.246    11.549    leds_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    15.064 r  leds_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.064    leds[14]
    P1                                                                r  leds[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.801ns  (logic 4.349ns (44.377%)  route 5.452ns (55.623%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    tragaperrasInsts_displayce/ControllerInst/CLK
    SLICE_X63Y19         FDRE                                         r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/Q
                         net (fo=21, routed)          1.155     6.721    tragaperrasInsts_displayce/ControllerInst/Q[4]
    SLICE_X62Y16         LUT6 (Prop_lut6_I1_O)        0.299     7.020 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[15]_inst_i_2/O
                         net (fo=8, routed)           0.755     7.775    tragaperrasInsts_displayce/ControllerInst/leds_OBUF[15]_inst_i_2_n_0
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.899 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.542    11.441    leds_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    14.948 r  leds_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.948    leds[13]
    N3                                                                r  leds[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.750ns  (logic 4.348ns (44.597%)  route 5.402ns (55.403%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.626     5.147    tragaperrasInsts_displayce/ControllerInst/CLK
    SLICE_X63Y19         FDRE                                         r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  tragaperrasInsts_displayce/ControllerInst/FSM_onehot_STATE_reg[4]/Q
                         net (fo=21, routed)          1.159     6.726    tragaperrasInsts_displayce/ControllerInst/Q[4]
    SLICE_X62Y16         LUT6 (Prop_lut6_I1_O)        0.299     7.025 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[14]_inst_i_2/O
                         net (fo=8, routed)           0.337     7.362    tragaperrasInsts_displayce/ControllerInst/leds_OBUF[14]_inst_i_2_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.486 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.905    11.391    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    14.897 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.897    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.407ns (71.195%)  route 0.569ns (28.805%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.586     1.469    tragaperrasInsts_displayce/DataPath/Contador250HZ/CLK
    SLICE_X62Y20         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[0]/Q
                         net (fo=12, routed)          0.168     1.778    tragaperrasInsts_displayce/DataPath/Contador250HZ/Q[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.823 r  tragaperrasInsts_displayce/DataPath/Contador250HZ/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.401     2.224    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.445 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.445    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.445ns (71.617%)  route 0.573ns (28.383%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.586     1.469    tragaperrasInsts_displayce/DataPath/Contador250HZ/CLK
    SLICE_X64Y20         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[2]/Q
                         net (fo=11, routed)          0.234     1.867    tragaperrasInsts_displayce/DataPath/Contador250HZ/Q[2]
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.912 r  tragaperrasInsts_displayce/DataPath/Contador250HZ/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.339     2.251    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.487 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.487    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/DataPath/Contador100HZ/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.467ns (72.162%)  route 0.566ns (27.838%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.585     1.468    tragaperrasInsts_displayce/DataPath/Contador100HZ/CLK
    SLICE_X62Y21         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Contador100HZ/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  tragaperrasInsts_displayce/DataPath/Contador100HZ/count_reg[2]/Q
                         net (fo=11, routed)          0.188     1.797    tragaperrasInsts_displayce/DataPath/Contador100HZ/count_reg_n_0_[2]
    SLICE_X64Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.842 r  tragaperrasInsts_displayce/DataPath/Contador100HZ/display_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.054     1.896    tragaperrasInsts_displayce/DataPath/Contador250HZ/display[2]
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.941 r  tragaperrasInsts_displayce/DataPath/Contador250HZ/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.324     2.265    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.501 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.501    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.398ns (68.567%)  route 0.641ns (31.433%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.586     1.469    tragaperrasInsts_displayce/DataPath/Contador250HZ/CLK
    SLICE_X62Y20         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[0]/Q
                         net (fo=12, routed)          0.297     1.907    tragaperrasInsts_displayce/DataPath/Contador250HZ/Q[0]
    SLICE_X62Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.952 r  tragaperrasInsts_displayce/DataPath/Contador250HZ/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.344     2.296    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.508 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.508    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.391ns (68.066%)  route 0.653ns (31.934%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.588     1.471    tragaperrasInsts_displayce/DataPath/AtraerInst/CLK
    SLICE_X63Y18         FDCE                                         r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  tragaperrasInsts_displayce/DataPath/AtraerInst/out_aux_reg[11]/Q
                         net (fo=2, routed)           0.110     1.722    tragaperrasInsts_displayce/ControllerInst/leds[15][11]
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.767 r  tragaperrasInsts_displayce/ControllerInst/leds_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.543     2.310    leds_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.515 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.515    leds[11]
    U3                                                                r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.055ns  (logic 1.461ns (71.093%)  route 0.594ns (28.908%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.581     1.464    displays_inst/CLK
    SLICE_X61Y24         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=13, routed)          0.159     1.764    tragaperrasInsts_displayce/DataPath/Contador100HZ/L[18]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.809 r  tragaperrasInsts_displayce/DataPath/Contador100HZ/display_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.059     1.868    tragaperrasInsts_displayce/DataPath/Contador250HZ/display[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.913 r  tragaperrasInsts_displayce/DataPath/Contador250HZ/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.376     2.289    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.519 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.519    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.095ns  (logic 1.437ns (68.568%)  route 0.659ns (31.432%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.581     1.464    displays_inst/CLK
    SLICE_X61Y24         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=13, routed)          0.211     1.816    tragaperrasInsts_displayce/DataPath/Contador100HZ/L[18]
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.861 r  tragaperrasInsts_displayce/DataPath/Contador100HZ/display_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.091     1.952    tragaperrasInsts_displayce/DataPath/Contador250HZ/display[5]
    SLICE_X64Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.997 r  tragaperrasInsts_displayce/DataPath/Contador250HZ/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.356     2.354    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.559 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.559    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 1.462ns (69.141%)  route 0.653ns (30.859%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.581     1.464    displays_inst/CLK
    SLICE_X61Y24         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=13, routed)          0.318     1.923    displays_inst/L[18]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.048     1.971 r  displays_inst/s_display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.306    s_display_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     3.579 r  s_display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.579    s_display[3]
    W4                                                                r  s_display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 1.386ns (65.349%)  route 0.735ns (34.651%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.581     1.464    displays_inst/CLK
    SLICE_X61Y24         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=13, routed)          0.318     1.923    displays_inst/L[18]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.968 r  displays_inst/s_display_OBUF[1]_inst_i_1/O
                         net (fo=7, routed)           0.417     2.385    s_display_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.585 r  s_display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.585    s_display[1]
    U4                                                                r  s_display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.410ns (66.459%)  route 0.712ns (33.541%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.581     1.464    displays_inst/CLK
    SLICE_X61Y24         FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=13, routed)          0.371     1.976    displays_inst/L[18]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.045     2.021 r  displays_inst/s_display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.341     2.362    s_display_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.586 r  s_display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.586    s_display[2]
    V4                                                                r  s_display[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           176 Endpoints
Min Delay           176 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.155ns  (logic 1.451ns (23.579%)  route 4.703ns (76.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=174, routed)         4.703     6.155    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/AR[0]
    SLICE_X64Y27         FDCE                                         f  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.505     4.846    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/CLK
    SLICE_X64Y27         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.155ns  (logic 1.451ns (23.579%)  route 4.703ns (76.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=174, routed)         4.703     6.155    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/AR[0]
    SLICE_X64Y27         FDCE                                         f  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.505     4.846    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/CLK
    SLICE_X64Y27         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.155ns  (logic 1.451ns (23.579%)  route 4.703ns (76.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=174, routed)         4.703     6.155    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/AR[0]
    SLICE_X64Y27         FDCE                                         f  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.505     4.846    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/CLK
    SLICE_X64Y27         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.155ns  (logic 1.451ns (23.579%)  route 4.703ns (76.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=174, routed)         4.703     6.155    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/AR[0]
    SLICE_X64Y27         FDCE                                         f  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.505     4.846    tragaperrasInsts_displayce/DataPath/Divisor100HZInst/CLK
    SLICE_X64Y27         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor100HZInst/cuenta_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce2/timer.count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.097ns  (logic 1.451ns (23.804%)  route 4.645ns (76.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=174, routed)         4.645     6.097    debouncerInsts_displayce2/AR[0]
    SLICE_X65Y12         FDCE                                         f  debouncerInsts_displayce2/timer.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.515     4.856    debouncerInsts_displayce2/CLK
    SLICE_X65Y12         FDCE                                         r  debouncerInsts_displayce2/timer.count_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce2/timer.count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.097ns  (logic 1.451ns (23.804%)  route 4.645ns (76.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=174, routed)         4.645     6.097    debouncerInsts_displayce2/AR[0]
    SLICE_X65Y12         FDCE                                         f  debouncerInsts_displayce2/timer.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.515     4.856    debouncerInsts_displayce2/CLK
    SLICE_X65Y12         FDCE                                         r  debouncerInsts_displayce2/timer.count_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce2/timer.count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.097ns  (logic 1.451ns (23.804%)  route 4.645ns (76.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=174, routed)         4.645     6.097    debouncerInsts_displayce2/AR[0]
    SLICE_X65Y12         FDCE                                         f  debouncerInsts_displayce2/timer.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.515     4.856    debouncerInsts_displayce2/CLK
    SLICE_X65Y12         FDCE                                         r  debouncerInsts_displayce2/timer.count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce2/timer.count_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.097ns  (logic 1.451ns (23.804%)  route 4.645ns (76.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=174, routed)         4.645     6.097    debouncerInsts_displayce2/AR[0]
    SLICE_X65Y12         FDPE                                         f  debouncerInsts_displayce2/timer.count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.515     4.856    debouncerInsts_displayce2/CLK
    SLICE_X65Y12         FDPE                                         r  debouncerInsts_displayce2/timer.count_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.087ns  (logic 1.451ns (23.842%)  route 4.636ns (76.158%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=174, routed)         4.636     6.087    tragaperrasInsts_displayce/DataPath/Contador250HZ/AR[0]
    SLICE_X64Y20         FDCE                                         f  tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.508     4.849    tragaperrasInsts_displayce/DataPath/Contador250HZ/CLK
    SLICE_X64Y20         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Contador250HZ/count_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce2/FSM_sequential_controller.state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.963ns  (logic 1.451ns (24.336%)  route 4.512ns (75.664%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=174, routed)         4.512     5.963    debouncerInsts_displayce2/AR[0]
    SLICE_X64Y13         FDCE                                         f  debouncerInsts_displayce2/FSM_sequential_controller.state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.514     4.855    debouncerInsts_displayce2/CLK
    SLICE_X64Y13         FDCE                                         r  debouncerInsts_displayce2/FSM_sequential_controller.state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce1/synchronizer.aux1_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.395ns  (logic 0.219ns (15.731%)  route 1.175ns (84.269%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=174, routed)         1.175     1.395    debouncerInsts_displayce1/AR[0]
    SLICE_X54Y20         FDPE                                         f  debouncerInsts_displayce1/synchronizer.aux1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.826     1.953    debouncerInsts_displayce1/CLK
    SLICE_X54Y20         FDPE                                         r  debouncerInsts_displayce1/synchronizer.aux1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debouncerInsts_displayce1/xSync_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.395ns  (logic 0.219ns (15.731%)  route 1.175ns (84.269%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=174, routed)         1.175     1.395    debouncerInsts_displayce1/AR[0]
    SLICE_X54Y20         FDPE                                         f  debouncerInsts_displayce1/xSync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.826     1.953    debouncerInsts_displayce1/CLK
    SLICE_X54Y20         FDPE                                         r  debouncerInsts_displayce1/xSync_reg/C

Slack:                    inf
  Source:                 boton_inicio
                            (input port)
  Destination:            debouncerInsts_displayce1/synchronizer.aux1_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.423ns  (logic 0.219ns (15.411%)  route 1.204ns (84.589%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  boton_inicio (IN)
                         net (fo=0)                   0.000     0.000    boton_inicio
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  boton_inicio_IBUF_inst/O
                         net (fo=1, routed)           1.204     1.423    debouncerInsts_displayce1/boton_inicio_IBUF
    SLICE_X54Y20         FDPE                                         r  debouncerInsts_displayce1/synchronizer.aux1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.826     1.953    debouncerInsts_displayce1/CLK
    SLICE_X54Y20         FDPE                                         r  debouncerInsts_displayce1/synchronizer.aux1_reg/C

Slack:                    inf
  Source:                 boton_fin
                            (input port)
  Destination:            debouncerInsts_displayce2/synchronizer.aux1_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.221ns (15.016%)  route 1.248ns (84.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  boton_fin (IN)
                         net (fo=0)                   0.000     0.000    boton_fin
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  boton_fin_IBUF_inst/O
                         net (fo=1, routed)           1.248     1.469    debouncerInsts_displayce2/boton_fin_IBUF
    SLICE_X60Y13         FDPE                                         r  debouncerInsts_displayce2/synchronizer.aux1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.859     1.986    debouncerInsts_displayce2/CLK
    SLICE_X60Y13         FDPE                                         r  debouncerInsts_displayce2/synchronizer.aux1_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            displays_inst/contador_refresco_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.666ns  (logic 0.219ns (13.168%)  route 1.447ns (86.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=174, routed)         1.447     1.666    displays_inst/AR[0]
    SLICE_X61Y20         FDRE                                         r  displays_inst/contador_refresco_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.853     1.980    displays_inst/CLK
    SLICE_X61Y20         FDRE                                         r  displays_inst/contador_refresco_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            displays_inst/contador_refresco_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.666ns  (logic 0.219ns (13.168%)  route 1.447ns (86.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=174, routed)         1.447     1.666    displays_inst/AR[0]
    SLICE_X61Y20         FDRE                                         r  displays_inst/contador_refresco_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.853     1.980    displays_inst/CLK
    SLICE_X61Y20         FDRE                                         r  displays_inst/contador_refresco_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            displays_inst/contador_refresco_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.666ns  (logic 0.219ns (13.168%)  route 1.447ns (86.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=174, routed)         1.447     1.666    displays_inst/AR[0]
    SLICE_X61Y20         FDRE                                         r  displays_inst/contador_refresco_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.853     1.980    displays_inst/CLK
    SLICE_X61Y20         FDRE                                         r  displays_inst/contador_refresco_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            displays_inst/contador_refresco_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.666ns  (logic 0.219ns (13.168%)  route 1.447ns (86.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  rst_IBUF_inst/O
                         net (fo=174, routed)         1.447     1.666    displays_inst/AR[0]
    SLICE_X61Y20         FDRE                                         r  displays_inst/contador_refresco_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.853     1.980    displays_inst/CLK
    SLICE_X61Y20         FDRE                                         r  displays_inst/contador_refresco_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.666ns  (logic 0.219ns (13.168%)  route 1.447ns (86.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=174, routed)         1.447     1.666    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/AR[0]
    SLICE_X60Y20         FDCE                                         f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.853     1.980    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/CLK
    SLICE_X60Y20         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.666ns  (logic 0.219ns (13.168%)  route 1.447ns (86.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  rst_IBUF_inst/O
                         net (fo=174, routed)         1.447     1.666    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/AR[0]
    SLICE_X60Y20         FDCE                                         f  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.853     1.980    tragaperrasInsts_displayce/DataPath/Divisor2HZInst/CLK
    SLICE_X60Y20         FDCE                                         r  tragaperrasInsts_displayce/DataPath/Divisor2HZInst/cuenta_reg[21]/C





