// Seed: 2436859469
module module_0 (
    input supply0 id_0,
    output wire id_1,
    input wor id_2
);
  assign id_1 = id_0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  wand  id_1,
    input  tri0  id_2,
    input  wire  id_3,
    output tri   id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  tri1 id_12 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  always_latch @(posedge 1) begin : LABEL_0
    id_1 = 1;
    id_8 = -{id_4{1}};
  end
  wire id_17, id_18, id_19;
  and primCall (id_15, id_9, id_19, id_4, id_2, id_17, id_14, id_3, id_13, id_18);
  module_2 modCall_1 (
      id_4,
      id_19,
      id_13,
      id_9,
      id_4,
      id_6,
      id_4,
      id_15,
      id_2,
      id_2,
      id_15
  );
endmodule
