INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/Lab_Second/lab_7th/BCD_counter/BCD_counter.srcs/sources_1/new/bcd_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/Lab_Second/lab_7th/BCD_counter/BCD_counter.srcs/sim_1/new/bcd_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/Lab_Second/lab_7th/BCD_counter/BCD_counter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
