{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608853510398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608853510398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 24 18:45:10 2020 " "Processing started: Thu Dec 24 18:45:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608853510398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853510398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system_top -c system_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off system_top -c system_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853510399 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853512691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608853512765 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608853512766 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "system_bd.qsys " "Elaborating Platform Designer system entity \"system_bd.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853529363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.24.18:45:35 Progress: Loading ghrd/system_bd.qsys " "2020.12.24.18:45:35 Progress: Loading ghrd/system_bd.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853535973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.24.18:45:36 Progress: Reading input file " "2020.12.24.18:45:36 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853536356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.24.18:45:36 Progress: Adding axi_dmac_0 \[axi_dmac 1.0\] " "2020.12.24.18:45:36 Progress: Adding axi_dmac_0 \[axi_dmac 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853536476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.24.18:45:37 Progress: Parameterizing module axi_dmac_0 " "2020.12.24.18:45:37 Progress: Parameterizing module axi_dmac_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853537445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.24.18:45:37 Progress: Adding axi_hdmi_tx_0 \[axi_hdmi_tx 1.0\] " "2020.12.24.18:45:37 Progress: Adding axi_hdmi_tx_0 \[axi_hdmi_tx 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853537449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.24.18:45:37 Progress: Parameterizing module axi_hdmi_tx_0 " "2020.12.24.18:45:37 Progress: Parameterizing module axi_hdmi_tx_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853537519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.24.18:45:37 Progress: Adding button_pio \[altera_avalon_pio 20.1\] " "2020.12.24.18:45:37 Progress: Adding button_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853537540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.24.18:45:37 Progress: Parameterizing module button_pio " "2020.12.24.18:45:37 Progress: Parameterizing module button_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853537569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.24.18:45:37 Progress: Adding dipsw_pio \[altera_avalon_pio 20.1\] " "2020.12.24.18:45:37 Progress: Adding dipsw_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853537570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.24.18:45:37 Progress: Parameterizing module dipsw_pio " "2020.12.24.18:45:37 Progress: Parameterizing module dipsw_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853537571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.24.18:45:37 Progress: Adding hdmi_pll \[altera_pll 20.1\] " "2020.12.24.18:45:37 Progress: Adding hdmi_pll \[altera_pll 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853537572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.24.18:45:38 Progress: Parameterizing module hdmi_pll " "2020.12.24.18:45:38 Progress: Parameterizing module hdmi_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853538690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.24.18:45:38 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\] " "2020.12.24.18:45:38 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853538694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.24.18:45:38 Progress: Parameterizing module jtag_uart " "2020.12.24.18:45:38 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853538701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.24.18:45:38 Progress: Adding led_pio \[altera_avalon_pio 20.1\] " "2020.12.24.18:45:38 Progress: Adding led_pio \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853538703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.24.18:45:38 Progress: Parameterizing module led_pio " "2020.12.24.18:45:38 Progress: Parameterizing module led_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853538703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.24.18:45:38 Progress: Adding sys_clk \[clock_source 20.1\] " "2020.12.24.18:45:38 Progress: Adding sys_clk \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853538704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.24.18:45:38 Progress: Parameterizing module sys_clk " "2020.12.24.18:45:38 Progress: Parameterizing module sys_clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853538803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.24.18:45:38 Progress: Adding sys_hps \[altera_hps 20.1\] " "2020.12.24.18:45:38 Progress: Adding sys_hps \[altera_hps 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853538804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.24.18:45:40 Progress: Parameterizing module sys_hps " "2020.12.24.18:45:40 Progress: Parameterizing module sys_hps" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853540137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.24.18:45:40 Progress: Adding sys_id \[altera_avalon_sysid_qsys 20.1\] " "2020.12.24.18:45:40 Progress: Adding sys_id \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853540148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.24.18:45:40 Progress: Parameterizing module sys_id " "2020.12.24.18:45:40 Progress: Parameterizing module sys_id" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853540428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.24.18:45:40 Progress: Building connections " "2020.12.24.18:45:40 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853540429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.24.18:45:40 Progress: Parameterizing connections " "2020.12.24.18:45:40 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853540462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.24.18:45:40 Progress: Validating " "2020.12.24.18:45:40 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853540466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.24.18:45:56 Progress: Done reading input file " "2020.12.24.18:45:56 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853556942 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "System_bd.system_bd: Module dependency loop involving: \"sys_hps\" (altera_hps 20.1), \"button_pio\" (altera_avalon_pio 20.1) " "System_bd.system_bd: Module dependency loop involving: \"sys_hps\" (altera_hps 20.1), \"button_pio\" (altera_avalon_pio 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853559813 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "System_bd.system_bd: Module dependency loop involving: \"sys_hps\" (altera_hps 20.1), \"button_pio\" (altera_avalon_pio 20.1) " "System_bd.system_bd: Module dependency loop involving: \"sys_hps\" (altera_hps 20.1), \"button_pio\" (altera_avalon_pio 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853559814 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "System_bd.system_bd: Module dependency loop involving: \"sys_hps\" (altera_hps 20.1), \"button_pio\" (altera_avalon_pio 20.1) " "System_bd.system_bd: Module dependency loop involving: \"sys_hps\" (altera_hps 20.1), \"button_pio\" (altera_avalon_pio 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853559816 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "System_bd.system_bd: Module dependency loop involving: \"sys_hps\" (altera_hps 20.1), \"button_pio\" (altera_avalon_pio 20.1) " "System_bd.system_bd: Module dependency loop involving: \"sys_hps\" (altera_hps 20.1), \"button_pio\" (altera_avalon_pio 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853559818 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "System_bd.system_bd: Module dependency loop involving: \"sys_hps\" (altera_hps 20.1), \"button_pio\" (altera_avalon_pio 20.1) " "System_bd.system_bd: Module dependency loop involving: \"sys_hps\" (altera_hps 20.1), \"button_pio\" (altera_avalon_pio 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853559820 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "System_bd.system_bd: Module dependency loop involving: \"sys_hps\" (altera_hps 20.1), \"button_pio\" (altera_avalon_pio 20.1) " "System_bd.system_bd: Module dependency loop involving: \"sys_hps\" (altera_hps 20.1), \"button_pio\" (altera_avalon_pio 20.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853559824 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "System_bd.axi_hdmi_tx_0: Parameter interface conflicts with a VHDL, verilog or system verilog reserved word " "System_bd.axi_hdmi_tx_0: Parameter interface conflicts with a VHDL, verilog or system verilog reserved word" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853559825 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "System_bd.axi_hdmi_tx_0.s_axi_reset: Interface has no signals " "System_bd.axi_hdmi_tx_0.s_axi_reset: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853559825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_bd.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "System_bd.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853559826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_bd.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "System_bd.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853559828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_bd.hdmi_pll: The legal reference clock frequency is 5.0 MHz..650.0 MHz " "System_bd.hdmi_pll: The legal reference clock frequency is 5.0 MHz..650.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853559829 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "System_bd.hdmi_pll: Able to implement PLL - Actual settings differ from Requested settings " "System_bd.hdmi_pll: Able to implement PLL - Actual settings differ from Requested settings" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853559829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_bd.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "System_bd.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853559830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_bd.sys_hps: HPS Main PLL counter settings: n = 0  m = 47 " "System_bd.sys_hps: HPS Main PLL counter settings: n = 0  m = 47" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853559830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_bd.sys_hps: HPS peripherial PLL counter settings: n = 0  m = 39 " "System_bd.sys_hps: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853559831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_bd.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "System_bd.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853559836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_bd.sys_id: Time stamp will be automatically updated when this component is generated. " "System_bd.sys_id: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853559837 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "System_bd.axi_dmac_0: axi_dmac_0.if_m_axis_xfer_req must be exported, or connected to a matching conduit. " "System_bd.axi_dmac_0: axi_dmac_0.if_m_axis_xfer_req must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853559839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_bd: Generating system_bd \"system_bd\" for QUARTUS_SYNTH " "System_bd: Generating system_bd \"system_bd\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853576846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master axi_dmac_0.m_src_axi and slave sys_hps.f2h_sdram0_data because the master has awid signal 1 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master axi_dmac_0.m_src_axi and slave sys_hps.f2h_sdram0_data because the master has awid signal 1 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853588752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master axi_dmac_0.m_src_axi and slave sys_hps.f2h_sdram0_data because the master has wid signal 1 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master axi_dmac_0.m_src_axi and slave sys_hps.f2h_sdram0_data because the master has wid signal 1 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853588752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master axi_dmac_0.m_src_axi and slave sys_hps.f2h_sdram0_data because the master has arid signal 1 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master axi_dmac_0.m_src_axi and slave sys_hps.f2h_sdram0_data because the master has arid signal 1 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853588753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master axi_dmac_0.m_src_axi and slave sys_hps.f2h_sdram0_data because the master has rid signal 1 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master axi_dmac_0.m_src_axi and slave sys_hps.f2h_sdram0_data because the master has rid signal 1 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853588753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master axi_dmac_0.m_src_axi and slave sys_hps.f2h_sdram0_data because the master has bid signal 1 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master axi_dmac_0.m_src_axi and slave sys_hps.f2h_sdram0_data because the master has bid signal 1 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853588753 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sys_hps.f2h_irq0: Cannot connect clock for irq_mapper.sender " "Sys_hps.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853589098 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sys_hps.f2h_irq0: Cannot connect reset for irq_mapper.sender " "Sys_hps.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853589098 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sys_hps.f2h_irq1: Cannot connect clock for irq_mapper_001.sender " "Sys_hps.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853589102 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sys_hps.f2h_irq1: Cannot connect reset for irq_mapper_001.sender " "Sys_hps.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853589102 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "System_bd: \"No matching role found for rst_controller:reset_out:reset_out (reset)\" " "System_bd: \"No matching role found for rst_controller:reset_out:reset_out (reset)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853593336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Axi_dmac_0: \"system_bd\" instantiated axi_dmac \"axi_dmac_0\" " "Axi_dmac_0: \"system_bd\" instantiated axi_dmac \"axi_dmac_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853594081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Axi_hdmi_tx_0: \"system_bd\" instantiated axi_hdmi_tx \"axi_hdmi_tx_0\" " "Axi_hdmi_tx_0: \"system_bd\" instantiated axi_hdmi_tx \"axi_hdmi_tx_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853594087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_axi.v " "Reusing file /home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_axi.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853594089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_pio: Starting RTL generation for module 'system_bd_button_pio' " "Button_pio: Starting RTL generation for module 'system_bd_button_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853594100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_pio:   Generation command is \[exec /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_button_pio --dir=/tmp/alt8620_8823798487019649265.dir/0004_button_pio_gen/ --quartus_dir=/home/soceds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8620_8823798487019649265.dir/0004_button_pio_gen//system_bd_button_pio_component_configuration.pl  --do_build_sim=0  \] " "Button_pio:   Generation command is \[exec /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_button_pio --dir=/tmp/alt8620_8823798487019649265.dir/0004_button_pio_gen/ --quartus_dir=/home/soceds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8620_8823798487019649265.dir/0004_button_pio_gen//system_bd_button_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853594101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_pio: Done RTL generation for module 'system_bd_button_pio' " "Button_pio: Done RTL generation for module 'system_bd_button_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853594434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_pio: \"system_bd\" instantiated altera_avalon_pio \"button_pio\" " "Button_pio: \"system_bd\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853594436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio: Starting RTL generation for module 'system_bd_dipsw_pio' " "Dipsw_pio: Starting RTL generation for module 'system_bd_dipsw_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853594443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio:   Generation command is \[exec /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_dipsw_pio --dir=/tmp/alt8620_8823798487019649265.dir/0005_dipsw_pio_gen/ --quartus_dir=/home/soceds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8620_8823798487019649265.dir/0005_dipsw_pio_gen//system_bd_dipsw_pio_component_configuration.pl  --do_build_sim=0  \] " "Dipsw_pio:   Generation command is \[exec /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_dipsw_pio --dir=/tmp/alt8620_8823798487019649265.dir/0005_dipsw_pio_gen/ --quartus_dir=/home/soceds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8620_8823798487019649265.dir/0005_dipsw_pio_gen//system_bd_dipsw_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853594444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio: Done RTL generation for module 'system_bd_dipsw_pio' " "Dipsw_pio: Done RTL generation for module 'system_bd_dipsw_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853594637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio: \"system_bd\" instantiated altera_avalon_pio \"dipsw_pio\" " "Dipsw_pio: \"system_bd\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853594638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hdmi_pll: \"system_bd\" instantiated altera_pll \"hdmi_pll\" " "Hdmi_pll: \"system_bd\" instantiated altera_pll \"hdmi_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853594818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'system_bd_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'system_bd_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853594821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_bd_jtag_uart --dir=/tmp/alt8620_8823798487019649265.dir/0007_jtag_uart_gen/ --quartus_dir=/home/soceds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8620_8823798487019649265.dir/0007_jtag_uart_gen//system_bd_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_bd_jtag_uart --dir=/tmp/alt8620_8823798487019649265.dir/0007_jtag_uart_gen/ --quartus_dir=/home/soceds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8620_8823798487019649265.dir/0007_jtag_uart_gen//system_bd_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853594821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'system_bd_jtag_uart' " "Jtag_uart: Done RTL generation for module 'system_bd_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853595018 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"system_bd\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"system_bd\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853595019 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Starting RTL generation for module 'system_bd_led_pio' " "Led_pio: Starting RTL generation for module 'system_bd_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853595022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio:   Generation command is \[exec /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_led_pio --dir=/tmp/alt8620_8823798487019649265.dir/0008_led_pio_gen/ --quartus_dir=/home/soceds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8620_8823798487019649265.dir/0008_led_pio_gen//system_bd_led_pio_component_configuration.pl  --do_build_sim=0  \] " "Led_pio:   Generation command is \[exec /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/soceds/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/soceds/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/soceds/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_led_pio --dir=/tmp/alt8620_8823798487019649265.dir/0008_led_pio_gen/ --quartus_dir=/home/soceds/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8620_8823798487019649265.dir/0008_led_pio_gen//system_bd_led_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853595023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Done RTL generation for module 'system_bd_led_pio' " "Led_pio: Done RTL generation for module 'system_bd_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853595165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: \"system_bd\" instantiated altera_avalon_pio \"led_pio\" " "Led_pio: \"system_bd\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853595167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_hps: \"Running  for module: sys_hps\" " "Sys_hps: \"Running  for module: sys_hps\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853595169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_hps: HPS Main PLL counter settings: n = 0  m = 47 " "Sys_hps: HPS Main PLL counter settings: n = 0  m = 47" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853595857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_hps: HPS peripherial PLL counter settings: n = 0  m = 39 " "Sys_hps: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853596425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_hps: \"system_bd\" instantiated altera_hps \"sys_hps\" " "Sys_hps: \"system_bd\" instantiated altera_hps \"sys_hps\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853597308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_id: \"system_bd\" instantiated altera_avalon_sysid_qsys \"sys_id\" " "Sys_id: \"system_bd\" instantiated altera_avalon_sysid_qsys \"sys_id\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853597311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853598572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853598647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853598711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853598777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853598841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"system_bd\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"system_bd\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853599943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"system_bd\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"system_bd\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"system_bd\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"system_bd\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"system_bd\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"system_bd\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"sys_hps\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"sys_hps\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"sys_hps\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"sys_hps\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_hps_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"sys_hps_h2f_lw_axi_master_agent\" " "Sys_hps_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"sys_hps_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Axi_hdmi_tx_0_s_axi_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"axi_hdmi_tx_0_s_axi_agent\" " "Axi_hdmi_tx_0_s_axi_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"axi_hdmi_tx_0_s_axi_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_hps_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"sys_hps_h2f_lw_axi_master_wr_limiter\" " "Sys_hps_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"sys_hps_h2f_lw_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Axi_hdmi_tx_0_s_axi_wr_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"axi_hdmi_tx_0_s_axi_wr_burst_adapter\" " "Axi_hdmi_tx_0_s_axi_wr_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"axi_hdmi_tx_0_s_axi_wr_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Limiter_pipeline: \"mm_interconnect_0\" instantiated altera_avalon_st_pipeline_stage \"limiter_pipeline\" " "Limiter_pipeline: \"mm_interconnect_0\" instantiated altera_avalon_st_pipeline_stage \"limiter_pipeline\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file /home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Axi_dmac_0_m_src_axi_id_pad: \"mm_interconnect_1\" instantiated altera_merlin_axi_translator \"axi_dmac_0_m_src_axi_id_pad\" " "Axi_dmac_0_m_src_axi_id_pad: \"mm_interconnect_1\" instantiated altera_merlin_axi_translator \"axi_dmac_0_m_src_axi_id_pad\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853600514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853622697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853622707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_bd: Done \"system_bd\" with 39 modules, 147 files " "System_bd: Done \"system_bd\" with 39 modules, 147 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853622707 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "system_bd.qsys " "Finished elaborating Platform Designer system entity \"system_bd.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853624619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_top.v 1 1 " "Found 1 design units, including 1 entities, in source file system_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_top " "Found entity 1: system_top" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/2d_transfer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/2d_transfer.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_2d_transfer " "Found entity 1: dmac_2d_transfer" {  } { { "db/ip/system_bd/submodules/2d_transfer.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/2d_transfer.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/ad_csc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/ad_csc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_csc " "Found entity 1: ad_csc" {  } { { "db/ip/system_bd/submodules/ad_csc.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/ad_csc.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/ad_csc_RGB2CrYCb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/ad_csc_RGB2CrYCb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_csc_RGB2CrYCb " "Found entity 1: ad_csc_RGB2CrYCb" {  } { { "db/ip/system_bd/submodules/ad_csc_RGB2CrYCb.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/ad_csc_RGB2CrYCb.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629013 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style db/ip/system_bd/submodules/ad_mem.v(53) " "Unrecognized synthesis attribute \"ram_style\" at db/ip/system_bd/submodules/ad_mem.v(53)" {  } { { "db/ip/system_bd/submodules/ad_mem.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/ad_mem.v" 53 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/ad_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/ad_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_mem " "Found entity 1: ad_mem" {  } { { "db/ip/system_bd/submodules/ad_mem.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/ad_mem.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629016 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ad_mem_asym.v(103) " "Verilog HDL information at ad_mem_asym.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/system_bd/submodules/ad_mem_asym.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/ad_mem_asym.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608853629017 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ad_mem_asym.v(132) " "Verilog HDL information at ad_mem_asym.v(132): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/system_bd/submodules/ad_mem_asym.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/ad_mem_asym.v" 132 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608853629018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/ad_mem_asym.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/ad_mem_asym.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_mem_asym " "Found entity 1: ad_mem_asym" {  } { { "db/ip/system_bd/submodules/ad_mem_asym.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/ad_mem_asym.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/ad_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/ad_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_mul " "Found entity 1: ad_mul" {  } { { "db/ip/system_bd/submodules/ad_mul.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/ad_mul.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/ad_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/ad_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_rst " "Found entity 1: ad_rst" {  } { { "db/ip/system_bd/submodules/ad_rst.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/ad_rst.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/ad_ss_444to422.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/ad_ss_444to422.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_ss_444to422 " "Found entity 1: ad_ss_444to422" {  } { { "db/ip/system_bd/submodules/ad_ss_444to422.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/ad_ss_444to422.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/address_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/address_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_address_generator " "Found entity 1: dmac_address_generator" {  } { { "db/ip/system_bd/submodules/address_generator.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/address_generator.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/address_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/address_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_address_sync " "Found entity 1: fifo_address_sync" {  } { { "db/ip/system_bd/submodules/address_sync.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/address_sync.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/system_bd/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/system_bd/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/system_bd/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/system_bd/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/system_bd/submodules/altera_default_burst_converter.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/system_bd/submodules/altera_incr_burst_converter.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/system_bd/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/system_bd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/system_bd/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/system_bd/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/system_bd/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_bd/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/system_bd/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629046 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/system_bd/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/system_bd/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "db/ip/system_bd/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altera_merlin_axi_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/altera_merlin_axi_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_translator " "Found entity 1: altera_merlin_axi_translator" {  } { { "db/ip/system_bd/submodules/altera_merlin_axi_translator.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_axi_translator.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/system_bd/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/system_bd/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/system_bd/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629057 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/system_bd/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629057 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/system_bd/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629057 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/system_bd/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629057 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/system_bd/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/system_bd/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608853629061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/system_bd/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/system_bd/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/system_bd/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_bd/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/system_bd/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629065 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/system_bd/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/system_bd/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/system_bd/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/system_bd/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/system_bd/submodules/altera_reset_controller.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/system_bd/submodules/altera_reset_synchronizer.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/system_bd/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608853629073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/system_bd/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/axi_dmac.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/axi_dmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac " "Found entity 1: axi_dmac" {  } { { "db/ip/system_bd/submodules/axi_dmac.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/axi_dmac_burst_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/axi_dmac_burst_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac_burst_memory " "Found entity 1: axi_dmac_burst_memory" {  } { { "db/ip/system_bd/submodules/axi_dmac_burst_memory.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_burst_memory.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/axi_dmac_regmap.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/axi_dmac_regmap.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac_regmap " "Found entity 1: axi_dmac_regmap" {  } { { "db/ip/system_bd/submodules/axi_dmac_regmap.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_regmap.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/axi_dmac_regmap_request.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/axi_dmac_regmap_request.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac_regmap_request " "Found entity 1: axi_dmac_regmap_request" {  } { { "db/ip/system_bd/submodules/axi_dmac_regmap_request.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_regmap_request.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/axi_dmac_reset_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/axi_dmac_reset_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac_reset_manager " "Found entity 1: axi_dmac_reset_manager" {  } { { "db/ip/system_bd/submodules/axi_dmac_reset_manager.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_reset_manager.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/axi_dmac_resize_dest.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/axi_dmac_resize_dest.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac_resize_dest " "Found entity 1: axi_dmac_resize_dest" {  } { { "db/ip/system_bd/submodules/axi_dmac_resize_dest.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_resize_dest.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/axi_dmac_resize_src.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/axi_dmac_resize_src.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac_resize_src " "Found entity 1: axi_dmac_resize_src" {  } { { "db/ip/system_bd/submodules/axi_dmac_resize_src.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_resize_src.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/axi_dmac_response_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/axi_dmac_response_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac_response_manager " "Found entity 1: axi_dmac_response_manager" {  } { { "db/ip/system_bd/submodules/axi_dmac_response_manager.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_response_manager.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/axi_dmac_transfer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/axi_dmac_transfer.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac_transfer " "Found entity 1: axi_dmac_transfer" {  } { { "db/ip/system_bd/submodules/axi_dmac_transfer.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_transfer.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/axi_hdmi_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/axi_hdmi_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_hdmi_tx " "Found entity 1: axi_hdmi_tx" {  } { { "db/ip/system_bd/submodules/axi_hdmi_tx.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/axi_hdmi_tx_core.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/axi_hdmi_tx_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_hdmi_tx_core " "Found entity 1: axi_hdmi_tx_core" {  } { { "db/ip/system_bd/submodules/axi_hdmi_tx_core.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_core.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/axi_hdmi_tx_es.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/axi_hdmi_tx_es.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_hdmi_tx_es " "Found entity 1: axi_hdmi_tx_es" {  } { { "db/ip/system_bd/submodules/axi_hdmi_tx_es.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_es.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629089 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "axi_hdmi_tx_vdma.v(141) " "Verilog HDL information at axi_hdmi_tx_vdma.v(141): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/system_bd/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_vdma.v" 141 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608853629090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/axi_hdmi_tx_vdma.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/axi_hdmi_tx_vdma.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_hdmi_tx_vdma " "Found entity 1: axi_hdmi_tx_vdma" {  } { { "db/ip/system_bd/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_vdma.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/axi_register_slice.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/axi_register_slice.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_register_slice " "Found entity 1: axi_register_slice" {  } { { "db/ip/system_bd/submodules/axi_register_slice.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_register_slice.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/data_mover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/data_mover.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_data_mover " "Found entity 1: dmac_data_mover" {  } { { "db/ip/system_bd/submodules/data_mover.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/data_mover.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/dest_axi_mm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/dest_axi_mm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_dest_mm_axi " "Found entity 1: dmac_dest_mm_axi" {  } { { "db/ip/system_bd/submodules/dest_axi_mm.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/dest_axi_mm.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/dest_axi_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/dest_axi_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_dest_axi_stream " "Found entity 1: dmac_dest_axi_stream" {  } { { "db/ip/system_bd/submodules/dest_axi_stream.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/dest_axi_stream.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/dest_fifo_inf.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/dest_fifo_inf.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_dest_fifo_inf " "Found entity 1: dmac_dest_fifo_inf" {  } { { "db/ip/system_bd/submodules/dest_fifo_inf.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/dest_fifo_inf.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/system_bd/submodules/hps_sdram.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_reset.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/system_bd/submodules/hps_sdram_pll.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/request_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/request_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_request_arb " "Found entity 1: dmac_request_arb" {  } { { "db/ip/system_bd/submodules/request_arb.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/request_arb.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/request_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/request_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_request_generator " "Found entity 1: dmac_request_generator" {  } { { "db/ip/system_bd/submodules/request_generator.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/request_generator.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/response_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/response_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_response_generator " "Found entity 1: dmac_response_generator" {  } { { "db/ip/system_bd/submodules/response_generator.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/response_generator.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/response_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/response_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_response_handler " "Found entity 1: dmac_response_handler" {  } { { "db/ip/system_bd/submodules/response_handler.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/response_handler.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 splitter " "Found entity 1: splitter" {  } { { "db/ip/system_bd/submodules/splitter.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/splitter.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/src_axi_mm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/src_axi_mm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_src_mm_axi " "Found entity 1: dmac_src_mm_axi" {  } { { "db/ip/system_bd/submodules/src_axi_mm.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/src_axi_mm.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/src_axi_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/src_axi_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_src_axi_stream " "Found entity 1: dmac_src_axi_stream" {  } { { "db/ip/system_bd/submodules/src_axi_stream.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/src_axi_stream.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/src_fifo_inf.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/src_fifo_inf.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_src_fifo_inf " "Found entity 1: dmac_src_fifo_inf" {  } { { "db/ip/system_bd/submodules/src_fifo_inf.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/src_fifo_inf.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/sync_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/sync_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_bits " "Found entity 1: sync_bits" {  } { { "db/ip/system_bd/submodules/sync_bits.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/sync_bits.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/sync_event.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/sync_event.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_event " "Found entity 1: sync_event" {  } { { "db/ip/system_bd/submodules/sync_event.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/sync_event.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/system_bd_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/system_bd_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_button_pio " "Found entity 1: system_bd_button_pio" {  } { { "db/ip/system_bd/submodules/system_bd_button_pio.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/system_bd_dipsw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/system_bd_dipsw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_dipsw_pio " "Found entity 1: system_bd_dipsw_pio" {  } { { "db/ip/system_bd/submodules/system_bd_dipsw_pio.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_dipsw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/system_bd_hdmi_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/system_bd_hdmi_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_hdmi_pll " "Found entity 1: system_bd_hdmi_pll" {  } { { "db/ip/system_bd/submodules/system_bd_hdmi_pll.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_hdmi_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/system_bd_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/system_bd_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_irq_mapper " "Found entity 1: system_bd_irq_mapper" {  } { { "db/ip/system_bd/submodules/system_bd_irq_mapper.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/system_bd_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/system_bd/submodules/system_bd_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_jtag_uart_sim_scfifo_w " "Found entity 1: system_bd_jtag_uart_sim_scfifo_w" {  } { { "db/ip/system_bd/submodules/system_bd_jtag_uart.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629169 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_jtag_uart_scfifo_w " "Found entity 2: system_bd_jtag_uart_scfifo_w" {  } { { "db/ip/system_bd/submodules/system_bd_jtag_uart.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629169 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_bd_jtag_uart_sim_scfifo_r " "Found entity 3: system_bd_jtag_uart_sim_scfifo_r" {  } { { "db/ip/system_bd/submodules/system_bd_jtag_uart.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629169 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_bd_jtag_uart_scfifo_r " "Found entity 4: system_bd_jtag_uart_scfifo_r" {  } { { "db/ip/system_bd/submodules/system_bd_jtag_uart.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629169 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_bd_jtag_uart " "Found entity 5: system_bd_jtag_uart" {  } { { "db/ip/system_bd/submodules/system_bd_jtag_uart.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/system_bd_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/system_bd_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_led_pio " "Found entity 1: system_bd_led_pio" {  } { { "db/ip/system_bd/submodules/system_bd_led_pio.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0 " "Found entity 1: system_bd_mm_interconnect_0" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/system_bd_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_bd_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/system_bd_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_cmd_demux " "Found entity 1: system_bd_mm_interconnect_0_cmd_demux" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/system_bd_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_cmd_mux " "Found entity 1: system_bd_mm_interconnect_0_cmd_mux" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/system_bd_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_cmd_mux_004 " "Found entity 1: system_bd_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_cmd_mux_004.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629189 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608853629189 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608853629190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_router_default_decode " "Found entity 1: system_bd_mm_interconnect_0_router_default_decode" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629191 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_0_router " "Found entity 2: system_bd_mm_interconnect_0_router" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629191 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_001.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608853629191 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_001.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608853629191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_bd_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_001.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629193 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_0_router_001 " "Found entity 2: system_bd_mm_interconnect_0_router_001" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_001.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629193 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_002.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608853629193 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_002.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608853629193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_bd_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_002.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629194 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_0_router_002 " "Found entity 2: system_bd_mm_interconnect_0_router_002" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_002.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629194 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_003.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608853629195 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_003.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608853629195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_router_003_default_decode " "Found entity 1: system_bd_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_003.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629197 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_0_router_003 " "Found entity 2: system_bd_mm_interconnect_0_router_003" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_003.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_006.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608853629197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_006.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1608853629198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_router_006_default_decode " "Found entity 1: system_bd_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_006.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629198 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_0_router_006 " "Found entity 2: system_bd_mm_interconnect_0_router_006" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_006.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/system_bd_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_rsp_demux " "Found entity 1: system_bd_mm_interconnect_0_rsp_demux" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/system_bd_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_rsp_demux_004 " "Found entity 1: system_bd_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_rsp_demux_004.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/system_bd_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_rsp_mux " "Found entity 1: system_bd_mm_interconnect_0_rsp_mux" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/system_bd_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/system_bd_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1 " "Found entity 1: system_bd_mm_interconnect_1" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_1.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/system_bd_sys_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/system_bd_sys_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_sys_hps " "Found entity 1: system_bd_sys_hps" {  } { { "db/ip/system_bd/submodules/system_bd_sys_hps.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_sys_hps_fpga_interfaces " "Found entity 1: system_bd_sys_hps_fpga_interfaces" {  } { { "db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/system_bd_sys_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/system_bd_sys_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_sys_hps_hps_io " "Found entity 1: system_bd_sys_hps_hps_io" {  } { { "db/ip/system_bd/submodules/system_bd_sys_hps_hps_io.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_sys_hps_hps_io_border " "Found entity 1: system_bd_sys_hps_hps_io_border" {  } { { "db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/system_bd_sys_id.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/system_bd_sys_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_sys_id " "Found entity 1: system_bd_sys_id" {  } { { "db/ip/system_bd/submodules/system_bd_sys_id.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/up_axi.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/up_axi.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_axi " "Found entity 1: up_axi" {  } { { "db/ip/system_bd/submodules/up_axi.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_axi.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/up_clock_mon.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/up_clock_mon.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_clock_mon " "Found entity 1: up_clock_mon" {  } { { "db/ip/system_bd/submodules/up_clock_mon.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_clock_mon.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/up_hdmi_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/up_hdmi_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_hdmi_tx " "Found entity 1: up_hdmi_tx" {  } { { "db/ip/system_bd/submodules/up_hdmi_tx.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_hdmi_tx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/up_xfer_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/up_xfer_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_xfer_cntrl " "Found entity 1: up_xfer_cntrl" {  } { { "db/ip/system_bd/submodules/up_xfer_cntrl.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_xfer_cntrl.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/up_xfer_status.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/up_xfer_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_xfer_status " "Found entity 1: up_xfer_status" {  } { { "db/ip/system_bd/submodules/up_xfer_status.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_xfer_status.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/submodules/util_axis_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/submodules/util_axis_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 util_axis_fifo " "Found entity 1: util_axis_fifo" {  } { { "db/ip/system_bd/submodules/util_axis_fifo.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/util_axis_fifo.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_bd/system_bd.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_bd/system_bd.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd " "Found entity 1: system_bd" {  } { { "db/ip/system_bd/system_bd.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/system_bd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853629229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853629229 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "response_dest_partial axi_dmac_response_manager.v(134) " "Verilog HDL Implicit Net warning at axi_dmac_response_manager.v(134): created implicit net for \"response_dest_partial\"" {  } { { "db/ip/system_bd/submodules/axi_dmac_response_manager.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_response_manager.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629230 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/system_bd/submodules/hps_sdram_pll.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629230 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "src_req_spltr_valid request_arb.v(1070) " "Verilog HDL Implicit Net warning at request_arb.v(1070): created implicit net for \"src_req_spltr_valid\"" {  } { { "db/ip/system_bd/submodules/request_arb.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/request_arb.v" 1070 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629230 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "src_req_spltr_ready request_arb.v(1071) " "Verilog HDL Implicit Net warning at request_arb.v(1071): created implicit net for \"src_req_spltr_ready\"" {  } { { "db/ip/system_bd/submodules/request_arb.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/request_arb.v" 1071 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629230 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system_top " "Elaborating entity \"system_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608853629434 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hdmi_spdif system_top.v(118) " "Output port \"hdmi_spdif\" at system_top.v(118) has no driver" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 118 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608853629436 "|system_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd system_bd:i_system_bd " "Elaborating entity \"system_bd\" for hierarchy \"system_bd:i_system_bd\"" {  } { { "system_top.v" "i_system_bd" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac system_bd:i_system_bd\|axi_dmac:axi_dmac_0 " "Elaborating entity \"axi_dmac\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\"" {  } { { "db/ip/system_bd/system_bd.v" "axi_dmac_0" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/system_bd.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_regmap system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap " "Elaborating entity \"axi_dmac_regmap\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\"" {  } { { "db/ip/system_bd/submodules/axi_dmac.v" "i_regmap" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629547 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "axi_dmac_regmap.v(178) " "Verilog HDL Case Statement information at axi_dmac_regmap.v(178): all case item expressions in this case statement are onehot" {  } { { "db/ip/system_bd/submodules/axi_dmac_regmap.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_regmap.v" 178 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608853629548 "|system_top|system_bd:i_system_bd|axi_dmac:axi_dmac_0|axi_dmac_regmap:i_regmap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_regmap_request system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request " "Elaborating entity \"axi_dmac_regmap_request\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\"" {  } { { "db/ip/system_bd/submodules/axi_dmac_regmap.v" "i_regmap_request" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_regmap.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "util_axis_fifo system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo " "Elaborating entity \"util_axis_fifo\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\"" {  } { { "db/ip/system_bd/submodules/axi_dmac_regmap_request.v" "i_transfer_lenghts_fifo" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_regmap_request.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_address_sync system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|fifo_address_sync:i_address_sync " "Elaborating entity \"fifo_address_sync\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|fifo_address_sync:i_address_sync\"" {  } { { "db/ip/system_bd/submodules/util_axis_fifo.v" "i_address_sync" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/util_axis_fifo.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_axi system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\|up_axi:i_up_axi " "Elaborating entity \"up_axi\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\|up_axi:i_up_axi\"" {  } { { "db/ip/system_bd/submodules/axi_dmac_regmap.v" "i_up_axi" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_regmap.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_transfer system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer " "Elaborating entity \"axi_dmac_transfer\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\"" {  } { { "db/ip/system_bd/submodules/axi_dmac.v" "i_transfer" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac.v" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_reset_manager system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|axi_dmac_reset_manager:i_reset_manager " "Elaborating entity \"axi_dmac_reset_manager\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|axi_dmac_reset_manager:i_reset_manager\"" {  } { { "db/ip/system_bd/submodules/axi_dmac_transfer.v" "i_reset_manager" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_transfer.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_bits system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|axi_dmac_reset_manager:i_reset_manager\|sync_bits:i_sync_control_dest " "Elaborating entity \"sync_bits\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|axi_dmac_reset_manager:i_reset_manager\|sync_bits:i_sync_control_dest\"" {  } { { "db/ip/system_bd/submodules/axi_dmac_reset_manager.v" "i_sync_control_dest" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_reset_manager.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmac_2d_transfer system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer " "Elaborating entity \"dmac_2d_transfer\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\"" {  } { { "db/ip/system_bd/submodules/axi_dmac_transfer.v" "i_2d_transfer" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_transfer.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmac_request_arb system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb " "Elaborating entity \"dmac_request_arb\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\"" {  } { { "db/ip/system_bd/submodules/axi_dmac_transfer.v" "i_request_arb" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_transfer.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmac_dest_axi_stream system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|dmac_dest_axi_stream:i_dest_dma_stream " "Elaborating entity \"dmac_dest_axi_stream\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|dmac_dest_axi_stream:i_dest_dma_stream\"" {  } { { "db/ip/system_bd/submodules/request_arb.v" "i_dest_dma_stream" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/request_arb.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmac_response_generator system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|dmac_dest_axi_stream:i_dest_dma_stream\|dmac_response_generator:i_response_generator " "Elaborating entity \"dmac_response_generator\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|dmac_dest_axi_stream:i_dest_dma_stream\|dmac_response_generator:i_response_generator\"" {  } { { "db/ip/system_bd/submodules/dest_axi_stream.v" "i_response_generator" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/dest_axi_stream.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmac_src_mm_axi system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|dmac_src_mm_axi:i_src_dma_mm " "Elaborating entity \"dmac_src_mm_axi\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|dmac_src_mm_axi:i_src_dma_mm\"" {  } { { "db/ip/system_bd/submodules/request_arb.v" "i_src_dma_mm" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/request_arb.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "splitter system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|dmac_src_mm_axi:i_src_dma_mm\|splitter:i_req_splitter " "Elaborating entity \"splitter\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|dmac_src_mm_axi:i_src_dma_mm\|splitter:i_req_splitter\"" {  } { { "db/ip/system_bd/submodules/src_axi_mm.v" "i_req_splitter" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/src_axi_mm.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmac_address_generator system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|dmac_src_mm_axi:i_src_dma_mm\|dmac_address_generator:i_addr_gen " "Elaborating entity \"dmac_address_generator\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|dmac_src_mm_axi:i_src_dma_mm\|dmac_address_generator:i_addr_gen\"" {  } { { "db/ip/system_bd/submodules/src_axi_mm.v" "i_addr_gen" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/src_axi_mm.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_bits system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|sync_bits:i_sync_src_request_id " "Elaborating entity \"sync_bits\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|sync_bits:i_sync_src_request_id\"" {  } { { "db/ip/system_bd/submodules/request_arb.v" "i_sync_src_request_id" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/request_arb.v" 868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_event system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|sync_event:sync_rewind " "Elaborating entity \"sync_event\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|sync_event:sync_rewind\"" {  } { { "db/ip/system_bd/submodules/request_arb.v" "sync_rewind" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/request_arb.v" 895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_register_slice system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_register_slice:i_src_slice " "Elaborating entity \"axi_register_slice\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_register_slice:i_src_slice\"" {  } { { "db/ip/system_bd/submodules/request_arb.v" "i_src_slice" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/request_arb.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_burst_memory system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward " "Elaborating entity \"axi_dmac_burst_memory\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\"" {  } { { "db/ip/system_bd/submodules/request_arb.v" "i_store_and_forward" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/request_arb.v" 990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_resize_src system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_src:i_resize_src " "Elaborating entity \"axi_dmac_resize_src\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_src:i_resize_src\"" {  } { { "db/ip/system_bd/submodules/axi_dmac_burst_memory.v" "i_resize_src" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_burst_memory.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_mem_asym system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem " "Elaborating entity \"ad_mem_asym\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\"" {  } { { "db/ip/system_bd/submodules/axi_dmac_burst_memory.v" "i_mem" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_burst_memory.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_resize_dest system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_dest:i_resize_dest " "Elaborating entity \"axi_dmac_resize_dest\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_dest:i_resize_dest\"" {  } { { "db/ip/system_bd/submodules/axi_dmac_burst_memory.v" "i_resize_dest" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_burst_memory.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_bits system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|sync_bits:i_dest_sync_id " "Elaborating entity \"sync_bits\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|sync_bits:i_dest_sync_id\"" {  } { { "db/ip/system_bd/submodules/axi_dmac_burst_memory.v" "i_dest_sync_id" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_burst_memory.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_register_slice system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_register_slice:i_dest_slice " "Elaborating entity \"axi_register_slice\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_register_slice:i_dest_slice\"" {  } { { "db/ip/system_bd/submodules/request_arb.v" "i_dest_slice" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/request_arb.v" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "util_axis_fifo system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|util_axis_fifo:i_dest_req_fifo " "Elaborating entity \"util_axis_fifo\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|util_axis_fifo:i_dest_req_fifo\"" {  } { { "db/ip/system_bd/submodules/request_arb.v" "i_dest_req_fifo" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/request_arb.v" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "util_axis_fifo system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|util_axis_fifo:i_src_req_fifo " "Elaborating entity \"util_axis_fifo\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|util_axis_fifo:i_src_req_fifo\"" {  } { { "db/ip/system_bd/submodules/request_arb.v" "i_src_req_fifo" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/request_arb.v" 1081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmac_request_generator system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|dmac_request_generator:i_req_gen " "Elaborating entity \"dmac_request_generator\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|dmac_request_generator:i_req_gen\"" {  } { { "db/ip/system_bd/submodules/request_arb.v" "i_req_gen" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/request_arb.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_response_manager system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_response_manager:i_response_manager " "Elaborating entity \"axi_dmac_response_manager\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_response_manager:i_response_manager\"" {  } { { "db/ip/system_bd/submodules/request_arb.v" "i_response_manager" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/request_arb.v" 1193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 axi_dmac_response_manager.v(266) " "Verilog HDL assignment warning at axi_dmac_response_manager.v(266): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/system_bd/submodules/axi_dmac_response_manager.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_response_manager.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608853629924 "|system_top|system_bd:i_system_bd|axi_dmac:axi_dmac_0|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 axi_dmac_response_manager.v(275) " "Verilog HDL assignment warning at axi_dmac_response_manager.v(275): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/system_bd/submodules/axi_dmac_response_manager.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_response_manager.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608853629925 "|system_top|system_bd:i_system_bd|axi_dmac:axi_dmac_0|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 axi_dmac_response_manager.v(277) " "Verilog HDL assignment warning at axi_dmac_response_manager.v(277): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/system_bd/submodules/axi_dmac_response_manager.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_response_manager.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608853629925 "|system_top|system_bd:i_system_bd|axi_dmac:axi_dmac_0|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "util_axis_fifo system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_response_manager:i_response_manager\|util_axis_fifo:i_dest_response_fifo " "Elaborating entity \"util_axis_fifo\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_response_manager:i_response_manager\|util_axis_fifo:i_dest_response_fifo\"" {  } { { "db/ip/system_bd/submodules/axi_dmac_response_manager.v" "i_dest_response_fifo" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_response_manager.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_hdmi_tx system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0 " "Elaborating entity \"axi_hdmi_tx\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\"" {  } { { "db/ip/system_bd/system_bd.v" "axi_hdmi_tx_0" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/system_bd.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_axi system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_axi:i_up_axi " "Elaborating entity \"up_axi\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_axi:i_up_axi\"" {  } { { "db/ip/system_bd/submodules/axi_hdmi_tx.v" "i_up_axi" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_hdmi_tx system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up " "Elaborating entity \"up_hdmi_tx\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\"" {  } { { "db/ip/system_bd/submodules/axi_hdmi_tx.v" "i_up" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853629980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_rst system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg " "Elaborating entity \"ad_rst\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\"" {  } { { "db/ip/system_bd/submodules/up_hdmi_tx.v" "i_core_rst_reg" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_hdmi_tx.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_cntrl system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl " "Elaborating entity \"up_xfer_cntrl\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\"" {  } { { "db/ip/system_bd/submodules/up_hdmi_tx.v" "i_xfer_cntrl" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_hdmi_tx.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_status system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_xfer_status " "Elaborating entity \"up_xfer_status\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_xfer_status\"" {  } { { "db/ip/system_bd/submodules/up_hdmi_tx.v" "i_xfer_status" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_hdmi_tx.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_clock_mon system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon " "Elaborating entity \"up_clock_mon\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clock_mon:i_clock_mon\"" {  } { { "db/ip/system_bd/submodules/up_hdmi_tx.v" "i_clock_mon" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_hdmi_tx.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_status system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status " "Elaborating entity \"up_xfer_status\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\"" {  } { { "db/ip/system_bd/submodules/up_hdmi_tx.v" "i_vdma_xfer_status" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_hdmi_tx.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_hdmi_tx_vdma system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma " "Elaborating entity \"axi_hdmi_tx_vdma\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\"" {  } { { "db/ip/system_bd/submodules/axi_hdmi_tx.v" "i_vdma" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630095 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "axi_hdmi_tx_vdma.v(124) " "Verilog HDL warning at axi_hdmi_tx_vdma.v(124): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "db/ip/system_bd/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_vdma.v" 124 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1608853630096 "|system_top|system_bd:i_system_bd|axi_hdmi_tx:axi_hdmi_tx_0|axi_hdmi_tx_vdma:i_vdma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_hdmi_tx_core system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core " "Elaborating entity \"axi_hdmi_tx_core\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\"" {  } { { "db/ip/system_bd/submodules/axi_hdmi_tx.v" "i_tx_core" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_mem system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem " "Elaborating entity \"ad_mem\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\"" {  } { { "db/ip/system_bd/submodules/axi_hdmi_tx_core.v" "i_mem" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_core.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_csc_RGB2CrYCb system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb " "Elaborating entity \"ad_csc_RGB2CrYCb\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\"" {  } { { "db/ip/system_bd/submodules/axi_hdmi_tx_core.v" "i_csc_RGB2CrYCb" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_core.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_csc system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr " "Elaborating entity \"ad_csc\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\"" {  } { { "db/ip/system_bd/submodules/ad_csc_RGB2CrYCb.v" "j_csc_1_Cr" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/ad_csc_RGB2CrYCb.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630188 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_5_m ad_csc.v(82) " "Verilog HDL or VHDL warning at ad_csc.v(82): object \"sync_5_m\" assigned a value but never read" {  } { { "db/ip/system_bd/submodules/ad_csc.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/ad_csc.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608853630188 "|system_top|system_bd:i_system_bd|axi_hdmi_tx:axi_hdmi_tx_0|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_csc system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y " "Elaborating entity \"ad_csc\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\"" {  } { { "db/ip/system_bd/submodules/ad_csc_RGB2CrYCb.v" "j_csc_1_Y" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/ad_csc_RGB2CrYCb.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630201 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_5_m ad_csc.v(82) " "Verilog HDL or VHDL warning at ad_csc.v(82): object \"sync_5_m\" assigned a value but never read" {  } { { "db/ip/system_bd/submodules/ad_csc.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/ad_csc.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608853630202 "|system_top|system_bd:i_system_bd|axi_hdmi_tx:axi_hdmi_tx_0|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_ss_444to422 system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_ss_444to422:i_ss_444to422 " "Elaborating entity \"ad_ss_444to422\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_ss_444to422:i_ss_444to422\"" {  } { { "db/ip/system_bd/submodules/axi_hdmi_tx_core.v" "i_ss_444to422" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_core.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630214 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ad_ss_444to422.v(114) " "Verilog HDL assignment warning at ad_ss_444to422.v(114): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/system_bd/submodules/ad_ss_444to422.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/ad_ss_444to422.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608853630215 "|system_top|system_bd:i_system_bd|axi_hdmi_tx:axi_hdmi_tx_0|axi_hdmi_tx_core:i_tx_core|ad_ss_444to422:i_ss_444to422"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_hdmi_tx_es system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|axi_hdmi_tx_es:i_es " "Elaborating entity \"axi_hdmi_tx_es\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|axi_hdmi_tx_es:i_es\"" {  } { { "db/ip/system_bd/submodules/axi_hdmi_tx_core.v" "i_es" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_core.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|altddio_out:i_clk_oddr " "Elaborating entity \"altddio_out\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|altddio_out:i_clk_oddr\"" {  } { { "db/ip/system_bd/submodules/axi_hdmi_tx.v" "i_clk_oddr" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|altddio_out:i_clk_oddr " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|altddio_out:i_clk_oddr\"" {  } { { "db/ip/system_bd/submodules/axi_hdmi_tx.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx.v" 325 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|altddio_out:i_clk_oddr " "Instantiated megafunction \"system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|altddio_out:i_clk_oddr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630278 ""}  } { { "db/ip/system_bd/submodules/axi_hdmi_tx.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx.v" 325 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608853630278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_e4b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_e4b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_e4b " "Found entity 1: ddio_out_e4b" {  } { { "db/ddio_out_e4b.tdf" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ddio_out_e4b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853630313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853630313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_e4b system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|altddio_out:i_clk_oddr\|ddio_out_e4b:auto_generated " "Elaborating entity \"ddio_out_e4b\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|altddio_out:i_clk_oddr\|ddio_out_e4b:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_button_pio system_bd:i_system_bd\|system_bd_button_pio:button_pio " "Elaborating entity \"system_bd_button_pio\" for hierarchy \"system_bd:i_system_bd\|system_bd_button_pio:button_pio\"" {  } { { "db/ip/system_bd/system_bd.v" "button_pio" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/system_bd.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_dipsw_pio system_bd:i_system_bd\|system_bd_dipsw_pio:dipsw_pio " "Elaborating entity \"system_bd_dipsw_pio\" for hierarchy \"system_bd:i_system_bd\|system_bd_dipsw_pio:dipsw_pio\"" {  } { { "db/ip/system_bd/system_bd.v" "dipsw_pio" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/system_bd.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_hdmi_pll system_bd:i_system_bd\|system_bd_hdmi_pll:hdmi_pll " "Elaborating entity \"system_bd_hdmi_pll\" for hierarchy \"system_bd:i_system_bd\|system_bd_hdmi_pll:hdmi_pll\"" {  } { { "db/ip/system_bd/system_bd.v" "hdmi_pll" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/system_bd.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll system_bd:i_system_bd\|system_bd_hdmi_pll:hdmi_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"system_bd:i_system_bd\|system_bd_hdmi_pll:hdmi_pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/system_bd/submodules/system_bd_hdmi_pll.v" "altera_pll_i" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_hdmi_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630362 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1608853630377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|system_bd_hdmi_pll:hdmi_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_hdmi_pll:hdmi_pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/system_bd/submodules/system_bd_hdmi_pll.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_hdmi_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|system_bd_hdmi_pll:hdmi_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"system_bd:i_system_bd\|system_bd_hdmi_pll:hdmi_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 148.484848 MHz " "Parameter \"output_clock_frequency0\" = \"148.484848 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630383 ""}  } { { "db/ip/system_bd/submodules/system_bd_hdmi_pll.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_hdmi_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608853630383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_jtag_uart system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart " "Elaborating entity \"system_bd_jtag_uart\" for hierarchy \"system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\"" {  } { { "db/ip/system_bd/system_bd.v" "jtag_uart" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/system_bd.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_jtag_uart_scfifo_w system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|system_bd_jtag_uart_scfifo_w:the_system_bd_jtag_uart_scfifo_w " "Elaborating entity \"system_bd_jtag_uart_scfifo_w\" for hierarchy \"system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|system_bd_jtag_uart_scfifo_w:the_system_bd_jtag_uart_scfifo_w\"" {  } { { "db/ip/system_bd/submodules/system_bd_jtag_uart.v" "the_system_bd_jtag_uart_scfifo_w" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|system_bd_jtag_uart_scfifo_w:the_system_bd_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|system_bd_jtag_uart_scfifo_w:the_system_bd_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/system_bd/submodules/system_bd_jtag_uart.v" "wfifo" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|system_bd_jtag_uart_scfifo_w:the_system_bd_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|system_bd_jtag_uart_scfifo_w:the_system_bd_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/system_bd/submodules/system_bd_jtag_uart.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|system_bd_jtag_uart_scfifo_w:the_system_bd_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|system_bd_jtag_uart_scfifo_w:the_system_bd_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853630574 ""}  } { { "db/ip/system_bd/submodules/system_bd_jtag_uart.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608853630574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853630611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853630611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|system_bd_jtag_uart_scfifo_w:the_system_bd_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|system_bd_jtag_uart_scfifo_w:the_system_bd_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853630617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853630617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|system_bd_jtag_uart_scfifo_w:the_system_bd_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|system_bd_jtag_uart_scfifo_w:the_system_bd_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853630624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853630624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|system_bd_jtag_uart_scfifo_w:the_system_bd_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|system_bd_jtag_uart_scfifo_w:the_system_bd_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853630665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853630665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|system_bd_jtag_uart_scfifo_w:the_system_bd_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|system_bd_jtag_uart_scfifo_w:the_system_bd_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853630707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853630707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|system_bd_jtag_uart_scfifo_w:the_system_bd_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|system_bd_jtag_uart_scfifo_w:the_system_bd_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853630751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853630751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|system_bd_jtag_uart_scfifo_w:the_system_bd_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|system_bd_jtag_uart_scfifo_w:the_system_bd_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_jtag_uart_scfifo_r system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|system_bd_jtag_uart_scfifo_r:the_system_bd_jtag_uart_scfifo_r " "Elaborating entity \"system_bd_jtag_uart_scfifo_r\" for hierarchy \"system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|system_bd_jtag_uart_scfifo_r:the_system_bd_jtag_uart_scfifo_r\"" {  } { { "db/ip/system_bd/submodules/system_bd_jtag_uart.v" "the_system_bd_jtag_uart_scfifo_r" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853630762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/system_bd/submodules/system_bd_jtag_uart.v" "system_bd_jtag_uart_alt_jtag_atlantic" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853631088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/system_bd/submodules/system_bd_jtag_uart.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853631116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853631116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853631116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853631116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853631116 ""}  } { { "db/ip/system_bd/submodules/system_bd_jtag_uart.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608853631116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853631702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853631899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_led_pio system_bd:i_system_bd\|system_bd_led_pio:led_pio " "Elaborating entity \"system_bd_led_pio\" for hierarchy \"system_bd:i_system_bd\|system_bd_led_pio:led_pio\"" {  } { { "db/ip/system_bd/system_bd.v" "led_pio" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/system_bd.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853631960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_sys_hps system_bd:i_system_bd\|system_bd_sys_hps:sys_hps " "Elaborating entity \"system_bd_sys_hps\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\"" {  } { { "db/ip/system_bd/system_bd.v" "sys_hps" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/system_bd.v" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853631971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_sys_hps_fpga_interfaces system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces " "Elaborating entity \"system_bd_sys_hps_fpga_interfaces\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/system_bd/submodules/system_bd_sys_hps.v" "fpga_interfaces" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853632024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_sys_hps_hps_io system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io " "Elaborating entity \"system_bd_sys_hps_hps_io\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\"" {  } { { "db/ip/system_bd/submodules/system_bd_sys_hps.v" "hps_io" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853632079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_sys_hps_hps_io_border system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border " "Elaborating entity \"system_bd_sys_hps_hps_io_border\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\"" {  } { { "db/ip/system_bd/submodules/system_bd_sys_hps_hps_io.v" "border" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853632127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sv" "hps_sdram_inst" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sv" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853632164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/system_bd/submodules/hps_sdram.v" "pll" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853632202 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/system_bd/submodules/hps_sdram_pll.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608853632203 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/system_bd/submodules/hps_sdram_pll.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608853632204 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/system_bd/submodules/hps_sdram.v" "p0" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853632207 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853632209 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853632249 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1608853632252 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608853632253 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608853632260 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608853632260 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853632335 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608853632335 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608853632335 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853632341 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608853632352 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608853632352 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608853632352 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1608853632352 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853632368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853632433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853632469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853632477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853632492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853632500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853632506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853632506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853632506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853632506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853632506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853632506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853632506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853632506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853632506 ""}  } { { "db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608853632506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853632542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853632542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/soceds/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853632544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853632549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853632555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/system_bd/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853632564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/system_bd/submodules/hps_sdram.v" "seq" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853632754 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "db/ip/system_bd/submodules/hps_sdram.v" "seq" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1608853632756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/system_bd/submodules/hps_sdram.v" "c0" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853632760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/system_bd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608853632828 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/system_bd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608853632828 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/system_bd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608853632828 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/system_bd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608853632828 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/system_bd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608853632828 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/system_bd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608853632829 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/system_bd/submodules/hps_sdram.v" "oct" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853633228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/system_bd/submodules/hps_sdram.v" "dll" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853633233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_sys_id system_bd:i_system_bd\|system_bd_sys_id:sys_id " "Elaborating entity \"system_bd_sys_id\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_id:sys_id\"" {  } { { "db/ip/system_bd/system_bd.v" "sys_id" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/system_bd.v" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853633238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0 system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_bd_mm_interconnect_0\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/system_bd/system_bd.v" "mm_interconnect_0" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/system_bd.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853633241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" 1055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853633722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_id_control_slave_translator\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" "sys_id_control_slave_translator" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" 1119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853633737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:button_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:button_pio_s1_translator\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" "button_pio_s1_translator" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" 1183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853633751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" "sys_hps_h2f_lw_axi_master_agent" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" 1439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853633768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/system_bd/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853633799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:axi_hdmi_tx_0_s_axi_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:axi_hdmi_tx_0_s_axi_agent\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" "axi_hdmi_tx_0_s_axi_agent" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" 1539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853633813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:axi_hdmi_tx_0_s_axi_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:axi_hdmi_tx_0_s_axi_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "db/ip/system_bd/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853633855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:axi_hdmi_tx_0_s_axi_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:axi_hdmi_tx_0_s_axi_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "db/ip/system_bd/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853633862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:axi_hdmi_tx_0_s_axi_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:axi_hdmi_tx_0_s_axi_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "db/ip/system_bd/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853633877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:axi_dmac_0_s_axi_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:axi_dmac_0_s_axi_agent\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" "axi_dmac_0_s_axi_agent" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" 1639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853633902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:axi_dmac_0_s_axi_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:axi_dmac_0_s_axi_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "db/ip/system_bd/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853633935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:axi_dmac_0_s_axi_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:axi_dmac_0_s_axi_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "db/ip/system_bd/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853633942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" 1723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853633956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system_bd/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853633974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" 1764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853633987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" 1805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_router system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router:router " "Elaborating entity \"system_bd_mm_interconnect_0_router\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router:router\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" "router" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" 2485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_router_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router:router\|system_bd_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_0_router_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router:router\|system_bd_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_router_001 system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_bd_mm_interconnect_0_router_001\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" "router_001" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" 2501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_router_001_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router_001:router_001\|system_bd_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router_001:router_001\|system_bd_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_001.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_router_002 system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_bd_mm_interconnect_0_router_002\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" "router_002" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" 2517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_router_002_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router_002:router_002\|system_bd_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router_002:router_002\|system_bd_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_router_003 system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"system_bd_mm_interconnect_0_router_003\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" "router_003" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" 2533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_router_003_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router_003:router_003\|system_bd_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_0_router_003_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router_003:router_003\|system_bd_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_router_006 system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"system_bd_mm_interconnect_0_router_006\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" "router_006" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" 2581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_router_006_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router_006:router_006\|system_bd_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_0_router_006_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router_006:router_006\|system_bd_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_router_006.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" "sys_hps_h2f_lw_axi_master_wr_limiter" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" 2695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_hdmi_tx_0_s_axi_wr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_hdmi_tx_0_s_axi_wr_burst_adapter\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" "axi_hdmi_tx_0_s_axi_wr_burst_adapter" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" 2795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_new system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_hdmi_tx_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_new\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_hdmi_tx_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\"" {  } { { "db/ip/system_bd/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_new.burst_adapter" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_burst_adapter.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_hdmi_tx_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_hdmi_tx_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/system_bd/submodules/altera_merlin_burst_adapter_new.sv" "align_address_to_size" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_burst_adapter_new.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_hdmi_tx_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_hdmi_tx_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/system_bd/submodules/altera_merlin_burst_adapter_new.sv" "the_burstwrap_increment" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_burst_adapter_new.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_default_burst_converter system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_hdmi_tx_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter " "Elaborating entity \"altera_default_burst_converter\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:axi_hdmi_tx_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter\"" {  } { { "db/ip/system_bd/submodules/altera_merlin_burst_adapter_new.sv" "non_bursting_slave_converters_sel.the_default_burst_converter" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_burst_adapter_new.sv" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_cmd_demux system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_bd_mm_interconnect_0_cmd_demux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" "cmd_demux" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" 3248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_cmd_mux system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_bd_mm_interconnect_0_cmd_mux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" "cmd_mux" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_cmd_mux_004 system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"system_bd_mm_interconnect_0_cmd_mux_004\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" "cmd_mux_004" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" 3392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system_bd/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_rsp_demux system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_bd_mm_interconnect_0_rsp_demux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" "rsp_demux" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" 3501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_rsp_demux_004 system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"system_bd_mm_interconnect_0_rsp_demux_004\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" "rsp_demux_004" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" 3575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_rsp_mux system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_bd_mm_interconnect_0_rsp_mux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" "rsp_mux" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" 3720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system_bd/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" "limiter_pipeline" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" 3804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/system_bd/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_002 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_002\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" "agent_pipeline_002" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" 3990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core\"" {  } { { "db/ip/system_bd/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_avalon_st_adapter system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_bd_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0.v" 5352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1 system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"system_bd_mm_interconnect_1\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/system_bd/system_bd.v" "mm_interconnect_1" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/system_bd.v" 1054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_translator system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_translator:axi_dmac_0_m_src_axi_id_pad " "Elaborating entity \"altera_merlin_axi_translator\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_translator:axi_dmac_0_m_src_axi_id_pad\"" {  } { { "db/ip/system_bd/submodules/system_bd_mm_interconnect_1.v" "axi_dmac_0_m_src_axi_id_pad" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_mm_interconnect_1.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 altera_merlin_axi_translator.sv(547) " "Verilog HDL assignment warning at altera_merlin_axi_translator.sv(547): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/system_bd/submodules/altera_merlin_axi_translator.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_axi_translator.sv" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608853634645 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_translator:axi_dmac_0_m_src_axi_id_pad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 altera_merlin_axi_translator.sv(548) " "Verilog HDL assignment warning at altera_merlin_axi_translator.sv(548): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/system_bd/submodules/altera_merlin_axi_translator.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_merlin_axi_translator.sv" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608853634645 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_translator:axi_dmac_0_m_src_axi_id_pad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_irq_mapper system_bd:i_system_bd\|system_bd_irq_mapper:irq_mapper " "Elaborating entity \"system_bd_irq_mapper\" for hierarchy \"system_bd:i_system_bd\|system_bd_irq_mapper:irq_mapper\"" {  } { { "db/ip/system_bd/system_bd.v" "irq_mapper" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/system_bd.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system_bd:i_system_bd\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system_bd:i_system_bd\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/system_bd/system_bd.v" "rst_controller" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/system_bd.v" 1137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system_bd:i_system_bd\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system_bd:i_system_bd\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/system_bd/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system_bd:i_system_bd\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system_bd:i_system_bd\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/system_bd/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853634667 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain_h i_clk_oddr 32 1 " "Port \"datain_h\" on the entity instantiation of \"i_clk_oddr\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/system_bd/submodules/axi_hdmi_tx.v" "i_clk_oddr" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx.v" 325 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1608853639314 "|system_top|system_bd:i_system_bd|axi_hdmi_tx:axi_hdmi_tx_0|altddio_out:i_clk_oddr"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain_l i_clk_oddr 32 1 " "Port \"datain_l\" on the entity instantiation of \"i_clk_oddr\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "db/ip/system_bd/submodules/axi_hdmi_tx.v" "i_clk_oddr" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx.v" 325 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1608853639314 "|system_top|system_bd:i_system_bd|axi_hdmi_tx:axi_hdmi_tx_0|altddio_out:i_clk_oddr"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1608853640702 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.12.24.18:47:26 Progress: Loading sldc68c67e5/alt_sld_fab_wrapper_hw.tcl " "2020.12.24.18:47:26 Progress: Loading sldc68c67e5/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853646122 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853648149 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853648270 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853649770 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853649956 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853650142 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853650336 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853650340 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853650341 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1608853650998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc68c67e5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc68c67e5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc68c67e5/alt_sld_fab.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/sldc68c67e5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853651361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853651361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853651497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853651497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853651498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853651498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853651617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853651617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853651747 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853651747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853651747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853651872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853651872 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|m_ram_rtl_0 " "Inferred dual-clock RAM node \"system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|m_ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1608853660939 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|eot_mem_src " "RAM logic \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|eot_mem_src\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/system_bd/submodules/request_arb.v" "eot_mem_src" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/request_arb.v" 202 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1608853660946 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|eot_mem_dest " "RAM logic \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|eot_mem_dest\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/system_bd/submodules/request_arb.v" "eot_mem_dest" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/request_arb.v" 203 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1608853660946 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem " "RAM logic \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/system_bd/submodules/axi_dmac_burst_memory.v" "burst_len_mem" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_burst_memory.v" 160 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1608853660946 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1608853660946 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|m_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|m_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 48 " "Parameter WIDTH_A set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 48 " "Parameter WIDTH_B set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|m_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|m_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 48 " "Parameter WIDTH_A set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 48 " "Parameter WIDTH_B set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 34 " "Parameter WIDTH_A set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 34 " "Parameter WIDTH_B set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608853672739 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1608853672739 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1608853672739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|altsyncram:m_ram_rtl_0 " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|altsyncram:m_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853672808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|altsyncram:m_ram_rtl_0 " "Instantiated megafunction \"system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|altsyncram:m_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 48 " "Parameter \"WIDTH_A\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 48 " "Parameter \"WIDTH_B\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672809 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608853672809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0aj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0aj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0aj1 " "Found entity 1: altsyncram_0aj1" {  } { { "db/altsyncram_0aj1.tdf" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/altsyncram_0aj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853672884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853672884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853672936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 34 " "Parameter \"WIDTH_A\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 34 " "Parameter \"WIDTH_B\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853672936 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608853672936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q7p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q7p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q7p1 " "Found entity 1: altsyncram_q7p1" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/altsyncram_q7p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853672997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853672997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0 " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853673053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0 " "Instantiated megafunction \"system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853673054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 48 " "Parameter \"WIDTH_A\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853673054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853673054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853673054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 48 " "Parameter \"WIDTH_B\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853673054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853673054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853673054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853673054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853673054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853673054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853673054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853673054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853673054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853673054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853673054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608853673054 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608853673054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o3q1 " "Found entity 1: altsyncram_o3q1" {  } { { "db/altsyncram_o3q1.tdf" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/altsyncram_o3q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608853673109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853673109 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "42 " "42 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1608853674182 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[0\]~synth " "Node \"ddr3_dq\[0\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[1\]~synth " "Node \"ddr3_dq\[1\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[2\]~synth " "Node \"ddr3_dq\[2\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[3\]~synth " "Node \"ddr3_dq\[3\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[4\]~synth " "Node \"ddr3_dq\[4\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[5\]~synth " "Node \"ddr3_dq\[5\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[6\]~synth " "Node \"ddr3_dq\[6\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[7\]~synth " "Node \"ddr3_dq\[7\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[8\]~synth " "Node \"ddr3_dq\[8\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[9\]~synth " "Node \"ddr3_dq\[9\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[10\]~synth " "Node \"ddr3_dq\[10\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[11\]~synth " "Node \"ddr3_dq\[11\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[12\]~synth " "Node \"ddr3_dq\[12\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[13\]~synth " "Node \"ddr3_dq\[13\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[14\]~synth " "Node \"ddr3_dq\[14\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[15\]~synth " "Node \"ddr3_dq\[15\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[16\]~synth " "Node \"ddr3_dq\[16\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[17\]~synth " "Node \"ddr3_dq\[17\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[18\]~synth " "Node \"ddr3_dq\[18\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[19\]~synth " "Node \"ddr3_dq\[19\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[20\]~synth " "Node \"ddr3_dq\[20\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[21\]~synth " "Node \"ddr3_dq\[21\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[22\]~synth " "Node \"ddr3_dq\[22\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[23\]~synth " "Node \"ddr3_dq\[23\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[24\]~synth " "Node \"ddr3_dq\[24\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[25\]~synth " "Node \"ddr3_dq\[25\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[26\]~synth " "Node \"ddr3_dq\[26\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[27\]~synth " "Node \"ddr3_dq\[27\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[28\]~synth " "Node \"ddr3_dq\[28\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[29\]~synth " "Node \"ddr3_dq\[29\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[30\]~synth " "Node \"ddr3_dq\[30\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[31\]~synth " "Node \"ddr3_dq\[31\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dqs_p\[0\]~synth " "Node \"ddr3_dqs_p\[0\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dqs_p\[1\]~synth " "Node \"ddr3_dqs_p\[1\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dqs_p\[2\]~synth " "Node \"ddr3_dqs_p\[2\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dqs_p\[3\]~synth " "Node \"ddr3_dqs_p\[3\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dqs_n\[0\]~synth " "Node \"ddr3_dqs_n\[0\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dqs_n\[1\]~synth " "Node \"ddr3_dqs_n\[1\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dqs_n\[2\]~synth " "Node \"ddr3_dqs_n\[2\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dqs_n\[3\]~synth " "Node \"ddr3_dqs_n\[3\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "eth1_mdio~synth " "Node \"eth1_mdio~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "link_st~synth " "Node \"link_st~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "rx_er~synth " "Node \"rx_er~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "phy_int~synth " "Node \"phy_int~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "eth_rst~synth " "Node \"eth_rst~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "phy_led1~synth " "Node \"phy_led1~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "qspi_io\[0\]~synth " "Node \"qspi_io\[0\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "qspi_io\[1\]~synth " "Node \"qspi_io\[1\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "qspi_io\[2\]~synth " "Node \"qspi_io\[2\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "qspi_io\[3\]~synth " "Node \"qspi_io\[3\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdio_cmd~synth " "Node \"sdio_cmd~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdio_d\[0\]~synth " "Node \"sdio_d\[0\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdio_d\[1\]~synth " "Node \"sdio_d\[1\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdio_d\[2\]~synth " "Node \"sdio_d\[2\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdio_d\[3\]~synth " "Node \"sdio_d\[3\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[0\]~synth " "Node \"usb1_d\[0\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[1\]~synth " "Node \"usb1_d\[1\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[2\]~synth " "Node \"usb1_d\[2\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[3\]~synth " "Node \"usb1_d\[3\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[4\]~synth " "Node \"usb1_d\[4\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[5\]~synth " "Node \"usb1_d\[5\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[6\]~synth " "Node \"usb1_d\[6\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[7\]~synth " "Node \"usb1_d\[7\]~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 97 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_rst~synth " "Node \"usb1_rst~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 98 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_scl~synth " "Node \"hps_scl~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 107 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_sda~synth " "Node \"hps_sda~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fmc_scl~synth " "Node \"fmc_scl~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 127 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fmc_sda~synth " "Node \"fmc_sda~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fmc_pg_c2m~synth " "Node \"fmc_pg_c2m~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "fmc_prsnt_m2c~synth " "Node \"fmc_prsnt_m2c~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 133 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cpu_gpio_0~synth " "Node \"cpu_gpio_0~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 134 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cpu_gpio_1~synth " "Node \"cpu_gpio_1~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 135 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led_hps_1~synth " "Node \"led_hps_1~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 136 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "led_hps_2~synth " "Node \"led_hps_2~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 137 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "therm_n~synth " "Node \"therm_n~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "alert_n~synth " "Node \"alert_n~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 139 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "user_btn_hps~synth " "Node \"user_btn_hps~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 140 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "status~synth " "Node \"status~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "as_rst~synth " "Node \"as_rst~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 142 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""} { "Warning" "WMLS_MLS_NODE_NAME" "qspi_rst~synth " "Node \"qspi_rst~synth\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853681327 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608853681327 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_data\[0\] GND " "Pin \"hdmi_data\[0\]\" is stuck at GND" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608853681332 "|system_top|hdmi_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_data\[1\] GND " "Pin \"hdmi_data\[1\]\" is stuck at GND" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608853681332 "|system_top|hdmi_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_data\[2\] GND " "Pin \"hdmi_data\[2\]\" is stuck at GND" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608853681332 "|system_top|hdmi_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_data\[3\] GND " "Pin \"hdmi_data\[3\]\" is stuck at GND" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608853681332 "|system_top|hdmi_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_data\[4\] GND " "Pin \"hdmi_data\[4\]\" is stuck at GND" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608853681332 "|system_top|hdmi_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_data\[5\] GND " "Pin \"hdmi_data\[5\]\" is stuck at GND" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608853681332 "|system_top|hdmi_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_data\[6\] GND " "Pin \"hdmi_data\[6\]\" is stuck at GND" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608853681332 "|system_top|hdmi_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_data\[7\] GND " "Pin \"hdmi_data\[7\]\" is stuck at GND" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608853681332 "|system_top|hdmi_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hdmi_spdif GND " "Pin \"hdmi_spdif\" is stuck at GND" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608853681332 "|system_top|hdmi_spdif"} { "Warning" "WMLS_MLS_STUCK_PIN" "ct_hpd VCC " "Pin \"ct_hpd\" is stuck at VCC" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608853681332 "|system_top|ct_hpd"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_oe VCC " "Pin \"ls_oe\" is stuck at VCC" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608853681332 "|system_top|ls_oe"} { "Warning" "WMLS_MLS_STUCK_PIN" "cec_clk GND " "Pin \"cec_clk\" is stuck at GND" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608853681332 "|system_top|cec_clk"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1608853681332 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853682556 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_min\[4\] High " "Register system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_min\[4\] will power up to High" {  } { { "db/ip/system_bd/submodules/up_hdmi_tx.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_hdmi_tx.v" 160 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1608853682982 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[7\] High " "Register system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[7\] will power up to High" {  } { { "db/ip/system_bd/submodules/up_hdmi_tx.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_hdmi_tx.v" 160 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1608853682982 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[6\] High " "Register system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[6\] will power up to High" {  } { { "db/ip/system_bd/submodules/up_hdmi_tx.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_hdmi_tx.v" 160 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1608853682982 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[5\] High " "Register system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[5\] will power up to High" {  } { { "db/ip/system_bd/submodules/up_hdmi_tx.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_hdmi_tx.v" 160 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1608853682982 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[4\] High " "Register system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[4\] will power up to High" {  } { { "db/ip/system_bd/submodules/up_hdmi_tx.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_hdmi_tx.v" 160 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1608853682982 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_min\[12\] High " "Register system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_min\[12\] will power up to High" {  } { { "db/ip/system_bd/submodules/up_hdmi_tx.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_hdmi_tx.v" 160 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1608853682982 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[8\] High " "Register system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[8\] will power up to High" {  } { { "db/ip/system_bd/submodules/up_hdmi_tx.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_hdmi_tx.v" 160 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1608853682982 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[15\] High " "Register system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[15\] will power up to High" {  } { { "db/ip/system_bd/submodules/up_hdmi_tx.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_hdmi_tx.v" 160 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1608853682982 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[14\] High " "Register system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[14\] will power up to High" {  } { { "db/ip/system_bd/submodules/up_hdmi_tx.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_hdmi_tx.v" 160 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1608853682982 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[13\] High " "Register system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[13\] will power up to High" {  } { { "db/ip/system_bd/submodules/up_hdmi_tx.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_hdmi_tx.v" 160 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1608853682982 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[11\] High " "Register system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[11\] will power up to High" {  } { { "db/ip/system_bd/submodules/up_hdmi_tx.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_hdmi_tx.v" 160 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1608853682982 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[9\] High " "Register system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[9\] will power up to High" {  } { { "db/ip/system_bd/submodules/up_hdmi_tx.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_hdmi_tx.v" 160 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1608853682982 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_core_preset High " "Register system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_core_preset will power up to High" {  } { { "db/ip/system_bd/submodules/up_hdmi_tx.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_hdmi_tx.v" 91 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1608853682982 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_min\[20\] High " "Register system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_min\[20\] will power up to High" {  } { { "db/ip/system_bd/submodules/up_hdmi_tx.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_hdmi_tx.v" 160 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1608853682982 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[23\] High " "Register system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[23\] will power up to High" {  } { { "db/ip/system_bd/submodules/up_hdmi_tx.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_hdmi_tx.v" 160 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1608853682982 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[22\] High " "Register system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[22\] will power up to High" {  } { { "db/ip/system_bd/submodules/up_hdmi_tx.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_hdmi_tx.v" 160 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1608853682982 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[21\] High " "Register system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[21\] will power up to High" {  } { { "db/ip/system_bd/submodules/up_hdmi_tx.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_hdmi_tx.v" 160 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1608853682982 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[20\] High " "Register system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_clip_max\[20\] will power up to High" {  } { { "db/ip/system_bd/submodules/up_hdmi_tx.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_hdmi_tx.v" 160 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1608853682982 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1608853682982 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "835 " "835 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608853690744 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "system_bd_sys_hps_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"system_bd_sys_hps_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853691437 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.map.smsg " "Generated suppressed messages file /home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853692581 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "22 1 1 0 0 " "Adding 22 node(s), including 1 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608853696259 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608853696259 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sys_clk " "No output dependent on input pin \"sys_clk\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853697604 "|system_top|sys_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hdmi_spdifout " "No output dependent on input pin \"hdmi_spdifout\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 119 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853697604 "|system_top|hdmi_spdifout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hdmi_int " "No output dependent on input pin \"hdmi_int\"" {  } { { "system_top.v" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_top.v" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608853697604 "|system_top|hdmi_int"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1608853697604 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10795 " "Implemented 10795 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608853697645 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608853697645 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Implemented 80 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1608853697645 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9803 " "Implemented 9803 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608853697645 ""} { "Info" "ICUT_CUT_TM_RAMS" "146 " "Implemented 146 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1608853697645 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1608853697645 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1608853697645 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1608853697645 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608853697645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 171 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 171 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "954 " "Peak virtual memory: 954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608853697765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 24 18:48:17 2020 " "Processing ended: Thu Dec 24 18:48:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608853697765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:07 " "Elapsed time: 00:03:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608853697765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:16 " "Total CPU time (on all processors): 00:07:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608853697765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608853697765 ""}
