$date
	Tue Jul 29 15:49:28 2025
$end

$version
	Synopsys VCS version O-2018.09-1_Full64
$end

$timescale
	1ns
$end

$comment Csum: 1 6b30a1bf9c7933e1 $end


$scope module tb $end
$var reg 1 ! clk $end
$var reg 1 " rst_n $end
$var reg 1 # din_serial $end
$var reg 1 $ din_valid $end
$var wire 1 % dout_valid $end
$var wire 8 & dout_parallel [7:0] $end
$var integer 32 ' error $end

$scope module u0 $end
$var wire 1 ( clk $end
$var wire 1 ) rst_n $end
$var wire 1 * din_serial $end
$var wire 1 + din_valid $end
$var reg 8 , dout_parallel [7:0] $end
$var reg 1 - dout_valid $end
$var reg 8 . din_tmp [7:0] $end
$var reg 4 / cnt [3:0] $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0!
x#
x$
0%
0"
x*
x+
0-
0)
b0000 /
b00000000 .
b00000000 &
b00000000000000000000000000000000 '
b00000000 ,
0(
$end
#5
1!
1(
#10
0!
0(
#12
1"
1)
1$
1+
1#
1*
#15
1!
1(
b0001 /
b00000001 .
#20
0!
0(
#25
1!
1(
b0010 /
b00000011 .
#30
0!
0(
#35
1!
1(
b0011 /
b00000111 .
#40
0!
0(
#45
1!
1(
b0100 /
b00001111 .
#50
0!
0(
#52
0#
0*
#55
1!
1(
b0101 /
b00011110 .
#60
0!
0(
#65
1!
1(
b0110 /
b00111100 .
#70
0!
0(
#75
1!
1(
b0111 /
b01111000 .
#80
0!
0(
#85
1!
1(
b1000 /
b11110000 .
#90
0!
0(
#95
1!
1(
b0000 /
1-
1%
b11110000 ,
b11110000 &
#97
0$
0+
#100
0!
0(
#105
1!
1(
0-
0%
#110
0!
0(
#115
1!
1(
#120
0!
0(
#125
1!
1(
#127
1$
1+
1#
1*
#130
0!
0(
#135
1!
1(
b0001 /
b11100001 .
#140
0!
0(
#145
1!
1(
b0010 /
b11000011 .
#147
0#
0*
#150
0!
0(
#155
1!
1(
b0011 /
b10000110 .
#160
0!
0(
#165
1!
1(
b0100 /
b00001100 .
#170
0!
0(
#175
1!
1(
b0101 /
b00011000 .
#180
0!
0(
#185
1!
1(
b0110 /
b00110000 .
#187
1#
1*
#190
0!
0(
#195
1!
1(
b0111 /
b01100001 .
#200
0!
0(
#205
1!
1(
b1000 /
b11000011 .
#210
0!
0(
#215
1!
1(
b0000 /
1-
1%
b11000011 ,
b11000011 &
#217
0$
0+
#220
0!
0(
#225
1!
1(
0-
0%
#230
0!
0(
#235
1!
1(
