

================================================================
== Vitis HLS Report for 'Block_entry_xb_0_wr_proc'
================================================================
* Date:           Thu Oct  2 21:25:48 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- HEAD_STREAM  |        ?|        ?|         ?|          -|          -|    12|        no|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%h = alloca i32 1" [kernel_MHSA.cpp:123->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 9 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mux_case_0588_i_i_i_loc = alloca i64 1"   --->   Operation 10 'alloca' 'mux_case_0588_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mux_case_4590_i_i_i_loc = alloca i64 1"   --->   Operation 11 'alloca' 'mux_case_4590_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mux_case_8592_i_i_i_loc = alloca i64 1"   --->   Operation 12 'alloca' 'mux_case_8592_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mux_case_12594_i_i_i_loc = alloca i64 1"   --->   Operation 13 'alloca' 'mux_case_12594_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mux_case_16596_i_i_i_loc = alloca i64 1"   --->   Operation 14 'alloca' 'mux_case_16596_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mux_case_20598_i_i_i_loc = alloca i64 1"   --->   Operation 15 'alloca' 'mux_case_20598_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mux_case_24600_i_i_i_loc = alloca i64 1"   --->   Operation 16 'alloca' 'mux_case_24600_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mux_case_28602_i_i_i_loc = alloca i64 1"   --->   Operation 17 'alloca' 'mux_case_28602_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mux_case_32604_i_i_i_loc = alloca i64 1"   --->   Operation 18 'alloca' 'mux_case_32604_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mux_case_36606_i_i_i_loc = alloca i64 1"   --->   Operation 19 'alloca' 'mux_case_36606_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mux_case_40608_i_i_i_loc = alloca i64 1"   --->   Operation 20 'alloca' 'mux_case_40608_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mux_case_44610_i_i_i_loc = alloca i64 1"   --->   Operation 21 'alloca' 'mux_case_44610_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mux_case_48612_i_i_i_loc = alloca i64 1"   --->   Operation 22 'alloca' 'mux_case_48612_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mux_case_52614_i_i_i_loc = alloca i64 1"   --->   Operation 23 'alloca' 'mux_case_52614_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mux_case_56616_i_i_i_loc = alloca i64 1"   --->   Operation 24 'alloca' 'mux_case_56616_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mux_case_60618_i_i_i_loc = alloca i64 1"   --->   Operation 25 'alloca' 'mux_case_60618_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mux_case_1664_i_i_i_loc = alloca i64 1"   --->   Operation 26 'alloca' 'mux_case_1664_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mux_case_5666_i_i_i_loc = alloca i64 1"   --->   Operation 27 'alloca' 'mux_case_5666_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mux_case_9668_i_i_i_loc = alloca i64 1"   --->   Operation 28 'alloca' 'mux_case_9668_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mux_case_13670_i_i_i_loc = alloca i64 1"   --->   Operation 29 'alloca' 'mux_case_13670_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mux_case_17672_i_i_i_loc = alloca i64 1"   --->   Operation 30 'alloca' 'mux_case_17672_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mux_case_21674_i_i_i_loc = alloca i64 1"   --->   Operation 31 'alloca' 'mux_case_21674_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mux_case_25676_i_i_i_loc = alloca i64 1"   --->   Operation 32 'alloca' 'mux_case_25676_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mux_case_29678_i_i_i_loc = alloca i64 1"   --->   Operation 33 'alloca' 'mux_case_29678_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mux_case_33680_i_i_i_loc = alloca i64 1"   --->   Operation 34 'alloca' 'mux_case_33680_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mux_case_37682_i_i_i_loc = alloca i64 1"   --->   Operation 35 'alloca' 'mux_case_37682_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mux_case_41684_i_i_i_loc = alloca i64 1"   --->   Operation 36 'alloca' 'mux_case_41684_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mux_case_45686_i_i_i_loc = alloca i64 1"   --->   Operation 37 'alloca' 'mux_case_45686_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mux_case_49688_i_i_i_loc = alloca i64 1"   --->   Operation 38 'alloca' 'mux_case_49688_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mux_case_53690_i_i_i_loc = alloca i64 1"   --->   Operation 39 'alloca' 'mux_case_53690_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mux_case_57692_i_i_i_loc = alloca i64 1"   --->   Operation 40 'alloca' 'mux_case_57692_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mux_case_61694_i_i_i_loc = alloca i64 1"   --->   Operation 41 'alloca' 'mux_case_61694_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mux_case_2696_i_i_i_loc = alloca i64 1"   --->   Operation 42 'alloca' 'mux_case_2696_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mux_case_6698_i_i_i_loc = alloca i64 1"   --->   Operation 43 'alloca' 'mux_case_6698_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mux_case_10700_i_i_i_loc = alloca i64 1"   --->   Operation 44 'alloca' 'mux_case_10700_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mux_case_14702_i_i_i_loc = alloca i64 1"   --->   Operation 45 'alloca' 'mux_case_14702_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mux_case_18704_i_i_i_loc = alloca i64 1"   --->   Operation 46 'alloca' 'mux_case_18704_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%mux_case_22706_i_i_i_loc = alloca i64 1"   --->   Operation 47 'alloca' 'mux_case_22706_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mux_case_26708_i_i_i_loc = alloca i64 1"   --->   Operation 48 'alloca' 'mux_case_26708_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%mux_case_30710_i_i_i_loc = alloca i64 1"   --->   Operation 49 'alloca' 'mux_case_30710_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mux_case_34712_i_i_i_loc = alloca i64 1"   --->   Operation 50 'alloca' 'mux_case_34712_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%mux_case_38714_i_i_i_loc = alloca i64 1"   --->   Operation 51 'alloca' 'mux_case_38714_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%mux_case_42716_i_i_i_loc = alloca i64 1"   --->   Operation 52 'alloca' 'mux_case_42716_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mux_case_46718_i_i_i_loc = alloca i64 1"   --->   Operation 53 'alloca' 'mux_case_46718_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mux_case_50720_i_i_i_loc = alloca i64 1"   --->   Operation 54 'alloca' 'mux_case_50720_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mux_case_54722_i_i_i_loc = alloca i64 1"   --->   Operation 55 'alloca' 'mux_case_54722_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mux_case_58724_i_i_i_loc = alloca i64 1"   --->   Operation 56 'alloca' 'mux_case_58724_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mux_case_62726_i_i_i_loc = alloca i64 1"   --->   Operation 57 'alloca' 'mux_case_62726_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mux_case_3728_i_i_i_loc = alloca i64 1"   --->   Operation 58 'alloca' 'mux_case_3728_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mux_case_7730_i_i_i_loc = alloca i64 1"   --->   Operation 59 'alloca' 'mux_case_7730_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mux_case_11732_i_i_i_loc = alloca i64 1"   --->   Operation 60 'alloca' 'mux_case_11732_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mux_case_15734_i_i_i_loc = alloca i64 1"   --->   Operation 61 'alloca' 'mux_case_15734_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mux_case_19736_i_i_i_loc = alloca i64 1"   --->   Operation 62 'alloca' 'mux_case_19736_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mux_case_23738_i_i_i_loc = alloca i64 1"   --->   Operation 63 'alloca' 'mux_case_23738_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mux_case_27740_i_i_i_loc = alloca i64 1"   --->   Operation 64 'alloca' 'mux_case_27740_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mux_case_31742_i_i_i_loc = alloca i64 1"   --->   Operation 65 'alloca' 'mux_case_31742_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mux_case_35744_i_i_i_loc = alloca i64 1"   --->   Operation 66 'alloca' 'mux_case_35744_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mux_case_39746_i_i_i_loc = alloca i64 1"   --->   Operation 67 'alloca' 'mux_case_39746_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mux_case_43748_i_i_i_loc = alloca i64 1"   --->   Operation 68 'alloca' 'mux_case_43748_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mux_case_47750_i_i_i_loc = alloca i64 1"   --->   Operation 69 'alloca' 'mux_case_47750_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mux_case_51752_i_i_i_loc = alloca i64 1"   --->   Operation 70 'alloca' 'mux_case_51752_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mux_case_55754_i_i_i_loc = alloca i64 1"   --->   Operation 71 'alloca' 'mux_case_55754_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mux_case_59756_i_i_i_loc = alloca i64 1"   --->   Operation 72 'alloca' 'mux_case_59756_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mux_case_63758_i_i_i_loc = alloca i64 1"   --->   Operation 73 'alloca' 'mux_case_63758_i_i_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_value_cache_read = muxlogic"   --->   Operation 74 'muxlogic' 'muxLogicFIFOCE_to_value_cache_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] ( I:0.75ns O:0.59ns )   --->   "%value_cache_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %value_cache"   --->   Operation 75 'read' 'value_cache_read' <Predicate = true> <Delay = 0.75> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%v_cache_local_7_i_i = alloca i64 1"   --->   Operation 76 'alloca' 'v_cache_local_7_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%v_cache_local_6_i_i = alloca i64 1"   --->   Operation 77 'alloca' 'v_cache_local_6_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%v_cache_local_5_i_i = alloca i64 1"   --->   Operation 78 'alloca' 'v_cache_local_5_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%v_cache_local_4_i_i = alloca i64 1"   --->   Operation 79 'alloca' 'v_cache_local_4_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%v_cache_local_3_i_i = alloca i64 1"   --->   Operation 80 'alloca' 'v_cache_local_3_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%v_cache_local_2_i_i = alloca i64 1"   --->   Operation 81 'alloca' 'v_cache_local_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%v_cache_local_1_i_i = alloca i64 1"   --->   Operation 82 'alloca' 'v_cache_local_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%v_cache_local_0_i_i = alloca i64 1"   --->   Operation 83 'alloca' 'v_cache_local_0_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Block_entry_xb_0_wr_proc_Pipeline_XB_INIT, i32 %xb_15, i32 %xb_14, i32 %xb_13, i32 %xb_12, i32 %xb_11, i32 %xb_10, i32 %xb_9, i32 %xb_8, i32 %xb_7, i32 %xb_6, i32 %xb_5, i32 %xb_4, i32 %xb_3, i32 %xb_2, i32 %xb_1, i32 %xb_0"   --->   Operation 84 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 85 [1/1] (0.36ns)   --->   "%store_ln123 = store i4 0, i4 %h" [kernel_MHSA.cpp:123->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 85 'store' 'store_ln123' <Predicate = true> <Delay = 0.36>

State 2 <SV = 1> <Delay = 1.85>
ST_2 : Operation 86 [1/1] (0.70ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 86 'read' 'p_read_4' <Predicate = true> <Delay = 0.70> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 87 [1/1] (0.73ns)   --->   "%p_read_5 = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %p_read1"   --->   Operation 87 'read' 'p_read_5' <Predicate = true> <Delay = 0.73> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 2> <FIFO>
ST_2 : Operation 88 [1/1] (0.70ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 88 'read' 'p_read_6' <Predicate = true> <Delay = 0.70> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %value_cache, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 90 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 91 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 92 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 93 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 94 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 95 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 96 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 97 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 98 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 99 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 100 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 101 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 102 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 103 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 104 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 105 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_58, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/2] (1.28ns)   --->   "%call_ln0 = call void @Block_entry_xb_0_wr_proc_Pipeline_XB_INIT, i32 %xb_15, i32 %xb_14, i32 %xb_13, i32 %xb_12, i32 %xb_11, i32 %xb_10, i32 %xb_9, i32 %xb_8, i32 %xb_7, i32 %xb_6, i32 %xb_5, i32 %xb_4, i32 %xb_3, i32 %xb_2, i32 %xb_1, i32 %xb_0"   --->   Operation 107 'call' 'call_ln0' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i32 %p_read_6" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 108 'sext' 'sext_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_read_4, i32 31" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 109 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i32 @_ssdm_op_PartSelect.i32.i33.i32.i32, i33 %p_read_5, i32 1, i32 32"   --->   Operation 110 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.70ns)   --->   "%icmp = icmp_ne  i32 %tmp_25, i32 0"   --->   Operation 111 'icmp' 'icmp' <Predicate = true> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.41ns)   --->   "%umax = select i1 %icmp, i33 %p_read_5, i33 1"   --->   Operation 112 'select' 'umax' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i33.i6, i33 %umax, i6 0" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 113 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i33.i4, i33 %umax, i4 0" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 114 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln123 = br void %LOAD_V_CACHE.i.i.i" [kernel_MHSA.cpp:123->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 115 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.85>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%h_1 = load i4 %h" [kernel_MHSA.cpp:123->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 116 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.66ns)   --->   "%add_ln123 = add i4 %h_1, i4 1" [kernel_MHSA.cpp:123->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 117 'add' 'add_ln123' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.43ns)   --->   "%icmp_ln123 = icmp_eq  i4 %h_1, i4 12" [kernel_MHSA.cpp:123->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 118 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 0.43> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %LOAD_V_CACHE.split.i.i.i, void %entry.aft.aft.aft.aft.aft.aft.exitStub" [kernel_MHSA.cpp:123->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 119 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%speclooptripcount_ln125 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [kernel_MHSA.cpp:125->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 120 'speclooptripcount' 'speclooptripcount_ln125' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_94" [kernel_MHSA.cpp:123->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 121 'specloopname' 'specloopname_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %h_1, i6 0" [kernel_MHSA.cpp:125->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 122 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i10 %shl_ln" [kernel_MHSA.cpp:125->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 123 'zext' 'zext_ln125' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.85ns)   --->   "%add_ln125 = add i33 %sext_ln69, i33 %zext_ln125" [kernel_MHSA.cpp:125->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 124 'add' 'add_ln125' <Predicate = (!icmp_ln123)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.42ns)   --->   "%br_ln130 = br i1 %tmp, void %for.inc168.i.i.i.preheader, void %ACCUM_WRITEBACK.i.i.i" [kernel_MHSA.cpp:130->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 125 'br' 'br_ln130' <Predicate = (!icmp_ln123)> <Delay = 0.42>
ST_3 : Operation 126 [2/2] (0.00ns)   --->   "%call_ln69 = call void @Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3, i39 %tmp_s, i32 %v_cache_local_7_i_i, i32 %v_cache_local_6_i_i, i32 %v_cache_local_5_i_i, i32 %v_cache_local_4_i_i, i32 %v_cache_local_3_i_i, i32 %v_cache_local_2_i_i, i32 %v_cache_local_1_i_i, i32 %v_cache_local_0_i_i, i33 %add_ln125, i64 %value_cache_read, i32 %gmem3" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 126 'call' 'call_ln69' <Predicate = (!icmp_ln123 & !tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 127 'ret' 'ret_ln0' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 128 [1/2] (0.00ns)   --->   "%call_ln69 = call void @Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3, i39 %tmp_s, i32 %v_cache_local_7_i_i, i32 %v_cache_local_6_i_i, i32 %v_cache_local_5_i_i, i32 %v_cache_local_4_i_i, i32 %v_cache_local_3_i_i, i32 %v_cache_local_2_i_i, i32 %v_cache_local_1_i_i, i32 %v_cache_local_0_i_i, i33 %add_ln125, i64 %value_cache_read, i32 %gmem3" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 128 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 129 [2/2] (0.00ns)   --->   "%call_ln69 = call void @Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC, i37 %tmp_24, i32 %att_0, i32 %att_1, i32 %att_2, i32 %att_3, i32 %att_4, i32 %att_5, i32 %att_6, i32 %att_7, i32 %att_8, i32 %att_9, i32 %att_10, i32 %att_11, i4 %h_1, i32 %v_cache_local_0_i_i, i32 %v_cache_local_4_i_i, i32 %v_cache_local_1_i_i, i32 %v_cache_local_5_i_i, i32 %v_cache_local_2_i_i, i32 %v_cache_local_6_i_i, i32 %v_cache_local_3_i_i, i32 %v_cache_local_7_i_i, i32 %mux_case_63758_i_i_i_loc, i32 %mux_case_59756_i_i_i_loc, i32 %mux_case_55754_i_i_i_loc, i32 %mux_case_51752_i_i_i_loc, i32 %mux_case_47750_i_i_i_loc, i32 %mux_case_43748_i_i_i_loc, i32 %mux_case_39746_i_i_i_loc, i32 %mux_case_35744_i_i_i_loc, i32 %mux_case_31742_i_i_i_loc, i32 %mux_case_27740_i_i_i_loc, i32 %mux_case_23738_i_i_i_loc, i32 %mux_case_19736_i_i_i_loc, i32 %mux_case_15734_i_i_i_loc, i32 %mux_case_11732_i_i_i_loc, i32 %mux_case_7730_i_i_i_loc, i32 %mux_case_3728_i_i_i_loc, i32 %mux_case_62726_i_i_i_loc, i32 %mux_case_58724_i_i_i_loc, i32 %mux_case_54722_i_i_i_loc, i32 %mux_case_50720_i_i_i_loc, i32 %mux_case_46718_i_i_i_loc, i32 %mux_case_42716_i_i_i_loc, i32 %mux_case_38714_i_i_i_loc, i32 %mux_case_34712_i_i_i_loc, i32 %mux_case_30710_i_i_i_loc, i32 %mux_case_26708_i_i_i_loc, i32 %mux_case_22706_i_i_i_loc, i32 %mux_case_18704_i_i_i_loc, i32 %mux_case_14702_i_i_i_loc, i32 %mux_case_10700_i_i_i_loc, i32 %mux_case_6698_i_i_i_loc, i32 %mux_case_2696_i_i_i_loc, i32 %mux_case_61694_i_i_i_loc, i32 %mux_case_57692_i_i_i_loc, i32 %mux_case_53690_i_i_i_loc, i32 %mux_case_49688_i_i_i_loc, i32 %mux_case_45686_i_i_i_loc, i32 %mux_case_41684_i_i_i_loc, i32 %mux_case_37682_i_i_i_loc, i32 %mux_case_33680_i_i_i_loc, i32 %mux_case_29678_i_i_i_loc, i32 %mux_case_25676_i_i_i_loc, i32 %mux_case_21674_i_i_i_loc, i32 %mux_case_17672_i_i_i_loc, i32 %mux_case_13670_i_i_i_loc, i32 %mux_case_9668_i_i_i_loc, i32 %mux_case_5666_i_i_i_loc, i32 %mux_case_1664_i_i_i_loc, i32 %mux_case_60618_i_i_i_loc, i32 %mux_case_56616_i_i_i_loc, i32 %mux_case_52614_i_i_i_loc, i32 %mux_case_48612_i_i_i_loc, i32 %mux_case_44610_i_i_i_loc, i32 %mux_case_40608_i_i_i_loc, i32 %mux_case_36606_i_i_i_loc, i32 %mux_case_32604_i_i_i_loc, i32 %mux_case_28602_i_i_i_loc, i32 %mux_case_24600_i_i_i_loc, i32 %mux_case_20598_i_i_i_loc, i32 %mux_case_16596_i_i_i_loc, i32 %mux_case_12594_i_i_i_loc, i32 %mux_case_8592_i_i_i_loc, i32 %mux_case_4590_i_i_i_loc, i32 %mux_case_0588_i_i_i_loc" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 129 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 130 [1/2] (0.00ns)   --->   "%call_ln69 = call void @Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC, i37 %tmp_24, i32 %att_0, i32 %att_1, i32 %att_2, i32 %att_3, i32 %att_4, i32 %att_5, i32 %att_6, i32 %att_7, i32 %att_8, i32 %att_9, i32 %att_10, i32 %att_11, i4 %h_1, i32 %v_cache_local_0_i_i, i32 %v_cache_local_4_i_i, i32 %v_cache_local_1_i_i, i32 %v_cache_local_5_i_i, i32 %v_cache_local_2_i_i, i32 %v_cache_local_6_i_i, i32 %v_cache_local_3_i_i, i32 %v_cache_local_7_i_i, i32 %mux_case_63758_i_i_i_loc, i32 %mux_case_59756_i_i_i_loc, i32 %mux_case_55754_i_i_i_loc, i32 %mux_case_51752_i_i_i_loc, i32 %mux_case_47750_i_i_i_loc, i32 %mux_case_43748_i_i_i_loc, i32 %mux_case_39746_i_i_i_loc, i32 %mux_case_35744_i_i_i_loc, i32 %mux_case_31742_i_i_i_loc, i32 %mux_case_27740_i_i_i_loc, i32 %mux_case_23738_i_i_i_loc, i32 %mux_case_19736_i_i_i_loc, i32 %mux_case_15734_i_i_i_loc, i32 %mux_case_11732_i_i_i_loc, i32 %mux_case_7730_i_i_i_loc, i32 %mux_case_3728_i_i_i_loc, i32 %mux_case_62726_i_i_i_loc, i32 %mux_case_58724_i_i_i_loc, i32 %mux_case_54722_i_i_i_loc, i32 %mux_case_50720_i_i_i_loc, i32 %mux_case_46718_i_i_i_loc, i32 %mux_case_42716_i_i_i_loc, i32 %mux_case_38714_i_i_i_loc, i32 %mux_case_34712_i_i_i_loc, i32 %mux_case_30710_i_i_i_loc, i32 %mux_case_26708_i_i_i_loc, i32 %mux_case_22706_i_i_i_loc, i32 %mux_case_18704_i_i_i_loc, i32 %mux_case_14702_i_i_i_loc, i32 %mux_case_10700_i_i_i_loc, i32 %mux_case_6698_i_i_i_loc, i32 %mux_case_2696_i_i_i_loc, i32 %mux_case_61694_i_i_i_loc, i32 %mux_case_57692_i_i_i_loc, i32 %mux_case_53690_i_i_i_loc, i32 %mux_case_49688_i_i_i_loc, i32 %mux_case_45686_i_i_i_loc, i32 %mux_case_41684_i_i_i_loc, i32 %mux_case_37682_i_i_i_loc, i32 %mux_case_33680_i_i_i_loc, i32 %mux_case_29678_i_i_i_loc, i32 %mux_case_25676_i_i_i_loc, i32 %mux_case_21674_i_i_i_loc, i32 %mux_case_17672_i_i_i_loc, i32 %mux_case_13670_i_i_i_loc, i32 %mux_case_9668_i_i_i_loc, i32 %mux_case_5666_i_i_i_loc, i32 %mux_case_1664_i_i_i_loc, i32 %mux_case_60618_i_i_i_loc, i32 %mux_case_56616_i_i_i_loc, i32 %mux_case_52614_i_i_i_loc, i32 %mux_case_48612_i_i_i_loc, i32 %mux_case_44610_i_i_i_loc, i32 %mux_case_40608_i_i_i_loc, i32 %mux_case_36606_i_i_i_loc, i32 %mux_case_32604_i_i_i_loc, i32 %mux_case_28602_i_i_i_loc, i32 %mux_case_24600_i_i_i_loc, i32 %mux_case_20598_i_i_i_loc, i32 %mux_case_16596_i_i_i_loc, i32 %mux_case_12594_i_i_i_loc, i32 %mux_case_8592_i_i_i_loc, i32 %mux_case_4590_i_i_i_loc, i32 %mux_case_0588_i_i_i_loc" [kernel_MHSA.cpp:69->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 130 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 2.63>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%mux_case_63758_i_i_i_loc_load = load i32 %mux_case_63758_i_i_i_loc"   --->   Operation 131 'load' 'mux_case_63758_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%mux_case_59756_i_i_i_loc_load = load i32 %mux_case_59756_i_i_i_loc"   --->   Operation 132 'load' 'mux_case_59756_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%mux_case_55754_i_i_i_loc_load = load i32 %mux_case_55754_i_i_i_loc"   --->   Operation 133 'load' 'mux_case_55754_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%mux_case_51752_i_i_i_loc_load = load i32 %mux_case_51752_i_i_i_loc"   --->   Operation 134 'load' 'mux_case_51752_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%mux_case_47750_i_i_i_loc_load = load i32 %mux_case_47750_i_i_i_loc"   --->   Operation 135 'load' 'mux_case_47750_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%mux_case_43748_i_i_i_loc_load = load i32 %mux_case_43748_i_i_i_loc"   --->   Operation 136 'load' 'mux_case_43748_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%mux_case_39746_i_i_i_loc_load = load i32 %mux_case_39746_i_i_i_loc"   --->   Operation 137 'load' 'mux_case_39746_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%mux_case_35744_i_i_i_loc_load = load i32 %mux_case_35744_i_i_i_loc"   --->   Operation 138 'load' 'mux_case_35744_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%mux_case_31742_i_i_i_loc_load = load i32 %mux_case_31742_i_i_i_loc"   --->   Operation 139 'load' 'mux_case_31742_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%mux_case_27740_i_i_i_loc_load = load i32 %mux_case_27740_i_i_i_loc"   --->   Operation 140 'load' 'mux_case_27740_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%mux_case_23738_i_i_i_loc_load = load i32 %mux_case_23738_i_i_i_loc"   --->   Operation 141 'load' 'mux_case_23738_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%mux_case_19736_i_i_i_loc_load = load i32 %mux_case_19736_i_i_i_loc"   --->   Operation 142 'load' 'mux_case_19736_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%mux_case_15734_i_i_i_loc_load = load i32 %mux_case_15734_i_i_i_loc"   --->   Operation 143 'load' 'mux_case_15734_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%mux_case_11732_i_i_i_loc_load = load i32 %mux_case_11732_i_i_i_loc"   --->   Operation 144 'load' 'mux_case_11732_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%mux_case_7730_i_i_i_loc_load = load i32 %mux_case_7730_i_i_i_loc"   --->   Operation 145 'load' 'mux_case_7730_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%mux_case_3728_i_i_i_loc_load = load i32 %mux_case_3728_i_i_i_loc"   --->   Operation 146 'load' 'mux_case_3728_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%mux_case_62726_i_i_i_loc_load = load i32 %mux_case_62726_i_i_i_loc"   --->   Operation 147 'load' 'mux_case_62726_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%mux_case_58724_i_i_i_loc_load = load i32 %mux_case_58724_i_i_i_loc"   --->   Operation 148 'load' 'mux_case_58724_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%mux_case_54722_i_i_i_loc_load = load i32 %mux_case_54722_i_i_i_loc"   --->   Operation 149 'load' 'mux_case_54722_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%mux_case_50720_i_i_i_loc_load = load i32 %mux_case_50720_i_i_i_loc"   --->   Operation 150 'load' 'mux_case_50720_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%mux_case_46718_i_i_i_loc_load = load i32 %mux_case_46718_i_i_i_loc"   --->   Operation 151 'load' 'mux_case_46718_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%mux_case_42716_i_i_i_loc_load = load i32 %mux_case_42716_i_i_i_loc"   --->   Operation 152 'load' 'mux_case_42716_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%mux_case_38714_i_i_i_loc_load = load i32 %mux_case_38714_i_i_i_loc"   --->   Operation 153 'load' 'mux_case_38714_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%mux_case_34712_i_i_i_loc_load = load i32 %mux_case_34712_i_i_i_loc"   --->   Operation 154 'load' 'mux_case_34712_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%mux_case_30710_i_i_i_loc_load = load i32 %mux_case_30710_i_i_i_loc"   --->   Operation 155 'load' 'mux_case_30710_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%mux_case_26708_i_i_i_loc_load = load i32 %mux_case_26708_i_i_i_loc"   --->   Operation 156 'load' 'mux_case_26708_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%mux_case_22706_i_i_i_loc_load = load i32 %mux_case_22706_i_i_i_loc"   --->   Operation 157 'load' 'mux_case_22706_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%mux_case_18704_i_i_i_loc_load = load i32 %mux_case_18704_i_i_i_loc"   --->   Operation 158 'load' 'mux_case_18704_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%mux_case_14702_i_i_i_loc_load = load i32 %mux_case_14702_i_i_i_loc"   --->   Operation 159 'load' 'mux_case_14702_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%mux_case_10700_i_i_i_loc_load = load i32 %mux_case_10700_i_i_i_loc"   --->   Operation 160 'load' 'mux_case_10700_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%mux_case_6698_i_i_i_loc_load = load i32 %mux_case_6698_i_i_i_loc"   --->   Operation 161 'load' 'mux_case_6698_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%mux_case_2696_i_i_i_loc_load = load i32 %mux_case_2696_i_i_i_loc"   --->   Operation 162 'load' 'mux_case_2696_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%mux_case_61694_i_i_i_loc_load = load i32 %mux_case_61694_i_i_i_loc"   --->   Operation 163 'load' 'mux_case_61694_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%mux_case_57692_i_i_i_loc_load = load i32 %mux_case_57692_i_i_i_loc"   --->   Operation 164 'load' 'mux_case_57692_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%mux_case_53690_i_i_i_loc_load = load i32 %mux_case_53690_i_i_i_loc"   --->   Operation 165 'load' 'mux_case_53690_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%mux_case_49688_i_i_i_loc_load = load i32 %mux_case_49688_i_i_i_loc"   --->   Operation 166 'load' 'mux_case_49688_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%mux_case_45686_i_i_i_loc_load = load i32 %mux_case_45686_i_i_i_loc"   --->   Operation 167 'load' 'mux_case_45686_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%mux_case_41684_i_i_i_loc_load = load i32 %mux_case_41684_i_i_i_loc"   --->   Operation 168 'load' 'mux_case_41684_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%mux_case_37682_i_i_i_loc_load = load i32 %mux_case_37682_i_i_i_loc"   --->   Operation 169 'load' 'mux_case_37682_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%mux_case_33680_i_i_i_loc_load = load i32 %mux_case_33680_i_i_i_loc"   --->   Operation 170 'load' 'mux_case_33680_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%mux_case_29678_i_i_i_loc_load = load i32 %mux_case_29678_i_i_i_loc"   --->   Operation 171 'load' 'mux_case_29678_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%mux_case_25676_i_i_i_loc_load = load i32 %mux_case_25676_i_i_i_loc"   --->   Operation 172 'load' 'mux_case_25676_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%mux_case_21674_i_i_i_loc_load = load i32 %mux_case_21674_i_i_i_loc"   --->   Operation 173 'load' 'mux_case_21674_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%mux_case_17672_i_i_i_loc_load = load i32 %mux_case_17672_i_i_i_loc"   --->   Operation 174 'load' 'mux_case_17672_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%mux_case_13670_i_i_i_loc_load = load i32 %mux_case_13670_i_i_i_loc"   --->   Operation 175 'load' 'mux_case_13670_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%mux_case_9668_i_i_i_loc_load = load i32 %mux_case_9668_i_i_i_loc"   --->   Operation 176 'load' 'mux_case_9668_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%mux_case_5666_i_i_i_loc_load = load i32 %mux_case_5666_i_i_i_loc"   --->   Operation 177 'load' 'mux_case_5666_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%mux_case_1664_i_i_i_loc_load = load i32 %mux_case_1664_i_i_i_loc"   --->   Operation 178 'load' 'mux_case_1664_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%mux_case_60618_i_i_i_loc_load = load i32 %mux_case_60618_i_i_i_loc"   --->   Operation 179 'load' 'mux_case_60618_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%mux_case_56616_i_i_i_loc_load = load i32 %mux_case_56616_i_i_i_loc"   --->   Operation 180 'load' 'mux_case_56616_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%mux_case_52614_i_i_i_loc_load = load i32 %mux_case_52614_i_i_i_loc"   --->   Operation 181 'load' 'mux_case_52614_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%mux_case_48612_i_i_i_loc_load = load i32 %mux_case_48612_i_i_i_loc"   --->   Operation 182 'load' 'mux_case_48612_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%mux_case_44610_i_i_i_loc_load = load i32 %mux_case_44610_i_i_i_loc"   --->   Operation 183 'load' 'mux_case_44610_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%mux_case_40608_i_i_i_loc_load = load i32 %mux_case_40608_i_i_i_loc"   --->   Operation 184 'load' 'mux_case_40608_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%mux_case_36606_i_i_i_loc_load = load i32 %mux_case_36606_i_i_i_loc"   --->   Operation 185 'load' 'mux_case_36606_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%mux_case_32604_i_i_i_loc_load = load i32 %mux_case_32604_i_i_i_loc"   --->   Operation 186 'load' 'mux_case_32604_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%mux_case_28602_i_i_i_loc_load = load i32 %mux_case_28602_i_i_i_loc"   --->   Operation 187 'load' 'mux_case_28602_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%mux_case_24600_i_i_i_loc_load = load i32 %mux_case_24600_i_i_i_loc"   --->   Operation 188 'load' 'mux_case_24600_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%mux_case_20598_i_i_i_loc_load = load i32 %mux_case_20598_i_i_i_loc"   --->   Operation 189 'load' 'mux_case_20598_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%mux_case_16596_i_i_i_loc_load = load i32 %mux_case_16596_i_i_i_loc"   --->   Operation 190 'load' 'mux_case_16596_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%mux_case_12594_i_i_i_loc_load = load i32 %mux_case_12594_i_i_i_loc"   --->   Operation 191 'load' 'mux_case_12594_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%mux_case_8592_i_i_i_loc_load = load i32 %mux_case_8592_i_i_i_loc"   --->   Operation 192 'load' 'mux_case_8592_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%mux_case_4590_i_i_i_loc_load = load i32 %mux_case_4590_i_i_i_loc"   --->   Operation 193 'load' 'mux_case_4590_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%mux_case_0588_i_i_i_loc_load = load i32 %mux_case_0588_i_i_i_loc"   --->   Operation 194 'load' 'mux_case_0588_i_i_i_loc_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.42ns)   --->   "%br_ln0 = br void %ACCUM_WRITEBACK.i.i.i"   --->   Operation 195 'br' 'br_ln0' <Predicate = (!tmp)> <Delay = 0.42>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%mux_case_631077_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_63758_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 196 'phi' 'mux_case_631077_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%mux_case_591075_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_59756_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 197 'phi' 'mux_case_591075_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%mux_case_551073_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_55754_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 198 'phi' 'mux_case_551073_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%mux_case_511071_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_51752_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 199 'phi' 'mux_case_511071_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%mux_case_471069_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_47750_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 200 'phi' 'mux_case_471069_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%mux_case_431067_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_43748_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 201 'phi' 'mux_case_431067_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%mux_case_391065_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_39746_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 202 'phi' 'mux_case_391065_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%mux_case_351063_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_35744_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 203 'phi' 'mux_case_351063_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%mux_case_311061_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_31742_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 204 'phi' 'mux_case_311061_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%mux_case_271059_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_27740_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 205 'phi' 'mux_case_271059_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%mux_case_231057_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_23738_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 206 'phi' 'mux_case_231057_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%mux_case_191055_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_19736_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 207 'phi' 'mux_case_191055_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%mux_case_153541053_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_15734_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 208 'phi' 'mux_case_153541053_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%mux_case_113521051_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_11732_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 209 'phi' 'mux_case_113521051_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%mux_case_73501049_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_7730_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 210 'phi' 'mux_case_73501049_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%mux_case_33481047_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_3728_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 211 'phi' 'mux_case_33481047_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%mux_case_621045_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_62726_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 212 'phi' 'mux_case_621045_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%mux_case_581043_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_58724_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 213 'phi' 'mux_case_581043_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%mux_case_541041_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_54722_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 214 'phi' 'mux_case_541041_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%mux_case_501039_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_50720_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 215 'phi' 'mux_case_501039_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%mux_case_461037_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_46718_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 216 'phi' 'mux_case_461037_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%mux_case_421035_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_42716_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 217 'phi' 'mux_case_421035_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%mux_case_381033_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_38714_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 218 'phi' 'mux_case_381033_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%mux_case_341031_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_34712_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 219 'phi' 'mux_case_341031_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%mux_case_301029_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_30710_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 220 'phi' 'mux_case_301029_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%mux_case_261027_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_26708_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 221 'phi' 'mux_case_261027_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%mux_case_221025_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_22706_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 222 'phi' 'mux_case_221025_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%mux_case_181023_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_18704_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 223 'phi' 'mux_case_181023_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%mux_case_143341021_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_14702_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 224 'phi' 'mux_case_143341021_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%mux_case_103321019_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_10700_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 225 'phi' 'mux_case_103321019_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%mux_case_63301017_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_6698_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 226 'phi' 'mux_case_63301017_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%mux_case_23281015_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_2696_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 227 'phi' 'mux_case_23281015_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%mux_case_611013_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_61694_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 228 'phi' 'mux_case_611013_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%mux_case_571011_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_57692_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 229 'phi' 'mux_case_571011_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%mux_case_531009_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_53690_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 230 'phi' 'mux_case_531009_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%mux_case_491007_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_49688_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 231 'phi' 'mux_case_491007_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%mux_case_451005_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_45686_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 232 'phi' 'mux_case_451005_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%mux_case_411003_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_41684_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 233 'phi' 'mux_case_411003_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%mux_case_371001_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_37682_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 234 'phi' 'mux_case_371001_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%mux_case_33999_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_33680_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 235 'phi' 'mux_case_33999_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%mux_case_29997_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_29678_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 236 'phi' 'mux_case_29997_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%mux_case_25995_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_25676_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 237 'phi' 'mux_case_25995_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%mux_case_21993_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_21674_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 238 'phi' 'mux_case_21993_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%mux_case_17991_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_17672_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 239 'phi' 'mux_case_17991_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%mux_case_13314989_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_13670_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 240 'phi' 'mux_case_13314989_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%mux_case_9312987_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_9668_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 241 'phi' 'mux_case_9312987_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%mux_case_5310985_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_5666_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 242 'phi' 'mux_case_5310985_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%mux_case_1308983_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_1664_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 243 'phi' 'mux_case_1308983_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%mux_case_60981_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_60618_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 244 'phi' 'mux_case_60981_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%mux_case_56979_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_56616_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 245 'phi' 'mux_case_56979_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%mux_case_52977_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_52614_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 246 'phi' 'mux_case_52977_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%mux_case_48975_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_48612_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 247 'phi' 'mux_case_48975_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%mux_case_44973_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_44610_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 248 'phi' 'mux_case_44973_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%mux_case_40971_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_40608_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 249 'phi' 'mux_case_40971_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%mux_case_36969_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_36606_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 250 'phi' 'mux_case_36969_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "%mux_case_32967_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_32604_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 251 'phi' 'mux_case_32967_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%mux_case_28965_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_28602_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 252 'phi' 'mux_case_28965_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%mux_case_24963_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_24600_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 253 'phi' 'mux_case_24963_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%mux_case_20961_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_20598_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 254 'phi' 'mux_case_20961_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%mux_case_16959_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_16596_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 255 'phi' 'mux_case_16959_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%mux_case_12294957_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_12594_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 256 'phi' 'mux_case_12294957_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%mux_case_8292955_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_8592_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 257 'phi' 'mux_case_8292955_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%mux_case_4290953_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_4590_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 258 'phi' 'mux_case_4290953_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%mux_case_0288951_i_i_i = phi i32 0, void %LOAD_V_CACHE.split.i.i.i, i32 %mux_case_0588_i_i_i_loc_load, void %for.inc168.i.i.i.preheader"   --->   Operation 259 'phi' 'mux_case_0288951_i_i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 260 [2/2] (2.21ns)   --->   "%call_ln123 = call void @Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK, i32 %xb_15, i32 %xb_14, i32 %xb_13, i32 %xb_12, i32 %xb_11, i32 %xb_10, i32 %xb_9, i32 %xb_8, i32 %xb_7, i32 %xb_6, i32 %xb_5, i32 %xb_4, i32 %xb_3, i32 %xb_2, i32 %xb_1, i32 %xb_0, i32 %mux_case_0288951_i_i_i, i32 %mux_case_4290953_i_i_i, i32 %mux_case_8292955_i_i_i, i32 %mux_case_12294957_i_i_i, i32 %mux_case_16959_i_i_i, i32 %mux_case_20961_i_i_i, i32 %mux_case_24963_i_i_i, i32 %mux_case_28965_i_i_i, i32 %mux_case_32967_i_i_i, i32 %mux_case_36969_i_i_i, i32 %mux_case_40971_i_i_i, i32 %mux_case_44973_i_i_i, i32 %mux_case_48975_i_i_i, i32 %mux_case_52977_i_i_i, i32 %mux_case_56979_i_i_i, i32 %mux_case_60981_i_i_i, i4 %h_1, i32 %mux_case_1308983_i_i_i, i32 %mux_case_5310985_i_i_i, i32 %mux_case_9312987_i_i_i, i32 %mux_case_13314989_i_i_i, i32 %mux_case_17991_i_i_i, i32 %mux_case_21993_i_i_i, i32 %mux_case_25995_i_i_i, i32 %mux_case_29997_i_i_i, i32 %mux_case_33999_i_i_i, i32 %mux_case_371001_i_i_i, i32 %mux_case_411003_i_i_i, i32 %mux_case_451005_i_i_i, i32 %mux_case_491007_i_i_i, i32 %mux_case_531009_i_i_i, i32 %mux_case_571011_i_i_i, i32 %mux_case_611013_i_i_i, i32 %mux_case_23281015_i_i_i, i32 %mux_case_63301017_i_i_i, i32 %mux_case_103321019_i_i_i, i32 %mux_case_143341021_i_i_i, i32 %mux_case_181023_i_i_i, i32 %mux_case_221025_i_i_i, i32 %mux_case_261027_i_i_i, i32 %mux_case_301029_i_i_i, i32 %mux_case_341031_i_i_i, i32 %mux_case_381033_i_i_i, i32 %mux_case_421035_i_i_i, i32 %mux_case_461037_i_i_i, i32 %mux_case_501039_i_i_i, i32 %mux_case_541041_i_i_i, i32 %mux_case_581043_i_i_i, i32 %mux_case_621045_i_i_i, i32 %mux_case_33481047_i_i_i, i32 %mux_case_73501049_i_i_i, i32 %mux_case_113521051_i_i_i, i32 %mux_case_153541053_i_i_i, i32 %mux_case_191055_i_i_i, i32 %mux_case_231057_i_i_i, i32 %mux_case_271059_i_i_i, i32 %mux_case_311061_i_i_i, i32 %mux_case_351063_i_i_i, i32 %mux_case_391065_i_i_i, i32 %mux_case_431067_i_i_i, i32 %mux_case_471069_i_i_i, i32 %mux_case_511071_i_i_i, i32 %mux_case_551073_i_i_i, i32 %mux_case_591075_i_i_i, i32 %mux_case_631077_i_i_i" [kernel_MHSA.cpp:123->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 260 'call' 'call_ln123' <Predicate = true> <Delay = 2.21> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 261 [1/1] (0.36ns)   --->   "%store_ln123 = store i4 %add_ln123, i4 %h" [kernel_MHSA.cpp:123->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 261 'store' 'store_ln123' <Predicate = true> <Delay = 0.36>

State 8 <SV = 7> <Delay = 0.64>
ST_8 : Operation 262 [1/2] (0.64ns)   --->   "%call_ln123 = call void @Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK, i32 %xb_15, i32 %xb_14, i32 %xb_13, i32 %xb_12, i32 %xb_11, i32 %xb_10, i32 %xb_9, i32 %xb_8, i32 %xb_7, i32 %xb_6, i32 %xb_5, i32 %xb_4, i32 %xb_3, i32 %xb_2, i32 %xb_1, i32 %xb_0, i32 %mux_case_0288951_i_i_i, i32 %mux_case_4290953_i_i_i, i32 %mux_case_8292955_i_i_i, i32 %mux_case_12294957_i_i_i, i32 %mux_case_16959_i_i_i, i32 %mux_case_20961_i_i_i, i32 %mux_case_24963_i_i_i, i32 %mux_case_28965_i_i_i, i32 %mux_case_32967_i_i_i, i32 %mux_case_36969_i_i_i, i32 %mux_case_40971_i_i_i, i32 %mux_case_44973_i_i_i, i32 %mux_case_48975_i_i_i, i32 %mux_case_52977_i_i_i, i32 %mux_case_56979_i_i_i, i32 %mux_case_60981_i_i_i, i4 %h_1, i32 %mux_case_1308983_i_i_i, i32 %mux_case_5310985_i_i_i, i32 %mux_case_9312987_i_i_i, i32 %mux_case_13314989_i_i_i, i32 %mux_case_17991_i_i_i, i32 %mux_case_21993_i_i_i, i32 %mux_case_25995_i_i_i, i32 %mux_case_29997_i_i_i, i32 %mux_case_33999_i_i_i, i32 %mux_case_371001_i_i_i, i32 %mux_case_411003_i_i_i, i32 %mux_case_451005_i_i_i, i32 %mux_case_491007_i_i_i, i32 %mux_case_531009_i_i_i, i32 %mux_case_571011_i_i_i, i32 %mux_case_611013_i_i_i, i32 %mux_case_23281015_i_i_i, i32 %mux_case_63301017_i_i_i, i32 %mux_case_103321019_i_i_i, i32 %mux_case_143341021_i_i_i, i32 %mux_case_181023_i_i_i, i32 %mux_case_221025_i_i_i, i32 %mux_case_261027_i_i_i, i32 %mux_case_301029_i_i_i, i32 %mux_case_341031_i_i_i, i32 %mux_case_381033_i_i_i, i32 %mux_case_421035_i_i_i, i32 %mux_case_461037_i_i_i, i32 %mux_case_501039_i_i_i, i32 %mux_case_541041_i_i_i, i32 %mux_case_581043_i_i_i, i32 %mux_case_621045_i_i_i, i32 %mux_case_33481047_i_i_i, i32 %mux_case_73501049_i_i_i, i32 %mux_case_113521051_i_i_i, i32 %mux_case_153541053_i_i_i, i32 %mux_case_191055_i_i_i, i32 %mux_case_231057_i_i_i, i32 %mux_case_271059_i_i_i, i32 %mux_case_311061_i_i_i, i32 %mux_case_351063_i_i_i, i32 %mux_case_391065_i_i_i, i32 %mux_case_431067_i_i_i, i32 %mux_case_471069_i_i_i, i32 %mux_case_511071_i_i_i, i32 %mux_case_551073_i_i_i, i32 %mux_case_591075_i_i_i, i32 %mux_case_631077_i_i_i" [kernel_MHSA.cpp:123->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 262 'call' 'call_ln123' <Predicate = true> <Delay = 0.64> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln123 = br void %LOAD_V_CACHE.i.i.i" [kernel_MHSA.cpp:123->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76]   --->   Operation 263 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 0.750ns
The critical path consists of the following:
	'muxlogic' operation 64 bit ('muxLogicFIFOCE_to_value_cache_read') [103]  (0.000 ns)
	fifo read operation ('value_cache_read') on port 'value_cache' [104]  (0.750 ns)

 <State 2>: 1.853ns
The critical path consists of the following:
	wire read operation ('p_read_5') on port 'p_read1' [36]  (0.731 ns)
	'icmp' operation 1 bit ('icmp') [134]  (0.709 ns)
	'select' operation 33 bit ('umax') [135]  (0.413 ns)

 <State 3>: 0.855ns
The critical path consists of the following:
	'load' operation 4 bit ('h', kernel_MHSA.cpp:123->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76) on local variable 'h', kernel_MHSA.cpp:123->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76 [141]  (0.000 ns)
	'add' operation 33 bit ('add_ln125', kernel_MHSA.cpp:125->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76) [150]  (0.850 ns)
	'call' operation 0 bit ('call_ln69', kernel_MHSA.cpp:69->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76) to 'Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3' [153]  (0.000 ns)
	blocking operation 0.005 ns on control path)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 2.636ns
The critical path consists of the following:
	'load' operation 32 bit ('mux_case_63758_i_i_i_loc_load') on local variable 'mux_case_63758_i_i_i_loc' [155]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('mux_case_631077_i_i_i') with incoming values : ('mux_case_63758_i_i_i_loc_load') [221]  (0.421 ns)
	'phi' operation 32 bit ('mux_case_631077_i_i_i') with incoming values : ('mux_case_63758_i_i_i_loc_load') [221]  (0.000 ns)
	'call' operation 0 bit ('call_ln123', kernel_MHSA.cpp:123->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76) to 'Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK' [285]  (2.215 ns)

 <State 8>: 0.644ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln123', kernel_MHSA.cpp:123->kernel_MHSA.cpp:123->kernel_MHSA.cpp:128->kernel_MHSA.cpp:76) to 'Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK' [285]  (0.644 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
