// ==============================================================
// File generated on Sun Dec 11 07:36:32 +0100 2022
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
// SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
// IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// ==============================================================

extern void AESL_WRAP_mult_accel_core_call (
ap_axiu<32, 4, 5, 5 > in_stream[1568],
ap_axiu<32, 4, 5, 5 > out_stream[1]);
