/*
 * Copyright (C) 2024 Raphael from OpenHD
 *
 * This is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * This is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 */

/dts-v1/;
/plugin/;

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/pinctrl/rockchip.h>

/ {
	metadata {
		title = "Enable Hdmi In on CM3";
		compatible = "radxa,cm3-rpi-cm4-io";
		category = "camera";
		exclusive = "csi2_dphy2";
		description = "Enable Hdmi In on CM3";
	};

	fragment@0 {
		target-path = "/";

		__overlay__ {
			clk_cam_27m: external-camera-clock-27m {
				status = "okay";
				compatible = "fixed-clock";
				clock-frequency = <27000000>;
				clock-output-names = "clk_cam_27mhz";
				#clock-cells = <0>;
			};

			camera_pwdn_gpio: camera-pwdn-gpio {
				status = "okay";
				compatible = "regulator-fixed";
				regulator-name = "camera_pwdn_gpio";
				regulator-always-on;
				regulator-boot-on;
				enable-active-high;
				pwdn-gpios = <&gpio4 RK_PC1 GPIO_ACTIVE_HIGH>;
				pinctrl-names = "default";
				pinctrl-0 = <&cam_pwdn_gpio>;
			};
		};
	};

	fragment@1 {
		target = <&i2c2>;

		__overlay__ {
			status = "okay";
			pinctrl-names = "default";
			pinctrl-0 = <&i2c2m1_xfer>;
			#address-cells = <1>;
			#size-cells = <0>;

			camera_tc358743: tc358743@f {
				status = "okay";
				compatible = "toshiba,tc358743";
				reg = <0x0f>;
				clocks = <&clk_cam_27m>;
				clock-names = "refclk";
				rockchip,camera-module-index = <0>;
				rockchip,camera-module-facing = "back";
				rockchip,camera-module-name = "tc358743";
				rockchip,camera-module-lens-name = "default";

				port {
					hdmi_rx_out: endpoint {
						remote-endpoint = <&mipi_in_hdmirx0>;
						clock-lanes = <0>;
						clock-noncontinuous;
						link-frequencies = /bits/ 64 <297000000>;
						data-lanes = <1 2 3 4>;
					};
				};
			};
		};
	};

	fragment@2 {
		target = <&csi2_dphy_hw>;

		__overlay__ {
			status = "okay";
		};
	};

	fragment@3 {
		target = <&csi2_dphy2>;

		__overlay__ {
			status = "okay";

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					#address-cells = <1>;
					#size-cells = <0>;

					mipi_in_hdmirx0: endpoint@1 {
						reg = <1>;
						remote-endpoint = <&hdmi_rx_out>;
						data-lanes = <1 2 3 4>;
					};
				};

				port@1 {
					reg = <1>;
					#address-cells = <1>;
					#size-cells = <0>;

					mipi_out_dphy0: endpoint@1 {
						reg = <1>;
						remote-endpoint = <&rkisp_mipi_in>;
						data-lanes = <1 2 3 4>;
					};
				};
			};
		};
	};
	
	fragment@4 {
		target = <&rkisp_vir0>;

		__overlay__ {
			status = "okay";

			port {
				#address-cells = <1>;
				#size-cells = <0>;

				rkisp_mipi_in: endpoint@0 {
					reg = <0>;
					remote-endpoint = <&mipi_out_dphy0>;
				};
			};
		};
	};

	fragment@5 {
		target = <&rkisp>;

		__overlay__ {
			status = "okay";
		};
	};

	fragment@6 {
		target = <&rkisp_mmu>;

		__overlay__ {
			status = "okay";
		};
	};

	fragment@7 {
		target = <&rkcif_mmu>;

		__overlay__ {
			status = "okay";
		};
	};

	fragment@8 {
		target = <&rkcif>;

		__overlay__ {
			status = "okay";
		};
	};
};