0.6
2019.2
Dec  5 2019
04:51:02
/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.sim/sim_1/impl/func/xsim/cla_TB_func_impl.v,1593626814,verilog,,,,CLA_Adder_Top;CLA_Adder_Wrapper_level1;CLA_Adder_Wrapper_level2;CLA_Memory_Module;CLA_Memory_Module__1;adder;bsi_mem_output_side;carry_lookahead_adder;carry_lookahead_adder__1;carry_lookahead_adder__2;carry_lookahead_adder__3;carry_lookahead_adder__4;carry_lookahead_adder__5;carry_lookahead_adder__6;carry_lookahead_adder__7;dreg;enable_decoder;enable_decoder__1;enable_generator;full_adder;full_adder__1;full_adder__10;full_adder__11;full_adder__12;full_adder__13;full_adder__14;full_adder__15;full_adder__16;full_adder__17;full_adder__18;full_adder__19;full_adder__2;full_adder__20;full_adder__21;full_adder__22;full_adder__23;full_adder__24;full_adder__25;full_adder__26;full_adder__27;full_adder__28;full_adder__29;full_adder__3;full_adder__30;full_adder__31;full_adder__4;full_adder__5;full_adder__6;full_adder__7;full_adder__8;full_adder__9;glbl;imem;input_buffer;output_buffer;output_mem_to_R0,,,,,,,,
/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sim_1/new/carry_lookahead_adder_tb.sv,1585023356,systemVerilog,,,,carry_lookahead_adder_tb,,,,,,,,
/home/shivamtyagi/Carry_Lookahead_Adder/Carry_Lookahead_Adder.srcs/sim_1/new/cla_TB.sv,1593626520,systemVerilog,,,,cla_TB,,,,,,,,
