$date
	Sat Dec 13 20:21:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sim_half_adder $end
$var wire 4 ! t_sum [3:0] $end
$var wire 1 " t_cout $end
$var reg 4 # t_a [3:0] $end
$var reg 4 $ t_b [3:0] $end
$scope module uut $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 4 ' sum [3:0] $end
$var wire 1 " cout $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#10
b1 !
b1 '
b1 $
b1 &
#20
b0 $
b0 &
b1 #
b1 %
#30
b10 !
b10 '
b1 $
b1 &
#40
b1111 !
b1111 '
b111 $
b111 &
b1000 #
b1000 %
#50
b0 !
b0 '
1"
b1000 $
b1000 &
#60
