// Seed: 2552800530
module module_0 (
    output tri1  id_0,
    input  tri   id_1,
    input  wire  id_2,
    input  tri1  id_3,
    output wand  id_4,
    output tri   id_5,
    input  wand  id_6,
    input  uwire id_7
);
  assign id_0 = -1;
  wire id_9, id_10;
endmodule
module module_1 #(
    parameter id_1 = 32'd23,
    parameter id_8 = 32'd42
) (
    input supply1 id_0,
    input supply1 _id_1,
    output wor id_2,
    output wand id_3,
    output uwire id_4,
    output wand id_5,
    output tri1 id_6,
    output tri id_7,
    input tri1 _id_8,
    output supply1 id_9,
    output wire id_10,
    output wand id_11,
    output wor id_12
);
  logic [id_8 : id_1] id_14;
  ;
  module_0 modCall_1 (
      id_11,
      id_0,
      id_0,
      id_0,
      id_5,
      id_4,
      id_0,
      id_0
  );
  assign id_5  = id_14;
  assign id_10 = id_14;
endmodule
