ENOMEM	,	V_82
parent	,	V_86
dev_get_drvdata	,	F_37
modes	,	V_89
spin_lock_init	,	F_38
val2	,	V_40
STM32F4_ADON	,	V_16
channel	,	V_33
writel_relaxed	,	F_6
iio_priv_to_dev	,	F_53
stm32_adc_probe	,	F_35
writeval	,	V_62
dev	,	V_75
INDIO_DIRECT_MODE	,	V_90
property	,	V_77
lock	,	V_10
"clk enable failed\n"	,	L_9
STM32F4_SQ1_SHIFT	,	V_34
val	,	V_7
ARRAY_SIZE	,	F_31
iio_device_claim_direct_mode	,	F_21
clk	,	V_91
"reg"	,	L_4
indexed	,	V_68
stm32_adc_readw	,	F_3
stm32f4_adc123_channels	,	V_80
bits	,	V_8
stm32_adc_chan_of_init	,	F_29
wait_for_completion_interruptible_timeout	,	F_19
stm32_adc_readl	,	F_1
stm32_adc_conv_irq_disable	,	F_12
STM32F4_ADC_SQR3	,	V_31
indio_dev	,	V_22
iio_device_release_direct_mode	,	F_22
stm32_adc	,	V_1
STM32F4_ADC_SQR1	,	V_35
IRQ_HANDLED	,	V_55
"Invalid channel %d\n"	,	L_3
node	,	V_74
STM32F4_EXTEN_MASK	,	V_17
STM32F4_ADC_CR2	,	V_14
STM32F4_ADC_CR1	,	V_11
stm32_adc_debugfs_reg_access	,	F_26
of_node	,	V_76
GFP_KERNEL	,	V_81
iio_priv	,	F_17
err_clk_disable	,	V_92
status	,	V_52
of_property_for_each_u32	,	F_34
cur	,	V_79
ENODEV	,	V_85
iio_device_unregister	,	F_54
IRQ_NONE	,	V_56
STM32F4_SQ1_MASK	,	V_32
__be32	,	T_4
flags	,	V_9
usleep_range	,	F_14
IIO_CHAN_INFO_RAW	,	V_42
device_node	,	V_73
init_completion	,	F_39
result	,	V_27
of_property_read_u32	,	F_42
IIO_CHAN_INFO_SCALE	,	V_45
"iio dev register failed\n"	,	L_10
stm32_adc_of_xlate	,	F_25
prop	,	V_78
stm32_adc_conv_irq_enable	,	F_11
of_phandle_args	,	V_57
"st,adc-channels"	,	L_1
u16	,	T_2
scan_index	,	V_65
stm32_adc_remove	,	F_51
clk_prepare_enable	,	F_48
completion	,	V_29
devm_iio_device_alloc	,	F_36
"failed to get irq\n"	,	L_6
realbits	,	V_48
"Can't get clock\n"	,	L_8
iiospec	,	V_58
irq	,	V_50
i	,	V_59
stm32_adc_chan_init_one	,	F_27
EINVAL	,	V_44
devm_kcalloc	,	F_33
chan	,	V_24
complete	,	F_24
IIO_VOLTAGE	,	V_43
platform_device	,	V_83
stm32_adc_isr	,	F_23
num_channels	,	V_60
data	,	V_51
STM32_ADC_TIMEOUT	,	V_37
stm32_adc_writel	,	F_5
sign	,	V_71
scan_type	,	V_47
STM32F4_L_MASK	,	V_36
reinit_completion	,	F_18
of_property_count_u32_elems	,	F_30
pdev	,	V_84
info_mask_shared_by_type	,	V_70
stm32_adc_clr_bits	,	F_10
u32	,	T_1
reg	,	V_3
buffer	,	V_30
platform_get_irq	,	F_43
info	,	V_87
ret	,	V_28
adc	,	V_2
res	,	V_25
STM32F4_EOCS	,	V_15
offset	,	V_6
vref_mv	,	V_46
PTR_ERR	,	F_47
readval	,	V_63
spin_unlock_irqrestore	,	F_9
ETIMEDOUT	,	V_38
info_mask_separate	,	V_69
"Bad st,adc-channels?\n"	,	L_2
readl_relaxed	,	F_2
stm32_adc_stop_conv	,	F_15
storagebits	,	V_72
readw_relaxed	,	F_4
channels	,	V_61
spin_lock_irqsave	,	F_8
STM32F4_SWSTART	,	V_18
name	,	V_67
stm32_adc_set_bits	,	F_7
STM32F4_ADC_DR	,	V_54
STM32F4_EOCIE	,	V_12
platform_set_drvdata	,	F_41
iio_chan_spec	,	V_23
iio_dev	,	V_21
platform_get_drvdata	,	F_52
stm32_adc_iio_info	,	V_88
stm32_adc_chan_spec	,	V_64
STM32F4_SCAN	,	V_13
STM32F4_ADC_SR	,	V_19
timeout	,	V_26
dev_err	,	F_32
datasheet_name	,	V_66
common	,	V_4
STM32F4_EOC	,	V_53
iio_device_register	,	F_49
"failed to request IRQ\n"	,	L_7
mask	,	V_41
STM32F4_STRT	,	V_20
dev_name	,	F_40
devm_clk_get	,	F_45
stm32_adc_start_conv	,	F_13
irqreturn_t	,	T_3
clk_disable_unprepare	,	F_50
stm32_adc_single_conv	,	F_16
BIT	,	F_28
IIO_VAL_INT	,	V_39
stm32_adc_read_raw	,	F_20
IIO_VAL_FRACTIONAL_LOG2	,	V_49
"missing reg property\n"	,	L_5
base	,	V_5
devm_request_irq	,	F_44
IS_ERR	,	F_46
