
---------- Begin Simulation Statistics ----------
final_tick                                93223924000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 177747                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661256                       # Number of bytes of host memory used
host_op_rate                                   178096                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   562.60                       # Real time elapsed on the host
host_tick_rate                              165702254                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.093224                       # Number of seconds simulated
sim_ticks                                 93223924000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.864478                       # CPI: cycles per instruction
system.cpu.discardedOps                        190163                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        52387257                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.536343                       # IPC: instructions per cycle
system.cpu.numCycles                        186447848                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       134060591                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       174164                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        381561                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         4875                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1620062                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          553                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3240758                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            553                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486254                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735747                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81003                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104062                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102045                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904138                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65419                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             695                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                287                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              408                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     50370348                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50370348                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50370467                       # number of overall hits
system.cpu.dcache.overall_hits::total        50370467                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1696298                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1696298                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1704591                       # number of overall misses
system.cpu.dcache.overall_misses::total       1704591                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  38644834476                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  38644834476                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  38644834476                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  38644834476                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52066646                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52066646                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52075058                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52075058                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032579                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032579                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032733                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032733                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22781.866439                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22781.866439                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22671.030456                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22671.030456                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       231449                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8143                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.423063                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1477734                       # number of writebacks
system.cpu.dcache.writebacks::total           1477734                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        84628                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        84628                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        84628                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        84628                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1611670                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1611670                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1619958                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1619958                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  35132556985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  35132556985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  35801583928                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  35801583928                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030954                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030954                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031108                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031108                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21798.852734                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21798.852734                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22100.316137                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22100.316137                       # average overall mshr miss latency
system.cpu.dcache.replacements                1619831                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40054761                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40054761                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1062803                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1062803                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18839118996                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18839118996                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41117564                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41117564                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025848                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025848                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17725.880522                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17725.880522                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12219                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12219                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1050584                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1050584                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17534645496                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17534645496                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.025551                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.025551                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16690.379347                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16690.379347                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10315587                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10315587                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       633495                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       633495                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19805715480                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19805715480                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.057858                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.057858                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 31264.201738                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31264.201738                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        72409                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        72409                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       561086                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       561086                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17597911489                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17597911489                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.051245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.051245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 31364.018152                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31364.018152                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8293                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8293                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8412                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8412                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.985854                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.985854                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8288                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8288                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    669026943                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    669026943                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.985259                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.985259                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 80722.362814                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 80722.362814                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        13000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        13000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  93223924000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.338082                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51990501                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1619959                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.093714                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.338082                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994829                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994829                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53695093                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53695093                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  93223924000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  93223924000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  93223924000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42687935                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43476990                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025743                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10280309                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10280309                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10280309                       # number of overall hits
system.cpu.icache.overall_hits::total        10280309                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          737                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            737                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          737                       # number of overall misses
system.cpu.icache.overall_misses::total           737                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54673000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54673000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54673000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54673000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10281046                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10281046                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10281046                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10281046                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74183.175034                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74183.175034                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74183.175034                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74183.175034                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          231                       # number of writebacks
system.cpu.icache.writebacks::total               231                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          737                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          737                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          737                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          737                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53936000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53936000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53936000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53936000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73183.175034                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73183.175034                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73183.175034                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73183.175034                       # average overall mshr miss latency
system.cpu.icache.replacements                    231                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10280309                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10280309                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          737                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           737                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54673000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54673000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10281046                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10281046                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74183.175034                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74183.175034                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          737                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          737                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53936000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53936000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73183.175034                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73183.175034                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  93223924000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           409.734833                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10281046                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               737                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13949.858887                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   409.734833                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.400132                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.400132                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.494141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10281783                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10281783                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  93223924000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  93223924000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  93223924000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  93223924000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   72                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1413216                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1413288                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  72                       # number of overall hits
system.l2.overall_hits::.cpu.data             1413216                       # number of overall hits
system.l2.overall_hits::total                 1413288                       # number of overall hits
system.l2.demand_misses::.cpu.inst                665                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             206743                       # number of demand (read+write) misses
system.l2.demand_misses::total                 207408                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               665                       # number of overall misses
system.l2.overall_misses::.cpu.data            206743                       # number of overall misses
system.l2.overall_misses::total                207408                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52052500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17383453500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17435506000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52052500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17383453500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17435506000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              737                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1619959                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1620696                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             737                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1619959                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1620696                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.902307                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.127622                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.127975                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.902307                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.127622                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.127975                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78274.436090                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84082.428426                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84063.806603                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78274.436090                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84082.428426                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84063.806603                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              113631                       # number of writebacks
system.l2.writebacks::total                    113631                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        206737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            207402                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       206737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207402                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45402500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15315706500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15361109000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45402500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15315706500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15361109000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.902307                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.127619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.127971                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.902307                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.127619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.127971                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68274.436090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74083.045125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74064.420787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68274.436090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74083.045125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74064.420787                       # average overall mshr miss latency
system.l2.replacements                         174712                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1477734                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1477734                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1477734                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1477734                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          223                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              223                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          223                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          223                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            425076                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                425076                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          137423                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              137423                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11906968500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11906968500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        562499                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            562499                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.244308                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.244308                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86644.655553                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86644.655553                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       137423                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         137423                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10532738500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10532738500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.244308                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.244308                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76644.655553                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76644.655553                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 72                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52052500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52052500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.902307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.902307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78274.436090                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78274.436090                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          665                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          665                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45402500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45402500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.902307                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.902307                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68274.436090                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68274.436090                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        988140                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            988140                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        69320                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           69320                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5476485000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5476485000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1057460                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1057460                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.065553                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.065553                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79002.957299                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79002.957299                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        69314                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        69314                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4782968000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4782968000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.065548                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.065548                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69004.356984                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69004.356984                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  93223924000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31983.038891                       # Cycle average of tags in use
system.l2.tags.total_refs                     3235877                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    207480                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.596091                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.957135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        81.008715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31876.073041                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972781                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976045                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1236                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        13316                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        18074                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6679246                       # Number of tag accesses
system.l2.tags.data_accesses                  6679246                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  93223924000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    113631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    206665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007840680500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6767                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6767                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              542189                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             106977                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      207402                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     113631                       # Number of write requests accepted
system.mem_ctrls.readBursts                    207402                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   113631                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     72                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                207402                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               113631                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  148273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6767                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.636619                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.893539                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     88.339287                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6632     98.01%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          124      1.83%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            4      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6767                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.788533                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.757618                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.031745                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4207     62.17%     62.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               27      0.40%     62.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2306     34.08%     96.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              213      3.15%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.18%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6767                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13273728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7272384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    142.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     78.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   93215891500                       # Total gap between requests
system.mem_ctrls.avgGap                     290362.34                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13226560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7270912                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 456535.170092175074                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 141879460.040750920773                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 77994056.547115519643                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          665                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       206737                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       113631                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18161750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6795870000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2183245104750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27310.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32872.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19213463.80                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13231168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13273728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7272384                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7272384                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          665                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       206737                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         207402                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       113631                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        113631                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       456535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    141928889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        142385425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       456535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       456535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     78009846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        78009846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     78009846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       456535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    141928889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       220395271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               207330                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              113608                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13012                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12907                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12788                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12490                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12778                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13034                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12965                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13038                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12894                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7226                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7089                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7094                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6643                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         7102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7000                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7116                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2926594250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1036650000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6814031750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14115.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32865.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              140595                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              71953                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            67.81                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.33                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       108390                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   189.501172                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   110.583636                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   255.840876                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        72297     66.70%     66.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        14270     13.17%     79.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2501      2.31%     82.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2086      1.92%     84.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9851      9.09%     93.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          528      0.49%     93.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          363      0.33%     94.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          315      0.29%     94.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6179      5.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       108390                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13269120                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7270912                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              142.335995                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               77.994057                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.72                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  93223924000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       390607980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       207613065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      744009420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     300343140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7358470080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  24676653750                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  15017647200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   48695344635                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   522.348154                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  38788038250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3112720000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  51323165750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       383296620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       203726985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      736326780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     292690620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7358470080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  24144176280                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  15466049280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   48584736645                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   521.161678                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  39956037000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3112720000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  50155167000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  93223924000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              69979                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       113631                       # Transaction distribution
system.membus.trans_dist::CleanEvict            60528                       # Transaction distribution
system.membus.trans_dist::ReadExReq            137423                       # Transaction distribution
system.membus.trans_dist::ReadExResp           137423                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         69979                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       588963                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 588963                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20546112                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20546112                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            207402                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  207402    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              207402                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  93223924000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           874117500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1117118000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1058197                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1591365                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          231                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          203178                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           562499                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          562499                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           737                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1057460                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1705                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4859749                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4861454                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        61952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    198252352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              198314304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          174712                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7272384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1795408                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003023                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.054901                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1789980     99.70%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5428      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1795408                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  93223924000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3098344000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1105500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2429941494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
