Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  8 16:50:56 2025
| Host         : KABASH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
| Design       : alchitry_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   115 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             269 |           86 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                 Enable Signal                                 |                                Set/Reset Signal                                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                               | reset_cond/M_reset_cond_in                                                     |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | lane_cycle/driver/D_bit_ctr_d                                                 | reset_cond/Q[0]                                                                |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | lane_cycle/driver/D_pixel_address_ctr_d                                       | reset_cond/Q[0]                                                                |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | sushi_cycle/forLoop_idx_0_1255159977[1].ext_button_cond/E[0]                  | reset_cond/Q[0]                                                                |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | sushi_cycle/driver/D_bit_ctr_d                                                | reset_cond/Q[0]                                                                |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | sushi_cycle/driver/D_pixel_address_ctr_d                                      | reset_cond/Q[0]                                                                |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | lane_cycle/driver/D_ctr_d                                                     | reset_cond/Q[0]                                                                |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | sushi_cycle/driver/D_ctr_d                                                    | reset_cond/Q[0]                                                                |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG |                                                                               | reset_cond/Q[0]                                                                |                8 |             12 |         1.50 |
|  clk_IBUF_BUFG | lane_cycle/driver/D_rst_ctr_d                                                 | reset_cond/Q[0]                                                                |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | sushi_cycle/driver/D_rst_ctr_d                                                | reset_cond/Q[0]                                                                |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | sushi_cycle/forLoop_idx_0_1004409764[1].io_button_cond/D_ctr_q_reg[14]_0      | sushi_cycle/forLoop_idx_0_1004409764[1].io_button_cond/sync/D_pipe_q_reg[1]_0  |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/D_ctr_q[0]_i_2__3_n_0  | sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/sync/D_pipe_q_reg[1]_0  |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | sushi_cycle/forLoop_idx_0_1004409764[4].io_button_cond/D_ctr_q_reg[14]_0      | sushi_cycle/forLoop_idx_0_1004409764[4].io_button_cond/sync/D_pipe_q_reg[1]_0  |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | sushi_cycle/forLoop_idx_0_1255159977[0].ext_button_cond/D_ctr_q[0]_i_2__1_n_0 | sushi_cycle/forLoop_idx_0_1255159977[0].ext_button_cond/sync/D_pipe_q_reg[1]_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | sushi_cycle/forLoop_idx_0_1255159977[1].ext_button_cond/D_ctr_q_reg[14]_0     | sushi_cycle/forLoop_idx_0_1255159977[1].ext_button_cond/sync/D_pipe_q_reg[1]_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | sushi_cycle/forLoop_idx_0_1255159977[2].ext_button_cond/sel                   | sushi_cycle/forLoop_idx_0_1255159977[2].ext_button_cond/sync/D_pipe_q_reg[1]_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | lane_cycle/forLoop_idx_0_1019905447[0].ext_button_cond/D_ctr_q[0]_i_1__1_n_0  | sushi_cycle/forLoop_idx_0_1255159977[0].ext_button_cond/sync/D_pipe_q_reg[1]_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | lane_cycle/forLoop_idx_0_1019905447[1].ext_button_cond/D_ctr_q[0]_i_1__0_n_0  | sushi_cycle/forLoop_idx_0_1255159977[1].ext_button_cond/sync/D_pipe_q_reg[1]_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | lane_cycle/forLoop_idx_0_1019905447[2].ext_button_cond/D_ctr_q_reg[14]_0      | sushi_cycle/forLoop_idx_0_1255159977[2].ext_button_cond/sync/D_pipe_q_reg[1]_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | lane_cycle/forLoop_idx_0_643672040[1].io_button_cond/D_ctr_q_reg[14]_0        | sushi_cycle/forLoop_idx_0_1004409764[1].io_button_cond/sync/D_pipe_q_reg[1]_0  |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | lane_cycle/forLoop_idx_0_643672040[3].io_button_cond/D_ctr_q[0]_i_1__3_n_0    | sushi_cycle/forLoop_idx_0_1004409764[3].io_button_cond/sync/D_pipe_q_reg[1]_0  |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | lane_cycle/forLoop_idx_0_643672040[4].io_button_cond/D_ctr_q[0]_i_1__2_n_0    | sushi_cycle/forLoop_idx_0_1004409764[4].io_button_cond/sync/D_pipe_q_reg[1]_0  |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                                                                               |                                                                                |               16 |             24 |         1.50 |
+----------------+-------------------------------------------------------------------------------+--------------------------------------------------------------------------------+------------------+----------------+--------------+


