// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_25u_config12_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        layer9_out_dout,
        layer9_out_num_data_valid,
        layer9_out_fifo_cap,
        layer9_out_empty_n,
        layer9_out_read,
        y0_input_TDATA,
        y0_input_TVALID,
        y0_input_TREADY,
        layer12_out_din,
        layer12_out_num_data_valid,
        layer12_out_fifo_cap,
        layer12_out_full_n,
        layer12_out_write
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [63:0] layer9_out_dout;
input  [3:0] layer9_out_num_data_valid;
input  [3:0] layer9_out_fifo_cap;
input   layer9_out_empty_n;
output   layer9_out_read;
input  [15:0] y0_input_TDATA;
input   y0_input_TVALID;
output   y0_input_TREADY;
output  [399:0] layer12_out_din;
input  [1:0] layer12_out_num_data_valid;
input  [1:0] layer12_out_fifo_cap;
input   layer12_out_full_n;
output   layer12_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg layer9_out_read;
reg layer12_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    y0_input_TDATA_blk_n;
wire    ap_CS_fsm_state9;
reg    layer12_out_blk_n;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire   [15:0] out_data_q1;
reg   [15:0] out_data_load_reg_372;
wire   [15:0] out_data_1_q1;
reg   [15:0] out_data_1_load_reg_377;
wire   [15:0] out_data_q0;
reg   [15:0] out_data_load_1_reg_382;
wire   [15:0] out_data_1_q0;
reg   [15:0] out_data_1_load_1_reg_387;
wire    ap_CS_fsm_state5;
reg   [15:0] out_data_load_2_reg_412;
reg   [15:0] out_data_1_load_2_reg_417;
reg   [15:0] out_data_load_3_reg_422;
reg   [15:0] out_data_1_load_3_reg_427;
wire    ap_CS_fsm_state6;
reg   [15:0] out_data_load_4_reg_452;
reg   [15:0] out_data_1_load_4_reg_457;
reg   [15:0] out_data_load_5_reg_462;
reg   [15:0] out_data_1_load_5_reg_467;
wire    ap_CS_fsm_state7;
reg   [15:0] out_data_load_6_reg_492;
reg   [15:0] out_data_1_load_6_reg_497;
reg   [15:0] out_data_load_7_reg_502;
reg   [15:0] out_data_1_load_7_reg_507;
wire    ap_CS_fsm_state8;
reg   [15:0] out_data_load_8_reg_532;
reg   [15:0] out_data_1_load_8_reg_537;
reg   [15:0] out_data_load_9_reg_542;
reg   [15:0] out_data_1_load_9_reg_547;
reg   [3:0] out_data_address0;
reg    out_data_ce0;
reg    out_data_we0;
reg   [3:0] out_data_address1;
reg    out_data_ce1;
reg    out_data_we1;
reg   [3:0] out_data_1_address0;
reg    out_data_1_ce0;
reg    out_data_1_we0;
reg   [3:0] out_data_1_address1;
reg    out_data_1_ce1;
reg    out_data_1_we1;
wire    grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_ap_start;
wire    grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_ap_done;
wire    grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_ap_idle;
wire    grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_ap_ready;
wire    grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_layer9_out_read;
wire   [3:0] grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_1_address0;
wire    grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_1_ce0;
wire    grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_1_we0;
wire   [15:0] grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_1_d0;
wire   [3:0] grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_1_address1;
wire    grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_1_ce1;
wire    grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_1_we1;
wire   [15:0] grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_1_d1;
wire   [3:0] grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_address0;
wire    grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_ce0;
wire    grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_we0;
wire   [15:0] grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_d0;
wire   [3:0] grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_address1;
wire    grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_ce1;
wire    grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_we1;
wire   [15:0] grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_d1;
reg    grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_ap_start_reg;
reg    ap_block_state1_ignore_call8;
wire    ap_CS_fsm_state2;
reg    ap_block_state9;
reg   [8:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    regslice_both_y0_input_U_apdone_blk;
wire   [15:0] y0_input_TDATA_int_regslice;
wire    y0_input_TVALID_int_regslice;
reg    y0_input_TREADY_int_regslice;
wire    regslice_both_y0_input_U_ack_in;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 9'd1;
#0 grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_ap_start_reg = 1'b0;
end

myproject_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_25u_config12_s_out_data_RqcK #(
    .DataWidth( 16 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
out_data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_data_address0),
    .ce0(out_data_ce0),
    .we0(out_data_we0),
    .d0(grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_d0),
    .q0(out_data_q0),
    .address1(out_data_address1),
    .ce1(out_data_ce1),
    .we1(out_data_we1),
    .d1(grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_d1),
    .q1(out_data_q1)
);

myproject_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_25u_config12_s_out_data_RqcK #(
    .DataWidth( 16 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
out_data_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(out_data_1_address0),
    .ce0(out_data_1_ce0),
    .we0(out_data_1_we0),
    .d0(grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_1_d0),
    .q0(out_data_1_q0),
    .address1(out_data_1_address1),
    .ce1(out_data_1_ce1),
    .we1(out_data_1_we1),
    .d1(grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_1_d1),
    .q1(out_data_1_q1)
);

myproject_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1 grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_ap_start),
    .ap_done(grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_ap_done),
    .ap_idle(grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_ap_idle),
    .ap_ready(grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_ap_ready),
    .layer9_out_dout(layer9_out_dout),
    .layer9_out_num_data_valid(4'd0),
    .layer9_out_fifo_cap(4'd0),
    .layer9_out_empty_n(layer9_out_empty_n),
    .layer9_out_read(grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_layer9_out_read),
    .out_data_1_address0(grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_1_address0),
    .out_data_1_ce0(grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_1_ce0),
    .out_data_1_we0(grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_1_we0),
    .out_data_1_d0(grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_1_d0),
    .out_data_1_address1(grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_1_address1),
    .out_data_1_ce1(grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_1_ce1),
    .out_data_1_we1(grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_1_we1),
    .out_data_1_d1(grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_1_d1),
    .out_data_address0(grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_address0),
    .out_data_ce0(grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_ce0),
    .out_data_we0(grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_we0),
    .out_data_d0(grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_d0),
    .out_data_address1(grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_address1),
    .out_data_ce1(grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_ce1),
    .out_data_we1(grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_we1),
    .out_data_d1(grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_d1)
);

myproject_regslice_both #(
    .DataWidth( 16 ))
regslice_both_y0_input_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(y0_input_TDATA),
    .vld_in(y0_input_TVALID),
    .ack_in(regslice_both_y0_input_U_ack_in),
    .data_out(y0_input_TDATA_int_regslice),
    .vld_out(y0_input_TVALID_int_regslice),
    .ack_out(y0_input_TREADY_int_regslice),
    .apdone_blk(regslice_both_y0_input_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((layer12_out_full_n == 1'b0) | (y0_input_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_ap_start_reg <= 1'b1;
        end else if ((grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_ap_ready == 1'b1)) begin
            grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        out_data_1_load_1_reg_387 <= out_data_1_q0;
        out_data_1_load_reg_377 <= out_data_1_q1;
        out_data_load_1_reg_382 <= out_data_q0;
        out_data_load_reg_372 <= out_data_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        out_data_1_load_2_reg_417 <= out_data_1_q1;
        out_data_1_load_3_reg_427 <= out_data_1_q0;
        out_data_load_2_reg_412 <= out_data_q1;
        out_data_load_3_reg_422 <= out_data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        out_data_1_load_4_reg_457 <= out_data_1_q1;
        out_data_1_load_5_reg_467 <= out_data_1_q0;
        out_data_load_4_reg_452 <= out_data_q1;
        out_data_load_5_reg_462 <= out_data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_1_load_6_reg_497 <= out_data_1_q1;
        out_data_1_load_7_reg_507 <= out_data_1_q0;
        out_data_load_6_reg_492 <= out_data_q1;
        out_data_load_7_reg_502 <= out_data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        out_data_1_load_8_reg_537 <= out_data_1_q1;
        out_data_1_load_9_reg_547 <= out_data_1_q0;
        out_data_load_8_reg_532 <= out_data_q1;
        out_data_load_9_reg_542 <= out_data_q0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (real_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if (((layer12_out_full_n == 1'b0) | (y0_input_TVALID_int_regslice == 1'b0))) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((layer12_out_full_n == 1'b0) | (y0_input_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((layer12_out_full_n == 1'b0) | (y0_input_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        layer12_out_blk_n = layer12_out_full_n;
    end else begin
        layer12_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((layer12_out_full_n == 1'b0) | (y0_input_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
        layer12_out_write = 1'b1;
    end else begin
        layer12_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        layer9_out_read = grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_layer9_out_read;
    end else begin
        layer9_out_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        out_data_1_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_1_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        out_data_1_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        out_data_1_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        out_data_1_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_data_1_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        out_data_1_address0 = grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_1_address0;
    end else begin
        out_data_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        out_data_1_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_1_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        out_data_1_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        out_data_1_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        out_data_1_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_data_1_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        out_data_1_address1 = grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_1_address1;
    end else begin
        out_data_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        out_data_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        out_data_1_ce0 = grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_1_ce0;
    end else begin
        out_data_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        out_data_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        out_data_1_ce1 = grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_1_ce1;
    end else begin
        out_data_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        out_data_1_we0 = grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_1_we0;
    end else begin
        out_data_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        out_data_1_we1 = grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_1_we1;
    end else begin
        out_data_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        out_data_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        out_data_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        out_data_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        out_data_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_data_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        out_data_address0 = grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_address0;
    end else begin
        out_data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        out_data_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        out_data_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        out_data_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        out_data_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_data_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        out_data_address1 = grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_address1;
    end else begin
        out_data_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        out_data_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        out_data_ce0 = grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_ce0;
    end else begin
        out_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        out_data_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        out_data_ce1 = grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_ce1;
    end else begin
        out_data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        out_data_we0 = grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_we0;
    end else begin
        out_data_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        out_data_we1 = grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_out_data_we1;
    end else begin
        out_data_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        y0_input_TDATA_blk_n = y0_input_TVALID_int_regslice;
    end else begin
        y0_input_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((layer12_out_full_n == 1'b0) | (y0_input_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
        y0_input_TREADY_int_regslice = 1'b1;
    end else begin
        y0_input_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if ((~((layer12_out_full_n == 1'b0) | (y0_input_TVALID_int_regslice == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call8 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state9 = ((layer12_out_full_n == 1'b0) | (y0_input_TVALID_int_regslice == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_ap_start = grp_concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1_fu_287_ap_start_reg;

assign layer12_out_din = {{{{{{{{{{{{{{{{{{{{{{{{{y0_input_TDATA_int_regslice}, {out_data_1_q0}}, {out_data_q0}}, {out_data_1_q1}}, {out_data_q1}}, {out_data_1_load_9_reg_547}}, {out_data_load_9_reg_542}}, {out_data_1_load_8_reg_537}}, {out_data_load_8_reg_532}}, {out_data_1_load_7_reg_507}}, {out_data_load_7_reg_502}}, {out_data_1_load_6_reg_497}}, {out_data_load_6_reg_492}}, {out_data_1_load_5_reg_467}}, {out_data_load_5_reg_462}}, {out_data_1_load_4_reg_457}}, {out_data_load_4_reg_452}}, {out_data_1_load_3_reg_427}}, {out_data_load_3_reg_422}}, {out_data_1_load_2_reg_417}}, {out_data_load_2_reg_412}}, {out_data_1_load_1_reg_387}}, {out_data_load_1_reg_382}}, {out_data_1_load_reg_377}}, {out_data_load_reg_372}};

assign start_out = real_start;

assign y0_input_TREADY = regslice_both_y0_input_U_ack_in;

endmodule //myproject_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_25u_config12_s
