// Seed: 2110951807
module module_0 ();
  wire id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input uwire id_6
);
  supply1 id_8;
  assign id_3 = id_5;
  tri0 id_9;
  if (1'b0) begin : LABEL_0
    wire id_10;
    supply0 id_11 = id_4;
    id_12(
        .id_0(id_3)
    );
  end else begin : LABEL_0
    assign id_8 = id_8 && id_9;
  end
  module_0 modCall_1 ();
endmodule
