# VHDL Processor

![alt text](https://github.com/DiogoVDDC/VHDL_Processor/blob/master/CPU_FSM.png)
