{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79985,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00015281,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 6.965e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 8.08278e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 6.965e-05,
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 11.2608,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 22.5216,
	"finish__design__instance__count__class:timing_repair_buffer": 11,
	"finish__design__instance__area__class:timing_repair_buffer": 48.7968,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 200.192,
	"finish__design__instance__count__class:multi_input_combinational_cell": 8,
	"finish__design__instance__area__class:multi_input_combinational_cell": 85.0816,
	"finish__design__instance__count": 31,
	"finish__design__instance__area": 367.853,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 4.12717,
	"finish__clock__skew__setup": 0.00231562,
	"finish__clock__skew__hold": 0.00231562,
	"finish__timing__drv__max_slew_limit": 0.886494,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.973952,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000104727,
	"finish__power__switching__total": 2.66245e-05,
	"finish__power__leakage__total": 1.65801e-10,
	"finish__power__total": 0.000131352,
	"finish__design__io": 12,
	"finish__design__die__area": 3472.16,
	"finish__design__core__area": 3052.93,
	"finish__design__instance__count": 75,
	"finish__design__instance__area": 422.906,
	"finish__design__instance__count__stdcell": 75,
	"finish__design__instance__area__stdcell": 422.906,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.138525,
	"finish__design__instance__utilization__stdcell": 0.138525,
	"finish__design__rows": 20,
	"finish__design__rows:unithd": 20,
	"finish__design__sites": 2440,
	"finish__design__sites:unithd": 2440,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}