#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x562fd0212040 .scope module, "tb_FA" "tb_FA" 2 1;
 .timescale 0 0;
P_0x562fd02121c0 .param/l "CLK_PERIOD" 0 2 4, +C4<00000000000000000000000000001010>;
v0x562fd02307b0_0 .var "a", 0 0;
v0x562fd0230870_0 .var "b", 0 0;
v0x562fd0230930_0 .var "cin", 0 0;
v0x562fd02309d0_0 .var "clk", 0 0;
v0x562fd0230a70_0 .net "cout", 0 0, v0x562fd022fd80_0;  1 drivers
v0x562fd0230b60_0 .net "sum", 0 0, v0x562fd022e020_0;  1 drivers
S_0x562fd0212260 .scope module, "dut" "FA" 2 12, 3 1 0, S_0x562fd0212040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cin"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /OUTPUT 1 "sum"
    .port_info 5 /OUTPUT 1 "cout"
v0x562fd0230000_0 .net "a", 0 0, v0x562fd02307b0_0;  1 drivers
v0x562fd02300c0_0 .net "aandb", 0 0, v0x562fd022f300_0;  1 drivers
v0x562fd02301d0_0 .net "axorb", 0 0, v0x562fd022d730_0;  1 drivers
v0x562fd0230270_0 .net "b", 0 0, v0x562fd0230870_0;  1 drivers
v0x562fd0230360_0 .net "cin", 0 0, v0x562fd0230930_0;  1 drivers
v0x562fd02304a0_0 .net "cinandaxorb", 0 0, v0x562fd022e980_0;  1 drivers
v0x562fd0230590_0 .net "clk", 0 0, v0x562fd02309d0_0;  1 drivers
v0x562fd0230630_0 .net "cout", 0 0, v0x562fd022fd80_0;  alias, 1 drivers
v0x562fd02306d0_0 .net "sum", 0 0, v0x562fd022e020_0;  alias, 1 drivers
L_0x562fd0230c50 .reduce/nor v0x562fd0230870_0;
L_0x562fd0230cf0 .reduce/nor v0x562fd0230930_0;
S_0x562fd01d50d0 .scope module, "swap1" "cswap" 3 6, 3 13 0, S_0x562fd0212260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Cin"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "I2"
    .port_info 4 /OUTPUT 1 "Cout"
    .port_info 5 /OUTPUT 1 "O1"
    .port_info 6 /OUTPUT 1 "O2"
v0x562fd01d5350_0 .net "Cin", 0 0, v0x562fd02307b0_0;  alias, 1 drivers
v0x562fd022d510_0 .var "Cout", 0 0;
v0x562fd022d5d0_0 .net "I1", 0 0, v0x562fd0230870_0;  alias, 1 drivers
v0x562fd022d670_0 .net "I2", 0 0, L_0x562fd0230c50;  1 drivers
v0x562fd022d730_0 .var "O1", 0 0;
v0x562fd022d840_0 .var "O2", 0 0;
v0x562fd022d900_0 .net "clk", 0 0, v0x562fd02309d0_0;  alias, 1 drivers
E_0x562fd020fb80 .event edge, v0x562fd01d5350_0, v0x562fd022d5d0_0, v0x562fd022d670_0;
S_0x562fd022daa0 .scope module, "swap2" "cswap" 3 7, 3 13 0, S_0x562fd0212260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Cin"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "I2"
    .port_info 4 /OUTPUT 1 "Cout"
    .port_info 5 /OUTPUT 1 "O1"
    .port_info 6 /OUTPUT 1 "O2"
v0x562fd022dd60_0 .net "Cin", 0 0, v0x562fd022d730_0;  alias, 1 drivers
v0x562fd022de20_0 .var "Cout", 0 0;
v0x562fd022dec0_0 .net "I1", 0 0, v0x562fd0230930_0;  alias, 1 drivers
v0x562fd022df60_0 .net "I2", 0 0, L_0x562fd0230cf0;  1 drivers
v0x562fd022e020_0 .var "O1", 0 0;
v0x562fd022e130_0 .var "O2", 0 0;
v0x562fd022e1f0_0 .net "clk", 0 0, v0x562fd02309d0_0;  alias, 1 drivers
E_0x562fd020fbc0 .event edge, v0x562fd022d730_0, v0x562fd022dec0_0, v0x562fd022df60_0;
S_0x562fd022e350 .scope module, "swap3" "cswap" 3 8, 3 13 0, S_0x562fd0212260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Cin"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "I2"
    .port_info 4 /OUTPUT 1 "Cout"
    .port_info 5 /OUTPUT 1 "O1"
    .port_info 6 /OUTPUT 1 "O2"
v0x562fd022e630_0 .net "Cin", 0 0, v0x562fd0230930_0;  alias, 1 drivers
v0x562fd022e720_0 .var "Cout", 0 0;
L_0x7f50c13f2018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562fd022e7c0_0 .net "I1", 0 0, L_0x7f50c13f2018;  1 drivers
v0x562fd022e890_0 .net "I2", 0 0, v0x562fd022d730_0;  alias, 1 drivers
v0x562fd022e980_0 .var "O1", 0 0;
v0x562fd022ea90_0 .var "O2", 0 0;
v0x562fd022eb50_0 .net "clk", 0 0, v0x562fd02309d0_0;  alias, 1 drivers
E_0x562fd022e5d0 .event edge, v0x562fd022dec0_0, v0x562fd022e7c0_0, v0x562fd022d730_0;
S_0x562fd022ed60 .scope module, "swap4" "cswap" 3 9, 3 13 0, S_0x562fd0212260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Cin"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "I2"
    .port_info 4 /OUTPUT 1 "Cout"
    .port_info 5 /OUTPUT 1 "O1"
    .port_info 6 /OUTPUT 1 "O2"
v0x562fd022f060_0 .net "Cin", 0 0, v0x562fd02307b0_0;  alias, 1 drivers
v0x562fd022f120_0 .var "Cout", 0 0;
L_0x7f50c13f2060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562fd022f1c0_0 .net "I1", 0 0, L_0x7f50c13f2060;  1 drivers
v0x562fd022f260_0 .net "I2", 0 0, v0x562fd0230870_0;  alias, 1 drivers
v0x562fd022f300_0 .var "O1", 0 0;
v0x562fd022f3f0_0 .var "O2", 0 0;
v0x562fd022f4b0_0 .net "clk", 0 0, v0x562fd02309d0_0;  alias, 1 drivers
E_0x562fd022efe0 .event edge, v0x562fd01d5350_0, v0x562fd022f1c0_0, v0x562fd022d5d0_0;
S_0x562fd022f670 .scope module, "swap5" "cswap" 3 10, 3 13 0, S_0x562fd0212260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Cin"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "I2"
    .port_info 4 /OUTPUT 1 "Cout"
    .port_info 5 /OUTPUT 1 "O1"
    .port_info 6 /OUTPUT 1 "O2"
v0x562fd022f9c0_0 .net "Cin", 0 0, v0x562fd022f300_0;  alias, 1 drivers
v0x562fd022fa80_0 .var "Cout", 0 0;
L_0x7f50c13f20a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x562fd022fb20_0 .net "I1", 0 0, L_0x7f50c13f20a8;  1 drivers
v0x562fd022fbc0_0 .net "I2", 0 0, v0x562fd022e980_0;  alias, 1 drivers
v0x562fd022fc90_0 .var "O1", 0 0;
v0x562fd022fd80_0 .var "O2", 0 0;
v0x562fd022fe40_0 .net "clk", 0 0, v0x562fd02309d0_0;  alias, 1 drivers
E_0x562fd022f940 .event edge, v0x562fd022f300_0, v0x562fd022fb20_0, v0x562fd022e980_0;
    .scope S_0x562fd01d50d0;
T_0 ;
    %wait E_0x562fd020fb80;
    %load/vec4 v0x562fd01d5350_0;
    %nor/r;
    %load/vec4 v0x562fd022d5d0_0;
    %and;
    %load/vec4 v0x562fd01d5350_0;
    %load/vec4 v0x562fd022d670_0;
    %and;
    %or;
    %assign/vec4 v0x562fd022d730_0, 0;
    %load/vec4 v0x562fd01d5350_0;
    %load/vec4 v0x562fd022d5d0_0;
    %and;
    %load/vec4 v0x562fd01d5350_0;
    %nor/r;
    %load/vec4 v0x562fd022d670_0;
    %and;
    %or;
    %assign/vec4 v0x562fd022d840_0, 0;
    %load/vec4 v0x562fd01d5350_0;
    %assign/vec4 v0x562fd022d510_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x562fd022daa0;
T_1 ;
    %wait E_0x562fd020fbc0;
    %load/vec4 v0x562fd022dd60_0;
    %nor/r;
    %load/vec4 v0x562fd022dec0_0;
    %and;
    %load/vec4 v0x562fd022dd60_0;
    %load/vec4 v0x562fd022df60_0;
    %and;
    %or;
    %assign/vec4 v0x562fd022e020_0, 0;
    %load/vec4 v0x562fd022dd60_0;
    %load/vec4 v0x562fd022dec0_0;
    %and;
    %load/vec4 v0x562fd022dd60_0;
    %nor/r;
    %load/vec4 v0x562fd022df60_0;
    %and;
    %or;
    %assign/vec4 v0x562fd022e130_0, 0;
    %load/vec4 v0x562fd022dd60_0;
    %assign/vec4 v0x562fd022de20_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x562fd022e350;
T_2 ;
    %wait E_0x562fd022e5d0;
    %load/vec4 v0x562fd022e630_0;
    %nor/r;
    %load/vec4 v0x562fd022e7c0_0;
    %and;
    %load/vec4 v0x562fd022e630_0;
    %load/vec4 v0x562fd022e890_0;
    %and;
    %or;
    %assign/vec4 v0x562fd022e980_0, 0;
    %load/vec4 v0x562fd022e630_0;
    %load/vec4 v0x562fd022e7c0_0;
    %and;
    %load/vec4 v0x562fd022e630_0;
    %nor/r;
    %load/vec4 v0x562fd022e890_0;
    %and;
    %or;
    %assign/vec4 v0x562fd022ea90_0, 0;
    %load/vec4 v0x562fd022e630_0;
    %assign/vec4 v0x562fd022e720_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x562fd022ed60;
T_3 ;
    %wait E_0x562fd022efe0;
    %load/vec4 v0x562fd022f060_0;
    %nor/r;
    %load/vec4 v0x562fd022f1c0_0;
    %and;
    %load/vec4 v0x562fd022f060_0;
    %load/vec4 v0x562fd022f260_0;
    %and;
    %or;
    %assign/vec4 v0x562fd022f300_0, 0;
    %load/vec4 v0x562fd022f060_0;
    %load/vec4 v0x562fd022f1c0_0;
    %and;
    %load/vec4 v0x562fd022f060_0;
    %nor/r;
    %load/vec4 v0x562fd022f260_0;
    %and;
    %or;
    %assign/vec4 v0x562fd022f3f0_0, 0;
    %load/vec4 v0x562fd022f060_0;
    %assign/vec4 v0x562fd022f120_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x562fd022f670;
T_4 ;
    %wait E_0x562fd022f940;
    %load/vec4 v0x562fd022f9c0_0;
    %nor/r;
    %load/vec4 v0x562fd022fb20_0;
    %and;
    %load/vec4 v0x562fd022f9c0_0;
    %load/vec4 v0x562fd022fbc0_0;
    %and;
    %or;
    %assign/vec4 v0x562fd022fc90_0, 0;
    %load/vec4 v0x562fd022f9c0_0;
    %load/vec4 v0x562fd022fb20_0;
    %and;
    %load/vec4 v0x562fd022f9c0_0;
    %nor/r;
    %load/vec4 v0x562fd022fbc0_0;
    %and;
    %or;
    %assign/vec4 v0x562fd022fd80_0, 0;
    %load/vec4 v0x562fd022f9c0_0;
    %assign/vec4 v0x562fd022fa80_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x562fd0212040;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562fd02309d0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x562fd0212040;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0x562fd02309d0_0;
    %inv;
    %store/vec4 v0x562fd02309d0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x562fd0212040;
T_7 ;
    %vpi_call 2 26 "$dumpfile", "FA.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x562fd0212040 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562fd02307b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562fd0230870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562fd0230930_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562fd02307b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562fd0230870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562fd0230930_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562fd02307b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562fd0230870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562fd0230930_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562fd02307b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562fd0230870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562fd0230930_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562fd02307b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562fd0230870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562fd0230930_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562fd02307b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562fd0230870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562fd0230930_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562fd02307b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562fd0230870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562fd0230930_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562fd02307b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562fd0230870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562fd0230930_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "TBcswap.v";
    "cswap.v";
