--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 83589 paths analyzed, 424 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.349ns.
--------------------------------------------------------------------------------
Slack:                  4.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_state_q_FSM_FFd17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.286ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_state_q_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd9
    SLICE_X10Y26.B1      net (fanout=5)        1.452   M_state_q_FSM_FFd9
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X10Y26.D2      net (fanout=19)       0.781   Mmux_M_counter_d10111
    SLICE_X10Y26.D       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       M_state_q_M_myGame_asel<0>1_1
    SLICE_X12Y28.D1      net (fanout=16)       1.292   M_state_q_M_myGame_asel<0>1
    SLICE_X12Y28.D       Tilo                  0.254   M_state_q_FSM_FFd14
                                                       myGame/M_muxA_out<4>1
    DSP48_X0Y7.B4        net (fanout=4)        0.999   myGame/M_muxA_out[4]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y25.B3      net (fanout=4)        1.090   Mmux_c317
    SLICE_X15Y25.CLK     Tas                   0.373   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd17-In
                                                       M_state_q_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     15.286ns (5.934ns logic, 9.352ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  4.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_state_q_FSM_FFd17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.248ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_state_q_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd9
    SLICE_X10Y26.B1      net (fanout=5)        1.452   M_state_q_FSM_FFd9
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X10Y26.D2      net (fanout=19)       0.781   Mmux_M_counter_d10111
    SLICE_X10Y26.D       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       M_state_q_M_myGame_asel<0>1_1
    SLICE_X16Y28.B3      net (fanout=16)       1.407   M_state_q_M_myGame_asel<0>1
    SLICE_X16Y28.B       Tilo                  0.254   M_state_q_FSM_FFd13
                                                       myGame/M_muxA_out<8>1
    DSP48_X0Y7.B8        net (fanout=4)        0.846   myGame/M_muxA_out[8]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y25.B3      net (fanout=4)        1.090   Mmux_c317
    SLICE_X15Y25.CLK     Tas                   0.373   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd17-In
                                                       M_state_q_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     15.248ns (5.934ns logic, 9.314ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  4.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_state_q_FSM_FFd17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.222ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_state_q_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd9
    SLICE_X10Y26.B1      net (fanout=5)        1.452   M_state_q_FSM_FFd9
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X10Y26.D2      net (fanout=19)       0.781   Mmux_M_counter_d10111
    SLICE_X10Y26.D       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       M_state_q_M_myGame_asel<0>1_1
    SLICE_X6Y33.B5       net (fanout=16)       1.428   M_state_q_M_myGame_asel<0>1
    SLICE_X6Y33.B        Tilo                  0.235   myGame/M_muxA_out[15]
                                                       myGame/M_muxA_out<15>1
    DSP48_X0Y7.B15       net (fanout=2)        0.818   myGame/M_muxA_out[15]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y25.B3      net (fanout=4)        1.090   Mmux_c317
    SLICE_X15Y25.CLK     Tas                   0.373   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd17-In
                                                       M_state_q_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     15.222ns (5.915ns logic, 9.307ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  4.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd8 (FF)
  Destination:          M_state_q_FSM_FFd17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.182ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd8 to M_state_q_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CMUX    Tshcko                0.518   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd8
    SLICE_X10Y26.B4      net (fanout=13)       1.260   M_state_q_FSM_FFd8
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X10Y26.D2      net (fanout=19)       0.781   Mmux_M_counter_d10111
    SLICE_X10Y26.D       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       M_state_q_M_myGame_asel<0>1_1
    SLICE_X12Y28.D1      net (fanout=16)       1.292   M_state_q_M_myGame_asel<0>1
    SLICE_X12Y28.D       Tilo                  0.254   M_state_q_FSM_FFd14
                                                       myGame/M_muxA_out<4>1
    DSP48_X0Y7.B4        net (fanout=4)        0.999   myGame/M_muxA_out[4]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y25.B3      net (fanout=4)        1.090   Mmux_c317
    SLICE_X15Y25.CLK     Tas                   0.373   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd17-In
                                                       M_state_q_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     15.182ns (6.022ns logic, 9.160ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  4.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd7 (FF)
  Destination:          M_state_q_FSM_FFd17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.162ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd7 to M_state_q_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.BQ      Tcko                  0.430   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd7
    SLICE_X10Y26.B3      net (fanout=13)       1.328   M_state_q_FSM_FFd7
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X10Y26.D2      net (fanout=19)       0.781   Mmux_M_counter_d10111
    SLICE_X10Y26.D       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       M_state_q_M_myGame_asel<0>1_1
    SLICE_X12Y28.D1      net (fanout=16)       1.292   M_state_q_M_myGame_asel<0>1
    SLICE_X12Y28.D       Tilo                  0.254   M_state_q_FSM_FFd14
                                                       myGame/M_muxA_out<4>1
    DSP48_X0Y7.B4        net (fanout=4)        0.999   myGame/M_muxA_out[4]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y25.B3      net (fanout=4)        1.090   Mmux_c317
    SLICE_X15Y25.CLK     Tas                   0.373   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd17-In
                                                       M_state_q_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     15.162ns (5.934ns logic, 9.228ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  4.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd8 (FF)
  Destination:          M_state_q_FSM_FFd17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.144ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd8 to M_state_q_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CMUX    Tshcko                0.518   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd8
    SLICE_X10Y26.B4      net (fanout=13)       1.260   M_state_q_FSM_FFd8
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X10Y26.D2      net (fanout=19)       0.781   Mmux_M_counter_d10111
    SLICE_X10Y26.D       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       M_state_q_M_myGame_asel<0>1_1
    SLICE_X16Y28.B3      net (fanout=16)       1.407   M_state_q_M_myGame_asel<0>1
    SLICE_X16Y28.B       Tilo                  0.254   M_state_q_FSM_FFd13
                                                       myGame/M_muxA_out<8>1
    DSP48_X0Y7.B8        net (fanout=4)        0.846   myGame/M_muxA_out[8]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y25.B3      net (fanout=4)        1.090   Mmux_c317
    SLICE_X15Y25.CLK     Tas                   0.373   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd17-In
                                                       M_state_q_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     15.144ns (6.022ns logic, 9.122ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  4.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd7 (FF)
  Destination:          M_state_q_FSM_FFd17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.124ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd7 to M_state_q_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.BQ      Tcko                  0.430   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd7
    SLICE_X10Y26.B3      net (fanout=13)       1.328   M_state_q_FSM_FFd7
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X10Y26.D2      net (fanout=19)       0.781   Mmux_M_counter_d10111
    SLICE_X10Y26.D       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       M_state_q_M_myGame_asel<0>1_1
    SLICE_X16Y28.B3      net (fanout=16)       1.407   M_state_q_M_myGame_asel<0>1
    SLICE_X16Y28.B       Tilo                  0.254   M_state_q_FSM_FFd13
                                                       myGame/M_muxA_out<8>1
    DSP48_X0Y7.B8        net (fanout=4)        0.846   myGame/M_muxA_out[8]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y25.B3      net (fanout=4)        1.090   Mmux_c317
    SLICE_X15Y25.CLK     Tas                   0.373   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd17-In
                                                       M_state_q_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     15.124ns (5.934ns logic, 9.190ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  4.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd8 (FF)
  Destination:          M_state_q_FSM_FFd17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.118ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd8 to M_state_q_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CMUX    Tshcko                0.518   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd8
    SLICE_X10Y26.B4      net (fanout=13)       1.260   M_state_q_FSM_FFd8
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X10Y26.D2      net (fanout=19)       0.781   Mmux_M_counter_d10111
    SLICE_X10Y26.D       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       M_state_q_M_myGame_asel<0>1_1
    SLICE_X6Y33.B5       net (fanout=16)       1.428   M_state_q_M_myGame_asel<0>1
    SLICE_X6Y33.B        Tilo                  0.235   myGame/M_muxA_out[15]
                                                       myGame/M_muxA_out<15>1
    DSP48_X0Y7.B15       net (fanout=2)        0.818   myGame/M_muxA_out[15]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y25.B3      net (fanout=4)        1.090   Mmux_c317
    SLICE_X15Y25.CLK     Tas                   0.373   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd17-In
                                                       M_state_q_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     15.118ns (6.003ns logic, 9.115ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  4.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_state_q_FSM_FFd17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.118ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_state_q_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd9
    SLICE_X10Y26.B1      net (fanout=5)        1.452   M_state_q_FSM_FFd9
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X11Y28.B2      net (fanout=19)       0.939   Mmux_M_counter_d10111
    SLICE_X11Y28.B       Tilo                  0.259   M_state_q_FSM_FFd16
                                                       M_state_q_M_myGame_asel<0>1_2
    SLICE_X18Y29.B5      net (fanout=4)        0.873   M_state_q_M_myGame_asel<0>11
    SLICE_X18Y29.B       Tilo                  0.235   myGame/M_muxA_out[6]
                                                       myGame/muxA/Mmux_out131
    DSP48_X0Y7.B6        net (fanout=4)        1.087   myGame/M_muxA_out[6]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y25.B3      net (fanout=4)        1.090   Mmux_c317
    SLICE_X15Y25.CLK     Tas                   0.373   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd17-In
                                                       M_state_q_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     15.118ns (5.939ns logic, 9.179ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  4.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd7 (FF)
  Destination:          M_state_q_FSM_FFd17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.098ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd7 to M_state_q_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.BQ      Tcko                  0.430   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd7
    SLICE_X10Y26.B3      net (fanout=13)       1.328   M_state_q_FSM_FFd7
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X10Y26.D2      net (fanout=19)       0.781   Mmux_M_counter_d10111
    SLICE_X10Y26.D       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       M_state_q_M_myGame_asel<0>1_1
    SLICE_X6Y33.B5       net (fanout=16)       1.428   M_state_q_M_myGame_asel<0>1
    SLICE_X6Y33.B        Tilo                  0.235   myGame/M_muxA_out[15]
                                                       myGame/M_muxA_out<15>1
    DSP48_X0Y7.B15       net (fanout=2)        0.818   myGame/M_muxA_out[15]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y25.B3      net (fanout=4)        1.090   Mmux_c317
    SLICE_X15Y25.CLK     Tas                   0.373   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd17-In
                                                       M_state_q_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     15.098ns (5.915ns logic, 9.183ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  4.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_state_q_FSM_FFd17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.044ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_state_q_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd9
    SLICE_X10Y26.B1      net (fanout=5)        1.452   M_state_q_FSM_FFd9
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X10Y26.D2      net (fanout=19)       0.781   Mmux_M_counter_d10111
    SLICE_X10Y26.D       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       M_state_q_M_myGame_asel<0>1_1
    SLICE_X7Y29.D2       net (fanout=16)       1.513   M_state_q_M_myGame_asel<0>1
    SLICE_X7Y29.D        Tilo                  0.259   myGame/Mmux_out91
                                                       myGame/muxA/Mmux_out91_1
    DSP48_X0Y7.B2        net (fanout=1)        0.531   myGame/Mmux_out91
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y25.B3      net (fanout=4)        1.090   Mmux_c317
    SLICE_X15Y25.CLK     Tas                   0.373   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd17-In
                                                       M_state_q_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     15.044ns (5.939ns logic, 9.105ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  4.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd8 (FF)
  Destination:          M_state_q_FSM_FFd17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.014ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd8 to M_state_q_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CMUX    Tshcko                0.518   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd8
    SLICE_X10Y26.B4      net (fanout=13)       1.260   M_state_q_FSM_FFd8
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X11Y28.B2      net (fanout=19)       0.939   Mmux_M_counter_d10111
    SLICE_X11Y28.B       Tilo                  0.259   M_state_q_FSM_FFd16
                                                       M_state_q_M_myGame_asel<0>1_2
    SLICE_X18Y29.B5      net (fanout=4)        0.873   M_state_q_M_myGame_asel<0>11
    SLICE_X18Y29.B       Tilo                  0.235   myGame/M_muxA_out[6]
                                                       myGame/muxA/Mmux_out131
    DSP48_X0Y7.B6        net (fanout=4)        1.087   myGame/M_muxA_out[6]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y25.B3      net (fanout=4)        1.090   Mmux_c317
    SLICE_X15Y25.CLK     Tas                   0.373   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd17-In
                                                       M_state_q_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     15.014ns (6.027ns logic, 8.987ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  4.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd7 (FF)
  Destination:          M_state_q_FSM_FFd17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.994ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd7 to M_state_q_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.BQ      Tcko                  0.430   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd7
    SLICE_X10Y26.B3      net (fanout=13)       1.328   M_state_q_FSM_FFd7
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X11Y28.B2      net (fanout=19)       0.939   Mmux_M_counter_d10111
    SLICE_X11Y28.B       Tilo                  0.259   M_state_q_FSM_FFd16
                                                       M_state_q_M_myGame_asel<0>1_2
    SLICE_X18Y29.B5      net (fanout=4)        0.873   M_state_q_M_myGame_asel<0>11
    SLICE_X18Y29.B       Tilo                  0.235   myGame/M_muxA_out[6]
                                                       myGame/muxA/Mmux_out131
    DSP48_X0Y7.B6        net (fanout=4)        1.087   myGame/M_muxA_out[6]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y25.B3      net (fanout=4)        1.090   Mmux_c317
    SLICE_X15Y25.CLK     Tas                   0.373   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd17-In
                                                       M_state_q_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     14.994ns (5.939ns logic, 9.055ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  4.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_state_q_FSM_FFd17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.984ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_state_q_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.DQ      Tcko                  0.430   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd10
    SLICE_X10Y26.B5      net (fanout=6)        1.150   M_state_q_FSM_FFd10
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X10Y26.D2      net (fanout=19)       0.781   Mmux_M_counter_d10111
    SLICE_X10Y26.D       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       M_state_q_M_myGame_asel<0>1_1
    SLICE_X12Y28.D1      net (fanout=16)       1.292   M_state_q_M_myGame_asel<0>1
    SLICE_X12Y28.D       Tilo                  0.254   M_state_q_FSM_FFd14
                                                       myGame/M_muxA_out<4>1
    DSP48_X0Y7.B4        net (fanout=4)        0.999   myGame/M_muxA_out[4]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y25.B3      net (fanout=4)        1.090   Mmux_c317
    SLICE_X15Y25.CLK     Tas                   0.373   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd17-In
                                                       M_state_q_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     14.984ns (5.934ns logic, 9.050ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  4.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          myGame/sequence/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.958ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.294 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to myGame/sequence/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd9
    SLICE_X10Y26.B1      net (fanout=5)        1.452   M_state_q_FSM_FFd9
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X10Y26.D2      net (fanout=19)       0.781   Mmux_M_counter_d10111
    SLICE_X10Y26.D       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       M_state_q_M_myGame_asel<0>1_1
    SLICE_X12Y28.D1      net (fanout=16)       1.292   M_state_q_M_myGame_asel<0>1
    SLICE_X12Y28.D       Tilo                  0.254   M_state_q_FSM_FFd14
                                                       myGame/M_muxA_out<4>1
    DSP48_X0Y7.B4        net (fanout=4)        0.999   myGame/M_muxA_out[4]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y29.B2      net (fanout=4)        0.762   Mmux_c317
    SLICE_X15Y29.CLK     Tas                   0.373   M_myGame_sqc[2]
                                                       myGame/muxSequence/Mmux_out17
                                                       myGame/sequence/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     14.958ns (5.934ns logic, 9.024ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  4.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_state_q_FSM_FFd17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.946ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_state_q_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.DQ      Tcko                  0.430   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd10
    SLICE_X10Y26.B5      net (fanout=6)        1.150   M_state_q_FSM_FFd10
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X10Y26.D2      net (fanout=19)       0.781   Mmux_M_counter_d10111
    SLICE_X10Y26.D       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       M_state_q_M_myGame_asel<0>1_1
    SLICE_X16Y28.B3      net (fanout=16)       1.407   M_state_q_M_myGame_asel<0>1
    SLICE_X16Y28.B       Tilo                  0.254   M_state_q_FSM_FFd13
                                                       myGame/M_muxA_out<8>1
    DSP48_X0Y7.B8        net (fanout=4)        0.846   myGame/M_muxA_out[8]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y25.B3      net (fanout=4)        1.090   Mmux_c317
    SLICE_X15Y25.CLK     Tas                   0.373   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd17-In
                                                       M_state_q_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     14.946ns (5.934ns logic, 9.012ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  4.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd8 (FF)
  Destination:          M_state_q_FSM_FFd17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.940ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd8 to M_state_q_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CMUX    Tshcko                0.518   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd8
    SLICE_X10Y26.B4      net (fanout=13)       1.260   M_state_q_FSM_FFd8
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X10Y26.D2      net (fanout=19)       0.781   Mmux_M_counter_d10111
    SLICE_X10Y26.D       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       M_state_q_M_myGame_asel<0>1_1
    SLICE_X7Y29.D2       net (fanout=16)       1.513   M_state_q_M_myGame_asel<0>1
    SLICE_X7Y29.D        Tilo                  0.259   myGame/Mmux_out91
                                                       myGame/muxA/Mmux_out91_1
    DSP48_X0Y7.B2        net (fanout=1)        0.531   myGame/Mmux_out91
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y25.B3      net (fanout=4)        1.090   Mmux_c317
    SLICE_X15Y25.CLK     Tas                   0.373   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd17-In
                                                       M_state_q_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     14.940ns (6.027ns logic, 8.913ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  5.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_state_q_FSM_FFd17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.928ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_state_q_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd9
    SLICE_X10Y26.B1      net (fanout=5)        1.452   M_state_q_FSM_FFd9
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X10Y26.D2      net (fanout=19)       0.781   Mmux_M_counter_d10111
    SLICE_X10Y26.D       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       M_state_q_M_myGame_asel<0>1_1
    SLICE_X12Y28.B4      net (fanout=16)       1.003   M_state_q_M_myGame_asel<0>1
    SLICE_X12Y28.B       Tilo                  0.254   M_state_q_FSM_FFd14
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y7.B7        net (fanout=4)        0.930   myGame/M_muxA_out[7]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y25.B3      net (fanout=4)        1.090   Mmux_c317
    SLICE_X15Y25.CLK     Tas                   0.373   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd17-In
                                                       M_state_q_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     14.928ns (5.934ns logic, 8.994ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  5.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_state_q_FSM_FFd17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.920ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_state_q_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.DQ      Tcko                  0.430   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd10
    SLICE_X10Y26.B5      net (fanout=6)        1.150   M_state_q_FSM_FFd10
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X10Y26.D2      net (fanout=19)       0.781   Mmux_M_counter_d10111
    SLICE_X10Y26.D       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       M_state_q_M_myGame_asel<0>1_1
    SLICE_X6Y33.B5       net (fanout=16)       1.428   M_state_q_M_myGame_asel<0>1
    SLICE_X6Y33.B        Tilo                  0.235   myGame/M_muxA_out[15]
                                                       myGame/M_muxA_out<15>1
    DSP48_X0Y7.B15       net (fanout=2)        0.818   myGame/M_muxA_out[15]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y25.B3      net (fanout=4)        1.090   Mmux_c317
    SLICE_X15Y25.CLK     Tas                   0.373   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd17-In
                                                       M_state_q_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     14.920ns (5.915ns logic, 9.005ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  5.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd7 (FF)
  Destination:          M_state_q_FSM_FFd17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.920ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd7 to M_state_q_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.BQ      Tcko                  0.430   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd7
    SLICE_X10Y26.B3      net (fanout=13)       1.328   M_state_q_FSM_FFd7
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X10Y26.D2      net (fanout=19)       0.781   Mmux_M_counter_d10111
    SLICE_X10Y26.D       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       M_state_q_M_myGame_asel<0>1_1
    SLICE_X7Y29.D2       net (fanout=16)       1.513   M_state_q_M_myGame_asel<0>1
    SLICE_X7Y29.D        Tilo                  0.259   myGame/Mmux_out91
                                                       myGame/muxA/Mmux_out91_1
    DSP48_X0Y7.B2        net (fanout=1)        0.531   myGame/Mmux_out91
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y25.B3      net (fanout=4)        1.090   Mmux_c317
    SLICE_X15Y25.CLK     Tas                   0.373   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd17-In
                                                       M_state_q_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     14.920ns (5.939ns logic, 8.981ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  5.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          myGame/sequence/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.920ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.294 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to myGame/sequence/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd9
    SLICE_X10Y26.B1      net (fanout=5)        1.452   M_state_q_FSM_FFd9
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X10Y26.D2      net (fanout=19)       0.781   Mmux_M_counter_d10111
    SLICE_X10Y26.D       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       M_state_q_M_myGame_asel<0>1_1
    SLICE_X16Y28.B3      net (fanout=16)       1.407   M_state_q_M_myGame_asel<0>1
    SLICE_X16Y28.B       Tilo                  0.254   M_state_q_FSM_FFd13
                                                       myGame/M_muxA_out<8>1
    DSP48_X0Y7.B8        net (fanout=4)        0.846   myGame/M_muxA_out[8]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y29.B2      net (fanout=4)        0.762   Mmux_c317
    SLICE_X15Y29.CLK     Tas                   0.373   M_myGame_sqc[2]
                                                       myGame/muxSequence/Mmux_out17
                                                       myGame/sequence/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     14.920ns (5.934ns logic, 8.986ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  5.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_state_q_FSM_FFd17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.899ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_state_q_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd9
    SLICE_X10Y26.B1      net (fanout=5)        1.452   M_state_q_FSM_FFd9
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X10Y26.D2      net (fanout=19)       0.781   Mmux_M_counter_d10111
    SLICE_X10Y26.D       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       M_state_q_M_myGame_asel<0>1_1
    SLICE_X10Y33.C4      net (fanout=16)       1.193   M_state_q_M_myGame_asel<0>1
    SLICE_X10Y33.C       Tilo                  0.235   myGame/N17
                                                       myGame/M_muxA_out<14>1
    DSP48_X0Y7.B14       net (fanout=4)        0.730   myGame/M_muxA_out[14]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y25.B3      net (fanout=4)        1.090   Mmux_c317
    SLICE_X15Y25.CLK     Tas                   0.373   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd17-In
                                                       M_state_q_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     14.899ns (5.915ns logic, 8.984ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  5.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          myGame/sequence/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.894ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.294 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to myGame/sequence/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CQ      Tcko                  0.430   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd9
    SLICE_X10Y26.B1      net (fanout=5)        1.452   M_state_q_FSM_FFd9
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X10Y26.D2      net (fanout=19)       0.781   Mmux_M_counter_d10111
    SLICE_X10Y26.D       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       M_state_q_M_myGame_asel<0>1_1
    SLICE_X6Y33.B5       net (fanout=16)       1.428   M_state_q_M_myGame_asel<0>1
    SLICE_X6Y33.B        Tilo                  0.235   myGame/M_muxA_out[15]
                                                       myGame/M_muxA_out<15>1
    DSP48_X0Y7.B15       net (fanout=2)        0.818   myGame/M_muxA_out[15]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y29.B2      net (fanout=4)        0.762   Mmux_c317
    SLICE_X15Y29.CLK     Tas                   0.373   M_myGame_sqc[2]
                                                       myGame/muxSequence/Mmux_out17
                                                       myGame/sequence/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     14.894ns (5.915ns logic, 8.979ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  5.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd8 (FF)
  Destination:          myGame/sequence/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.854ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.294 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd8 to myGame/sequence/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CMUX    Tshcko                0.518   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd8
    SLICE_X10Y26.B4      net (fanout=13)       1.260   M_state_q_FSM_FFd8
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X10Y26.D2      net (fanout=19)       0.781   Mmux_M_counter_d10111
    SLICE_X10Y26.D       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       M_state_q_M_myGame_asel<0>1_1
    SLICE_X12Y28.D1      net (fanout=16)       1.292   M_state_q_M_myGame_asel<0>1
    SLICE_X12Y28.D       Tilo                  0.254   M_state_q_FSM_FFd14
                                                       myGame/M_muxA_out<4>1
    DSP48_X0Y7.B4        net (fanout=4)        0.999   myGame/M_muxA_out[4]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y29.B2      net (fanout=4)        0.762   Mmux_c317
    SLICE_X15Y29.CLK     Tas                   0.373   M_myGame_sqc[2]
                                                       myGame/muxSequence/Mmux_out17
                                                       myGame/sequence/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     14.854ns (6.022ns logic, 8.832ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  5.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd7 (FF)
  Destination:          myGame/sequence/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.834ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.294 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd7 to myGame/sequence/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.BQ      Tcko                  0.430   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd7
    SLICE_X10Y26.B3      net (fanout=13)       1.328   M_state_q_FSM_FFd7
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X10Y26.D2      net (fanout=19)       0.781   Mmux_M_counter_d10111
    SLICE_X10Y26.D       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       M_state_q_M_myGame_asel<0>1_1
    SLICE_X12Y28.D1      net (fanout=16)       1.292   M_state_q_M_myGame_asel<0>1
    SLICE_X12Y28.D       Tilo                  0.254   M_state_q_FSM_FFd14
                                                       myGame/M_muxA_out<4>1
    DSP48_X0Y7.B4        net (fanout=4)        0.999   myGame/M_muxA_out[4]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y29.B2      net (fanout=4)        0.762   Mmux_c317
    SLICE_X15Y29.CLK     Tas                   0.373   M_myGame_sqc[2]
                                                       myGame/muxSequence/Mmux_out17
                                                       myGame/sequence/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     14.834ns (5.934ns logic, 8.900ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  5.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd8 (FF)
  Destination:          M_state_q_FSM_FFd17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.824ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd8 to M_state_q_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CMUX    Tshcko                0.518   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd8
    SLICE_X10Y26.B4      net (fanout=13)       1.260   M_state_q_FSM_FFd8
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X10Y26.D2      net (fanout=19)       0.781   Mmux_M_counter_d10111
    SLICE_X10Y26.D       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       M_state_q_M_myGame_asel<0>1_1
    SLICE_X12Y28.B4      net (fanout=16)       1.003   M_state_q_M_myGame_asel<0>1
    SLICE_X12Y28.B       Tilo                  0.254   M_state_q_FSM_FFd14
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y7.B7        net (fanout=4)        0.930   myGame/M_muxA_out[7]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y25.B3      net (fanout=4)        1.090   Mmux_c317
    SLICE_X15Y25.CLK     Tas                   0.373   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd17-In
                                                       M_state_q_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     14.824ns (6.022ns logic, 8.802ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  5.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd10 (FF)
  Destination:          M_state_q_FSM_FFd17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.816ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd10 to M_state_q_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.DQ      Tcko                  0.430   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd10
    SLICE_X10Y26.B5      net (fanout=6)        1.150   M_state_q_FSM_FFd10
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X11Y28.B2      net (fanout=19)       0.939   Mmux_M_counter_d10111
    SLICE_X11Y28.B       Tilo                  0.259   M_state_q_FSM_FFd16
                                                       M_state_q_M_myGame_asel<0>1_2
    SLICE_X18Y29.B5      net (fanout=4)        0.873   M_state_q_M_myGame_asel<0>11
    SLICE_X18Y29.B       Tilo                  0.235   myGame/M_muxA_out[6]
                                                       myGame/muxA/Mmux_out131
    DSP48_X0Y7.B6        net (fanout=4)        1.087   myGame/M_muxA_out[6]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y25.B3      net (fanout=4)        1.090   Mmux_c317
    SLICE_X15Y25.CLK     Tas                   0.373   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd17-In
                                                       M_state_q_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     14.816ns (5.939ns logic, 8.877ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  5.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd8 (FF)
  Destination:          myGame/sequence/M_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.816ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.294 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd8 to myGame/sequence/M_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.CMUX    Tshcko                0.518   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd8
    SLICE_X10Y26.B4      net (fanout=13)       1.260   M_state_q_FSM_FFd8
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X10Y26.D2      net (fanout=19)       0.781   Mmux_M_counter_d10111
    SLICE_X10Y26.D       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       M_state_q_M_myGame_asel<0>1_1
    SLICE_X16Y28.B3      net (fanout=16)       1.407   M_state_q_M_myGame_asel<0>1
    SLICE_X16Y28.B       Tilo                  0.254   M_state_q_FSM_FFd13
                                                       myGame/M_muxA_out<8>1
    DSP48_X0Y7.B8        net (fanout=4)        0.846   myGame/M_muxA_out[8]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y29.B2      net (fanout=4)        0.762   Mmux_c317
    SLICE_X15Y29.CLK     Tas                   0.373   M_myGame_sqc[2]
                                                       myGame/muxSequence/Mmux_out17
                                                       myGame/sequence/M_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                     14.816ns (6.022ns logic, 8.794ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  5.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd7 (FF)
  Destination:          M_state_q_FSM_FFd17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.804ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.285 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd7 to M_state_q_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.BQ      Tcko                  0.430   M_state_q_FSM_FFd10
                                                       M_state_q_FSM_FFd7
    SLICE_X10Y26.B3      net (fanout=13)       1.328   M_state_q_FSM_FFd7
    SLICE_X10Y26.B       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       Mmux_M_counter_d101111
    SLICE_X10Y26.D2      net (fanout=19)       0.781   Mmux_M_counter_d10111
    SLICE_X10Y26.D       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       M_state_q_M_myGame_asel<0>1_1
    SLICE_X12Y28.B4      net (fanout=16)       1.003   M_state_q_M_myGame_asel<0>1
    SLICE_X12Y28.B       Tilo                  0.254   M_state_q_FSM_FFd14
                                                       myGame/muxA/Mmux_out141
    DSP48_X0Y7.B7        net (fanout=4)        0.930   myGame/M_muxA_out[7]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y25.B3      net (fanout=4)        1.090   Mmux_c317
    SLICE_X15Y25.CLK     Tas                   0.373   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd17-In
                                                       M_state_q_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     14.804ns (5.934ns logic, 8.870ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  5.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_27 (FF)
  Destination:          M_state_q_FSM_FFd17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.754ns (Levels of Logic = 6)
  Clock Path Skew:      -0.076ns (0.590 - 0.666)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_27 to M_state_q_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y19.CQ       Tcko                  0.430   M_counter_q[27]
                                                       M_counter_q_27
    SLICE_X10Y26.D3      net (fanout=48)       1.936   M_counter_q[27]
    SLICE_X10Y26.D       Tilo                  0.235   M_state_q_FSM_FFd15
                                                       M_state_q_M_myGame_asel<0>1_1
    SLICE_X12Y28.D1      net (fanout=16)       1.292   M_state_q_M_myGame_asel<0>1
    SLICE_X12Y28.D       Tilo                  0.254   M_state_q_FSM_FFd14
                                                       myGame/M_muxA_out<4>1
    DSP48_X0Y7.B4        net (fanout=4)        0.999   myGame/M_muxA_out[4]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   myGame/myalu/myAdd/Mmult_n0029
                                                       myGame/myalu/myAdd/Mmult_n0029
    SLICE_X13Y20.A1      net (fanout=1)        1.824   myGame/myalu/myAdd/n0029[0]
    SLICE_X13Y20.A       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       myGame/myalu/myAdd/Mmux_c17
    SLICE_X16Y29.D1      net (fanout=1)        1.914   myGame/myalu/M_myAdd_c[0]
    SLICE_X16Y29.D       Tilo                  0.254   M_myGame_display[1]
                                                       myGame/myalu/Mmux_c318
    SLICE_X15Y25.B3      net (fanout=4)        1.090   Mmux_c317
    SLICE_X15Y25.CLK     Tas                   0.373   M_state_q_FSM_FFd20
                                                       M_state_q_FSM_FFd17-In
                                                       M_state_q_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                     14.754ns (5.699ns logic, 9.055ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X12Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[5]/CLK
  Logical resource: myGame/board/M_reg_q_4/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[5]/CLK
  Logical resource: myGame/board/M_reg_q_5/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd14/CLK
  Logical resource: M_state_q_FSM_FFd14/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[9]/CLK
  Logical resource: myGame/board/M_reg_q_8/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[9]/CLK
  Logical resource: myGame/board/M_reg_q_9/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myGame/M_sequence_out[11]/CLK
  Logical resource: myGame/sequence/M_reg_q_8/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myGame/M_sequence_out[11]/CLK
  Logical resource: myGame/sequence/M_reg_q_9/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myGame/M_sequence_out[11]/CLK
  Logical resource: myGame/sequence/M_reg_q_10/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myGame/M_sequence_out[11]/CLK
  Logical resource: myGame/sequence/M_reg_q_11/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd13/CLK
  Logical resource: M_state_q_FSM_FFd13/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[1]/CLK
  Logical resource: myGame/board/M_reg_q_0/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myGame_display[1]/CLK
  Logical resource: myGame/board/M_reg_q_1/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X6Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X6Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X6Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myGame_sqc[3]/CLK
  Logical resource: myGame/sequence/M_reg_q_3/CK
  Location pin: SLICE_X6Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myGame/M_sequence_out[15]/CLK
  Logical resource: myGame/sequence/M_reg_q_12/CK
  Location pin: SLICE_X6Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myGame/M_sequence_out[15]/CLK
  Logical resource: myGame/sequence/M_reg_q_13/CK
  Location pin: SLICE_X6Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myGame/M_sequence_out[15]/CLK
  Logical resource: myGame/sequence/M_reg_q_14/CK
  Location pin: SLICE_X6Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myGame/M_sequence_out[15]/CLK
  Logical resource: myGame/sequence/M_reg_q_15/CK
  Location pin: SLICE_X6Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd23/CLK
  Logical resource: M_state_q_FSM_FFd23/CK
  Location pin: SLICE_X10Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd15/CLK
  Logical resource: M_state_q_FSM_FFd15/CK
  Location pin: SLICE_X10Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X1Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: M_counter_q[7]/SR
  Logical resource: M_counter_q_0/SR
  Location pin: SLICE_X1Y14.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X1Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X1Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: M_counter_q[7]/SR
  Logical resource: M_counter_q_1/SR
  Location pin: SLICE_X1Y14.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   15.349|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 83589 paths, 0 nets, and 1584 connections

Design statistics:
   Minimum period:  15.349ns{1}   (Maximum frequency:  65.151MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 30 22:11:48 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



