#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Sunghoon Kim
    tagline: Master Student of CAD & SoC Design
    avatar: shkim-suit-origin.png  #place png file inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: sh.kim@postech.ac.kr 
    website: kim-sunghoon.github.io/online-cv/ #do not add http://
    linkedin: sunghoon-kim-8b08aa164
    github: kim-sunghoon
 
    languages:
      - idiom: Korean 
        level: Native

      - idiom: English 
        level: Advanced

    interests:
      - item: Deep Learning Hardware Design / FPGA / ASIC
        link:
        
      - item: Design Automation / High Level Synthesis  
        link:    

      - item: Machine Learning 
        link:

      - item: Computer Vision 
        link:

      - item: Automatic Speech Recognition 
        link:




career-profile:
    title: Career Profile
    summary: |
      Sunghoon Kim is currently a Master student in the Department of Electrical Engineering, 
      Pohang University of Science and Technology (POSTECH), Korea. He is working with Prof. Seokhyeong Kang in [CAD & SoC Design Lab.](http://csdl.postech.ac.kr)  
      
      His current research interests include energy-efficient deep learning computing at the intersection between machine learning and low power VLSI design. Before joining POSTECH, he received a Bachelor of Science degree with the highest honors in the Material Science Engineering at Ulsan National Institute of Science and Technology (UNIST), Korea in February 2018. 

      -- Last update 05 Mar 2020 -- 

education:
    - degree: M.Sc in Electrical Engineering
      university: Pohang University of Science and Technology, Pohang, Republic of Korea 
      time: Sep.2018 - (Ongoing) 
      details: | 
          - Advisor: Prof. Seokhyeong Kang 

    - degree: B.Sc Graduated with Highest Honors in Advanced Material Science(1st), Electrical Engineering (2nd)
      university: Ulsan National Institute of Science and Technology, Ulsan, Republic of Korea 
      time: Mar.2012 - Feb.2018
      details: |
          - Graduated with highest honors:  GPA (4.17/4.3), 2018 

experiences:
    - role: Graduate Student 
      time: Sep.2018 - Present
      company: CAD & SoC Design Lab in POSTECH, Prof. Seokhyeong Kang
      details: |


    - role: Undergraduate Student Researcher 
      time: Mar.2017 - Dec.2017
      company: Nano Spin Transport Lab in UNIST, Prof. Jung-Woo Yoo  
      details: |




projects:
    title: Projects

    assignments:
      - title: Autonomous Accuracy Scaling for Ultra-low-power Intelligent Mobile Systems 
        tagline: "Samsung Science & Technology Foundation, POSTECH, et al., Aug.2017 - Jul.2020"

      - title: Deep learning and Development of Voice Interactive Smart Home Control System based on Internet of Home Things (IoHT)
        tagline: "POSCO Future IT Convergence Research Institute, POSTECH, et al., Dec.2017 - Dec.2020"
        
      - title: Camera-based Real-time Artificial Intelligence System for Detecting Driving Environment Recognizing Objects on Road Simultaneously  
        tagline: "National Ressearch Foundation, KETI,  POSTECH, DGIST et al., Sep.2017 - Feb.2019"
   
publications:
    # very confusing but publication --> journal and conference... site.data.data error
    title: Papers 
    papers:
      - title: "GRLC Grid-based Run-length Compression for Energy-efficient CNN Accelerator"
        authors: Yoonho Park, Yesung Kang, <strong>Sunghoon Kim</strong>, Eunji Kwon and Seokhyeong Kang
        conference: "<I>IEEE International Symposium on Low Power Electronics and Design (ISLPED) </I>, 2020 (submitted)"

      - title: "Spatial Correlation-aware Compression Algorithm for Saving DRAM Access Energy"
        authors: Yoonho Park, Yesung Kang, <strong>Sunghoon Kim</strong>, Eunji Kwon and Seokhyeong Kang
        conference: "<I> Korean Conference on Semiconductors </I>, 2020"

      - title: "Analysis and Solution of CNN Accuracy Reduction over Channel Loop Tiling"
        authors:  Yesung Kang, Yoonho Park, <strong>Sunghoon Kim</strong>, Eunji Kwon, Taeho Lim, Sangyun Oh, Mingyu Woo, and Seokhyeong Kang
        conference: "<I>Design, Automation and Test in Europe Conference(DATE)</I>, 2020 (accepted)"

      - title: "Analysis and Solution of CNN Accuracy Reduction over Channel Loop Tiling"
        authors: Yesung Kang, Yoonho Park, <strong>Sunghoon Kim</strong> and Seokhyeong Kang
        conference: "<I>The Institute of Semiconductor Engineers Conference (ISEC)</I>, 2018"

papers:
    # very confusing but papers --> patents, site.data.data.patents --> no itelic at author
    title: Patents
    papers: 
       - title: "NEURAL NETWORK ACCELERATOR AND OPERATING METHOD THEREOF"
         authors: Seokhyeong Kang, Yesung Kang, Yoonho Park and <strong>Sunghoon Kim</strong>
         conference: "<I>South Korea 10-2019-0034583</I>, Mar 26, 2019 (application)"

       - title: "NEURAL NETWORK ACCELERATOR AND OPERATING METHOD THEREOF"
         authors: Seokhyeong Kang, Yesung Kang, Yoonho Park and <strong>Sunghoon Kim</strong>
         conference: "<I>United State UP-2900650-US</I>, Jan 24, 2020 (application)"
         
awards:
    title: Awards
    awards:
        - title: "Best paper award at ISE Conference, 2018"
        - title: "Graduated with highest honors from UNIST: GPA (4.17/4.3), 2018 [link](https://news.unist.ac.kr/the-2018-unist-commencement-ceremony/)"
        - title: "Harvard-UNIST Summer Exchange Program. Received Kyungdong Scholarship, 2017 [link](https://news.unist.ac.kr/unist-harvard-seas-team-up-in-cross-cultural-engineering-program/)"
        - title: "Republic of Korea National Science and Engineering Scholarship, 2012-2018"
        
teachings:
    title: Teachings
    intro: "I am a teaching assistant for the following courses at POSTECH:"
    teachings:
        - title: "EECE490F: Introduction to VLSI Design, Spring 2019"

skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: Linux (ubuntu)
        level: 90%

      - name: Python 
        level: 90%

      - name: Pytorch 
        level: 90%

      - name: Verilog 
        level: 70%
        
      - name: Cadence-NC Verilog & Simvision  
        level: 98%
        
      - name: Synopsys-Design Compiler   
        level: 98%        

      - name: Synopsys-IC Compiler   
        level: 60%        
        
      - name: Synopsys-Prime Time   
        level: 60%        
        
      - name: Xilinx-Vivado 
        level: 90%

      - name: Xilinx-High Level Synthesis 
        level: 80%

      - name: Xilinx-Petalinux 
        level: 90%

      - name: Mentor Graphics-Catapult (High Level Synthesis)
        level: 60%



footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
