Analysis & Synthesis report for skeleton
Sat Nov 09 21:40:10 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat Nov 09 21:40:09 2013            ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; skeleton                                     ;
; Top-level Entity Name              ; razor_latch                                  ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; N/A until Partition Merge                    ;
;     Total combinational functions  ; N/A until Partition Merge                    ;
;     Dedicated logic registers      ; N/A until Partition Merge                    ;
; Total registers                    ; N/A until Partition Merge                    ;
; Total pins                         ; N/A until Partition Merge                    ;
; Total virtual pins                 ; N/A until Partition Merge                    ;
; Total memory bits                  ; N/A until Partition Merge                    ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                    ;
; Total PLLs                         ; N/A until Partition Merge                    ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C35F672C7       ;                    ;
; Top-level entity name                                        ; razor_latch        ; skeleton           ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Timing-Driven Synthesis                                      ; Off                ; On                 ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; On                 ; On                 ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Nov 09 21:40:07 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton
Info: Found 2 design units, including 1 entities, in source file regfile/decoder.vhd
    Info: Found design unit 1: decoder-structure
    Info: Found entity 1: decoder
Info: Found 2 design units, including 1 entities, in source file regfile/decoder2to4.vhd
    Info: Found design unit 1: decoder2to4-structure
    Info: Found entity 1: decoder2to4
Info: Found 2 design units, including 1 entities, in source file regfile/decoder3to8.vhd
    Info: Found design unit 1: decoder3To8-structure
    Info: Found entity 1: decoder3To8
Info: Found 2 design units, including 1 entities, in source file regfile/decoder5to32.vhd
    Info: Found design unit 1: decoder5to32-Structure
    Info: Found entity 1: decoder5to32
Info: Found 2 design units, including 1 entities, in source file regfile/dflipflop.vhd
    Info: Found design unit 1: dflipflop-Behavioral
    Info: Found entity 1: dflipflop
Info: Found 2 design units, including 1 entities, in source file regfile/reg.vhd
    Info: Found design unit 1: reg-structure
    Info: Found entity 1: reg
Info: Found 2 design units, including 1 entities, in source file regfile/regfile.vhd
    Info: Found design unit 1: regfile-structure
    Info: Found entity 1: regfile
Info: Found 2 design units, including 1 entities, in source file hw3/alu.vhd
    Info: Found design unit 1: alu-structure
    Info: Found entity 1: alu
Info: Found 2 design units, including 1 entities, in source file hw3/bitwiseand.vhd
    Info: Found design unit 1: bitwiseand-structure
    Info: Found entity 1: bitwiseand
Info: Found 2 design units, including 1 entities, in source file hw3/bitwiseor.vhd
    Info: Found design unit 1: bitwiseor-structure
    Info: Found entity 1: bitwiseor
Info: Found 2 design units, including 1 entities, in source file hw3/carrysaveadder.vhd
    Info: Found design unit 1: carrysaveadder-structure
    Info: Found entity 1: carrysaveadder
Info: Found 2 design units, including 1 entities, in source file hw3/ls_1bit.vhd
    Info: Found design unit 1: ls_1bit-structure
    Info: Found entity 1: ls_1bit
Info: Found 2 design units, including 1 entities, in source file hw3/ls_2bit.vhd
    Info: Found design unit 1: ls_2bit-structure
    Info: Found entity 1: ls_2bit
Info: Found 2 design units, including 1 entities, in source file hw3/ls_4bit.vhd
    Info: Found design unit 1: ls_4bit-structure
    Info: Found entity 1: ls_4bit
Info: Found 2 design units, including 1 entities, in source file hw3/ls_8bit.vhd
    Info: Found design unit 1: ls_8bit-structure
    Info: Found entity 1: ls_8bit
Info: Found 2 design units, including 1 entities, in source file hw3/ls_16bit.vhd
    Info: Found design unit 1: ls_16bit-structure
    Info: Found entity 1: ls_16bit
Info: Found 2 design units, including 1 entities, in source file hw3/ls_32bit.vhd
    Info: Found design unit 1: ls_32bit-structure
    Info: Found entity 1: ls_32bit
Info: Found 2 design units, including 1 entities, in source file hw3/onebitadder.vhd
    Info: Found design unit 1: onebitadder-structure
    Info: Found entity 1: onebitadder
Info: Found 2 design units, including 1 entities, in source file hw3/rs_1bit.vhd
    Info: Found design unit 1: rs_1bit-structure
    Info: Found entity 1: rs_1bit
Info: Found 2 design units, including 1 entities, in source file hw3/rs_2bit.vhd
    Info: Found design unit 1: rs_2bit-structure
    Info: Found entity 1: rs_2bit
Info: Found 2 design units, including 1 entities, in source file hw3/rs_4bit.vhd
    Info: Found design unit 1: rs_4bit-structure
    Info: Found entity 1: rs_4bit
Info: Found 2 design units, including 1 entities, in source file hw3/rs_8bit.vhd
    Info: Found design unit 1: rs_8bit-structure
    Info: Found entity 1: rs_8bit
Info: Found 2 design units, including 1 entities, in source file hw3/rs_16bit.vhd
    Info: Found design unit 1: rs_16bit-structure
    Info: Found entity 1: rs_16bit
Info: Found 2 design units, including 1 entities, in source file hw3/rs_32bit.vhd
    Info: Found design unit 1: rs_32bit-structure
    Info: Found entity 1: rs_32bit
Info: Found 2 design units, including 1 entities, in source file hw3/tristate.vhd
    Info: Found design unit 1: tristate-behavioral
    Info: Found entity 1: tristate
Info: Found 2 design units, including 1 entities, in source file hw4/add_sub_16.vhd
    Info: Found design unit 1: add_sub_16-structure
    Info: Found entity 1: add_sub_16
Info: Found 2 design units, including 1 entities, in source file hw4/counter.vhd
    Info: Found design unit 1: counter-Behavioral
    Info: Found entity 1: counter
Info: Found 2 design units, including 1 entities, in source file hw4/FSM.vhd
    Info: Found design unit 1: FSM-Behavioral
    Info: Found entity 1: FSM
Info: Found 2 design units, including 1 entities, in source file hw4/multdiv.vhd
    Info: Found design unit 1: multdiv-structure
    Info: Found entity 1: multdiv
Info: Found 2 design units, including 1 entities, in source file hw4/negate_16.vhd
    Info: Found design unit 1: negate_16-structure
    Info: Found entity 1: negate_16
Info: Found 2 design units, including 1 entities, in source file hw4/or_16.vhd
    Info: Found design unit 1: or_16-structure
    Info: Found entity 1: or_16
Info: Found 2 design units, including 1 entities, in source file hw4/reg_16.vhd
    Info: Found design unit 1: reg_16-structure
    Info: Found entity 1: reg_16
Info: Found 2 design units, including 1 entities, in source file processor.vhd
    Info: Found design unit 1: processor-Structure
    Info: Found entity 1: processor
Info: Found 2 design units, including 1 entities, in source file imem.vhd
    Info: Found design unit 1: imem-SYN
    Info: Found entity 1: imem
Info: Found 2 design units, including 1 entities, in source file dmem.vhd
    Info: Found design unit 1: dmem-SYN
    Info: Found entity 1: dmem
Info: Found 2 design units, including 1 entities, in source file pc.vhd
    Info: Found design unit 1: pc-structure
    Info: Found entity 1: pc
Info: Found 2 design units, including 1 entities, in source file add_one.vhd
    Info: Found design unit 1: add_one-structure
    Info: Found entity 1: add_one
Info: Found 2 design units, including 1 entities, in source file hw4/reg_32.vhd
    Info: Found design unit 1: reg_32-structure
    Info: Found entity 1: reg_32
Info: Found 2 design units, including 1 entities, in source file sx_17to32.vhd
    Info: Found design unit 1: sx_17to32-Structure
    Info: Found entity 1: sx_17to32
Info: Found 2 design units, including 1 entities, in source file onebitfulladder.vhd
    Info: Found design unit 1: onebitfulladder-structure
    Info: Found entity 1: onebitfulladder
Info: Found 2 design units, including 1 entities, in source file three_inputs_adder.vhd
    Info: Found design unit 1: three_inputs_adder-structure
    Info: Found entity 1: three_inputs_adder
Info: Found 2 design units, including 1 entities, in source file addr_eq.vhd
    Info: Found design unit 1: addr_eq-Structure
    Info: Found entity 1: addr_eq
Info: Found 2 design units, including 1 entities, in source file count.vhd
    Info: Found design unit 1: count-Behavioral
    Info: Found entity 1: count
Info: Found 2 design units, including 1 entities, in source file processor_d.vhd
    Info: Found design unit 1: processor_d-Structure
    Info: Found entity 1: processor_d
Info: Found 2 design units, including 1 entities, in source file pc_reg.vhd
    Info: Found design unit 1: pc_reg-structure
    Info: Found entity 1: pc_reg
Info: Found 2 design units, including 1 entities, in source file comparator_32.vhd
    Info: Found design unit 1: comparator_32-structure
    Info: Found entity 1: comparator_32
Info: Found 2 design units, including 1 entities, in source file input_ctrl.vhd
    Info: Found design unit 1: input_ctrl-behavioral
    Info: Found entity 1: input_ctrl
Info: Found 2 design units, including 1 entities, in source file led_ctrl.vhd
    Info: Found design unit 1: led_ctrl-Structure
    Info: Found entity 1: led_ctrl
Info: Found 2 design units, including 1 entities, in source file decoder_6.vhd
    Info: Found design unit 1: decoder_6-Structure
    Info: Found entity 1: decoder_6
Info: Found 2 design units, including 1 entities, in source file led_test.vhd
    Info: Found design unit 1: led_test-Structure
    Info: Found entity 1: led_test
Info: Found 2 design units, including 1 entities, in source file preset.vhd
    Info: Found design unit 1: preset-Behavioral
    Info: Found entity 1: preset
Info: Found 2 design units, including 1 entities, in source file assert_signal.vhd
    Info: Found design unit 1: assert_signal-Behavioral
    Info: Found entity 1: assert_signal
Info: Found 2 design units, including 1 entities, in source file set_falling_clock.vhd
    Info: Found design unit 1: set_falling_clock-Behavioral
    Info: Found entity 1: set_falling_clock
Info: Found 2 design units, including 1 entities, in source file razor_latch.vhd
    Info: Found design unit 1: razor_latch-structure
    Info: Found entity 1: razor_latch
Info: Found 2 design units, including 1 entities, in source file comparator_32_fast.vhd
    Info: Found design unit 1: comparator_32_fast-structure
    Info: Found entity 1: comparator_32_fast
Info: Found 2 design units, including 1 entities, in source file razor_check.vhd
    Info: Found design unit 1: razor_check-Behavioral
    Info: Found entity 1: razor_check
Error (10500): VHDL syntax error at razor_dflipflop.vhd(23) near text "port";  expecting "(", or "'", or "." File: C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd Line: 23
Error (10500): VHDL syntax error at razor_dflipflop.vhd(23) near text ";";  expecting ":=", or "<=" File: C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd Line: 23
Error (10500): VHDL syntax error at razor_dflipflop.vhd(24) near text "port";  expecting "(", or "'", or "." File: C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd Line: 24
Error (10500): VHDL syntax error at razor_dflipflop.vhd(24) near text ";";  expecting ":=", or "<=" File: C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd Line: 24
Info: Found 0 design units, including 0 entities, in source file razor_dflipflop.vhd
Error: Quartus II Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings
    Error: Peak virtual memory: 223 megabytes
    Error: Processing ended: Sat Nov 09 21:40:10 2013
    Error: Elapsed time: 00:00:03
    Error: Total CPU time (on all processors): 00:00:02


