
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/gobmk_135B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000003 cycles: 2549267 heartbeat IPC: 3.9227 cumulative IPC: 3.9227 (Simulation time: 0 hr 0 min 31 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2549267 (Simulation time: 0 hr 0 min 31 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 14300232 heartbeat IPC: 0.850994 cumulative IPC: 0.850994 (Simulation time: 0 hr 1 min 2 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 25688622 heartbeat IPC: 0.878088 cumulative IPC: 0.864328 (Simulation time: 0 hr 1 min 34 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 36553320 heartbeat IPC: 0.920412 cumulative IPC: 0.882248 (Simulation time: 0 hr 2 min 6 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 47790239 heartbeat IPC: 0.889924 cumulative IPC: 0.884154 (Simulation time: 0 hr 2 min 39 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 59074657 heartbeat IPC: 0.886178 cumulative IPC: 0.884558 (Simulation time: 0 hr 3 min 11 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 70112993 heartbeat IPC: 0.905933 cumulative IPC: 0.88805 (Simulation time: 0 hr 3 min 44 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 81686414 heartbeat IPC: 0.864049 cumulative IPC: 0.88454 (Simulation time: 0 hr 4 min 17 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 92895953 heartbeat IPC: 0.892097 cumulative IPC: 0.885478 (Simulation time: 0 hr 4 min 49 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 104380568 heartbeat IPC: 0.87073 cumulative IPC: 0.883815 (Simulation time: 0 hr 5 min 22 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 115875797 heartbeat IPC: 0.869926 cumulative IPC: 0.882406 (Simulation time: 0 hr 5 min 53 sec) 
Finished CPU 0 instructions: 100000004 cycles: 113326531 cumulative IPC: 0.882406 (Simulation time: 0 hr 5 min 53 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.882406 instructions: 100000004 cycles: 113326531
cpu0_DTLB TOTAL     ACCESS:   21502794  HIT:   21376609  MISS:     126185
cpu0_DTLB LOAD      ACCESS:   14899457  HIT:   14792282  MISS:     107175
cpu0_DTLB RFO       ACCESS:    6603337  HIT:    6584327  MISS:      19010
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.263 cycles
cpu0_ITLB TOTAL     ACCESS:    9266885  HIT:    9264444  MISS:       2441
cpu0_ITLB LOAD      ACCESS:    9266885  HIT:    9264444  MISS:       2441
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 10.8054 cycles
cpu0_L1I TOTAL     ACCESS:    7388570  HIT:    7078794  MISS:     309776
cpu0_L1I LOAD      ACCESS:    7388570  HIT:    7078794  MISS:     309776
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.8876 cycles
cpu0_STLB TOTAL     ACCESS:     128626  HIT:     123298  MISS:       5328
cpu0_STLB LOAD      ACCESS:     109616  HIT:     104522  MISS:       5094
cpu0_STLB RFO       ACCESS:      19010  HIT:      18776  MISS:        234
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 54.359 cycles
cpu0_L1D TOTAL     ACCESS:   26588105  HIT:   26128917  MISS:     459188
cpu0_L1D LOAD      ACCESS:   14809196  HIT:   14499875  MISS:     309321
cpu0_L1D RFO       ACCESS:   11773587  HIT:   11624373  MISS:     149214
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5322  HIT:       4669  MISS:        653
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 27.3934 cycles
cpu0_L2C TOTAL     ACCESS:     984505  HIT:     813681  MISS:     170824
cpu0_L2C LOAD      ACCESS:     619095  HIT:     483328  MISS:     135767
cpu0_L2C RFO       ACCESS:     149203  HIT:     114232  MISS:      34971
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     215554  HIT:     215511  MISS:         43
cpu0_L2C TRANSLATION ACCESS:        653  HIT:        610  MISS:         43
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 47.2928 cycles
LLC TOTAL     ACCESS:     247469  HIT:     218623  MISS:      28846
LLC LOAD      ACCESS:     135766  HIT:     113394  MISS:      22372
LLC RFO       ACCESS:      34971  HIT:      30467  MISS:       4504
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      76689  HIT:      74721  MISS:       1968
LLC TRANSLATION ACCESS:         43  HIT:         41  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 155.735 cycles
Insertion Distribution: 
	LOAD 0 0 24376 10057 
	RFO 0 0 6621 1251 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 1968 
	 0 0 15 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       4164  ROW_BUFFER_MISS:      22707
 DBUS AVG_CONGESTED_CYCLE:     3.8369
 WQ ROW_BUFFER_HIT:       1652  ROW_BUFFER_MISS:       6046  FULL:          0


CPU 0 Branch Prediction Accuracy: 87.3602% MPKI: 24.4764 Average ROB Occupancy at Mispredict: 16.833
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00393
BRANCH_INDIRECT: 2e-05
BRANCH_CONDITIONAL: 24.4297
BRANCH_DIRECT_CALL: 0.00715
BRANCH_INDIRECT_CALL: 0.03275
BRANCH_RETURN: 0.00288

