---
# Display name
title: Wenji Fang

# Name pronunciation (optional)
# name_pronunciation: Fang Wen ji

# Full name (for SEO)
first_name: Wenji
last_name: Fang

# Status emoji
status:
  icon:

# Is this the primary user of the site?
superuser: true

# Highlight the author in author lists? (true/false)
highlight_name: true

# Role/position/tagline
role: PhD Student

# Organizations/Affiliations to display in Biography blox
organizations:
  - name: HKUST
    url: https://hkust.edu.hk/

# Social network links
# Need to use another icon? Simply download the SVG icon to your `assets/media/icons/` folder.
profiles:
  - icon: at-symbol
    url: 'mailto:wfang838@connect.ust.hk'
    label: E-mail Me
  # - icon: brands/x
  #   url: https://twitter.com/GetResearchDev
  # - icon: brands/instagram
  #   url: https://www.instagram.com/
  - icon: brands/linkedin
    url: http://linkedin.com/in/wenji-fang-1174891b3
  - icon: academicons/google-scholar
    url: https://scholar.google.com/citations?user=YGIfGd4AAAAJ&hl=zh-CN&oi=ao
  - icon: brands/github
    url: https://github.com/fangwenji
  # - icon: academicons/orcid
  #   url: https://orcid.org/

interests:
  - AI for EDA
  - Circuit Quality Evaluation
  - Circuit Functional Verification

education:
  - area: PhD in Electronic and Computer Engineering
    institution: HKUST
    date_start: 2024-09-01
    date_end: ''
    summary: |
        - Advisor: Prof. Zhiyao Xie
    #   Thesis on _Why LLMs are awesome_. Supervised by [Prof Joe Smith](https://example.com). Presented papers at 5 IEEE conferences with the contributions being published in 2 Springer journals.
    # button:
    #   text: 'Read Thesis'
    #   url: 'https://example.com'
  - area: MPhil in Microelectronics
    institution: HKUST(GZ)
    date_start: 2022-09-01
    date_end: 2024-08-01
    summary: |
      - GPA: 4.0/4.3
      - Advisor: Prof. Hongce Zhang & Prof. Zhiyao Xie

    #   Courses included:
    #   - lorem ipsum dolor sit amet, consectetur adipiscing elit
    #   - lorem ipsum dolor sit amet, consectetur adipiscing elit
    #   - lorem ipsum dolor sit amet, consectetur adipiscing elit
  - area: BEng in Electrical Engineering and Automation
    institution: NUAA
    date_start: 2017-09-01
    date_end: 2021-06-01
    summary: |
      - GPA: 4.0/5.0
      
    #   Courses included:
    #   - lorem ipsum dolor sit amet, consectetur adipiscing elit
    #   - lorem ipsum dolor sit amet, consectetur adipiscing elit
    #   - lorem ipsum dolor sit amet, consectetur adipiscing elit
work:
  - position: Research Assistant
    company_name: HKUST(GZ)
    company_url: 'https://hkust-gz.edu.cn/'
    company_logo: 'hkust'
    date_start: 2021-12-12
    date_end: '2022-08-01'
    summary: |2-
      - Advisor: Prof. Hongce Zhang
      - Achieve an end-to-end unbounded formal verification framework for microprocessors
  - position: VLSI Physical Design Intern [[One Student One Chip Project](https://ysyx.oscc.cc)]
    company_name: Peng Cheng National Laboratory
    company_url: 'https://www.pcl.ac.cn/'
    company_logo: 'pcl'
    date_start: 2021-07-15
    date_end: 2021-12-10
    summary: |
      - Mentor: Dr. Biwei Xie
      - Complete an entire physical design process of an SoC


sections:
  - block: experience
    content:
      title: Experience
      # Date format for experience
      #   Refer to https://wowchemy.com/docs/customization/#date-format
      date_format: Jan 2006
      # Experiences.
      #   Add/remove as many experience `items` below as you like.
      #   Required fields are `title`, `company`, and `date_start`.
      #   Leave `date_end` empty if it's your current employer.
      #   Begin multi-line descriptions with YAML's `|2-` multi-line prefix.
      items:
        - title: CEO
          company: GenCoin
          company_url: ''
          company_logo: org-gc
          location: California
          date_start: '2021-01-01'
          date_end: ''
          description: |2-
              Responsibilities include:

              * Analysing
              * Modelling
              * Deploying


# Skills
# Add your own SVG icons to `assets/media/icons/`
# skills:
#   - name: Technical Skills
#     items:
#       - name: Python
#         description: ''
#         percent: 80
#         icon: code-bracket
#       - name: Data Science
#         description: ''
#         percent: 100
#         icon: chart-bar
#       - name: SQL
#         description: ''
#         percent: 40
#         icon: circle-stack
#   - name: Hobbies
#     color: '#eeac02'
#     color_border: '#f0bf23'
#     items:
#       - name: Hiking
#         description: ''
#         percent: 60
#         icon: person-simple-walk
#       - name: Cats
#         description: ''
#         percent: 100
#         icon: cat
#       - name: Photography
#         description: ''
#         percent: 80
#         icon: camera

# languages:
#   - name: English
#     percent: 100
#   - name: Chinese
#     percent: 75
#   - name: Portuguese
#     percent: 25

# Awards.
#   Add/remove as many awards below as you like.
#   Only `title`, `awarder`, and `date` are required.
#   Begin multi-line `summary` with YAML's `|` or `|2-` multi-line prefix and indent 2 spaces below.
# awards:
#   - title: Research Assistant
#     url: 
#     date_start: '2021-12-12'
#     date_end: '2022-08-01'
#     awarder: HKUST(GZ)
#     icon: hkust
#     summary: |
#       Responsibilities include:
#       - Achieve an end-to-end unbounded formal verification framework for microprocessors
#       - Employ symbolic simulation technique to model the microprocessor
#       - Verify the functional correctness properties
#       - Test the framework with multiple pipelined processor test cases
#   - title: VLSI Physical Design Intern [("One Student One Chip" Project)](https://ysyx.oscc.cc/) 
#     url: 
#     date: '2021-07-15'
#     awarder: Peng Cheng Laboratory
#     icon: pcl
#     summary: |
#       Responsibilities include:
#       - Complete an entire physical design process of an SoC
#       - Participate in defining clock specification, design constriants  
#       - Design a single-cycle RISC-V processor

---

## About Me

Hi! I'm Wenji Fang (方闻绩), a Ph.D. student at the Electronic and Computer Engineering Department of the Hong Kong University of Science and Technology, advised by [Prof. Zhiyao Xie](https://zhiyaoxie.com). Previously, I received my M.Phil from the Hong Kong University of Science and Technology (Guangzhou), advised by [Prof. Hongce Zhang](https://hongcezh.people.ust.hk/) & [Prof. Zhiyao Xie](https://zhiyaoxie.com), and my B.Eng from Nanjing University of Aeronautics and Astronautics.

