[Library]
others = $MODEL_TECH/../modelsim.ini
proasic3e = C:/Microsemi/Libero_v11.5/Designer/lib/modelsim/precompiled/vhdl/proasic3e

presynth = presynth
syncad_vhdl_lib = C:\Microsemi\Libero_v11.5\Designer/lib/actel/syncad_vhdl_lib

[vcom]
VHDL93 = 1

[vsim]
IterationLimit = 5000
