=== Iniciando teste ULA (N=8) ===
10 | ADD small          | ALU=0 | A=0xa (10) | B=0x14 (20) | out=0x1e (30 signed 30 unsigned) | Z=0 N=0 C=0 V=0
20 | ADD overflow       | ALU=0 | A=0x7f (127) | B=0x1 (1) | out=0x80 (-128 signed 128 unsigned) | Z=0 N=1 C=0 V=1
30 | SUB small          | ALU=1000 | A=0x14 (20) | B=0xa (10) | out=0xa (10 signed 10 unsigned) | Z=0 N=0 C=1 V=0
40 | SUB overflow       | ALU=1000 | A=0x80 (-128) | B=0x1 (1) | out=0x7f (127 signed 127 unsigned) | Z=0 N=0 C=1 V=1
50 | AND                | ALU=111 | A=0xcc (-52) | B=0xaa (-86) | out=0x88 (-120 signed 136 unsigned) | Z=0 N=1 C=0 V=0
60 | OR                 | ALU=110 | A=0xcc (-52) | B=0xaa (-86) | out=0xee (-18 signed 238 unsigned) | Z=0 N=1 C=0 V=0
70 | XOR                | ALU=100 | A=0xcc (-52) | B=0xaa (-86) | out=0x66 (102 signed 102 unsigned) | Z=0 N=0 C=0 V=0
80 | SLL                | ALU=1 | A=0x1 (1) | B=0x2 (2) | out=0x4 (4 signed 4 unsigned) | Z=0 N=0 C=0 V=0
90 | SRL                | ALU=101 | A=0x8 (8) | B=0x2 (2) | out=0x2 (2 signed 2 unsigned) | Z=0 N=0 C=0 V=0
100 | SRA                | ALU=1101 | A=0x80 (-128) | B=0x2 (2) | out=0xe0 (-32 signed 224 unsigned) | Z=0 N=1 C=0 V=0
110 | SLT  True          | ALU=10 | A=0xff (-1) | B=0x1 (1) | out=0x1 (1 signed 1 unsigned) | Z=0 N=0 C=0 V=0
120 | SLTU False         | ALU=11 | A=0xff (-1) | B=0x1 (1) | out=0x0 (0 signed 0 unsigned) | Z=1 N=0 C=0 V=0
130 | SLT  False         | ALU=10 | A=0x1 (1) | B=0xff (-1) | out=0x0 (0 signed 0 unsigned) | Z=1 N=0 C=0 V=0
140 | SLTU True          | ALU=11 | A=0x1 (1) | B=0xff (-1) | out=0x1 (1 signed 1 unsigned) | Z=0 N=0 C=0 V=0
=== FIM DOS TESTES ===
- testbench/tb_ula.sv:76: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.037 devel
- Verilator: $finish at 150ps; walltime 0.002 s; speed 197.762 ns/s
- Verilator: cpu 0.001 s on 1 threads; alloced 25 MB