// Seed: 2198576224
module module_0 (
    output tri id_0,
    input wire id_1,
    output uwire id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri id_5,
    input uwire id_6,
    input wire id_7,
    input wand id_8,
    output tri id_9,
    output tri1 id_10,
    output tri1 id_11,
    input wand id_12
    , id_14
);
  assign id_11 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    output supply0 id_2,
    inout wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    input supply1 id_6,
    output uwire id_7,
    inout supply0 id_8,
    input uwire id_9,
    input tri id_10,
    input tri1 id_11,
    output tri id_12,
    input supply0 id_13,
    input tri1 id_14,
    output supply0 id_15,
    input uwire id_16,
    input supply0 id_17,
    input wire id_18,
    output supply0 id_19,
    output wire id_20,
    output uwire id_21,
    output logic id_22,
    input wand id_23,
    input wand id_24,
    input uwire id_25,
    input tri0 id_26,
    input wor id_27,
    input tri id_28,
    input supply0 id_29,
    output wire id_30,
    inout tri id_31,
    input tri id_32,
    input wor id_33,
    input supply1 id_34,
    output tri0 id_35,
    output tri1 id_36
);
  initial id_22 <= 1;
  module_0 modCall_1 (
      id_8,
      id_34,
      id_30,
      id_27,
      id_14,
      id_13,
      id_10,
      id_28,
      id_29,
      id_1,
      id_7,
      id_12,
      id_23
  );
  assign modCall_1.type_18 = 0;
endmodule
