/*
 * HW_MPU6050.h
 *
 *  Created on: Oct 18, 2014
 *      Author: CKDTCNTT
 */

#ifndef HW_MPU6050_H_
#define HW_MPU6050_H_


#include "math.h"

/* Register Map */
#define MPU6050_ADDRESS             	0x68 // Address with end write bit 0b11010010

#define MPU6050_ADDRESS_AD0_LOW     	0x68 // address pin low (GND), default for InvenSense evaluation board
#define MPU6050_ADDRESS_AD0_HIGH   		0x69 // address pin high (VCC)
#define MPU6050_DEFAULT_ADDRESS     	MPU6050_ADDRESS_AD0_LOW

#define MPU6050_RA_XG_OFFS_TC           0x00 //[7] PWR_MODE, [6:1] XG_OFFS_TC, [0] OTP_BNK_VLD
#define MPU6050_RA_YG_OFFS_TC           0x01 //[7] PWR_MODE, [6:1] YG_OFFS_TC, [0] OTP_BNK_VLD
#define MPU6050_RA_ZG_OFFS_TC           0x02 //[7] PWR_MODE, [6:1] ZG_OFFS_TC, [0] OTP_BNK_VLD
#define MPU6050_RA_X_FINE_GAIN          0x03 //[7:0] X_FINE_GAIN
#define MPU6050_RA_Y_FINE_GAIN          0x04 //[7:0] Y_FINE_GAIN
#define MPU6050_RA_Z_FINE_GAIN          0x05 //[7:0] Z_FINE_GAIN
#define MPU6050_RA_XA_OFFS_H            0x06 //[15:0] XA_OFFS
#define MPU6050_RA_XA_OFFS_L_TC         0x07
#define MPU6050_RA_YA_OFFS_H            0x08 //[15:0] YA_OFFS
#define MPU6050_RA_YA_OFFS_L_TC         0x09
#define MPU6050_RA_ZA_OFFS_H            0x0A //[15:0] ZA_OFFS
#define MPU6050_RA_ZA_OFFS_L_TC         0x0B
#define MPU6050_SELF_TEST_X				0x0D					//XA_TEST[7:5], XG_TEST[4:0]
#define MPU6050_SELF_TEST_Y				0x0E					//YA_TEST[7:5], YG_TEST[4:0]
#define MPU6050_SELF_TEST_Z				0x0F					//ZA_TEST[7:5], ZG_TEST[4:0]
#define MPU6050_SELF_TEST_A				0x10					//XA_TEST[5:4], YA_TEST[3:2], ZA_TEST[1:0]
#define MPU6050_RA_XG_OFFS_USRH         0x13 //[15:0] XG_OFFS_USR
#define MPU6050_RA_XG_OFFS_USRL         0x14
#define MPU6050_RA_YG_OFFS_USRH         0x15 //[15:0] YG_OFFS_USR
#define MPU6050_RA_YG_OFFS_USRL         0x16
#define MPU6050_RA_ZG_OFFS_USRH         0x17 //[15:0] ZG_OFFS_USR
#define MPU6050_RA_ZG_OFFS_USRL         0x18
#define MPU6050_SMPLRT_DIV           	0x19					//SMPLRT_DIV[7:0]
#define MPU6050_CONFIG               	0x1A					//EXT_SYNC_SET[5:3], DLPF_CFG[2:0]
#define MPU6050_GYRO_CONFIG          	0x1B					//FS_SEL [4:3]
#define MPU6050_ACCEL_CONFIG         	0x1C					//XA_ST[7], YA_ST[6], ZA_ST[5], AFS_SEL[4:3]
#define MPU6050_RA_FF_THR               0x1D
#define MPU6050_RA_FF_DUR               0x1E
#define MPU6050_RA_MOT_THR              0x1F
#define MPU6050_RA_MOT_DUR              0x20
#define MPU6050_RA_ZRMOT_THR            0x21
#define MPU6050_RA_ZRMOT_DUR            0x22
#define MPU6050_FIFO_EN              	0x23					//TEMP_FIFO_EN[7], XG _FIFO_EN[6], YG _FIFO_EN[5], ZG _FIFO_EN[4], ACCEL _FIFO_EN[3], SLV2 _FIFO_EN[2], SLV1 _FIFO_EN[1], SLV0 _FIFO_EN[0]
#define MPU6050_I2C_MST_CTRL         	0x24					//MULT _MST_EN[7], WAIT _FOR_ES[6], SLV_3 _FIFO_EN[5], I2C_MST_P_NSR[4], I2C_MST_CLK[3:0]
#define MPU6050_I2C_SLV0_ADDR        	0x25					//I2C_SLV0_RW[7], I2C_SLV0_ADDR[6:0]
#define MPU6050_I2C_SLV0_REG         	0x26					//I2C_SLV0_REG[7:0]
#define MPU6050_I2C_SLV0_CTRL        	0x27					//I2C_SLV0_EN[7], I2C_SLV0_BYTE_SW[6], I2C_SLV0 _REG_DIS[5], I2C_SLV0_GRP[4], I2C_SLV0_LEN[3:0]
#define MPU6050_I2C_SLV1_ADDR        	0x28					//I2C_SLV1_RW[7], I2C_SLV1_ADDR[6:0]
#define MPU6050_I2C_SLV1_REG         	0x29					//I2C_SLV1_REG[7:0]
#define MPU6050_I2C_SLV1_CTRL        	0x2A					//I2C_SLV1_EN[7], I2C_SLV1_BYTE_SW[6], I2C_SLV1 _REG_DIS[5], I2C_SLV1_GRP[4], I2C_SLV1_LEN[3:0]
#define MPU6050_I2C_SLV2_ADDR        	0x2B					//I2C_SLV2_RW[7], I2C_SLV1_ADDR[6:0]
#define MPU6050_I2C_SLV2_REG         	0x2C					//I2C_SLV2_REG[7:0]
#define MPU6050_I2C_SLV2_CTRL        	0x2D					//I2C_SLV2_EN[7], I2C_SLV2_BYTE_SW[6], I2C_SLV2 _REG_DIS[5], I2C_SLV2_GRP[4], I2C_SLV2_LEN[3:0]
#define MPU6050_I2C_SLV3_ADDR        	0x2E					//I2C_SLV3_RW[7], I2C_SLV3_ADDR[6:0]
#define MPU6050_I2C_SLV3_REG         	0x2F					//I2C_SLV3_REG[7:0]
#define MPU6050_I2C_SLV3_CTRL        	0x30					//I2C_SLV3_EN[7], I2C_SLV3_BYTE_SW[6], I2C_SLV3 _REG_DIS[5], I2C_SLV3_GRP[4], I2C_SLV3_LEN[3:0]
#define MPU6050_I2C_SLV4_ADDR        	0x31					//I2C_SLV4_RW[7], I2C_SLV4_ADDR[6:0]
#define MPU6050_I2C_SLV4_REG         	0x32					//I2C_SLV4_REG[7:0]
#define MPU6050_I2C_SLV4_DO          	0x33					//I2C_SLV4_DO[7:0]
#define MPU6050_I2C_SLV4_CTRL        	0x34					//I2C_SLV4 _EN[7], I2C_SLV4_INT_EN[6], I2C_SLV4 _REG_DIS[5], 2C_MST_DLY[4:0]
#define MPU6050_I2C_SLV4_DI          	0x35					//I2C_SLV4_DI[7:0]
#define MPU6050_I2C_MST_STATUS       	0x36					//PASS_THROUGH[7], I2C_SLV4_DONE[6], I2C_LOST_ARB[5], I2C_SLV4_NACK[4], I2C_SLV3_NACK[3], I2C_SLV2_NACK[2], I2C_SLV1_NACK[1], I2C_SLV0_NACK[0]
#define MPU6050_INT_PIN_CFG          	0x37					//INT_LEVEL[7], INT_OPEN[6], LATCH_INT_EN[5], INT_RD_CLEAR[4], FSYNC_INT_LEVEL[3], FSYNC_INT_EN[2], I2C _BYPASS _EN[0]
#define MPU6050_INT_ENABLE           	0x38					//FIFO_OFLOW _EN[4], I2C_MST_INT_EN[3], DATA_RDY_EN[0]
#define MPU6050_RA_DMP_INT_STATUS       0x39
#define MPU6050_INT_STATUS           	0x3A					//FIFO_OFLOW _INT[4], I2C_MST_INT[3], DATA_RDY_INT[0]
#define MPU6050_ACCEL_XOUT_H         	0x3B					//ACCEL_XOUT_H[7:0]
#define MPU6050_ACCEL_XOUT_L         	0x3C					//ACCEL_XOUT_L[7:0]
#define MPU6050_ACCEL_YOUT_H         	0x3D					//ACCEL_YOUT_H[7:0]
#define MPU6050_ACCEL_YOUT_L         	0x3E					//ACCEL_YOUT_L[7:0]
#define MPU6050_ACCEL_ZOUT_H         	0x3F					//ACCEL_ZOUT_H[7:0]
#define MPU6050_ACCEL_ZOUT_L         	0x40					//ACCEL_ZOUT_L[7:0]
#define MPU6050_TEMP_OUT_H           	0x41					//TEMP_OUT_H[7:0]
#define MPU6050_TEMP_OUT_L           	0x42					//TEMP_OUT_L[7:0]
#define MPU6050_GYRO_XOUT_H          	0x43					//GYRO_XOUT_H[7:0]
#define MPU6050_GYRO_XOUT_L          	0x44					//GYRO_XOUT_L[7:0]
#define MPU6050_GYRO_YOUT_H          	0x45					//GYRO_YOUT_H[7:0]
#define MPU6050_GYRO_YOUT_L          	0x46					//GYRO_YOUT_L[7:0]
#define MPU6050_GYRO_ZOUT_H          	0x47					//GYRO_ZOUT_H[7:0]
#define MPU6050_GYRO_ZOUT_L          	0x48					//GYRO_ZOUT_L[7:0]
#define MPU6050_EXT_SENS_DATA_00     	0x49					//EXT_SENS_DATA_00[7:0]
#define MPU6050_EXT_SENS_DATA_01     	0x4A					//EXT_SENS_DATA_01[7:0]
#define MPU6050_EXT_SENS_DATA_02     	0x4B					//EXT_SENS_DATA_02[7:0]
#define MPU6050_EXT_SENS_DATA_03     	0x4C					//EXT_SENS_DATA_03[7:0]
#define MPU6050_EXT_SENS_DATA_04     	0x4D					//EXT_SENS_DATA_04[7:0]
#define MPU6050_EXT_SENS_DATA_05     	0x4E					//EXT_SENS_DATA_05[7:0]
#define MPU6050_EXT_SENS_DATA_06     	0x4F					//EXT_SENS_DATA_06[7:0]
#define MPU6050_EXT_SENS_DATA_07     	0x50					//EXT_SENS_DATA_07[7:0]
#define MPU6050_EXT_SENS_DATA_08     	0x51					//EXT_SENS_DATA_08[7:0]
#define MPU6050_EXT_SENS_DATA_09     	0x52					//EXT_SENS_DATA_09[7:0]
#define MPU6050_EXT_SENS_DATA_10     	0x53					//EXT_SENS_DATA_10[7:0]
#define MPU6050_EXT_SENS_DATA_11     	0x54					//EXT_SENS_DATA_11[7:0]
#define MPU6050_EXT_SENS_DATA_12     	0x55					//EXT_SENS_DATA_12[7:0]
#define MPU6050_EXT_SENS_DATA_13     	0x56					//EXT_SENS_DATA_13[7:0]
#define MPU6050_EXT_SENS_DATA_14     	0x57					//EXT_SENS_DATA_14[7:0]
#define MPU6050_EXT_SENS_DATA_15     	0x58					//EXT_SENS_DATA_15[7:0]
#define MPU6050_EXT_SENS_DATA_16     	0x59					//EXT_SENS_DATA_16[7:0]
#define MPU6050_EXT_SENS_DATA_17     	0x5A					//EXT_SENS_DATA_17[7:0]
#define MPU6050_EXT_SENS_DATA_18     	0x5B					//EXT_SENS_DATA_18[7:0]
#define MPU6050_EXT_SENS_DATA_19     	0x5C					//EXT_SENS_DATA_19[7:0]
#define MPU6050_EXT_SENS_DATA_20     	0x5D					//EXT_SENS_DATA_20[7:0]
#define MPU6050_EXT_SENS_DATA_21     	0x5E					//EXT_SENS_DATA_21[7:0]
#define MPU6050_EXT_SENS_DATA_22     	0x5F					//EXT_SENS_DATA_22[7:0]
#define MPU6050_EXT_SENS_DATA_23     	0x60					//EXT_SENS_DATA_23[7:0]
#define MPU6050_RA_MOT_DETECT_STATUS    0x61
#define MPU6050_I2C_SLV0_DO          	0x63					//I2C_SLV0_DO[7:0]
#define MPU6050_I2C_SLV1_DO          	0x64					//I2C_SLV1_DO[7:0]
#define MPU6050_I2C_SLV2_DO          	0x65					//I2C_SLV2_DO[7:0]
#define MPU6050_I2C_SLV3_DO          	0x66					//I2C_SLV3_DO[7:0]
#define MPU6050_I2C_MST_DELAY_CTRL   	0x67					//DELAY_ES_SHADOW[7], I2C_SLV4 _DLY_EN[4], I2C_SLV3 _DLY_EN[3], I2C_SLV2 _DLY_EN[2], I2C_SLV1 _DLY_EN[1], I2C_SLV0 _DLY_EN[0]
#define MPU6050_SIGNAL_PATH_RESET    	0x68					//GYRO _RESET[2], ACCEL _RESET[1], TEMP _RESET[0]
#define MPU6050_RA_MOT_DETECT_CTRL      0x69
#define MPU6050_USER_CTRL            	0x6A					//FIFO_EN[6], I2C_MST_EN[5], I2C_IF_DIS[4], FIFO_RESET[2], I2C_MST_RESET[1], SIG_COND_RESET[0]
#define MPU6050_PWR_MGMT_1           	0x6B					//DEVICE _RESET[7], SLEEP[6], CYCLE[5], TEMP_DIS[3], CLKSEL[2:0]
#define MPU6050_PWR_MGMT_2           	0x6C					//LP_WAKE_CTRL[7:6], STBY_XA[5], STBY_YA[4], STBY_ZA[3], STBY_XG[2], STBY_YG[1], STBY_ZG[0]
#define MPU6050_RA_BANK_SEL             0x6D
#define MPU6050_RA_MEM_START_ADDR       0x6E
#define MPU6050_RA_MEM_R_W              0x6F
#define MPU6050_RA_DMP_CFG_1            0x70
#define MPU6050_RA_DMP_CFG_2            0x71
#define MPU6050_FIFO_COUNTH          	0x72					//FIFO_COUNT[15:8]
#define MPU6050_FIFO_COUNTL          	0x73					//FIFO_COUNT[7:0]
#define MPU6050_FIFO_R_W             	0x74					//FIFO_DATA[7:0]
#define MPU6050_WHO_AM_I             	0x75					//WHO_AM_I[6:1]
//
//****************************************************************************************************************
/* Descriptions */
//
#define MPU6050_DMP_CODE_SIZE 1962 // dmpMemory[]
#define MPU6050_DMP_CONFIG_SIZE 232 // dmpConfig[]
#define MPU6050_DMP_UPDATES_SIZE 140 // dmpUpdates[]

#define MPU6050_TC_PWR_MODE_BIT 7
#define MPU6050_TC_OFFSET_BIT 6
#define MPU6050_TC_OFFSET_LENGTH 6
#define MPU6050_TC_OTP_BNK_VLD_BIT 0

#define MPU6050_VDDIO_LEVEL_VLOGIC 0
#define MPU6050_VDDIO_LEVEL_VDD 1

#define MPU6050_CFG_EXT_SYNC_SET_BIT 5
#define MPU6050_CFG_EXT_SYNC_SET_LENGTH 3
#define MPU6050_CFG_DLPF_CFG_BIT 2
#define MPU6050_CFG_DLPF_CFG_LENGTH 3

#define MPU6050_EXT_SYNC_DISABLED       0x0
#define MPU6050_EXT_SYNC_TEMP_OUT_L     0x1
#define MPU6050_EXT_SYNC_GYRO_XOUT_L    0x2
#define MPU6050_EXT_SYNC_GYRO_YOUT_L    0x3
#define MPU6050_EXT_SYNC_GYRO_ZOUT_L    0x4
#define MPU6050_EXT_SYNC_ACCEL_XOUT_L   0x5
#define MPU6050_EXT_SYNC_ACCEL_YOUT_L   0x6
#define MPU6050_EXT_SYNC_ACCEL_ZOUT_L   0x7

#define MPU6050_DLPF_BW_256     		0x00
#define MPU6050_DLPF_BW_188     		0x01
#define MPU6050_DLPF_BW_98      		0x02
#define MPU6050_DLPF_BW_42      		0x03
#define MPU6050_DLPF_BW_20      		0x04
#define MPU6050_DLPF_BW_10      		0x05
#define MPU6050_DLPF_BW_5       		0x06

#define MPU6050_GCONFIG_FS_SEL_BIT 		4
#define MPU6050_GCONFIG_FS_SEL_LENGTH 	2

//Full-scale Gyroscope
#define MPU6050_GYRO_FS_250     		0x00					//+-250 (degree/s)
#define MPU6050_GYRO_FS_500     		0x01					//+-500 (degree/s)
#define MPU6050_GYRO_FS_1000   		 	0x02					//+-1000(degree/s)
#define MPU6050_GYRO_FS_2000    		0x03					//+-2000(degree/s)

#define MPU6050_ACONFIG_XA_ST_BIT 					7
#define MPU6050_ACONFIG_YA_ST_BIT 					6
#define MPU6050_ACONFIG_ZA_ST_BIT 					5
#define MPU6050_ACONFIG_AFS_SEL_BIT 				4
#define MPU6050_ACONFIG_AFS_SEL_LENGTH 				2
#define MPU6050_ACONFIG_ACCEL_HPF_BIT 				2
#define MPU6050_ACONFIG_ACCEL_HPF_LENGTH 			3

//Full-scale Accelerometer
#define MPU6050_ACCEL_FS_2G     		0x00					//+-2g
#define MPU6050_ACCEL_FS_4G     		0x01					//+-4g
#define MPU6050_ACCEL_FS_8G     		0x02					//+-8g
#define MPU6050_ACCEL_FS_16G    		0x03					//+-16g


#define MPU6050_DHPF_RESET  0x00
#define MPU6050_DHPF_5      0x01
#define MPU6050_DHPF_2P5    0x02
#define MPU6050_DHPF_1P25   0x03
#define MPU6050_DHPF_0P63   0x04
#define MPU6050_DHPF_HOLD   0x07

#define MPU6050_TEMP_FIFO_EN_BIT 		7
#define MPU6050_XG_FIFO_EN_BIT	 		6
#define MPU6050_YG_FIFO_EN_BIT 			5
#define MPU6050_ZG_FIFO_EN_BIT 			4
#define MPU6050_ACCEL_FIFO_EN_BIT 		3
#define MPU6050_SLV2_FIFO_EN_BIT 		2
#define MPU6050_SLV1_FIFO_EN_BIT 		1
#define MPU6050_SLV0_FIFO_EN_BIT 		0

#define MPU6050_MULT_MST_EN_BIT 7
#define MPU6050_WAIT_FOR_ES_BIT 6
#define MPU6050_SLV_3_FIFO_EN_BIT 5
#define MPU6050_I2C_MST_P_NSR_BIT 4
#define MPU6050_I2C_MST_CLK_BIT 3
#define MPU6050_I2C_MST_CLK_LENGTH 4

#define MPU6050_CLOCK_DIV_348 0x0
#define MPU6050_CLOCK_DIV_333 0x1
#define MPU6050_CLOCK_DIV_320 0x2
#define MPU6050_CLOCK_DIV_308 0x3
#define MPU6050_CLOCK_DIV_296 0x4
#define MPU6050_CLOCK_DIV_286 0x5
#define MPU6050_CLOCK_DIV_276 0x6
#define MPU6050_CLOCK_DIV_267 0x7
#define MPU6050_CLOCK_DIV_258 0x8
#define MPU6050_CLOCK_DIV_500 0x9
#define MPU6050_CLOCK_DIV_471 0xA
#define MPU6050_CLOCK_DIV_444 0xB
#define MPU6050_CLOCK_DIV_421 0xC
#define MPU6050_CLOCK_DIV_400 0xD
#define MPU6050_CLOCK_DIV_381 0xE
#define MPU6050_CLOCK_DIV_364 0xF

#define MPU6050_I2C_SLV_RW_BIT 7
#define MPU6050_I2C_SLV_ADDR_BIT 6
#define MPU6050_I2C_SLV_ADDR_LENGTH 7
#define MPU6050_I2C_SLV_EN_BIT 7
#define MPU6050_I2C_SLV_BYTE_SW_BIT 6
#define MPU6050_I2C_SLV_REG_DIS_BIT 5
#define MPU6050_I2C_SLV_GRP_BIT 4
#define MPU6050_I2C_SLV_LEN_BIT 3
#define MPU6050_I2C_SLV_LEN_LENGTH 4

#define MPU6050_I2C_SLV4_RW_BIT 7
#define MPU6050_I2C_SLV4_ADDR_BIT 6
#define MPU6050_I2C_SLV4_ADDR_LENGTH 7
#define MPU6050_I2C_SLV4_EN_BIT 7
#define MPU6050_I2C_SLV4_INT_EN_BIT 6
#define MPU6050_I2C_SLV4_REG_DIS_BIT 5
#define MPU6050_I2C_SLV4_MST_DLY_BIT 4
#define MPU6050_I2C_SLV4_MST_DLY_LENGTH 5

#define MPU6050_MST_PASS_THROUGH_BIT 7
#define MPU6050_MST_I2C_SLV4_DONE_BIT 6
#define MPU6050_MST_I2C_LOST_ARB_BIT 5
#define MPU6050_MST_I2C_SLV4_NACK_BIT 4
#define MPU6050_MST_I2C_SLV3_NACK_BIT 3
#define MPU6050_MST_I2C_SLV2_NACK_BIT 2
#define MPU6050_MST_I2C_SLV1_NACK_BIT 1
#define MPU6050_MST_I2C_SLV0_NACK_BIT 0

#define MPU6050_INTCFG_CLR_REG_BIT 8
#define MPU6050_INTCFG_INT_LEVEL_BIT 7
#define MPU6050_INTCFG_INT_OPEN_BIT 6
#define MPU6050_INTCFG_LATCH_INT_EN_BIT 5
#define MPU6050_INTCFG_INT_RD_CLEAR_BIT 4
#define MPU6050_INTCFG_FSYNC_INT_LEVEL_BIT 3
#define MPU6050_INTCFG_FSYNC_INT_EN_BIT 2
#define MPU6050_INTCFG_I2C_BYPASS_EN_BIT 1
#define MPU6050_INTCFG_CLKOUT_EN_BIT 0

#define MPU6050_INTMODE_ACTIVEHIGH  0x00
#define MPU6050_INTMODE_ACTIVELOW   0x01

#define MPU6050_INTDRV_PUSHPULL     0x00
#define MPU6050_INTDRV_OPENDRAIN    0x01

#define MPU6050_INTLATCH_50USPULSE 0x00
#define MPU6050_INTLATCH_WAITCLEAR 0x01

#define MPU6050_INTCLEAR_STATUSREAD 0x00
#define MPU6050_INTCLEAR_ANYREAD    0x01

#define MPU6050_INTERRUPT_FF_BIT 7
#define MPU6050_INTERRUPT_MOT_BIT 6
#define MPU6050_INTERRUPT_ZMOT_BIT 5
#define MPU6050_INTERRUPT_FIFO_OFLOW_BIT 4
#define MPU6050_INTERRUPT_I2C_MST_INT_BIT 3
#define MPU6050_INTERRUPT_PLL_RDY_INT_BIT 2
#define MPU6050_INTERRUPT_DMP_INT_BIT 1
#define MPU6050_INTERRUPT_DATA_RDY_BIT 0

// TO DO: figure out what these actually do
// UMPL source code is not very obivous
#define MPU6050_DMPINT_5_BIT 5
#define MPU6050_DMPINT_4_BIT 4
#define MPU6050_DMPINT_3_BIT 3
#define MPU6050_DMPINT_2_BIT 2
#define MPU6050_DMPINT_1_BIT 1
#define MPU6050_DMPINT_0_BIT 0

#define MPU6050_MOTION_MOT_XNEG_BIT 7
#define MPU6050_MOTION_MOT_XPOS_BIT 6
#define MPU6050_MOTION_MOT_YNEG_BIT 5
#define MPU6050_MOTION_MOT_YPOS_BIT 4
#define MPU6050_MOTION_MOT_ZNEG_BIT 3
#define MPU6050_MOTION_MOT_ZPOS_BIT 2
#define MPU6050_MOTION_MOT_ZRMOT_BIT 0

#define MPU6050_DELAYCTRL_DELAY_ES_SHADOW_BIT 7
#define MPU6050_DELAYCTRL_I2C_SLV4_DLY_EN_BIT 4
#define MPU6050_DELAYCTRL_I2C_SLV3_DLY_EN_BIT 3
#define MPU6050_DELAYCTRL_I2C_SLV2_DLY_EN_BIT 2
#define MPU6050_DELAYCTRL_I2C_SLV1_DLY_EN_BIT 1
#define MPU6050_DELAYCTRL_I2C_SLV0_DLY_EN_BIT 0

#define MPU6050_PATHRESET_GYRO_RESET_BIT 2
#define MPU6050_PATHRESET_ACCEL_RESET_BIT 1
#define MPU6050_PATHRESET_TEMP_RESET_BIT 0

#define MPU6050_DETECT_ACCEL_ON_DELAY_BIT 5
#define MPU6050_DETECT_ACCEL_ON_DELAY_LENGTH 2
#define MPU6050_DETECT_FF_COUNT_BIT 3
#define MPU6050_DETECT_FF_COUNT_LENGTH 2
#define MPU6050_DETECT_MOT_COUNT_BIT 1
#define MPU6050_DETECT_MOT_COUNT_LENGTH 2

#define MPU6050_DETECT_DECREMENT_RESET 0x0
#define MPU6050_DETECT_DECREMENT_1 0x1
#define MPU6050_DETECT_DECREMENT_2 0x2
#define MPU6050_DETECT_DECREMENT_4 0x3

#define MPU6050_USERCTRL_DMP_EN_BIT 				7
#define MPU6050_USERCTRL_FIFO_EN_BIT 				6
#define MPU6050_USERCTRL_I2C_MST_EN_BIT 			5
#define MPU6050_USERCTRL_I2C_IF_DIS_BIT 			4
#define MPU6050_USERCTRL_DMP_RESET_BIT 				3
#define MPU6050_USERCTRL_FIFO_RESET_BIT 			2
#define MPU6050_USERCTRL_I2C_MST_RESET_BIT 			1
#define MPU6050_USERCTRL_SIG_COND_RESET_BIT 		0

#define MPU6050_PWR1_DEVICE_RESET_BIT 				7
#define MPU6050_PWR1_SLEEP_BIT 						6
#define MPU6050_PWR1_CYCLE_BIT 						5
#define MPU6050_PWR1_TEMP_DIS_BIT 					3
#define MPU6050_PWR1_CLKSEL_BIT 					2
#define MPU6050_PWR1_CLKSEL_LENGTH 					3

#define MPU6050_CLOCK_INTERNAL      0x00
#define MPU6050_CLOCK_PLL_XGYRO     0x01
#define MPU6050_CLOCK_PLL_YGYRO     0x02
#define MPU6050_CLOCK_PLL_ZGYRO     0x03
#define MPU6050_CLOCK_PLL_EXT32K    0x04
#define MPU6050_CLOCK_PLL_EXT19M    0x05
#define MPU6050_CLOCK_KEEP_RESET    0x07

#define MPU6050_PWR2_LP_WAKE_CTRL_BIT 7
#define MPU6050_PWR2_LP_WAKE_CTRL_LENGTH 2
#define MPU6050_PWR2_STBY_XA_BIT 5
#define MPU6050_PWR2_STBY_YA_BIT 4
#define MPU6050_PWR2_STBY_ZA_BIT 3
#define MPU6050_PWR2_STBY_XG_BIT 2
#define MPU6050_PWR2_STBY_YG_BIT 1
#define MPU6050_PWR2_STBY_ZG_BIT 0

#define MPU6050_WAKE_FREQ_1P25 0x0
#define MPU6050_WAKE_FREQ_2P5 0x1
#define MPU6050_WAKE_FREQ_5 0x2
#define MPU6050_WAKE_FREQ_10 0x3

#define MPU6050_BANKSEL_PRFTCH_EN_BIT 6
#define MPU6050_BANKSEL_CFG_USER_BANK_BIT 5
#define MPU6050_BANKSEL_MEM_SEL_BIT 4
#define MPU6050_BANKSEL_MEM_SEL_LENGTH 5

#define MPU6050_WHO_AM_I_BIT 6
#define MPU6050_WHO_AM_I_LENGTH 6

#define MPU6050_DMP_MEMORY_BANKS 8
#define MPU6050_DMP_MEMORY_BANK_SIZE 256
#define MPU6050_DMP_MEMORY_CHUNK_SIZE 16

#define DISABLE_REG 						0x00
#define MPU6050_CLR_REG_BIT 				8
//*****************************************************************************
#endif /* HW_MPU6050_H_ */
