Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: SecondTest.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SecondTest.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SecondTest"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : SecondTest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\sevensegsixnew.vf" into library work
Parsing module <sevensegsixnew>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\NUM_0_9_CLK_SW_CLR.vf" into library work
Parsing module <FJKC_HXILINX_NUM_0_9_CLK_SW_CLR>.
Parsing module <NUM_0_9_CLK_SW_CLR>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\MuxIN16_Out4_4.vf" into library work
Parsing module <M4_1E_HXILINX_MuxIN16_Out4_4>.
Parsing module <MuxIN16_Out4_4>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\Decoder2to4New.vf" into library work
Parsing module <Decoder2to4New>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\Counter03.vf" into library work
Parsing module <FJKC_HXILINX_Counter03>.
Parsing module <Counter03>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\Clock_mod_rester.vf" into library work
Parsing module <CB4CE_HXILINX_Clock_mod_rester>.
Parsing module <FJKC_HXILINX_Clock_mod_rester>.
Parsing module <Clock_mod_rester>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" into library work
Parsing module <CB4CE_HXILINX_SecondTest>.
Parsing module <M4_1E_HXILINX_SecondTest>.
Parsing module <FJKC_HXILINX_SecondTest>.
Parsing module <D2_4E_HXILINX_SecondTest>.
Parsing module <NUM_0_9_CLK_SW_CLR_MUSER_SecondTest>.
Parsing module <Clock_mod_rester_MUSER_SecondTest>.
Parsing module <Decoder2to4New_MUSER_SecondTest>.
Parsing module <Counter03_MUSER_SecondTest>.
Parsing module <MuxIN16_Out4_4_MUSER_SecondTest>.
Parsing module <SecondTest>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\Asyns.vf" into library work
Parsing module <FJKC_HXILINX_Asyns>.
Parsing module <Asyns>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\COU00_99.vf" into library work
Parsing module <FJKC_HXILINX_COU00_99>.
Parsing module <COU00_99>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\COU0_9.vf" into library work
Parsing module <FJKC_HXILINX_COU0_9>.
Parsing module <COU0_9>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\COU1_6.vf" into library work
Parsing module <FJKC_HXILINX_COU1_6>.
Parsing module <COU1_6>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\COUNTER16NEW.vf" into library work
Parsing module <FJKC_HXILINX_COUNTER16NEW>.
Parsing module <COUNTER16NEW>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\CounterBuildinCustom.vf" into library work
Parsing module <CB4CE_HXILINX_CounterBuildinCustom>.
Parsing module <CounterBuildinCustom>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\Decode2_4.vf" into library work
Parsing module <Decode2_4>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\FLIPFLIP09_CLKOUT.vf" into library work
Parsing module <FJKC_HXILINX_FLIPFLIP09_CLKOUT>.
Parsing module <FLIPFLIP09_CLKOUT>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\FLIPFLOP16_CLKOUT.vf" into library work
Parsing module <FJKC_HXILINX_FLIPFLOP16_CLKOUT>.
Parsing module <FLIPFLOP16_CLKOUT>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\FLIPFLOP1_5.vf" into library work
Parsing module <FJKC_HXILINX_FLIPFLOP1_5>.
Parsing module <FLIPFLOP1_5>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\Mod6.vf" into library work
Parsing module <FJKC_HXILINX_Mod6>.
Parsing module <Mod6>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\MuxA_D_CLK.vf" into library work
Parsing module <M2_1_HXILINX_MuxA_D_CLK>.
Parsing module <MuxA_D_CLK>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\MuxIN4_1_4_CLK.vf" into library work
Parsing module <M4_1E_HXILINX_MuxIN4_1_4_CLK>.
Parsing module <MuxIN4_1_4_CLK>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SyncCounter0_9.vf" into library work
Parsing module <FJKC_HXILINX_SyncCounter0_9>.
Parsing module <SyncCounter0_9>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SyncCounter0to9.vf" into library work
Parsing module <FJKC_HXILINX_SyncCounter0to9>.
Parsing module <SyncCounter0to9>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SyncCounter1_6.vf" into library work
Parsing module <FJKC_HXILINX_SyncCounter1_6>.
Parsing module <SyncCounter1_6>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SyncCounter1to6.vf" into library work
Parsing module <FJKC_HXILINX_SyncCounter1to6>.
Parsing module <SyncCounter1to6>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\ZERONINE.vf" into library work
Parsing module <FJKC_HXILINX_ZERONINE>.
Parsing module <ZERONINE>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\counter16_async.vf" into library work
Parsing module <FJKC_HXILINX_counter16_async>.
Parsing module <counter16_async>.
Analyzing Verilog file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\counter1_6x6.vf" into library work
Parsing module <FJKC_HXILINX_counter1_6x6>.
Parsing module <counter1_6x6>.
Parsing VHDL file "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\ModuleHandMake\divider\DIVIDER10.vhd" into library work
Parsing entity <DIVIDER10>.
Parsing architecture <RTL> of entity <divider10>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <SecondTest>.

Elaborating module <sevensegsixnew>.

Elaborating module <AND2B2>.

Elaborating module <OR4>.

Elaborating module <AND2>.

Elaborating module <OR3>.

Elaborating module <INV>.

Elaborating module <OR3B1>.

Elaborating module <AND2B1>.

Elaborating module <OR2>.

Elaborating module <AND3B2>.

Elaborating module <OR5>.

Elaborating module <AND3B1>.

Elaborating module <VCC>.

Elaborating module <MuxIN16_Out4_4_MUSER_SecondTest>.

Elaborating module <M4_1E_HXILINX_SecondTest>.

Elaborating module <FJKC_HXILINX_SecondTest>.

Elaborating module <GND>.

Elaborating module <NUM_0_9_CLK_SW_CLR_MUSER_SecondTest>.

Elaborating module <AND3>.

Elaborating module <BUF>.

Elaborating module <AND4B2>.

Elaborating module <D2_4E_HXILINX_SecondTest>.

Elaborating module <Counter03_MUSER_SecondTest>.

Elaborating module <Decoder2to4New_MUSER_SecondTest>.

Elaborating module <AND4B3>.

Elaborating module <Clock_mod_rester_MUSER_SecondTest>.

Elaborating module <CB4CE_HXILINX_SecondTest>.
WARNING:HDLCompiler:413 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" Line 48: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <AND4>.
Going to vhdl side to elaborate module DIVIDER10

Elaborating entity <DIVIDER10> (architecture <RTL>) with generics from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:552 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" Line 877: Input port A0 is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" Line 906: Input port Reset_CLK is not connected on this instance
WARNING:Xst:2972 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 877. All outputs of instance <XLXI_166> of block <D2_4E_HXILINX_SecondTest> are unconnected in block <SecondTest>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 918. All outputs of instance <XLXI_199> of block <FJKC_HXILINX_SecondTest> are unconnected in block <SecondTest>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SecondTest>.
    Related source file is "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf".
    Set property "HU_SET = XLXI_78_19" for instance <XLXI_78>.
    Set property "HU_SET = XLXI_166_20" for instance <XLXI_166>.
    Set property "HU_SET = XLXI_199_21" for instance <XLXI_199>.
WARNING:Xst:2898 - Port 'A0', unconnected in block instance 'XLXI_166', is tied to GND.
WARNING:Xst:2898 - Port 'A1', unconnected in block instance 'XLXI_166', is tied to GND.
WARNING:Xst:2898 - Port 'E', unconnected in block instance 'XLXI_166', is tied to GND.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 865: Output port <TC> of the instance <XLXI_153> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 877: Output port <D0> of the instance <XLXI_166> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 877: Output port <D1> of the instance <XLXI_166> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 877: Output port <D2> of the instance <XLXI_166> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 877: Output port <D3> of the instance <XLXI_166> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 896: Output port <clk_1hz> of the instance <XLXI_196> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 896: Output port <clk_2hz> of the instance <XLXI_196> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 896: Output port <clk_2khz> of the instance <XLXI_196> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 896: Output port <clk_2mhz> of the instance <XLXI_196> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 896: Output port <clk_20hz> of the instance <XLXI_196> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 896: Output port <clk_20khz> of the instance <XLXI_196> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 896: Output port <clk_200khz> of the instance <XLXI_196> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 906: Output port <clk_1hz> of the instance <XLXI_197> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 906: Output port <clk_2hz> of the instance <XLXI_197> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 906: Output port <clk_2mhz> of the instance <XLXI_197> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 906: Output port <clk_20hz> of the instance <XLXI_197> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 906: Output port <clk_20khz> of the instance <XLXI_197> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 906: Output port <clk_200hz> of the instance <XLXI_197> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 906: Output port <clk_200khz> of the instance <XLXI_197> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 918: Output port <Q> of the instance <XLXI_199> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <SecondTest> synthesized.

Synthesizing Unit <sevensegsixnew>.
    Related source file is "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\sevensegsixnew.vf".
    Summary:
	no macro.
Unit <sevensegsixnew> synthesized.

Synthesizing Unit <MuxIN16_Out4_4_MUSER_SecondTest>.
    Related source file is "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf".
    Set property "HU_SET = XLXI_1_15" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_16" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_17" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_18" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <MuxIN16_Out4_4_MUSER_SecondTest> synthesized.

Synthesizing Unit <M4_1E_HXILINX_SecondTest>.
    Related source file is "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 78.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_SecondTest> synthesized.

Synthesizing Unit <FJKC_HXILINX_SecondTest>.
    Related source file is "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_SecondTest> synthesized.

Synthesizing Unit <NUM_0_9_CLK_SW_CLR_MUSER_SecondTest>.
    Related source file is "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf".
    Set property "HU_SET = XLXI_1_0" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_1" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_2" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_3" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <NUM_0_9_CLK_SW_CLR_MUSER_SecondTest> synthesized.

Synthesizing Unit <Counter03_MUSER_SecondTest>.
    Related source file is "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf".
    Set property "HU_SET = XLXI_1_12" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_13" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_6_14" for instance <XLXI_6>.
    Summary:
	no macro.
Unit <Counter03_MUSER_SecondTest> synthesized.

Synthesizing Unit <Decoder2to4New_MUSER_SecondTest>.
    Related source file is "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf".
    Summary:
	no macro.
Unit <Decoder2to4New_MUSER_SecondTest> synthesized.

Synthesizing Unit <Clock_mod_rester_MUSER_SecondTest>.
    Related source file is "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf".
    Set property "HU_SET = XLXI_597_4" for instance <XLXI_597>.
    Set property "HU_SET = XLXI_602_5" for instance <XLXI_602>.
    Set property "HU_SET = XLXI_607_6" for instance <XLXI_607>.
    Set property "HU_SET = XLXI_657_7" for instance <XLXI_657>.
    Set property "HU_SET = XLXI_662_8" for instance <XLXI_662>.
    Set property "HU_SET = XLXI_667_9" for instance <XLXI_667>.
    Set property "HU_SET = XLXI_672_10" for instance <XLXI_672>.
    Set property "HU_SET = XLXI_676_11" for instance <XLXI_676>.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 341: Output port <CEO> of the instance <XLXI_597> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 341: Output port <TC> of the instance <XLXI_597> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 361: Output port <CEO> of the instance <XLXI_602> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 361: Output port <TC> of the instance <XLXI_602> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 381: Output port <CEO> of the instance <XLXI_607> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 381: Output port <TC> of the instance <XLXI_607> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 401: Output port <CEO> of the instance <XLXI_657> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 401: Output port <TC> of the instance <XLXI_657> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 421: Output port <CEO> of the instance <XLXI_662> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 421: Output port <TC> of the instance <XLXI_662> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 441: Output port <CEO> of the instance <XLXI_667> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 441: Output port <TC> of the instance <XLXI_667> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 461: Output port <CEO> of the instance <XLXI_672> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf" line 461: Output port <TC> of the instance <XLXI_672> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Clock_mod_rester_MUSER_SecondTest> synthesized.

Synthesizing Unit <CB4CE_HXILINX_SecondTest>.
    Related source file is "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\LabTestSecond - 10\SecondTest.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q0>.
    Found 4-bit adder for signal <Q3_GND_28_o_add_0_OUT> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <CB4CE_HXILINX_SecondTest> synthesized.

Synthesizing Unit <DIVIDER10>.
    Related source file is "C:\Users\XickZenF5\Desktop\DigitalLab081065\DigitalLab\ModuleHandMake\divider\DIVIDER10.vhd".
        fin = 20000000
        fout = 100
    Found 1-bit register for signal <qs>.
    Found 17-bit register for signal <COUNT>.
    Found 17-bit adder for signal <COUNT[16]_GND_32_o_add_1_OUT> created at line 23.
    Found 17-bit comparator greater for signal <n0000> created at line 19
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <DIVIDER10> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 15
 17-bit adder                                          : 1
 4-bit adder                                           : 14
# Registers                                            : 80
 1-bit register                                        : 79
 17-bit register                                       : 1
# Comparators                                          : 1
 17-bit comparator greater                             : 1
# Multiplexers                                         : 52
 1-bit 2-to-1 multiplexer                              : 48
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <XLXI_676> is unconnected in block <XLXI_197>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_676> is unconnected in block <XLXI_196>.
   It will be removed from the design.

Synthesizing (advanced) Unit <DIVIDER10>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <DIVIDER10> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 4-bit adder                                           : 14
# Counters                                             : 1
 17-bit up counter                                     : 1
# Registers                                            : 79
 Flip-Flops                                            : 79
# Comparators                                          : 1
 17-bit comparator greater                             : 1
# Multiplexers                                         : 52
 1-bit 2-to-1 multiplexer                              : 48
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Clock_mod_rester_MUSER_SecondTest> ...

Optimizing unit <NUM_0_9_CLK_SW_CLR_MUSER_SecondTest> ...

Optimizing unit <Decoder2to4New_MUSER_SecondTest> ...

Optimizing unit <sevensegsixnew> ...

Optimizing unit <SecondTest> ...

Optimizing unit <CB4CE_HXILINX_SecondTest> ...

Optimizing unit <FJKC_HXILINX_SecondTest> ...

Optimizing unit <M4_1E_HXILINX_SecondTest> ...
WARNING:Xst:1290 - Hierarchical block <XLXI_197/XLXI_676> is unconnected in block <SecondTest>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_196/XLXI_676> is unconnected in block <SecondTest>.
   It will be removed from the design.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SecondTest, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 94
 Flip-Flops                                            : 94

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SecondTest.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 290
#      AND2                        : 21
#      AND2B1                      : 8
#      AND2B2                      : 5
#      AND3                        : 4
#      AND3B1                      : 1
#      AND3B2                      : 1
#      AND4                        : 14
#      AND4B2                      : 4
#      AND4B3                      : 3
#      BUF                         : 4
#      GND                         : 1
#      INV                         : 59
#      LUT1                        : 16
#      LUT2                        : 30
#      LUT3                        : 29
#      LUT4                        : 15
#      LUT6                        : 11
#      MUXCY                       : 16
#      MUXF7                       : 2
#      OR2                         : 22
#      OR3                         : 1
#      OR3B1                       : 1
#      OR4                         : 3
#      OR5                         : 1
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 94
#      FD                          : 2
#      FDC                         : 6
#      FDCE                        : 70
#      FDR                         : 16
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 15
#      IBUF                        : 3
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              94  out of  11440     0%  
 Number of Slice LUTs:                  160  out of   5720     2%  
    Number used as Logic:               160  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    254
   Number with an unused Flip Flop:     160  out of    254    62%  
   Number with an unused LUT:            94  out of    254    37%  
   Number of fully used LUT-FF pairs:     0  out of    254     0%  
   Number of unique control sets:        36

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    102    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------+------------------------------+-------+
Clock Signal                                  | Clock buffer(FF name)        | Load  |
----------------------------------------------+------------------------------+-------+
XLXN_808(XLXI_158:O)                          | BUFG(*)(XLXI_202/COUNT_1)    | 22    |
XLXI_197/clk_20hz_DUMMY(XLXI_197/XLXI_668:O)  | NONE(*)(XLXI_197/XLXI_672/Q3)| 4     |
XLXI_197/clk_200hz_DUMMY(XLXI_197/XLXI_663:O) | NONE(*)(XLXI_197/XLXI_667/Q3)| 4     |
XLXN_810(XLXI_197/XLXI_658:O)                 | NONE(*)(XLXI_197/XLXI_662/Q3)| 4     |
XLXI_197/clk_20khz_DUMMY(XLXI_197/XLXI_608:O) | NONE(*)(XLXI_197/XLXI_657/Q3)| 4     |
XLXI_197/clk_200khz_DUMMY(XLXI_197/XLXI_603:O)| NONE(*)(XLXI_197/XLXI_607/Q3)| 4     |
XLXI_197/clk_2mhz_DUMMY(XLXI_197/XLXI_598:O)  | NONE(*)(XLXI_197/XLXI_602/Q3)| 4     |
XLXN_804                                      | IBUF+BUFG                    | 4     |
XLXI_196/clk_20hz_DUMMY(XLXI_196/XLXI_668:O)  | NONE(*)(XLXI_196/XLXI_672/Q3)| 4     |
XLXI_196/clk_200hz_DUMMY(XLXI_196/XLXI_663:O) | NONE(*)(XLXI_196/XLXI_667/Q3)| 4     |
XLXI_196/clk_2khz_DUMMY(XLXI_196/XLXI_658:O)  | NONE(*)(XLXI_196/XLXI_662/Q3)| 4     |
XLXI_196/clk_20khz_DUMMY(XLXI_196/XLXI_608:O) | NONE(*)(XLXI_196/XLXI_657/Q3)| 4     |
XLXI_196/clk_200khz_DUMMY(XLXI_196/XLXI_603:O)| NONE(*)(XLXI_196/XLXI_607/Q3)| 4     |
XLXI_196/clk_2mhz_DUMMY(XLXI_196/XLXI_598:O)  | NONE(*)(XLXI_196/XLXI_602/Q3)| 4     |
XLXI_168/XLXN_1(XLXI_168/XLXI_5:O)            | NONE(*)(XLXI_168/XLXI_6/Q)   | 3     |
XLXN_468(XLXI_81:O)                           | NONE(*)(XLXI_78/Q)           | 1     |
XLXI_201/XLXN_1(XLXI_201/XLXI_12:O)           | NONE(*)(XLXI_201/XLXI_1/Q)   | 4     |
XLXI_153/XLXN_1(XLXI_153/XLXI_12:O)           | NONE(*)(XLXI_153/XLXI_1/Q)   | 4     |
XLXI_152/XLXN_1(XLXI_152/XLXI_12:O)           | NONE(*)(XLXI_152/XLXI_1/Q)   | 4     |
XLXI_150/XLXN_1(XLXI_150/XLXI_12:O)           | NONE(*)(XLXI_150/XLXI_1/Q)   | 4     |
----------------------------------------------+------------------------------+-------+
(*) These 19 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.300ns (Maximum Frequency: 188.674MHz)
   Minimum input arrival time before clock: 4.957ns
   Maximum output required time after clock: 12.157ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_808'
  Clock period: 5.270ns (frequency: 189.739MHz)
  Total number of paths / destination ports: 649 / 42
-------------------------------------------------------------------------
Delay:               5.270ns (Levels of Logic = 4)
  Source:            XLXI_196/XLXI_597/Q0 (FF)
  Destination:       XLXI_196/XLXI_597/Q3 (FF)
  Source Clock:      XLXN_808 rising
  Destination Clock: XLXN_808 rising

  Data Path: XLXI_196/XLXI_597/Q0 to XLXI_196/XLXI_597/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     end scope: 'XLXI_196/XLXI_597:Q0'
     INV:I->O              1   0.568   0.808  XLXI_196/XLXI_599 (XLXI_196/XLXN_1065)
     AND4:I3->O            5   0.339   1.079  XLXI_196/XLXI_598 (XLXI_196/clk_2mhz_DUMMY)
     OR2:I0->O             4   0.203   0.683  XLXI_196/XLXI_679 (XLXI_196/XLXN_1213)
     begin scope: 'XLXI_196/XLXI_597:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      5.270ns (1.987ns logic, 3.283ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_197/clk_20hz_DUMMY'
  Clock period: 5.135ns (frequency: 194.732MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               5.135ns (Levels of Logic = 4)
  Source:            XLXI_197/XLXI_672/Q0 (FF)
  Destination:       XLXI_197/XLXI_672/Q3 (FF)
  Source Clock:      XLXI_197/clk_20hz_DUMMY rising
  Destination Clock: XLXI_197/clk_20hz_DUMMY rising

  Data Path: XLXI_197/XLXI_672/Q0 to XLXI_197/XLXI_672/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     end scope: 'XLXI_197/XLXI_672:Q0'
     INV:I->O              1   0.568   0.808  XLXI_197/XLXI_674 (XLXI_197/XLXN_1199)
     AND4:I3->O            1   0.339   0.944  XLXI_197/XLXI_673 (XLXI_197/clk_2hz_DUMMY)
     OR2:I0->O             4   0.203   0.683  XLXI_197/XLXI_687 (XLXI_197/XLXN_1220)
     begin scope: 'XLXI_197/XLXI_672:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      5.135ns (1.987ns logic, 3.148ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_197/clk_200hz_DUMMY'
  Clock period: 5.270ns (frequency: 189.739MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               5.270ns (Levels of Logic = 4)
  Source:            XLXI_197/XLXI_667/Q0 (FF)
  Destination:       XLXI_197/XLXI_667/Q3 (FF)
  Source Clock:      XLXI_197/clk_200hz_DUMMY rising
  Destination Clock: XLXI_197/clk_200hz_DUMMY rising

  Data Path: XLXI_197/XLXI_667/Q0 to XLXI_197/XLXI_667/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     end scope: 'XLXI_197/XLXI_667:Q0'
     INV:I->O              1   0.568   0.808  XLXI_197/XLXI_669 (XLXI_197/XLXN_1190)
     AND4:I3->O            5   0.339   1.079  XLXI_197/XLXI_668 (XLXI_197/clk_20hz_DUMMY)
     OR2:I0->O             4   0.203   0.683  XLXI_197/XLXI_686 (XLXI_197/XLXN_1219)
     begin scope: 'XLXI_197/XLXI_667:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      5.270ns (1.987ns logic, 3.283ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_810'
  Clock period: 5.270ns (frequency: 189.739MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               5.270ns (Levels of Logic = 4)
  Source:            XLXI_197/XLXI_662/Q0 (FF)
  Destination:       XLXI_197/XLXI_662/Q3 (FF)
  Source Clock:      XLXN_810 rising
  Destination Clock: XLXN_810 rising

  Data Path: XLXI_197/XLXI_662/Q0 to XLXI_197/XLXI_662/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     end scope: 'XLXI_197/XLXI_662:Q0'
     INV:I->O              1   0.568   0.808  XLXI_197/XLXI_664 (XLXI_197/XLXN_1181)
     AND4:I3->O            5   0.339   1.079  XLXI_197/XLXI_663 (XLXI_197/clk_200hz_DUMMY)
     OR2:I0->O             4   0.203   0.683  XLXI_197/XLXI_685 (XLXI_197/XLXN_1218)
     begin scope: 'XLXI_197/XLXI_662:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      5.270ns (1.987ns logic, 3.283ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_197/clk_20khz_DUMMY'
  Clock period: 5.300ns (frequency: 188.674MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               5.300ns (Levels of Logic = 4)
  Source:            XLXI_197/XLXI_657/Q0 (FF)
  Destination:       XLXI_197/XLXI_657/Q3 (FF)
  Source Clock:      XLXI_197/clk_20khz_DUMMY rising
  Destination Clock: XLXI_197/clk_20khz_DUMMY rising

  Data Path: XLXI_197/XLXI_657/Q0 to XLXI_197/XLXI_657/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     end scope: 'XLXI_197/XLXI_657:Q0'
     INV:I->O              1   0.568   0.808  XLXI_197/XLXI_659 (XLXI_197/XLXN_1172)
     AND4:I3->O            6   0.339   1.109  XLXI_197/XLXI_658 (XLXN_810)
     OR2:I0->O             4   0.203   0.683  XLXI_197/XLXI_684 (XLXI_197/XLXN_1217)
     begin scope: 'XLXI_197/XLXI_657:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      5.300ns (1.987ns logic, 3.313ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_197/clk_200khz_DUMMY'
  Clock period: 5.270ns (frequency: 189.739MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               5.270ns (Levels of Logic = 4)
  Source:            XLXI_197/XLXI_607/Q0 (FF)
  Destination:       XLXI_197/XLXI_607/Q3 (FF)
  Source Clock:      XLXI_197/clk_200khz_DUMMY rising
  Destination Clock: XLXI_197/clk_200khz_DUMMY rising

  Data Path: XLXI_197/XLXI_607/Q0 to XLXI_197/XLXI_607/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     end scope: 'XLXI_197/XLXI_607:Q0'
     INV:I->O              1   0.568   0.808  XLXI_197/XLXI_609 (XLXI_197/XLXN_1082)
     AND4:I3->O            5   0.339   1.079  XLXI_197/XLXI_608 (XLXI_197/clk_20khz_DUMMY)
     OR2:I0->O             4   0.203   0.683  XLXI_197/XLXI_683 (XLXI_197/XLXN_1216)
     begin scope: 'XLXI_197/XLXI_607:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      5.270ns (1.987ns logic, 3.283ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_197/clk_2mhz_DUMMY'
  Clock period: 5.270ns (frequency: 189.739MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               5.270ns (Levels of Logic = 4)
  Source:            XLXI_197/XLXI_602/Q0 (FF)
  Destination:       XLXI_197/XLXI_602/Q3 (FF)
  Source Clock:      XLXI_197/clk_2mhz_DUMMY rising
  Destination Clock: XLXI_197/clk_2mhz_DUMMY rising

  Data Path: XLXI_197/XLXI_602/Q0 to XLXI_197/XLXI_602/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     end scope: 'XLXI_197/XLXI_602:Q0'
     INV:I->O              1   0.568   0.808  XLXI_197/XLXI_604 (XLXI_197/XLXN_1073)
     AND4:I3->O            5   0.339   1.079  XLXI_197/XLXI_603 (XLXI_197/clk_200khz_DUMMY)
     OR2:I0->O             4   0.203   0.683  XLXI_197/XLXI_682 (XLXI_197/XLXN_1215)
     begin scope: 'XLXI_197/XLXI_602:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      5.270ns (1.987ns logic, 3.283ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_804'
  Clock period: 5.270ns (frequency: 189.739MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               5.270ns (Levels of Logic = 4)
  Source:            XLXI_197/XLXI_597/Q0 (FF)
  Destination:       XLXI_197/XLXI_597/Q3 (FF)
  Source Clock:      XLXN_804 rising
  Destination Clock: XLXN_804 rising

  Data Path: XLXI_197/XLXI_597/Q0 to XLXI_197/XLXI_597/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     end scope: 'XLXI_197/XLXI_597:Q0'
     INV:I->O              1   0.568   0.808  XLXI_197/XLXI_599 (XLXI_197/XLXN_1065)
     AND4:I3->O            5   0.339   1.079  XLXI_197/XLXI_598 (XLXI_197/clk_2mhz_DUMMY)
     OR2:I0->O             4   0.203   0.683  XLXI_197/XLXI_679 (XLXI_197/XLXN_1213)
     begin scope: 'XLXI_197/XLXI_597:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      5.270ns (1.987ns logic, 3.283ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_196/clk_20hz_DUMMY'
  Clock period: 5.135ns (frequency: 194.732MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               5.135ns (Levels of Logic = 4)
  Source:            XLXI_196/XLXI_672/Q0 (FF)
  Destination:       XLXI_196/XLXI_672/Q3 (FF)
  Source Clock:      XLXI_196/clk_20hz_DUMMY rising
  Destination Clock: XLXI_196/clk_20hz_DUMMY rising

  Data Path: XLXI_196/XLXI_672/Q0 to XLXI_196/XLXI_672/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     end scope: 'XLXI_196/XLXI_672:Q0'
     INV:I->O              1   0.568   0.808  XLXI_196/XLXI_674 (XLXI_196/XLXN_1199)
     AND4:I3->O            1   0.339   0.944  XLXI_196/XLXI_673 (XLXI_196/clk_2hz_DUMMY)
     OR2:I0->O             4   0.203   0.683  XLXI_196/XLXI_687 (XLXI_196/XLXN_1220)
     begin scope: 'XLXI_196/XLXI_672:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      5.135ns (1.987ns logic, 3.148ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_196/clk_200hz_DUMMY'
  Clock period: 5.270ns (frequency: 189.739MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               5.270ns (Levels of Logic = 4)
  Source:            XLXI_196/XLXI_667/Q0 (FF)
  Destination:       XLXI_196/XLXI_667/Q3 (FF)
  Source Clock:      XLXI_196/clk_200hz_DUMMY rising
  Destination Clock: XLXI_196/clk_200hz_DUMMY rising

  Data Path: XLXI_196/XLXI_667/Q0 to XLXI_196/XLXI_667/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     end scope: 'XLXI_196/XLXI_667:Q0'
     INV:I->O              1   0.568   0.808  XLXI_196/XLXI_669 (XLXI_196/XLXN_1190)
     AND4:I3->O            5   0.339   1.079  XLXI_196/XLXI_668 (XLXI_196/clk_20hz_DUMMY)
     OR2:I0->O             4   0.203   0.683  XLXI_196/XLXI_686 (XLXI_196/XLXN_1219)
     begin scope: 'XLXI_196/XLXI_667:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      5.270ns (1.987ns logic, 3.283ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_196/clk_2khz_DUMMY'
  Clock period: 5.270ns (frequency: 189.739MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               5.270ns (Levels of Logic = 4)
  Source:            XLXI_196/XLXI_662/Q0 (FF)
  Destination:       XLXI_196/XLXI_662/Q3 (FF)
  Source Clock:      XLXI_196/clk_2khz_DUMMY rising
  Destination Clock: XLXI_196/clk_2khz_DUMMY rising

  Data Path: XLXI_196/XLXI_662/Q0 to XLXI_196/XLXI_662/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     end scope: 'XLXI_196/XLXI_662:Q0'
     INV:I->O              1   0.568   0.808  XLXI_196/XLXI_664 (XLXI_196/XLXN_1181)
     AND4:I3->O            5   0.339   1.079  XLXI_196/XLXI_663 (XLXI_196/clk_200hz_DUMMY)
     OR2:I0->O             4   0.203   0.683  XLXI_196/XLXI_685 (XLXI_196/XLXN_1218)
     begin scope: 'XLXI_196/XLXI_662:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      5.270ns (1.987ns logic, 3.283ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_196/clk_20khz_DUMMY'
  Clock period: 5.270ns (frequency: 189.739MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               5.270ns (Levels of Logic = 4)
  Source:            XLXI_196/XLXI_657/Q0 (FF)
  Destination:       XLXI_196/XLXI_657/Q3 (FF)
  Source Clock:      XLXI_196/clk_20khz_DUMMY rising
  Destination Clock: XLXI_196/clk_20khz_DUMMY rising

  Data Path: XLXI_196/XLXI_657/Q0 to XLXI_196/XLXI_657/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     end scope: 'XLXI_196/XLXI_657:Q0'
     INV:I->O              1   0.568   0.808  XLXI_196/XLXI_659 (XLXI_196/XLXN_1172)
     AND4:I3->O            5   0.339   1.079  XLXI_196/XLXI_658 (XLXI_196/clk_2khz_DUMMY)
     OR2:I0->O             4   0.203   0.683  XLXI_196/XLXI_684 (XLXI_196/XLXN_1217)
     begin scope: 'XLXI_196/XLXI_657:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      5.270ns (1.987ns logic, 3.283ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_196/clk_200khz_DUMMY'
  Clock period: 5.270ns (frequency: 189.739MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               5.270ns (Levels of Logic = 4)
  Source:            XLXI_196/XLXI_607/Q0 (FF)
  Destination:       XLXI_196/XLXI_607/Q3 (FF)
  Source Clock:      XLXI_196/clk_200khz_DUMMY rising
  Destination Clock: XLXI_196/clk_200khz_DUMMY rising

  Data Path: XLXI_196/XLXI_607/Q0 to XLXI_196/XLXI_607/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     end scope: 'XLXI_196/XLXI_607:Q0'
     INV:I->O              1   0.568   0.808  XLXI_196/XLXI_609 (XLXI_196/XLXN_1082)
     AND4:I3->O            5   0.339   1.079  XLXI_196/XLXI_608 (XLXI_196/clk_20khz_DUMMY)
     OR2:I0->O             4   0.203   0.683  XLXI_196/XLXI_683 (XLXI_196/XLXN_1216)
     begin scope: 'XLXI_196/XLXI_607:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      5.270ns (1.987ns logic, 3.283ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_196/clk_2mhz_DUMMY'
  Clock period: 5.270ns (frequency: 189.739MHz)
  Total number of paths / destination ports: 26 / 8
-------------------------------------------------------------------------
Delay:               5.270ns (Levels of Logic = 4)
  Source:            XLXI_196/XLXI_602/Q0 (FF)
  Destination:       XLXI_196/XLXI_602/Q3 (FF)
  Source Clock:      XLXI_196/clk_2mhz_DUMMY rising
  Destination Clock: XLXI_196/clk_2mhz_DUMMY rising

  Data Path: XLXI_196/XLXI_602/Q0 to XLXI_196/XLXI_602/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.714  Q0 (Q0)
     end scope: 'XLXI_196/XLXI_602:Q0'
     INV:I->O              1   0.568   0.808  XLXI_196/XLXI_604 (XLXI_196/XLXN_1073)
     AND4:I3->O            5   0.339   1.079  XLXI_196/XLXI_603 (XLXI_196/clk_200khz_DUMMY)
     OR2:I0->O             4   0.203   0.683  XLXI_196/XLXI_682 (XLXI_196/XLXN_1215)
     begin scope: 'XLXI_196/XLXI_602:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      5.270ns (1.987ns logic, 3.283ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_168/XLXN_1'
  Clock period: 3.839ns (frequency: 260.495MHz)
  Total number of paths / destination ports: 18 / 8
-------------------------------------------------------------------------
Delay:               3.839ns (Levels of Logic = 3)
  Source:            XLXI_168/XLXI_1/Q (FF)
  Destination:       XLXI_168/XLXI_6/Q (FF)
  Source Clock:      XLXI_168/XLXN_1 rising
  Destination Clock: XLXI_168/XLXN_1 rising

  Data Path: XLXI_168/XLXI_1/Q to XLXI_168/XLXI_6/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.447   1.277  Q (Q)
     end scope: 'XLXI_168/XLXI_1:Q'
     AND2:I1->O            4   0.223   0.788  XLXI_168/XLXI_7 (XLXI_168/XLXN_10)
     begin scope: 'XLXI_168/XLXI_6:J'
     LUT2:I0->O            1   0.203   0.579  _n0008_inv1 (_n0008_inv)
     FDCE:CE                   0.322          Q
    ----------------------------------------
    Total                      3.839ns (1.195ns logic, 2.644ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_468'
  Clock period: 2.016ns (frequency: 495.933MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.016ns (Levels of Logic = 1)
  Source:            XLXI_78/Q (FF)
  Destination:       XLXI_78/Q (FF)
  Source Clock:      XLXN_468 rising
  Destination Clock: XLXN_468 rising

  Data Path: XLXI_78/Q to XLXI_78/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.683  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_7_o11_INV_0 (Q_Q_MUX_7_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      2.016ns (0.755ns logic, 1.261ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_201/XLXN_1'
  Clock period: 4.141ns (frequency: 241.514MHz)
  Total number of paths / destination ports: 44 / 11
-------------------------------------------------------------------------
Delay:               4.141ns (Levels of Logic = 3)
  Source:            XLXI_201/XLXI_1/Q (FF)
  Destination:       XLXI_201/XLXI_1/Q (FF)
  Source Clock:      XLXI_201/XLXN_1 rising
  Destination Clock: XLXI_201/XLXN_1 rising

  Data Path: XLXI_201/XLXI_1/Q to XLXI_201/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  Q (Q)
     end scope: 'XLXI_201/XLXI_1:Q'
     AND4B2:I1->O          2   0.223   0.961  XLXI_201/XLXI_14 (XLXI_201/XLXN_19)
     OR2:I1->O             4   0.223   0.683  XLXI_201/XLXI_8 (XLXI_201/XLXN_3)
     begin scope: 'XLXI_201/XLXI_4:CLR'
     FDCE:CLR                  0.430          Q
    ----------------------------------------
    Total                      4.141ns (1.323ns logic, 2.818ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_153/XLXN_1'
  Clock period: 4.141ns (frequency: 241.514MHz)
  Total number of paths / destination ports: 44 / 11
-------------------------------------------------------------------------
Delay:               4.141ns (Levels of Logic = 3)
  Source:            XLXI_153/XLXI_1/Q (FF)
  Destination:       XLXI_153/XLXI_1/Q (FF)
  Source Clock:      XLXI_153/XLXN_1 rising
  Destination Clock: XLXI_153/XLXN_1 rising

  Data Path: XLXI_153/XLXI_1/Q to XLXI_153/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  Q (Q)
     end scope: 'XLXI_153/XLXI_1:Q'
     AND4B2:I1->O          2   0.223   0.961  XLXI_153/XLXI_14 (XLXI_153/XLXN_19)
     OR2:I1->O             4   0.223   0.683  XLXI_153/XLXI_8 (XLXI_153/XLXN_3)
     begin scope: 'XLXI_153/XLXI_4:CLR'
     FDCE:CLR                  0.430          Q
    ----------------------------------------
    Total                      4.141ns (1.323ns logic, 2.818ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_152/XLXN_1'
  Clock period: 4.141ns (frequency: 241.514MHz)
  Total number of paths / destination ports: 44 / 11
-------------------------------------------------------------------------
Delay:               4.141ns (Levels of Logic = 3)
  Source:            XLXI_152/XLXI_1/Q (FF)
  Destination:       XLXI_152/XLXI_1/Q (FF)
  Source Clock:      XLXI_152/XLXN_1 rising
  Destination Clock: XLXI_152/XLXN_1 rising

  Data Path: XLXI_152/XLXI_1/Q to XLXI_152/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  Q (Q)
     end scope: 'XLXI_152/XLXI_1:Q'
     AND4B2:I1->O          2   0.223   0.961  XLXI_152/XLXI_14 (XLXI_152/XLXN_19)
     OR2:I1->O             4   0.223   0.683  XLXI_152/XLXI_8 (XLXI_152/XLXN_3)
     begin scope: 'XLXI_152/XLXI_4:CLR'
     FDCE:CLR                  0.430          Q
    ----------------------------------------
    Total                      4.141ns (1.323ns logic, 2.818ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_150/XLXN_1'
  Clock period: 4.141ns (frequency: 241.514MHz)
  Total number of paths / destination ports: 44 / 11
-------------------------------------------------------------------------
Delay:               4.141ns (Levels of Logic = 3)
  Source:            XLXI_150/XLXI_1/Q (FF)
  Destination:       XLXI_150/XLXI_1/Q (FF)
  Source Clock:      XLXI_150/XLXN_1 rising
  Destination Clock: XLXI_150/XLXN_1 rising

  Data Path: XLXI_150/XLXI_1/Q to XLXI_150/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  Q (Q)
     end scope: 'XLXI_150/XLXI_1:Q'
     AND4B2:I1->O          2   0.223   0.961  XLXI_150/XLXI_14 (XLXI_150/XLXN_19)
     OR2:I1->O             4   0.223   0.683  XLXI_150/XLXI_8 (XLXI_150/XLXN_3)
     begin scope: 'XLXI_150/XLXI_4:CLR'
     FDCE:CLR                  0.430          Q
    ----------------------------------------
    Total                      4.141ns (1.323ns logic, 2.818ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_196/clk_20hz_DUMMY'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.957ns (Levels of Logic = 4)
  Source:            Reset (PAD)
  Destination:       XLXI_196/XLXI_672/Q3 (FF)
  Destination Clock: XLXI_196/clk_20hz_DUMMY rising

  Data Path: Reset to XLXI_196/XLXI_672/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  Reset_IBUF (Reset_IBUF)
     AND2:I0->O           12   0.203   1.253  XLXI_89 (XLXN_802)
     OR2:I1->O             4   0.223   0.683  XLXI_196/XLXI_687 (XLXI_196/XLXN_1220)
     begin scope: 'XLXI_196/XLXI_672:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      4.957ns (2.078ns logic, 2.879ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_196/clk_200hz_DUMMY'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.957ns (Levels of Logic = 4)
  Source:            Reset (PAD)
  Destination:       XLXI_196/XLXI_667/Q3 (FF)
  Destination Clock: XLXI_196/clk_200hz_DUMMY rising

  Data Path: Reset to XLXI_196/XLXI_667/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  Reset_IBUF (Reset_IBUF)
     AND2:I0->O           12   0.203   1.253  XLXI_89 (XLXN_802)
     OR2:I1->O             4   0.223   0.683  XLXI_196/XLXI_686 (XLXI_196/XLXN_1219)
     begin scope: 'XLXI_196/XLXI_667:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      4.957ns (2.078ns logic, 2.879ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_196/clk_2khz_DUMMY'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.957ns (Levels of Logic = 4)
  Source:            Reset (PAD)
  Destination:       XLXI_196/XLXI_662/Q3 (FF)
  Destination Clock: XLXI_196/clk_2khz_DUMMY rising

  Data Path: Reset to XLXI_196/XLXI_662/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  Reset_IBUF (Reset_IBUF)
     AND2:I0->O           12   0.203   1.253  XLXI_89 (XLXN_802)
     OR2:I1->O             4   0.223   0.683  XLXI_196/XLXI_685 (XLXI_196/XLXN_1218)
     begin scope: 'XLXI_196/XLXI_662:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      4.957ns (2.078ns logic, 2.879ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_196/clk_20khz_DUMMY'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.957ns (Levels of Logic = 4)
  Source:            Reset (PAD)
  Destination:       XLXI_196/XLXI_657/Q3 (FF)
  Destination Clock: XLXI_196/clk_20khz_DUMMY rising

  Data Path: Reset to XLXI_196/XLXI_657/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  Reset_IBUF (Reset_IBUF)
     AND2:I0->O           12   0.203   1.253  XLXI_89 (XLXN_802)
     OR2:I1->O             4   0.223   0.683  XLXI_196/XLXI_684 (XLXI_196/XLXN_1217)
     begin scope: 'XLXI_196/XLXI_657:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      4.957ns (2.078ns logic, 2.879ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_196/clk_200khz_DUMMY'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.957ns (Levels of Logic = 4)
  Source:            Reset (PAD)
  Destination:       XLXI_196/XLXI_607/Q3 (FF)
  Destination Clock: XLXI_196/clk_200khz_DUMMY rising

  Data Path: Reset to XLXI_196/XLXI_607/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  Reset_IBUF (Reset_IBUF)
     AND2:I0->O           12   0.203   1.253  XLXI_89 (XLXN_802)
     OR2:I1->O             4   0.223   0.683  XLXI_196/XLXI_683 (XLXI_196/XLXN_1216)
     begin scope: 'XLXI_196/XLXI_607:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      4.957ns (2.078ns logic, 2.879ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_196/clk_2mhz_DUMMY'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.957ns (Levels of Logic = 4)
  Source:            Reset (PAD)
  Destination:       XLXI_196/XLXI_602/Q3 (FF)
  Destination Clock: XLXI_196/clk_2mhz_DUMMY rising

  Data Path: Reset to XLXI_196/XLXI_602/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  Reset_IBUF (Reset_IBUF)
     AND2:I0->O           12   0.203   1.253  XLXI_89 (XLXN_802)
     OR2:I1->O             4   0.223   0.683  XLXI_196/XLXI_682 (XLXI_196/XLXN_1215)
     begin scope: 'XLXI_196/XLXI_602:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      4.957ns (2.078ns logic, 2.879ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXN_808'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.957ns (Levels of Logic = 4)
  Source:            Reset (PAD)
  Destination:       XLXI_196/XLXI_597/Q3 (FF)
  Destination Clock: XLXN_808 rising

  Data Path: Reset to XLXI_196/XLXI_597/Q3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  Reset_IBUF (Reset_IBUF)
     AND2:I0->O           12   0.203   1.253  XLXI_89 (XLXN_802)
     OR2:I1->O             4   0.223   0.683  XLXI_196/XLXI_679 (XLXI_196/XLXN_1213)
     begin scope: 'XLXI_196/XLXI_597:CLR'
     FDCE:CLR                  0.430          Q3
    ----------------------------------------
    Total                      4.957ns (2.078ns logic, 2.879ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_201/XLXN_1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.957ns (Levels of Logic = 4)
  Source:            Reset (PAD)
  Destination:       XLXI_201/XLXI_1/Q (FF)
  Destination Clock: XLXI_201/XLXN_1 rising

  Data Path: Reset to XLXI_201/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  Reset_IBUF (Reset_IBUF)
     AND2:I0->O           12   0.203   1.273  XLXI_89 (XLXN_802)
     OR2:I0->O             4   0.203   0.683  XLXI_201/XLXI_8 (XLXI_201/XLXN_3)
     begin scope: 'XLXI_201/XLXI_4:CLR'
     FDCE:CLR                  0.430          Q
    ----------------------------------------
    Total                      4.957ns (2.058ns logic, 2.899ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_153/XLXN_1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.957ns (Levels of Logic = 4)
  Source:            Reset (PAD)
  Destination:       XLXI_153/XLXI_1/Q (FF)
  Destination Clock: XLXI_153/XLXN_1 rising

  Data Path: Reset to XLXI_153/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  Reset_IBUF (Reset_IBUF)
     AND2:I0->O           12   0.203   1.273  XLXI_89 (XLXN_802)
     OR2:I0->O             4   0.203   0.683  XLXI_153/XLXI_8 (XLXI_153/XLXN_3)
     begin scope: 'XLXI_153/XLXI_4:CLR'
     FDCE:CLR                  0.430          Q
    ----------------------------------------
    Total                      4.957ns (2.058ns logic, 2.899ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_152/XLXN_1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.957ns (Levels of Logic = 4)
  Source:            Reset (PAD)
  Destination:       XLXI_152/XLXI_1/Q (FF)
  Destination Clock: XLXI_152/XLXN_1 rising

  Data Path: Reset to XLXI_152/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  Reset_IBUF (Reset_IBUF)
     AND2:I0->O           12   0.203   1.273  XLXI_89 (XLXN_802)
     OR2:I0->O             4   0.203   0.683  XLXI_152/XLXI_8 (XLXI_152/XLXN_3)
     begin scope: 'XLXI_152/XLXI_4:CLR'
     FDCE:CLR                  0.430          Q
    ----------------------------------------
    Total                      4.957ns (2.058ns logic, 2.899ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_150/XLXN_1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.957ns (Levels of Logic = 4)
  Source:            Reset (PAD)
  Destination:       XLXI_150/XLXI_1/Q (FF)
  Destination Clock: XLXI_150/XLXN_1 rising

  Data Path: Reset to XLXI_150/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  Reset_IBUF (Reset_IBUF)
     AND2:I0->O           12   0.203   1.273  XLXI_89 (XLXN_802)
     OR2:I0->O             4   0.203   0.683  XLXI_150/XLXI_8 (XLXI_150/XLXN_3)
     begin scope: 'XLXI_150/XLXI_4:CLR'
     FDCE:CLR                  0.430          Q
    ----------------------------------------
    Total                      4.957ns (2.058ns logic, 2.899ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_152/XLXN_1'
  Total number of paths / destination ports: 43 / 7
-------------------------------------------------------------------------
Offset:              7.292ns (Levels of Logic = 6)
  Source:            XLXI_152/XLXI_1/Q (FF)
  Destination:       a (PAD)
  Source Clock:      XLXI_152/XLXN_1 rising

  Data Path: XLXI_152/XLXI_1/Q to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   0.830  Q (Q)
     end scope: 'XLXI_152/XLXI_1:Q'
     begin scope: 'XLXI_69/XLXI_1:D2'
     LUT6:I5->O           12   0.205   1.253  Mmux_O11 (O)
     end scope: 'XLXI_69/XLXI_1:O'
     AND2B2:I1->O          2   0.223   0.845  XLXI_1/XLXI_3 (XLXI_1/XLXN_57)
     OR4:I3->O             1   0.339   0.579  XLXI_1/XLXI_4 (a_OBUF)
     OBUF:I->O                 2.571          a_OBUF (a)
    ----------------------------------------
    Total                      7.292ns (3.785ns logic, 3.507ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_150/XLXN_1'
  Total number of paths / destination ports: 43 / 7
-------------------------------------------------------------------------
Offset:              7.394ns (Levels of Logic = 6)
  Source:            XLXI_150/XLXI_1/Q (FF)
  Destination:       a (PAD)
  Source Clock:      XLXI_150/XLXN_1 rising

  Data Path: XLXI_150/XLXI_1/Q to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   0.934  Q (Q)
     end scope: 'XLXI_150/XLXI_1:Q'
     begin scope: 'XLXI_69/XLXI_1:D0'
     LUT6:I4->O           12   0.203   1.253  Mmux_O11 (O)
     end scope: 'XLXI_69/XLXI_1:O'
     AND2B2:I1->O          2   0.223   0.845  XLXI_1/XLXI_3 (XLXI_1/XLXN_57)
     OR4:I3->O             1   0.339   0.579  XLXI_1/XLXI_4 (a_OBUF)
     OBUF:I->O                 2.571          a_OBUF (a)
    ----------------------------------------
    Total                      7.394ns (3.783ns logic, 3.611ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_201/XLXN_1'
  Total number of paths / destination ports: 43 / 7
-------------------------------------------------------------------------
Offset:              7.520ns (Levels of Logic = 6)
  Source:            XLXI_201/XLXI_1/Q (FF)
  Destination:       a (PAD)
  Source Clock:      XLXI_201/XLXN_1 rising

  Data Path: XLXI_201/XLXI_1/Q to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.058  Q (Q)
     end scope: 'XLXI_201/XLXI_1:Q'
     begin scope: 'XLXI_69/XLXI_1:D1'
     LUT6:I3->O           12   0.205   1.253  Mmux_O11 (O)
     end scope: 'XLXI_69/XLXI_1:O'
     AND2B2:I1->O          2   0.223   0.845  XLXI_1/XLXI_3 (XLXI_1/XLXN_57)
     OR4:I3->O             1   0.339   0.579  XLXI_1/XLXI_4 (a_OBUF)
     OBUF:I->O                 2.571          a_OBUF (a)
    ----------------------------------------
    Total                      7.520ns (3.785ns logic, 3.735ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_153/XLXN_1'
  Total number of paths / destination ports: 43 / 7
-------------------------------------------------------------------------
Offset:              7.634ns (Levels of Logic = 6)
  Source:            XLXI_153/XLXI_1/Q (FF)
  Destination:       a (PAD)
  Source Clock:      XLXI_153/XLXN_1 rising

  Data Path: XLXI_153/XLXI_1/Q to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.174  Q (Q)
     end scope: 'XLXI_153/XLXI_1:Q'
     begin scope: 'XLXI_69/XLXI_1:D3'
     LUT6:I1->O           12   0.203   1.253  Mmux_O11 (O)
     end scope: 'XLXI_69/XLXI_1:O'
     AND2B2:I1->O          2   0.223   0.845  XLXI_1/XLXI_3 (XLXI_1/XLXN_57)
     OR4:I3->O             1   0.339   0.579  XLXI_1/XLXI_4 (a_OBUF)
     OBUF:I->O                 2.571          a_OBUF (a)
    ----------------------------------------
    Total                      7.634ns (3.783ns logic, 3.851ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_168/XLXN_1'
  Total number of paths / destination ports: 126 / 12
-------------------------------------------------------------------------
Offset:              12.157ns (Levels of Logic = 9)
  Source:            XLXI_168/XLXI_1/Q (FF)
  Destination:       DP (PAD)
  Source Clock:      XLXI_168/XLXN_1 rising

  Data Path: XLXI_168/XLXI_1/Q to DP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.447   0.932  Q (Q)
     end scope: 'XLXI_168/XLXI_1:Q'
     INV:I->O              2   0.568   0.981  XLXI_169/XLXI_1 (XLXI_169/XLXN_1)
     AND2:I0->O            4   0.203   1.028  XLXI_169/XLXI_5 (XLXI_169/XLXN_16)
     AND2B1:I1->O          1   0.223   0.944  XLXI_169/XLXI_21 (XLXI_169/XLXN_40)
     AND2:I0->O            1   0.203   0.579  XLXI_169/XLXI_23 (XLXI_169/XLXN_52)
     INV:I->O              2   0.568   0.616  XLXI_169/XLXI_25 (XLXN_460_OBUF)
     INV:I->O              1   0.568   0.944  XLXI_117 (XLXN_576)
     AND2:I0->O            1   0.203   0.579  XLXI_115 (DP_OBUF)
     OBUF:I->O                 2.571          DP_OBUF (DP)
    ----------------------------------------
    Total                     12.157ns (5.554ns logic, 6.603ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_468'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.141ns (Levels of Logic = 5)
  Source:            XLXI_78/Q (FF)
  Destination:       DP (PAD)
  Source Clock:      XLXN_468 rising

  Data Path: XLXI_78/Q to DP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.683  Q (Q)
     end scope: 'XLXI_78:Q'
     INV:I->O              1   0.568   0.944  XLXI_195 (XLXN_799)
     OR2:I0->O             1   0.203   0.924  XLXI_194 (XLXN_706)
     AND2:I1->O            1   0.223   0.579  XLXI_115 (DP_OBUF)
     OBUF:I->O                 2.571          DP_OBUF (DP)
    ----------------------------------------
    Total                      7.141ns (4.012ns logic, 3.129ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock XLXI_150/XLXN_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_150/XLXN_1|    4.141|         |         |         |
XLXN_468       |    5.433|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_152/XLXN_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_152/XLXN_1|    4.141|         |         |         |
XLXN_468       |    5.433|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_153/XLXN_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_153/XLXN_1|    4.141|         |         |         |
XLXN_468       |    5.433|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_168/XLXN_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_168/XLXN_1|    3.839|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_196/clk_200hz_DUMMY
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
XLXI_196/clk_200hz_DUMMY|    5.270|         |         |         |
XLXN_468                |    5.433|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_196/clk_200khz_DUMMY
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
XLXI_196/clk_200khz_DUMMY|    5.270|         |         |         |
XLXN_468                 |    5.433|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_196/clk_20hz_DUMMY
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_196/clk_20hz_DUMMY|    5.135|         |         |         |
XLXN_468               |    5.433|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_196/clk_20khz_DUMMY
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
XLXI_196/clk_20khz_DUMMY|    5.270|         |         |         |
XLXN_468                |    5.433|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_196/clk_2khz_DUMMY
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_196/clk_2khz_DUMMY|    5.270|         |         |         |
XLXN_468               |    5.433|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_196/clk_2mhz_DUMMY
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_196/clk_2mhz_DUMMY|    5.270|         |         |         |
XLXN_468               |    5.433|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_197/clk_200hz_DUMMY
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
XLXI_197/clk_200hz_DUMMY|    5.270|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_197/clk_200khz_DUMMY
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
XLXI_197/clk_200khz_DUMMY|    5.270|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_197/clk_20hz_DUMMY
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_197/clk_20hz_DUMMY|    5.135|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_197/clk_20khz_DUMMY
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
XLXI_197/clk_20khz_DUMMY|    5.300|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_197/clk_2mhz_DUMMY
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_197/clk_2mhz_DUMMY|    5.270|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_201/XLXN_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_201/XLXN_1|    4.141|         |         |         |
XLXN_468       |    5.433|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_468
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_468       |    2.016|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_804
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_804       |    5.270|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_808
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_468       |    5.433|         |         |         |
XLXN_808       |    5.270|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_810
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_810       |    5.270|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.94 secs
 
--> 

Total memory usage is 4485880 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :   35 (   0 filtered)

