============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 12 2025  05:06:34 pm
  Module:                 s298
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-103 ps) Setup Check with Pin DFF_11/q_reg/clk->d
          Group: clk
     Startpoint: (R) DFF_3/q_reg/clk
          Clock: (R) clk
       Endpoint: (R) DFF_11/q_reg/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     194                  
       Uncertainty:-      50                  
     Required Time:=    1756                  
      Launch Clock:-       0                  
         Data Path:-    1860                  
             Slack:=    -103                  

#------------------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  DFF_3/q_reg/clk -       -       R     (arrival)           14    -    10     0       0    (-,-) 
  DFF_3/q_reg/q   (u)     clk->q  F     unmapped_d_flop      8 12.8     0   659     659    (-,-) 
  NOT_2/z         (u)     in_0->z R     unmapped_not        11 20.9     0   163     822    (-,-) 
  NOR2_4/z        (u)     in_1->z F     unmapped_nor2        2  3.2     0   119     941    (-,-) 
  NAND4_1/z       (u)     in_3->z R     unmapped_nand4       1  1.9     0   208    1149    (-,-) 
  AND2_8/z        (u)     in_1->z R     unmapped_and2        2  3.8     0   119    1269    (-,-) 
  NOR2_9/z        (u)     in_1->z F     unmapped_nor2        4  6.4     0   154    1423    (-,-) 
  NOT_24/z        (u)     in_0->z R     unmapped_not         6 11.4     0   126    1549    (-,-) 
  NAND4_5/z       (u)     in_3->z F     unmapped_nand4       1  1.6     0   208    1758    (-,-) 
  NOR2_10/z       (u)     in_1->z R     unmapped_nor2        1  1.9     0   102    1860    (-,-) 
  DFF_11/q_reg/d  <<<     -       R     unmapped_d_flop      1    -     -     0    1860    (-,-) 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

