INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/shiji/Documents/pkt_scheduler/pkt_scheduler.srcs/sources_1/imports/bbq/heap_ops.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/shiji/Documents/pkt_scheduler/pkt_scheduler.srcs/sources_1/imports/pkt_design/BBQrouter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BBQ_router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/shiji/Documents/pkt_scheduler/pkt_scheduler.srcs/sources_1/imports/pkt_design/FIFOdual.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFOdual
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/shiji/Documents/pkt_scheduler/pkt_scheduler.srcs/sources_1/imports/bbq/bbq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bbq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/shiji/Documents/pkt_scheduler/pkt_scheduler.srcs/sources_1/imports/bbq/bram_simple2port.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_simple2port
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/shiji/Documents/pkt_scheduler/pkt_scheduler.srcs/sources_1/imports/bbq/ffs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ffs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/shiji/Documents/pkt_scheduler/pkt_scheduler.srcs/sources_1/new/pkt_h.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/shiji/Documents/pkt_scheduler/pkt_scheduler.srcs/sources_1/imports/pkt_design/pkt_Priorer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pkt_Priorer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/shiji/Documents/pkt_scheduler/pkt_scheduler.srcs/sources_1/imports/bbq/sc_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sc_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/shiji/Documents/pkt_scheduler/pkt_scheduler.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pkt_sche_v0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/shiji/Documents/pkt_scheduler/pkt_scheduler.srcs/sim_1/imports/arch design/pkt_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pkt_tb
