#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Apr  5 15:34:17 2023
# Process ID: 24452
# Current directory: C:/Git/hdmi_video_out
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent42532 C:\Git\hdmi_video_out\hdmi_video_out.xpr
# Log file: C:/Git/hdmi_video_out/vivado.log
# Journal file: C:/Git/hdmi_video_out\vivado.jou
# Running On: USAUSLT-9KB21SI, OS: Windows, CPU Frequency: 2808 MHz, CPU Physical cores: 4, Host memory: 17030 MB
#-----------------------------------------------------------
start_gui
open_project C:/Git/hdmi_video_out/hdmi_video_out.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Git/hdmi_video_out/Sources/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 1418.938 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Git/hdmi_video_out/hdmi_video_out.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Git/hdmi_video_out/hdmi_video_out.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_133M
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Successfully read diagram <design_1> from block design file <C:/Git/hdmi_video_out/hdmi_video_out.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1471.523 ; gain = 52.586
close_project
open_project {C:/Users/aterraza/Downloads/Zybo-Z7-10-HDMI 2021/hw/hw.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/aterraza/Downloads/Zybo-Z7-10-HDMI 2021/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1583.055 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/aterraza/Downloads/Zybo-Z7-10-HDMI 2021/hw/hw.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/aterraza/Downloads/Zybo-Z7-10-HDMI 2021/hw/hw.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.1 - axi_dynclk_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - subset_converter_reset
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_video
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_gp0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hp0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_in
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_out
Adding component instance block -- digilentinc.com:ip:dvi2rgb:2.0 - dvi2rgb_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_fclk0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_fclk1
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_1
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_in
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_out
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:5.0 - v_vid_in_axi4s_0
Successfully read diagram <design_1> from block design file <C:/Users/aterraza/Downloads/Zybo-Z7-10-HDMI 2021/hw/hw.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1610.516 ; gain = 5.207
close_project
open_project C:/Git/hdmi_video_out/hdmi_video_out.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Git/hdmi_video_out/Sources/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {C:/Git/hdmi_video_out/hdmi_video_out.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Git/hdmi_video_out/hdmi_video_out.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_133M
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Successfully read diagram <design_1> from block design file <C:/Git/hdmi_video_out/hdmi_video_out.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1636.320 ; gain = 0.000
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/IIC_0]
endgroup
set_property name hdmi_out_ddc [get_bd_intf_ports IIC_0_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {5 1749 838} [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_GPIO2_WIDTH {4} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS {1} CONFIG.GPIO_BOARD_INTERFACE {btns_4bits} CONFIG.GPIO2_BOARD_INTERFACE {leds_4bits} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
startgroup
make_bd_pins_external  [get_bd_cells axi_gpio_0]
make_bd_intf_pins_external  [get_bd_cells axi_gpio_0]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_cells axi_gpio_0]'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_cells axi_gpio_0]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_0/GPIO2]
endgroup
set_property name btn [get_bd_intf_ports GPIO_0]
set_property name GPIO2_0led [get_bd_intf_ports GPIO2_0]
set_property name led [get_bd_intf_ports GPIO2_0led]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4120_0000 [ 64K ]>.
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Git\hdmi_video_out\hdmi_video_out.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Git/hdmi_video_out/hdmi_video_out.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
set_property location {5 1723 878} [get_bd_cells axi_gpio_1]
set_property -dict [list CONFIG.C_ALL_INPUTS {1} CONFIG.C_INTERRUPT_PRESENT {1}] [get_bd_cells axi_gpio_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {2.5 651 692} [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets axi_vdma_0_mm2s_introut]
connect_bd_net [get_bd_pins axi_vdma_0/mm2s_introut] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_gpio_1/ip2intc_irpt] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_1/GPIO]
endgroup
set_property name hdmi_out_hpd [get_bd_intf_ports GPIO_0]
save_bd_design
Wrote  : <C:\Git\hdmi_video_out\hdmi_video_out.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Git/hdmi_video_out/hdmi_video_out.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
Slave segment '/axi_gpio_1/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4121_0000 [ 64K ]>.
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Git\hdmi_video_out\hdmi_video_out.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Git/hdmi_video_out/hdmi_video_out.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 25178571 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125892857 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
save_bd_design
Wrote  : <C:\Git\hdmi_video_out\hdmi_video_out.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Git/hdmi_video_out/hdmi_video_out.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Git/hdmi_video_out/hdmi_video_out.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Git/hdmi_video_out/hdmi_video_out.runs/synth_1/design_1_wrapper.dcp
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Git\hdmi_video_out\hdmi_video_out.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Git/hdmi_video_out/hdmi_video_out.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 407c37bcf7f6981d; cache size = 19.788 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = c3617877408ec95b; cache size = 19.788 MB.
[Wed Apr  5 17:09:53 2023] Launched design_1_processing_system7_0_0_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_axi_gpio_1_0_synth_1, design_1_xbar_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Git/hdmi_video_out/hdmi_video_out.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: C:/Git/hdmi_video_out/hdmi_video_out.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_axi_gpio_1_0_synth_1: C:/Git/hdmi_video_out/hdmi_video_out.runs/design_1_axi_gpio_1_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Git/hdmi_video_out/hdmi_video_out.runs/design_1_xbar_0_synth_1/runme.log
synth_1: C:/Git/hdmi_video_out/hdmi_video_out.runs/synth_1/runme.log
[Wed Apr  5 17:09:53 2023] Launched impl_1...
Run output will be captured here: C:/Git/hdmi_video_out/hdmi_video_out.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2106.023 ; gain = 279.332
regenerate_bd_layout
close_project
open_project {C:/Users/aterraza/Downloads/Zybo-Z7-10-HDMI 2021/hw/hw.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/aterraza/Downloads/Zybo-Z7-10-HDMI 2021/hw/hw.ipdefs/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2106.574 ; gain = 0.000
open_bd_design {C:/Users/aterraza/Downloads/Zybo-Z7-10-HDMI 2021/hw/hw.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/aterraza/Downloads/Zybo-Z7-10-HDMI 2021/hw/hw.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.1 - axi_dynclk_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - subset_converter_reset
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_video
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_gp0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_hp0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_in
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_out
Adding component instance block -- digilentinc.com:ip:dvi2rgb:2.0 - dvi2rgb_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_fclk0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_fclk1
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_1
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_in
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_out
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:5.0 - v_vid_in_axi4s_0
Successfully read diagram <design_1> from block design file <C:/Users/aterraza/Downloads/Zybo-Z7-10-HDMI 2021/hw/hw.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2110.703 ; gain = 4.129
update_compile_order -fileset sources_1
regenerate_bd_layout
close_project
open_project C:/Git/hdmi_video_out/hdmi_video_out.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Git/hdmi_video_out/Sources/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2135.098 ; gain = 0.000
open_bd_design {C:/Git/hdmi_video_out/hdmi_video_out.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Git/hdmi_video_out/hdmi_video_out.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_133M
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <design_1> from block design file <C:/Git/hdmi_video_out/hdmi_video_out.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2135.098 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Git/hdmi_video_out/hdmi_video_out.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Git/hdmi_video_out/hdmi_video_out.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 8
[Wed Apr  5 17:27:53 2023] Launched synth_1...
Run output will be captured here: C:/Git/hdmi_video_out/hdmi_video_out.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr  5 17:29:56 2023] Launched impl_1...
Run output will be captured here: C:/Git/hdmi_video_out/hdmi_video_out.runs/impl_1/runme.log
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells axi_gpio_1]
endgroup
startgroup
endgroup
save_bd_design
Wrote  : <C:\Git\hdmi_video_out\hdmi_video_out.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Git/hdmi_video_out/hdmi_video_out.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Git/hdmi_video_out/hdmi_video_out.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Git/hdmi_video_out/hdmi_video_out.runs/synth_1/design_1_wrapper.dcp
reset_run design_1_axi_gpio_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 25178571 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125892857 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
Wrote  : <C:\Git\hdmi_video_out\hdmi_video_out.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_133M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Apr  5 17:33:26 2023] Launched design_1_processing_system7_0_0_synth_1, design_1_axi_vdma_0_0_synth_1, design_1_rst_ps7_0_133M_0_synth_1, design_1_v_axi4s_vid_out_0_0_synth_1, design_1_rst_ps7_0_100M_1_synth_1, design_1_axis_subset_converter_0_0_synth_1, design_1_axi_gpio_1_0_synth_1, design_1_xbar_0_synth_1, design_1_auto_pc_0_synth_1, design_1_auto_pc_1_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Git/hdmi_video_out/hdmi_video_out.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_axi_vdma_0_0_synth_1: C:/Git/hdmi_video_out/hdmi_video_out.runs/design_1_axi_vdma_0_0_synth_1/runme.log
design_1_rst_ps7_0_133M_0_synth_1: C:/Git/hdmi_video_out/hdmi_video_out.runs/design_1_rst_ps7_0_133M_0_synth_1/runme.log
design_1_v_axi4s_vid_out_0_0_synth_1: C:/Git/hdmi_video_out/hdmi_video_out.runs/design_1_v_axi4s_vid_out_0_0_synth_1/runme.log
design_1_rst_ps7_0_100M_1_synth_1: C:/Git/hdmi_video_out/hdmi_video_out.runs/design_1_rst_ps7_0_100M_1_synth_1/runme.log
design_1_axis_subset_converter_0_0_synth_1: C:/Git/hdmi_video_out/hdmi_video_out.runs/design_1_axis_subset_converter_0_0_synth_1/runme.log
design_1_axi_gpio_1_0_synth_1: C:/Git/hdmi_video_out/hdmi_video_out.runs/design_1_axi_gpio_1_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Git/hdmi_video_out/hdmi_video_out.runs/design_1_xbar_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Git/hdmi_video_out/hdmi_video_out.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: C:/Git/hdmi_video_out/hdmi_video_out.runs/design_1_auto_pc_1_synth_1/runme.log
synth_1: C:/Git/hdmi_video_out/hdmi_video_out.runs/synth_1/runme.log
[Wed Apr  5 17:33:26 2023] Launched impl_1...
Run output will be captured here: C:/Git/hdmi_video_out/hdmi_video_out.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 2260.734 ; gain = 98.555
delete_bd_objs [get_bd_intf_nets axi_gpio_1_GPIO] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_nets axi_gpio_1_ip2intc_irpt] [get_bd_cells axi_gpio_1]
delete_bd_objs [get_bd_intf_ports hdmi_out_hpd]
regenerate_bd_layout
delete_bd_objs [get_bd_nets axi_vdma_0_mm2s_introut] [get_bd_nets xlconcat_0_dout] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins axi_vdma_0/mm2s_introut] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Git\hdmi_video_out\hdmi_video_out.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Git/hdmi_video_out/hdmi_video_out.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Git/hdmi_video_out/hdmi_video_out.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Git/hdmi_video_out/hdmi_video_out.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M02_AXI'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 25178571 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125892857 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
Wrote  : <C:\Git\hdmi_video_out\hdmi_video_out.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = b1bef01693c9b4c3; cache size = 31.046 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 95dd7af94f3dfd4e; cache size = 31.046 MB.
[Wed Apr  5 17:45:14 2023] Launched design_1_processing_system7_0_0_synth_1, design_1_xbar_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Git/hdmi_video_out/hdmi_video_out.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: C:/Git/hdmi_video_out/hdmi_video_out.runs/design_1_xbar_0_synth_1/runme.log
synth_1: C:/Git/hdmi_video_out/hdmi_video_out.runs/synth_1/runme.log
[Wed Apr  5 17:45:14 2023] Launched impl_1...
Run output will be captured here: C:/Git/hdmi_video_out/hdmi_video_out.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 2306.332 ; gain = 45.598
regenerate_bd_layout
write_hw_platform -fixed -include_bit -force -file C:/Git/hdmi_video_out/hdmi_video_out.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Git/hdmi_video_out/hdmi_video_out.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12464] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Git/hdmi_video_out/hdmi_video_out.xsa
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2448.004 ; gain = 141.672
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2021.2/data/embeddedsw) loading 0 seconds
startgroup
set_property -dict [list CONFIG.C_INTERRUPT_PRESENT {1}] [get_bd_cells axi_gpio_0]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {3 722 930} [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_nets axi_vdma_0_mm2s_introut]
connect_bd_net [get_bd_pins axi_vdma_0/mm2s_introut] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
save_bd_design
Wrote  : <C:\Git\hdmi_video_out\hdmi_video_out.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Git/hdmi_video_out/hdmi_video_out.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M02_AXI'
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 25178571 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip, but BD cell '/rgb2dvi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125892857 
Please resolve any mismatches by directly setting properties on BD cell </rgb2dvi_0> to completely resolve these warnings.
save_bd_design
Wrote  : <C:\Git\hdmi_video_out\hdmi_video_out.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Git/hdmi_video_out/hdmi_video_out.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Git/hdmi_video_out/hdmi_video_out.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Git/hdmi_video_out/hdmi_video_out.runs/synth_1/design_1_wrapper.dcp
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_axi_gpio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Git/hdmi_video_out/hdmi_video_out.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = b1bef01693c9b4c3; cache size = 32.427 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 95dd7af94f3dfd4e; cache size = 32.427 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_processing_system7_0_0, cache-ID = 5d797e7517b3c90d; cache size = 32.427 MB.
[Wed Apr  5 17:52:36 2023] Launched design_1_axi_gpio_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_gpio_0_0_synth_1: C:/Git/hdmi_video_out/hdmi_video_out.runs/design_1_axi_gpio_0_0_synth_1/runme.log
synth_1: C:/Git/hdmi_video_out/hdmi_video_out.runs/synth_1/runme.log
[Wed Apr  5 17:52:36 2023] Launched impl_1...
Run output will be captured here: C:/Git/hdmi_video_out/hdmi_video_out.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 2502.738 ; gain = 19.242
write_hw_platform -fixed -include_bit -force -file C:/Git/hdmi_video_out/hdmi_video_out.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Git/hdmi_video_out/hdmi_video_out.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12464] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Git/hdmi_video_out/hdmi_video_out.xsa
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2515.281 ; gain = 12.543
set_property offset 0x41200000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  5 18:14:29 2023...
