library verilog;
use verilog.vl_types.all;
entity ALU is
    port(
        ALUOp           : in     vl_logic_vector(2 downto 0);
        SrcDataA        : in     vl_logic_vector(31 downto 0);
        SrcDataB        : in     vl_logic_vector(31 downto 0);
        result          : out    vl_logic_vector(31 downto 0)
    );
end ALU;
