#!/usr/bin/env python3
#-----------------------------------------------------------------------------
# This file is part of the 'Camera link gateway'. It is subject to
# the license terms in the LICENSE.txt file found in the top-level directory
# of this distribution and at:
#    https://confluence.slac.stanford.edu/display/ppareg/LICENSE.html.
# No part of the 'Camera link gateway', including this file, may be
# copied, modified, propagated, or distributed except according to the terms
# contained in the LICENSE.txt file.
#-----------------------------------------------------------------------------
import pyrogue as pr
import rogue
import click

import cameralink_gateway as clDev
import axipcie

import lcls2_pgp_fw_lib.shared as shared

import ClinkFeb               as feb
import surf.protocols.batcher as batcher
import surf.protocols.clink   as cl
import l2si_core              as l2si

rogue.Version.minVersion('5.1.0')
# rogue.Version.exactVersion('5.1.0')

class ClinkDevRoot(shared.Root):

    def __init__(self,
                 dataDebug      = False,
                 dev            = '/dev/datadev_0',# path to PCIe device
                 enLclsI        = True,
                 enLclsII       = False,
                 startupMode    = False, # False = LCLS-I timing mode, True = LCLS-II timing mode
                 standAloneMode = False, # False = using fiber timing, True = locally generated timing
                 pgp4           = False, # true = PGPv4, false = PGP2b
                 pollEn         = True,  # Enable automatic polling registers
                 initRead       = True,  # Read all registers at start of the system
                 laneConfig     = {0: 'Opal1000'},
                 seuDumpDir     = None,
                 enableDump     = False,
                 **kwargs):

        # Set the firmware Version lock = firmware/targets/shared_version.mk
        self.FwVersionLock = 0x07030000

        # Set local variables
        self.laneConfig     = laneConfig
        self.dev            = dev
        self.startupMode    = startupMode
        self.standAloneMode = standAloneMode
        self.enableDump     = enableDump
        self.defaultFile    = []

        # Generate a list of configurations
        for lane in self.laneConfig:
            self.defaultFile.append(f'config/{self.laneConfig[lane]}/lane{lane}.yml')

        # Check for simulation
        if dev == 'sim':
            kwargs['timeout'] = 100000000 # 100 s
        else:
            kwargs['timeout'] = 5000000 # 5 s

        # Pass custom value to parent via super function
        super().__init__(
            dev         = dev,
            pgp4        = pgp4,
            pollEn      = pollEn,
            initRead    = initRead,
            **kwargs)

        # Unhide the RemoteVariableDump command
        self.RemoteVariableDump.hidden = False

        # Create memory interface
        self.memMap = axipcie.createAxiPcieMemMap(dev, 'localhost', 8000)
        self.memMap.setName('PCIe_Bar0')

        # Instantiate the top level Device and pass it the memory map
        self.add(clDev.ClinkPcieFpga(
            name       = 'ClinkPcie',
            memBase    = self.memMap,
            laneConfig = self.laneConfig,
            pgp4       = pgp4,
            enLclsI    = enLclsI,
            enLclsII   = enLclsII,
            expand     = True,
        ))

        # Create empty list
        self.dmaStreams     = [[None for x in range(4)] for y in range(4)]
        self._srp           = [None for x in range(4)]
        self._frameGen      = [None for x in range(4)]
        self.RemRxLinkReady = [None for x in range(4)]
        self.semDataWriter  = [None for x in range(4)]
        self._dbg           = [None for x in range(4)]
        self.unbatchers     = [None for x in range(4)]

        # Create DMA streams
        for lane in self.laneConfig:
            # CLink VC[0]=SRP, VC[2]=CLink serial, VC[3]=SEM serial
            for vc in [0, 2, 3]:
                if (dev is not 'sim'):
                    self.dmaStreams[lane][vc] = rogue.hardware.axi.AxiStreamDma(dev,(0x100*lane)+vc,1)
                else:
                    self.dmaStreams[lane][vc] = rogue.interfaces.stream.TcpClient('localhost', (8000+2)+(512*lane)+2*vc)

        # Check if not doing simulation
        if (dev is not 'sim'):

            # Create the stream interface
            for lane in self.laneConfig:

                # SRP
                self._srp[lane] = rogue.protocols.srp.SrpV3()
                self._srp[lane].setName(f'SRPv3[{lane}]')
                pr.streamConnectBiDir(self.dmaStreams[lane][0],self._srp[lane])

                # Add pointer to the list
                self.RemRxLinkReady[lane] = self.ClinkPcie.Hsio.PgpMon[lane].RxStatus.RemRxLinkReady if pgp4 else self.ClinkPcie.Hsio.PgpMon[lane].RxRemLinkReady

                # CameraLink Feb Board
                self.add(feb.ClinkFeb(
                    name       = (f'ClinkFeb[{lane}]'),
                    memBase    = self._srp[lane],
                    serial     = self.dmaStreams[lane][2],
                    camType    = self.laneConfig[lane],
                    enableDeps = [self.RemRxLinkReady[lane]], # Only allow access if the PGP link is established
                    expand     = True,
                ))

                # Add SEM module
                if seuDumpDir is not None:
                    self.semDataWriter[lane] = feb.SemAsciiFileWriter(index=lane,dumpDir=seuDumpDir)
                    self.dmaStreams[lane][3] >> self.semDataWriter[lane]

        # Else doing Rogue VCS simulation
        else:
            self.roguePgp = shared.RogueStreams(pgp4=pgp4)

            # Create the stream interface
            for lane in range(laneSize):

                # Create the frame generator
                self._frameGen[lane] = MyCustomMaster()

                # Connect the frame generator
                print(self.roguePgp.pgpStreams)
                self._frameGen[lane] >> self.roguePgp.pgpStreams[lane][1]

                # Create a command to execute the frame generator
                self.add(pr.BaseCommand(
                    name         = f'GenFrame[{lane}]',
                    function     = lambda cmd, lane=lane: self._frameGen[lane].myFrameGen(),
                ))

                # Create a command to execute the frame generator. Accepts user data argument
                self.add(pr.BaseCommand(
                    name         = f'GenUserFrame[{lane}]',
                    function     = lambda cmd, lane=lane: self._frameGen[lane].myFrameGen,
                ))

        # Create the stream interface
        for lane in self.laneConfig:
            # Create the unbatcher
            self.unbatchers[lane] = rogue.protocols.batcher.SplitterV1()

            # Debug slave
            if dataDebug:
                # Connect the streams
                self.dmaStreams[lane][1] >> self.unbatchers[lane] >> self._dbg[lane]

        self.add(pr.LocalVariable(
            name        = 'RunState',
            description = 'Run state status, which is controlled by the StopRun() and StartRun() commands',
            mode        = 'RO',
            value       = False,
        ))

        @self.command(description  = 'Stops the triggers and blows off data in the pipeline')
        def StopRun():
            print ('ClinkDev.StopRun() executed')

            # Get devices
            eventBuilder = self.find(typ=batcher.AxiStreamBatcherEventBuilder)
            trigger      = self.find(typ=l2si.TriggerEventBuffer)

            # Turn off the triggering
            for devPtr in trigger:
                devPtr.MasterEnable.set(False)

            # Flush the downstream data/trigger pipelines
            for devPtr in eventBuilder:
                devPtr.Blowoff.set(True)

            # Update the run state status variable
            self.RunState.set(False)

        @self.command(description  = 'starts the triggers and allow steams to flow to DMA engine')
        def StartRun():
            print ('ClinkDev.StartRun() executed')

            # Get devices
            eventBuilder = self.find(typ=batcher.AxiStreamBatcherEventBuilder)
            trigger      = self.find(typ=l2si.TriggerEventBuffer)

            # Reset all counters
            self.CountReset()

            # Arm for data/trigger stream
            for devPtr in eventBuilder:
                devPtr.Blowoff.set(False)
                devPtr.SoftRst()

            # Turn on the triggering
            for devPtr in trigger:
                devPtr.MasterEnable.set(True)

            # Update the run state status variable
            self.RunState.set(True)

    def start(self, **kwargs):
        super().start(**kwargs)

        # Hide all the "enable" variables
        for enableList in self.find(typ=pr.EnableVariable):
            # Hide by default
            enableList.hidden = True

        # Check if simulation
        if (self.dev is 'sim'):
            pass

        else:
            self.ReadAll()
            self.ReadAll()
            if (self.enableDump):
                # Dump the state of the hardware before configuration
                print(f'Dumping pre-configurations...')
                self.SaveConfig('dump/config-dump-pre-config.yml')
                self.SaveState('dump/state-dump-pre-config.yml')
                # Dump the address map
                self.saveAddressMap( "dump/addressMapDump.dump" )
                self.saveAddressMap( "dump/addressMapDump.h", headerEn=True )

            # Check for PCIe FW version
            fwVersion = self.ClinkPcie.AxiPcieCore.AxiVersion.FpgaVersion.get()
            if (fwVersion != self.FwVersionLock):
                errMsg = f"""
                    PCIe.AxiVersion.FpgaVersion = {fwVersion:#04x} != {self.FwVersionLock:#04x}
                    Please update PCIe firmware using software/scripts/updatePcieFpga.py
                    """
                click.secho(errMsg, bg='red')
                raise ValueError(errMsg)

            # Check for FEB FW version
            for lane in self.laneConfig:
                # Unhide the because dependent on PGP link status
                self.ClinkFeb[lane].enable.hidden = False
                # Check for PGP link up
                if (self.RemRxLinkReady[lane].get() != 0):
                    # Check for FW version
                    fwVersion = self.ClinkFeb[lane].AxiVersion.FpgaVersion.get()
                    if (fwVersion != self.FwVersionLock):
                        errMsg = f"""
                            Fpga[lane={lane}].AxiVersion.FpgaVersion = {fwVersion:#04x} != {self.FwVersionLock:#04x}
                            Please update Fpga[{lane}] at Lane={lane} firmware using software/scripts/updateFeb.py
                            """
                        click.secho(errMsg, bg='red')
                        raise ValueError(errMsg)

                    # Force expand parts of the device tree
                    self.ClinkPcie.Hsio.PgpRxAxisMon[lane]._expand = True
                    self.ClinkPcie.Hsio.PgpRxAxisMon[lane].Ch[0]._expand = False
                    self.ClinkPcie.Hsio.PgpRxAxisMon[lane].Ch[1]._expand = True # Camera image stream
                    self.ClinkPcie.Hsio.PgpRxAxisMon[lane].Ch[2]._expand = False
                    self.ClinkPcie.Hsio.PgpRxAxisMon[lane].Ch[3]._expand = False
                else:
                    # Collapse the lanes with links that are down
                    self.ClinkPcie.Application.AppLane[lane]._expand = False

            # Startup procedures for OPAL1000
            uartDev = self.find(typ=cl.UartOpal1000)
            for dev in uartDev:
                pass

            # Startup procedures for Piranha4
            uartDev = self.find(typ=cl.UartPiranha4)
            for dev in uartDev:
                dev.SendEscape()
                dev.SPF.setDisp('0')
                dev.GCP()

            # Startup procedures for Up900cl12b
            uartDev = self.find(typ=cl.UartUp900cl12b)
            for dev in uartDev:
                clCh = self.find(typ=cl.ClinkChannel)
                for clChDev in clCh:
                    clChDev.SerThrottle.set(30000)
                dev.AM()
                dev.SM.set('f')
                dev.RP()

        # Useful pointer
        timingRx = self.ClinkPcie.Hsio.TimingRx

        # Start up the timing system = LCLS-II mode
        if self.startupMode:

            # Set the default to  LCLS-II mode
            defaultFile = ['config/defaults_LCLS-II.yml']

            # Startup in LCLS-II mode
            if self.standAloneMode:
                timingRx.ConfigureXpmMini()
            else:
                timingRx.ConfigLclsTimingV2()

        # Else LCLS-I mode
        else:

            # Set the default to  LCLS-I mode
            defaultFile = ['config/defaults_LCLS-I.yml']

            # Startup in LCLS-I mode
            if self.standAloneMode:
                timingRx.ConfigureTpgMiniStream()
            else:
                timingRx.ConfigLclsTimingV1()

        # Read all the variables
        self.ReadAll()
        self.ReadAll()

        # Load the YAML configurations
        defaultFile.extend(self.defaultFile)
        print(f'Loading {defaultFile} Configuration File...')
        self.LoadConfig(defaultFile)

        if (self.enableDump):
            # Dump the state of the hardware before configuration
            self.ReadAll()
            self.ReadAll()
            print(f'Dumping post-configurations...')
            self.SaveConfig('dump/config-dump-post-config.yml')
            self.SaveState('dump/state-dump-post-config.yml')

    # Function calls after loading YAML configuration
    def initialize(self):
        super().initialize()
        self.StopRun()
        self.CountReset()
