{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666807600383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666807600392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 14:06:40 2022 " "Processing started: Wed Oct 26 14:06:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666807600392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666807600392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decodModified -c decodModified " "Command: quartus_map --read_settings_files=on --write_settings_files=off decodModified -c decodModified" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666807600392 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1666807600757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodmodified.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodmodified.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decodModified " "Found entity 1: decodModified" {  } { { "decodModified.bdf" "" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/Lab 4/decodModified/decodModified.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666807600803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666807600803 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decodModified " "Elaborating entity \"decodModified\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666807600833 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "y2\[4..7\] y " "Bus \"y2\[4..7\]\" found using same base name as \"y\", which might lead to a name conflict." {  } { { "decodModified.bdf" "" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/Lab 4/decodModified/decodModified.bdf" { { 280 888 1064 296 "y2\[4..7\]" "" } { 280 888 1064 296 "y2\[4..7\]" "" } { 280 888 1064 296 "y2\[4..7\]" "" } { 280 888 1064 296 "y2\[4..7\]" "" } { 280 888 1064 296 "y2\[4..7\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1666807600833 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "y " "Converted elements in bus name \"y\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "y\[0..3\] y0..3 " "Converted element name(s) from \"y\[0..3\]\" to \"y0..3\"" {  } { { "decodModified.bdf" "" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/Lab 4/decodModified/decodModified.bdf" { { 120 912 1088 136 "y\[0..3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666807600833 ""}  } { { "decodModified.bdf" "" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/Lab 4/decodModified/decodModified.bdf" { { 120 912 1088 136 "y\[0..3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1666807600833 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "y2 " "Converted elements in bus name \"y2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "y2\[4..7\] y24..7 " "Converted element name(s) from \"y2\[4..7\]\" to \"y24..7\"" {  } { { "decodModified.bdf" "" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/Lab 4/decodModified/decodModified.bdf" { { 280 888 1064 296 "y2\[4..7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666807600833 ""}  } { { "decodModified.bdf" "" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/Lab 4/decodModified/decodModified.bdf" { { 280 888 1064 296 "y2\[4..7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1666807600833 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/lab 4/dec2to4/dec2to4.vhd 2 1 " "Using design file /users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/lab 4/dec2to4/dec2to4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec2to4-Behavior " "Found design unit 1: dec2to4-Behavior" {  } { { "dec2to4.vhd" "" { Text "c:/users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/lab 4/dec2to4/dec2to4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666807601296 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec2to4 " "Found entity 1: dec2to4" {  } { { "dec2to4.vhd" "" { Text "c:/users/jassi/onedrive/ryerson uni/second year/first semester/coe328_digital systems/labs/lab 4/dec2to4/dec2to4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666807601296 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1666807601296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2to4 dec2to4:inst " "Elaborating entity \"dec2to4\" for hierarchy \"dec2to4:inst\"" {  } { { "decodModified.bdf" "inst" { Schematic "C:/Users/Jassi/OneDrive/Ryerson UNI/Second Year/First Semester/COE328_Digital Systems/Labs/Lab 4/decodModified/decodModified.bdf" { { 96 640 792 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666807601306 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666807601980 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666807601980 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666807602016 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666807602016 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1666807602016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666807602016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666807602039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 26 14:06:42 2022 " "Processing ended: Wed Oct 26 14:06:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666807602039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666807602039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666807602039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666807602039 ""}
