
smart_car_training.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e30  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000096c  08005f3c  08005f3c  00006f3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080068a8  080068a8  0000806c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080068a8  080068a8  000078a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080068b0  080068b0  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080068b0  080068b0  000078b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080068b4  080068b4  000078b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080068b8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e4  2000006c  08006924  0000806c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000350  08006924  00008350  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e2b5  00000000  00000000  00008095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bd4  00000000  00000000  0001634a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000eb8  00000000  00000000  00018f20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b7d  00000000  00000000  00019dd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000191c8  00000000  00000000  0001a955  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011bbd  00000000  00000000  00033b1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bbf5  00000000  00000000  000456da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d12cf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004368  00000000  00000000  000d1314  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000d567c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000006c 	.word	0x2000006c
 8000128:	00000000 	.word	0x00000000
 800012c:	08005f24 	.word	0x08005f24

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000070 	.word	0x20000070
 8000148:	08005f24 	.word	0x08005f24

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <__aeabi_drsub>:
 8000170:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000174:	e002      	b.n	800017c <__adddf3>
 8000176:	bf00      	nop

08000178 <__aeabi_dsub>:
 8000178:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800017c <__adddf3>:
 800017c:	b530      	push	{r4, r5, lr}
 800017e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000182:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000186:	ea94 0f05 	teq	r4, r5
 800018a:	bf08      	it	eq
 800018c:	ea90 0f02 	teqeq	r0, r2
 8000190:	bf1f      	itttt	ne
 8000192:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000196:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800019e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a2:	f000 80e2 	beq.w	800036a <__adddf3+0x1ee>
 80001a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ae:	bfb8      	it	lt
 80001b0:	426d      	neglt	r5, r5
 80001b2:	dd0c      	ble.n	80001ce <__adddf3+0x52>
 80001b4:	442c      	add	r4, r5
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	ea82 0000 	eor.w	r0, r2, r0
 80001c2:	ea83 0101 	eor.w	r1, r3, r1
 80001c6:	ea80 0202 	eor.w	r2, r0, r2
 80001ca:	ea81 0303 	eor.w	r3, r1, r3
 80001ce:	2d36      	cmp	r5, #54	@ 0x36
 80001d0:	bf88      	it	hi
 80001d2:	bd30      	pophi	{r4, r5, pc}
 80001d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e4:	d002      	beq.n	80001ec <__adddf3+0x70>
 80001e6:	4240      	negs	r0, r0
 80001e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001f8:	d002      	beq.n	8000200 <__adddf3+0x84>
 80001fa:	4252      	negs	r2, r2
 80001fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000200:	ea94 0f05 	teq	r4, r5
 8000204:	f000 80a7 	beq.w	8000356 <__adddf3+0x1da>
 8000208:	f1a4 0401 	sub.w	r4, r4, #1
 800020c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000210:	db0d      	blt.n	800022e <__adddf3+0xb2>
 8000212:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000216:	fa22 f205 	lsr.w	r2, r2, r5
 800021a:	1880      	adds	r0, r0, r2
 800021c:	f141 0100 	adc.w	r1, r1, #0
 8000220:	fa03 f20e 	lsl.w	r2, r3, lr
 8000224:	1880      	adds	r0, r0, r2
 8000226:	fa43 f305 	asr.w	r3, r3, r5
 800022a:	4159      	adcs	r1, r3
 800022c:	e00e      	b.n	800024c <__adddf3+0xd0>
 800022e:	f1a5 0520 	sub.w	r5, r5, #32
 8000232:	f10e 0e20 	add.w	lr, lr, #32
 8000236:	2a01      	cmp	r2, #1
 8000238:	fa03 fc0e 	lsl.w	ip, r3, lr
 800023c:	bf28      	it	cs
 800023e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000242:	fa43 f305 	asr.w	r3, r3, r5
 8000246:	18c0      	adds	r0, r0, r3
 8000248:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800024c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000250:	d507      	bpl.n	8000262 <__adddf3+0xe6>
 8000252:	f04f 0e00 	mov.w	lr, #0
 8000256:	f1dc 0c00 	rsbs	ip, ip, #0
 800025a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800025e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000262:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000266:	d31b      	bcc.n	80002a0 <__adddf3+0x124>
 8000268:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800026c:	d30c      	bcc.n	8000288 <__adddf3+0x10c>
 800026e:	0849      	lsrs	r1, r1, #1
 8000270:	ea5f 0030 	movs.w	r0, r0, rrx
 8000274:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000278:	f104 0401 	add.w	r4, r4, #1
 800027c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000280:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000284:	f080 809a 	bcs.w	80003bc <__adddf3+0x240>
 8000288:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800028c:	bf08      	it	eq
 800028e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000292:	f150 0000 	adcs.w	r0, r0, #0
 8000296:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029a:	ea41 0105 	orr.w	r1, r1, r5
 800029e:	bd30      	pop	{r4, r5, pc}
 80002a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a4:	4140      	adcs	r0, r0
 80002a6:	eb41 0101 	adc.w	r1, r1, r1
 80002aa:	3c01      	subs	r4, #1
 80002ac:	bf28      	it	cs
 80002ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002b2:	d2e9      	bcs.n	8000288 <__adddf3+0x10c>
 80002b4:	f091 0f00 	teq	r1, #0
 80002b8:	bf04      	itt	eq
 80002ba:	4601      	moveq	r1, r0
 80002bc:	2000      	moveq	r0, #0
 80002be:	fab1 f381 	clz	r3, r1
 80002c2:	bf08      	it	eq
 80002c4:	3320      	addeq	r3, #32
 80002c6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ca:	f1b3 0220 	subs.w	r2, r3, #32
 80002ce:	da0c      	bge.n	80002ea <__adddf3+0x16e>
 80002d0:	320c      	adds	r2, #12
 80002d2:	dd08      	ble.n	80002e6 <__adddf3+0x16a>
 80002d4:	f102 0c14 	add.w	ip, r2, #20
 80002d8:	f1c2 020c 	rsb	r2, r2, #12
 80002dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e0:	fa21 f102 	lsr.w	r1, r1, r2
 80002e4:	e00c      	b.n	8000300 <__adddf3+0x184>
 80002e6:	f102 0214 	add.w	r2, r2, #20
 80002ea:	bfd8      	it	le
 80002ec:	f1c2 0c20 	rsble	ip, r2, #32
 80002f0:	fa01 f102 	lsl.w	r1, r1, r2
 80002f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002f8:	bfdc      	itt	le
 80002fa:	ea41 010c 	orrle.w	r1, r1, ip
 80002fe:	4090      	lslle	r0, r2
 8000300:	1ae4      	subs	r4, r4, r3
 8000302:	bfa2      	ittt	ge
 8000304:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000308:	4329      	orrge	r1, r5
 800030a:	bd30      	popge	{r4, r5, pc}
 800030c:	ea6f 0404 	mvn.w	r4, r4
 8000310:	3c1f      	subs	r4, #31
 8000312:	da1c      	bge.n	800034e <__adddf3+0x1d2>
 8000314:	340c      	adds	r4, #12
 8000316:	dc0e      	bgt.n	8000336 <__adddf3+0x1ba>
 8000318:	f104 0414 	add.w	r4, r4, #20
 800031c:	f1c4 0220 	rsb	r2, r4, #32
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f302 	lsl.w	r3, r1, r2
 8000328:	ea40 0003 	orr.w	r0, r0, r3
 800032c:	fa21 f304 	lsr.w	r3, r1, r4
 8000330:	ea45 0103 	orr.w	r1, r5, r3
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f1c4 040c 	rsb	r4, r4, #12
 800033a:	f1c4 0220 	rsb	r2, r4, #32
 800033e:	fa20 f002 	lsr.w	r0, r0, r2
 8000342:	fa01 f304 	lsl.w	r3, r1, r4
 8000346:	ea40 0003 	orr.w	r0, r0, r3
 800034a:	4629      	mov	r1, r5
 800034c:	bd30      	pop	{r4, r5, pc}
 800034e:	fa21 f004 	lsr.w	r0, r1, r4
 8000352:	4629      	mov	r1, r5
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f094 0f00 	teq	r4, #0
 800035a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800035e:	bf06      	itte	eq
 8000360:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000364:	3401      	addeq	r4, #1
 8000366:	3d01      	subne	r5, #1
 8000368:	e74e      	b.n	8000208 <__adddf3+0x8c>
 800036a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800036e:	bf18      	it	ne
 8000370:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000374:	d029      	beq.n	80003ca <__adddf3+0x24e>
 8000376:	ea94 0f05 	teq	r4, r5
 800037a:	bf08      	it	eq
 800037c:	ea90 0f02 	teqeq	r0, r2
 8000380:	d005      	beq.n	800038e <__adddf3+0x212>
 8000382:	ea54 0c00 	orrs.w	ip, r4, r0
 8000386:	bf04      	itt	eq
 8000388:	4619      	moveq	r1, r3
 800038a:	4610      	moveq	r0, r2
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	ea91 0f03 	teq	r1, r3
 8000392:	bf1e      	ittt	ne
 8000394:	2100      	movne	r1, #0
 8000396:	2000      	movne	r0, #0
 8000398:	bd30      	popne	{r4, r5, pc}
 800039a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800039e:	d105      	bne.n	80003ac <__adddf3+0x230>
 80003a0:	0040      	lsls	r0, r0, #1
 80003a2:	4149      	adcs	r1, r1
 80003a4:	bf28      	it	cs
 80003a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003aa:	bd30      	pop	{r4, r5, pc}
 80003ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003b0:	bf3c      	itt	cc
 80003b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003b6:	bd30      	popcc	{r4, r5, pc}
 80003b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003c4:	f04f 0000 	mov.w	r0, #0
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf1a      	itte	ne
 80003d0:	4619      	movne	r1, r3
 80003d2:	4610      	movne	r0, r2
 80003d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003d8:	bf1c      	itt	ne
 80003da:	460b      	movne	r3, r1
 80003dc:	4602      	movne	r2, r0
 80003de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e2:	bf06      	itte	eq
 80003e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003e8:	ea91 0f03 	teqeq	r1, r3
 80003ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003f0:	bd30      	pop	{r4, r5, pc}
 80003f2:	bf00      	nop

080003f4 <__aeabi_ui2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f04f 0500 	mov.w	r5, #0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e750      	b.n	80002b4 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_i2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000428:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800042c:	bf48      	it	mi
 800042e:	4240      	negmi	r0, r0
 8000430:	f04f 0100 	mov.w	r1, #0
 8000434:	e73e      	b.n	80002b4 <__adddf3+0x138>
 8000436:	bf00      	nop

08000438 <__aeabi_f2d>:
 8000438:	0042      	lsls	r2, r0, #1
 800043a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800043e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000442:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000446:	bf1f      	itttt	ne
 8000448:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800044c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000450:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000454:	4770      	bxne	lr
 8000456:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800045a:	bf08      	it	eq
 800045c:	4770      	bxeq	lr
 800045e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000462:	bf04      	itt	eq
 8000464:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000468:	4770      	bxeq	lr
 800046a:	b530      	push	{r4, r5, lr}
 800046c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000474:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000478:	e71c      	b.n	80002b4 <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_ul2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f04f 0500 	mov.w	r5, #0
 800048a:	e00a      	b.n	80004a2 <__aeabi_l2d+0x16>

0800048c <__aeabi_l2d>:
 800048c:	ea50 0201 	orrs.w	r2, r0, r1
 8000490:	bf08      	it	eq
 8000492:	4770      	bxeq	lr
 8000494:	b530      	push	{r4, r5, lr}
 8000496:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800049a:	d502      	bpl.n	80004a2 <__aeabi_l2d+0x16>
 800049c:	4240      	negs	r0, r0
 800049e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ae:	f43f aed8 	beq.w	8000262 <__adddf3+0xe6>
 80004b2:	f04f 0203 	mov.w	r2, #3
 80004b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ba:	bf18      	it	ne
 80004bc:	3203      	addne	r2, #3
 80004be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c2:	bf18      	it	ne
 80004c4:	3203      	addne	r2, #3
 80004c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d2:	fa20 f002 	lsr.w	r0, r0, r2
 80004d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004da:	ea40 000e 	orr.w	r0, r0, lr
 80004de:	fa21 f102 	lsr.w	r1, r1, r2
 80004e2:	4414      	add	r4, r2
 80004e4:	e6bd      	b.n	8000262 <__adddf3+0xe6>
 80004e6:	bf00      	nop

080004e8 <__aeabi_dmul>:
 80004e8:	b570      	push	{r4, r5, r6, lr}
 80004ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004f6:	bf1d      	ittte	ne
 80004f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004fc:	ea94 0f0c 	teqne	r4, ip
 8000500:	ea95 0f0c 	teqne	r5, ip
 8000504:	f000 f8de 	bleq	80006c4 <__aeabi_dmul+0x1dc>
 8000508:	442c      	add	r4, r5
 800050a:	ea81 0603 	eor.w	r6, r1, r3
 800050e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000512:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000516:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051a:	bf18      	it	ne
 800051c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000520:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000524:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000528:	d038      	beq.n	800059c <__aeabi_dmul+0xb4>
 800052a:	fba0 ce02 	umull	ip, lr, r0, r2
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000536:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800053a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800053e:	f04f 0600 	mov.w	r6, #0
 8000542:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000546:	f09c 0f00 	teq	ip, #0
 800054a:	bf18      	it	ne
 800054c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000550:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000554:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000558:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800055c:	d204      	bcs.n	8000568 <__aeabi_dmul+0x80>
 800055e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000562:	416d      	adcs	r5, r5
 8000564:	eb46 0606 	adc.w	r6, r6, r6
 8000568:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800056c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000570:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000574:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000578:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800057c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000580:	bf88      	it	hi
 8000582:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000586:	d81e      	bhi.n	80005c6 <__aeabi_dmul+0xde>
 8000588:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800058c:	bf08      	it	eq
 800058e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000592:	f150 0000 	adcs.w	r0, r0, #0
 8000596:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059a:	bd70      	pop	{r4, r5, r6, pc}
 800059c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005a0:	ea46 0101 	orr.w	r1, r6, r1
 80005a4:	ea40 0002 	orr.w	r0, r0, r2
 80005a8:	ea81 0103 	eor.w	r1, r1, r3
 80005ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b0:	bfc2      	ittt	gt
 80005b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	popgt	{r4, r5, r6, pc}
 80005bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c0:	f04f 0e00 	mov.w	lr, #0
 80005c4:	3c01      	subs	r4, #1
 80005c6:	f300 80ab 	bgt.w	8000720 <__aeabi_dmul+0x238>
 80005ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ce:	bfde      	ittt	le
 80005d0:	2000      	movle	r0, #0
 80005d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005d6:	bd70      	pople	{r4, r5, r6, pc}
 80005d8:	f1c4 0400 	rsb	r4, r4, #0
 80005dc:	3c20      	subs	r4, #32
 80005de:	da35      	bge.n	800064c <__aeabi_dmul+0x164>
 80005e0:	340c      	adds	r4, #12
 80005e2:	dc1b      	bgt.n	800061c <__aeabi_dmul+0x134>
 80005e4:	f104 0414 	add.w	r4, r4, #20
 80005e8:	f1c4 0520 	rsb	r5, r4, #32
 80005ec:	fa00 f305 	lsl.w	r3, r0, r5
 80005f0:	fa20 f004 	lsr.w	r0, r0, r4
 80005f4:	fa01 f205 	lsl.w	r2, r1, r5
 80005f8:	ea40 0002 	orr.w	r0, r0, r2
 80005fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000600:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000604:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000608:	fa21 f604 	lsr.w	r6, r1, r4
 800060c:	eb42 0106 	adc.w	r1, r2, r6
 8000610:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000614:	bf08      	it	eq
 8000616:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f1c4 040c 	rsb	r4, r4, #12
 8000620:	f1c4 0520 	rsb	r5, r4, #32
 8000624:	fa00 f304 	lsl.w	r3, r0, r4
 8000628:	fa20 f005 	lsr.w	r0, r0, r5
 800062c:	fa01 f204 	lsl.w	r2, r1, r4
 8000630:	ea40 0002 	orr.w	r0, r0, r2
 8000634:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000638:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800063c:	f141 0100 	adc.w	r1, r1, #0
 8000640:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000644:	bf08      	it	eq
 8000646:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f1c4 0520 	rsb	r5, r4, #32
 8000650:	fa00 f205 	lsl.w	r2, r0, r5
 8000654:	ea4e 0e02 	orr.w	lr, lr, r2
 8000658:	fa20 f304 	lsr.w	r3, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea43 0302 	orr.w	r3, r3, r2
 8000664:	fa21 f004 	lsr.w	r0, r1, r4
 8000668:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	fa21 f204 	lsr.w	r2, r1, r4
 8000670:	ea20 0002 	bic.w	r0, r0, r2
 8000674:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f094 0f00 	teq	r4, #0
 8000688:	d10f      	bne.n	80006aa <__aeabi_dmul+0x1c2>
 800068a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800068e:	0040      	lsls	r0, r0, #1
 8000690:	eb41 0101 	adc.w	r1, r1, r1
 8000694:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3c01      	subeq	r4, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1a6>
 800069e:	ea41 0106 	orr.w	r1, r1, r6
 80006a2:	f095 0f00 	teq	r5, #0
 80006a6:	bf18      	it	ne
 80006a8:	4770      	bxne	lr
 80006aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006ae:	0052      	lsls	r2, r2, #1
 80006b0:	eb43 0303 	adc.w	r3, r3, r3
 80006b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3d01      	subeq	r5, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1c6>
 80006be:	ea43 0306 	orr.w	r3, r3, r6
 80006c2:	4770      	bx	lr
 80006c4:	ea94 0f0c 	teq	r4, ip
 80006c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006cc:	bf18      	it	ne
 80006ce:	ea95 0f0c 	teqne	r5, ip
 80006d2:	d00c      	beq.n	80006ee <__aeabi_dmul+0x206>
 80006d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d8:	bf18      	it	ne
 80006da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006de:	d1d1      	bne.n	8000684 <__aeabi_dmul+0x19c>
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	f04f 0000 	mov.w	r0, #0
 80006ec:	bd70      	pop	{r4, r5, r6, pc}
 80006ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f2:	bf06      	itte	eq
 80006f4:	4610      	moveq	r0, r2
 80006f6:	4619      	moveq	r1, r3
 80006f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fc:	d019      	beq.n	8000732 <__aeabi_dmul+0x24a>
 80006fe:	ea94 0f0c 	teq	r4, ip
 8000702:	d102      	bne.n	800070a <__aeabi_dmul+0x222>
 8000704:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000708:	d113      	bne.n	8000732 <__aeabi_dmul+0x24a>
 800070a:	ea95 0f0c 	teq	r5, ip
 800070e:	d105      	bne.n	800071c <__aeabi_dmul+0x234>
 8000710:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000714:	bf1c      	itt	ne
 8000716:	4610      	movne	r0, r2
 8000718:	4619      	movne	r1, r3
 800071a:	d10a      	bne.n	8000732 <__aeabi_dmul+0x24a>
 800071c:	ea81 0103 	eor.w	r1, r1, r3
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000728:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800072c:	f04f 0000 	mov.w	r0, #0
 8000730:	bd70      	pop	{r4, r5, r6, pc}
 8000732:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000736:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800073a:	bd70      	pop	{r4, r5, r6, pc}

0800073c <__aeabi_ddiv>:
 800073c:	b570      	push	{r4, r5, r6, lr}
 800073e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000742:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000746:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074a:	bf1d      	ittte	ne
 800074c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000750:	ea94 0f0c 	teqne	r4, ip
 8000754:	ea95 0f0c 	teqne	r5, ip
 8000758:	f000 f8a7 	bleq	80008aa <__aeabi_ddiv+0x16e>
 800075c:	eba4 0405 	sub.w	r4, r4, r5
 8000760:	ea81 0e03 	eor.w	lr, r1, r3
 8000764:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000768:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800076c:	f000 8088 	beq.w	8000880 <__aeabi_ddiv+0x144>
 8000770:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000774:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000778:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800077c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000780:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000784:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000788:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800078c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000790:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000794:	429d      	cmp	r5, r3
 8000796:	bf08      	it	eq
 8000798:	4296      	cmpeq	r6, r2
 800079a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800079e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007a2:	d202      	bcs.n	80007aa <__aeabi_ddiv+0x6e>
 80007a4:	085b      	lsrs	r3, r3, #1
 80007a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007aa:	1ab6      	subs	r6, r6, r2
 80007ac:	eb65 0503 	sbc.w	r5, r5, r3
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	ebb6 0e02 	subs.w	lr, r6, r2
 800080a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800080e:	bf22      	ittt	cs
 8000810:	1ab6      	subcs	r6, r6, r2
 8000812:	4675      	movcs	r5, lr
 8000814:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000818:	ea55 0e06 	orrs.w	lr, r5, r6
 800081c:	d018      	beq.n	8000850 <__aeabi_ddiv+0x114>
 800081e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000822:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000826:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800082e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000832:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000836:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083a:	d1c0      	bne.n	80007be <__aeabi_ddiv+0x82>
 800083c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000840:	d10b      	bne.n	800085a <__aeabi_ddiv+0x11e>
 8000842:	ea41 0100 	orr.w	r1, r1, r0
 8000846:	f04f 0000 	mov.w	r0, #0
 800084a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800084e:	e7b6      	b.n	80007be <__aeabi_ddiv+0x82>
 8000850:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000854:	bf04      	itt	eq
 8000856:	4301      	orreq	r1, r0
 8000858:	2000      	moveq	r0, #0
 800085a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800085e:	bf88      	it	hi
 8000860:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000864:	f63f aeaf 	bhi.w	80005c6 <__aeabi_dmul+0xde>
 8000868:	ebb5 0c03 	subs.w	ip, r5, r3
 800086c:	bf04      	itt	eq
 800086e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000872:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000876:	f150 0000 	adcs.w	r0, r0, #0
 800087a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800087e:	bd70      	pop	{r4, r5, r6, pc}
 8000880:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000884:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000888:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800088c:	bfc2      	ittt	gt
 800088e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000892:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000896:	bd70      	popgt	{r4, r5, r6, pc}
 8000898:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800089c:	f04f 0e00 	mov.w	lr, #0
 80008a0:	3c01      	subs	r4, #1
 80008a2:	e690      	b.n	80005c6 <__aeabi_dmul+0xde>
 80008a4:	ea45 0e06 	orr.w	lr, r5, r6
 80008a8:	e68d      	b.n	80005c6 <__aeabi_dmul+0xde>
 80008aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ae:	ea94 0f0c 	teq	r4, ip
 80008b2:	bf08      	it	eq
 80008b4:	ea95 0f0c 	teqeq	r5, ip
 80008b8:	f43f af3b 	beq.w	8000732 <__aeabi_dmul+0x24a>
 80008bc:	ea94 0f0c 	teq	r4, ip
 80008c0:	d10a      	bne.n	80008d8 <__aeabi_ddiv+0x19c>
 80008c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008c6:	f47f af34 	bne.w	8000732 <__aeabi_dmul+0x24a>
 80008ca:	ea95 0f0c 	teq	r5, ip
 80008ce:	f47f af25 	bne.w	800071c <__aeabi_dmul+0x234>
 80008d2:	4610      	mov	r0, r2
 80008d4:	4619      	mov	r1, r3
 80008d6:	e72c      	b.n	8000732 <__aeabi_dmul+0x24a>
 80008d8:	ea95 0f0c 	teq	r5, ip
 80008dc:	d106      	bne.n	80008ec <__aeabi_ddiv+0x1b0>
 80008de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e2:	f43f aefd 	beq.w	80006e0 <__aeabi_dmul+0x1f8>
 80008e6:	4610      	mov	r0, r2
 80008e8:	4619      	mov	r1, r3
 80008ea:	e722      	b.n	8000732 <__aeabi_dmul+0x24a>
 80008ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f0:	bf18      	it	ne
 80008f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008f6:	f47f aec5 	bne.w	8000684 <__aeabi_dmul+0x19c>
 80008fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008fe:	f47f af0d 	bne.w	800071c <__aeabi_dmul+0x234>
 8000902:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000906:	f47f aeeb 	bne.w	80006e0 <__aeabi_dmul+0x1f8>
 800090a:	e712      	b.n	8000732 <__aeabi_dmul+0x24a>

0800090c <__aeabi_d2f>:
 800090c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000910:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000914:	bf24      	itt	cs
 8000916:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800091a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800091e:	d90d      	bls.n	800093c <__aeabi_d2f+0x30>
 8000920:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000924:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000928:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800092c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000930:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000934:	bf08      	it	eq
 8000936:	f020 0001 	biceq.w	r0, r0, #1
 800093a:	4770      	bx	lr
 800093c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000940:	d121      	bne.n	8000986 <__aeabi_d2f+0x7a>
 8000942:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000946:	bfbc      	itt	lt
 8000948:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800094c:	4770      	bxlt	lr
 800094e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000952:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000956:	f1c2 0218 	rsb	r2, r2, #24
 800095a:	f1c2 0c20 	rsb	ip, r2, #32
 800095e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000962:	fa20 f002 	lsr.w	r0, r0, r2
 8000966:	bf18      	it	ne
 8000968:	f040 0001 	orrne.w	r0, r0, #1
 800096c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000970:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000974:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000978:	ea40 000c 	orr.w	r0, r0, ip
 800097c:	fa23 f302 	lsr.w	r3, r3, r2
 8000980:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000984:	e7cc      	b.n	8000920 <__aeabi_d2f+0x14>
 8000986:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800098a:	d107      	bne.n	800099c <__aeabi_d2f+0x90>
 800098c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000990:	bf1e      	ittt	ne
 8000992:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000996:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800099a:	4770      	bxne	lr
 800099c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80009a0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80009a4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop

080009ac <__aeabi_frsub>:
 80009ac:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80009b0:	e002      	b.n	80009b8 <__addsf3>
 80009b2:	bf00      	nop

080009b4 <__aeabi_fsub>:
 80009b4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080009b8 <__addsf3>:
 80009b8:	0042      	lsls	r2, r0, #1
 80009ba:	bf1f      	itttt	ne
 80009bc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009c0:	ea92 0f03 	teqne	r2, r3
 80009c4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009c8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009cc:	d06a      	beq.n	8000aa4 <__addsf3+0xec>
 80009ce:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009d2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009d6:	bfc1      	itttt	gt
 80009d8:	18d2      	addgt	r2, r2, r3
 80009da:	4041      	eorgt	r1, r0
 80009dc:	4048      	eorgt	r0, r1
 80009de:	4041      	eorgt	r1, r0
 80009e0:	bfb8      	it	lt
 80009e2:	425b      	neglt	r3, r3
 80009e4:	2b19      	cmp	r3, #25
 80009e6:	bf88      	it	hi
 80009e8:	4770      	bxhi	lr
 80009ea:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80009ee:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009f2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80009f6:	bf18      	it	ne
 80009f8:	4240      	negne	r0, r0
 80009fa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009fe:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000a02:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000a06:	bf18      	it	ne
 8000a08:	4249      	negne	r1, r1
 8000a0a:	ea92 0f03 	teq	r2, r3
 8000a0e:	d03f      	beq.n	8000a90 <__addsf3+0xd8>
 8000a10:	f1a2 0201 	sub.w	r2, r2, #1
 8000a14:	fa41 fc03 	asr.w	ip, r1, r3
 8000a18:	eb10 000c 	adds.w	r0, r0, ip
 8000a1c:	f1c3 0320 	rsb	r3, r3, #32
 8000a20:	fa01 f103 	lsl.w	r1, r1, r3
 8000a24:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000a28:	d502      	bpl.n	8000a30 <__addsf3+0x78>
 8000a2a:	4249      	negs	r1, r1
 8000a2c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a30:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000a34:	d313      	bcc.n	8000a5e <__addsf3+0xa6>
 8000a36:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000a3a:	d306      	bcc.n	8000a4a <__addsf3+0x92>
 8000a3c:	0840      	lsrs	r0, r0, #1
 8000a3e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a42:	f102 0201 	add.w	r2, r2, #1
 8000a46:	2afe      	cmp	r2, #254	@ 0xfe
 8000a48:	d251      	bcs.n	8000aee <__addsf3+0x136>
 8000a4a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000a4e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a52:	bf08      	it	eq
 8000a54:	f020 0001 	biceq.w	r0, r0, #1
 8000a58:	ea40 0003 	orr.w	r0, r0, r3
 8000a5c:	4770      	bx	lr
 8000a5e:	0049      	lsls	r1, r1, #1
 8000a60:	eb40 0000 	adc.w	r0, r0, r0
 8000a64:	3a01      	subs	r2, #1
 8000a66:	bf28      	it	cs
 8000a68:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000a6c:	d2ed      	bcs.n	8000a4a <__addsf3+0x92>
 8000a6e:	fab0 fc80 	clz	ip, r0
 8000a72:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a76:	ebb2 020c 	subs.w	r2, r2, ip
 8000a7a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a7e:	bfaa      	itet	ge
 8000a80:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a84:	4252      	neglt	r2, r2
 8000a86:	4318      	orrge	r0, r3
 8000a88:	bfbc      	itt	lt
 8000a8a:	40d0      	lsrlt	r0, r2
 8000a8c:	4318      	orrlt	r0, r3
 8000a8e:	4770      	bx	lr
 8000a90:	f092 0f00 	teq	r2, #0
 8000a94:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000a98:	bf06      	itte	eq
 8000a9a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000a9e:	3201      	addeq	r2, #1
 8000aa0:	3b01      	subne	r3, #1
 8000aa2:	e7b5      	b.n	8000a10 <__addsf3+0x58>
 8000aa4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000aa8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000aac:	bf18      	it	ne
 8000aae:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ab2:	d021      	beq.n	8000af8 <__addsf3+0x140>
 8000ab4:	ea92 0f03 	teq	r2, r3
 8000ab8:	d004      	beq.n	8000ac4 <__addsf3+0x10c>
 8000aba:	f092 0f00 	teq	r2, #0
 8000abe:	bf08      	it	eq
 8000ac0:	4608      	moveq	r0, r1
 8000ac2:	4770      	bx	lr
 8000ac4:	ea90 0f01 	teq	r0, r1
 8000ac8:	bf1c      	itt	ne
 8000aca:	2000      	movne	r0, #0
 8000acc:	4770      	bxne	lr
 8000ace:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000ad2:	d104      	bne.n	8000ade <__addsf3+0x126>
 8000ad4:	0040      	lsls	r0, r0, #1
 8000ad6:	bf28      	it	cs
 8000ad8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000adc:	4770      	bx	lr
 8000ade:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000ae2:	bf3c      	itt	cc
 8000ae4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ae8:	4770      	bxcc	lr
 8000aea:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000aee:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000af2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000af6:	4770      	bx	lr
 8000af8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000afc:	bf16      	itet	ne
 8000afe:	4608      	movne	r0, r1
 8000b00:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000b04:	4601      	movne	r1, r0
 8000b06:	0242      	lsls	r2, r0, #9
 8000b08:	bf06      	itte	eq
 8000b0a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000b0e:	ea90 0f01 	teqeq	r0, r1
 8000b12:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000b16:	4770      	bx	lr

08000b18 <__aeabi_ui2f>:
 8000b18:	f04f 0300 	mov.w	r3, #0
 8000b1c:	e004      	b.n	8000b28 <__aeabi_i2f+0x8>
 8000b1e:	bf00      	nop

08000b20 <__aeabi_i2f>:
 8000b20:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000b24:	bf48      	it	mi
 8000b26:	4240      	negmi	r0, r0
 8000b28:	ea5f 0c00 	movs.w	ip, r0
 8000b2c:	bf08      	it	eq
 8000b2e:	4770      	bxeq	lr
 8000b30:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000b34:	4601      	mov	r1, r0
 8000b36:	f04f 0000 	mov.w	r0, #0
 8000b3a:	e01c      	b.n	8000b76 <__aeabi_l2f+0x2a>

08000b3c <__aeabi_ul2f>:
 8000b3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b40:	bf08      	it	eq
 8000b42:	4770      	bxeq	lr
 8000b44:	f04f 0300 	mov.w	r3, #0
 8000b48:	e00a      	b.n	8000b60 <__aeabi_l2f+0x14>
 8000b4a:	bf00      	nop

08000b4c <__aeabi_l2f>:
 8000b4c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b50:	bf08      	it	eq
 8000b52:	4770      	bxeq	lr
 8000b54:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000b58:	d502      	bpl.n	8000b60 <__aeabi_l2f+0x14>
 8000b5a:	4240      	negs	r0, r0
 8000b5c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b60:	ea5f 0c01 	movs.w	ip, r1
 8000b64:	bf02      	ittt	eq
 8000b66:	4684      	moveq	ip, r0
 8000b68:	4601      	moveq	r1, r0
 8000b6a:	2000      	moveq	r0, #0
 8000b6c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000b70:	bf08      	it	eq
 8000b72:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000b76:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000b7a:	fabc f28c 	clz	r2, ip
 8000b7e:	3a08      	subs	r2, #8
 8000b80:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b84:	db10      	blt.n	8000ba8 <__aeabi_l2f+0x5c>
 8000b86:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b8a:	4463      	add	r3, ip
 8000b8c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b90:	f1c2 0220 	rsb	r2, r2, #32
 8000b94:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000b98:	fa20 f202 	lsr.w	r2, r0, r2
 8000b9c:	eb43 0002 	adc.w	r0, r3, r2
 8000ba0:	bf08      	it	eq
 8000ba2:	f020 0001 	biceq.w	r0, r0, #1
 8000ba6:	4770      	bx	lr
 8000ba8:	f102 0220 	add.w	r2, r2, #32
 8000bac:	fa01 fc02 	lsl.w	ip, r1, r2
 8000bb0:	f1c2 0220 	rsb	r2, r2, #32
 8000bb4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000bb8:	fa21 f202 	lsr.w	r2, r1, r2
 8000bbc:	eb43 0002 	adc.w	r0, r3, r2
 8000bc0:	bf08      	it	eq
 8000bc2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_fmul>:
 8000bc8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000bcc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bd0:	bf1e      	ittt	ne
 8000bd2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bd6:	ea92 0f0c 	teqne	r2, ip
 8000bda:	ea93 0f0c 	teqne	r3, ip
 8000bde:	d06f      	beq.n	8000cc0 <__aeabi_fmul+0xf8>
 8000be0:	441a      	add	r2, r3
 8000be2:	ea80 0c01 	eor.w	ip, r0, r1
 8000be6:	0240      	lsls	r0, r0, #9
 8000be8:	bf18      	it	ne
 8000bea:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bee:	d01e      	beq.n	8000c2e <__aeabi_fmul+0x66>
 8000bf0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000bf4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000bf8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bfc:	fba0 3101 	umull	r3, r1, r0, r1
 8000c00:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000c04:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000c08:	bf3e      	ittt	cc
 8000c0a:	0049      	lslcc	r1, r1, #1
 8000c0c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000c10:	005b      	lslcc	r3, r3, #1
 8000c12:	ea40 0001 	orr.w	r0, r0, r1
 8000c16:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000c1a:	2afd      	cmp	r2, #253	@ 0xfd
 8000c1c:	d81d      	bhi.n	8000c5a <__aeabi_fmul+0x92>
 8000c1e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000c22:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c26:	bf08      	it	eq
 8000c28:	f020 0001 	biceq.w	r0, r0, #1
 8000c2c:	4770      	bx	lr
 8000c2e:	f090 0f00 	teq	r0, #0
 8000c32:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000c36:	bf08      	it	eq
 8000c38:	0249      	lsleq	r1, r1, #9
 8000c3a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c3e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c42:	3a7f      	subs	r2, #127	@ 0x7f
 8000c44:	bfc2      	ittt	gt
 8000c46:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000c4a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c4e:	4770      	bxgt	lr
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	f04f 0300 	mov.w	r3, #0
 8000c58:	3a01      	subs	r2, #1
 8000c5a:	dc5d      	bgt.n	8000d18 <__aeabi_fmul+0x150>
 8000c5c:	f112 0f19 	cmn.w	r2, #25
 8000c60:	bfdc      	itt	le
 8000c62:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000c66:	4770      	bxle	lr
 8000c68:	f1c2 0200 	rsb	r2, r2, #0
 8000c6c:	0041      	lsls	r1, r0, #1
 8000c6e:	fa21 f102 	lsr.w	r1, r1, r2
 8000c72:	f1c2 0220 	rsb	r2, r2, #32
 8000c76:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c7a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c7e:	f140 0000 	adc.w	r0, r0, #0
 8000c82:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c86:	bf08      	it	eq
 8000c88:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c8c:	4770      	bx	lr
 8000c8e:	f092 0f00 	teq	r2, #0
 8000c92:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000c96:	bf02      	ittt	eq
 8000c98:	0040      	lsleq	r0, r0, #1
 8000c9a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000c9e:	3a01      	subeq	r2, #1
 8000ca0:	d0f9      	beq.n	8000c96 <__aeabi_fmul+0xce>
 8000ca2:	ea40 000c 	orr.w	r0, r0, ip
 8000ca6:	f093 0f00 	teq	r3, #0
 8000caa:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000cae:	bf02      	ittt	eq
 8000cb0:	0049      	lsleq	r1, r1, #1
 8000cb2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000cb6:	3b01      	subeq	r3, #1
 8000cb8:	d0f9      	beq.n	8000cae <__aeabi_fmul+0xe6>
 8000cba:	ea41 010c 	orr.w	r1, r1, ip
 8000cbe:	e78f      	b.n	8000be0 <__aeabi_fmul+0x18>
 8000cc0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000cc4:	ea92 0f0c 	teq	r2, ip
 8000cc8:	bf18      	it	ne
 8000cca:	ea93 0f0c 	teqne	r3, ip
 8000cce:	d00a      	beq.n	8000ce6 <__aeabi_fmul+0x11e>
 8000cd0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000cd4:	bf18      	it	ne
 8000cd6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000cda:	d1d8      	bne.n	8000c8e <__aeabi_fmul+0xc6>
 8000cdc:	ea80 0001 	eor.w	r0, r0, r1
 8000ce0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ce4:	4770      	bx	lr
 8000ce6:	f090 0f00 	teq	r0, #0
 8000cea:	bf17      	itett	ne
 8000cec:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000cf0:	4608      	moveq	r0, r1
 8000cf2:	f091 0f00 	teqne	r1, #0
 8000cf6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000cfa:	d014      	beq.n	8000d26 <__aeabi_fmul+0x15e>
 8000cfc:	ea92 0f0c 	teq	r2, ip
 8000d00:	d101      	bne.n	8000d06 <__aeabi_fmul+0x13e>
 8000d02:	0242      	lsls	r2, r0, #9
 8000d04:	d10f      	bne.n	8000d26 <__aeabi_fmul+0x15e>
 8000d06:	ea93 0f0c 	teq	r3, ip
 8000d0a:	d103      	bne.n	8000d14 <__aeabi_fmul+0x14c>
 8000d0c:	024b      	lsls	r3, r1, #9
 8000d0e:	bf18      	it	ne
 8000d10:	4608      	movne	r0, r1
 8000d12:	d108      	bne.n	8000d26 <__aeabi_fmul+0x15e>
 8000d14:	ea80 0001 	eor.w	r0, r0, r1
 8000d18:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000d1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d24:	4770      	bx	lr
 8000d26:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d2a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000d2e:	4770      	bx	lr

08000d30 <__aeabi_fdiv>:
 8000d30:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d34:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d38:	bf1e      	ittt	ne
 8000d3a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d3e:	ea92 0f0c 	teqne	r2, ip
 8000d42:	ea93 0f0c 	teqne	r3, ip
 8000d46:	d069      	beq.n	8000e1c <__aeabi_fdiv+0xec>
 8000d48:	eba2 0203 	sub.w	r2, r2, r3
 8000d4c:	ea80 0c01 	eor.w	ip, r0, r1
 8000d50:	0249      	lsls	r1, r1, #9
 8000d52:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d56:	d037      	beq.n	8000dc8 <__aeabi_fdiv+0x98>
 8000d58:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000d5c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d60:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d64:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d68:	428b      	cmp	r3, r1
 8000d6a:	bf38      	it	cc
 8000d6c:	005b      	lslcc	r3, r3, #1
 8000d6e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000d72:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000d76:	428b      	cmp	r3, r1
 8000d78:	bf24      	itt	cs
 8000d7a:	1a5b      	subcs	r3, r3, r1
 8000d7c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d80:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d84:	bf24      	itt	cs
 8000d86:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d8a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d8e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d92:	bf24      	itt	cs
 8000d94:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d98:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d9c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000da0:	bf24      	itt	cs
 8000da2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000da6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000daa:	011b      	lsls	r3, r3, #4
 8000dac:	bf18      	it	ne
 8000dae:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000db2:	d1e0      	bne.n	8000d76 <__aeabi_fdiv+0x46>
 8000db4:	2afd      	cmp	r2, #253	@ 0xfd
 8000db6:	f63f af50 	bhi.w	8000c5a <__aeabi_fmul+0x92>
 8000dba:	428b      	cmp	r3, r1
 8000dbc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000dc0:	bf08      	it	eq
 8000dc2:	f020 0001 	biceq.w	r0, r0, #1
 8000dc6:	4770      	bx	lr
 8000dc8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000dcc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dd0:	327f      	adds	r2, #127	@ 0x7f
 8000dd2:	bfc2      	ittt	gt
 8000dd4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dd8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ddc:	4770      	bxgt	lr
 8000dde:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000de2:	f04f 0300 	mov.w	r3, #0
 8000de6:	3a01      	subs	r2, #1
 8000de8:	e737      	b.n	8000c5a <__aeabi_fmul+0x92>
 8000dea:	f092 0f00 	teq	r2, #0
 8000dee:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000df2:	bf02      	ittt	eq
 8000df4:	0040      	lsleq	r0, r0, #1
 8000df6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000dfa:	3a01      	subeq	r2, #1
 8000dfc:	d0f9      	beq.n	8000df2 <__aeabi_fdiv+0xc2>
 8000dfe:	ea40 000c 	orr.w	r0, r0, ip
 8000e02:	f093 0f00 	teq	r3, #0
 8000e06:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e0a:	bf02      	ittt	eq
 8000e0c:	0049      	lsleq	r1, r1, #1
 8000e0e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e12:	3b01      	subeq	r3, #1
 8000e14:	d0f9      	beq.n	8000e0a <__aeabi_fdiv+0xda>
 8000e16:	ea41 010c 	orr.w	r1, r1, ip
 8000e1a:	e795      	b.n	8000d48 <__aeabi_fdiv+0x18>
 8000e1c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e20:	ea92 0f0c 	teq	r2, ip
 8000e24:	d108      	bne.n	8000e38 <__aeabi_fdiv+0x108>
 8000e26:	0242      	lsls	r2, r0, #9
 8000e28:	f47f af7d 	bne.w	8000d26 <__aeabi_fmul+0x15e>
 8000e2c:	ea93 0f0c 	teq	r3, ip
 8000e30:	f47f af70 	bne.w	8000d14 <__aeabi_fmul+0x14c>
 8000e34:	4608      	mov	r0, r1
 8000e36:	e776      	b.n	8000d26 <__aeabi_fmul+0x15e>
 8000e38:	ea93 0f0c 	teq	r3, ip
 8000e3c:	d104      	bne.n	8000e48 <__aeabi_fdiv+0x118>
 8000e3e:	024b      	lsls	r3, r1, #9
 8000e40:	f43f af4c 	beq.w	8000cdc <__aeabi_fmul+0x114>
 8000e44:	4608      	mov	r0, r1
 8000e46:	e76e      	b.n	8000d26 <__aeabi_fmul+0x15e>
 8000e48:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e4c:	bf18      	it	ne
 8000e4e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e52:	d1ca      	bne.n	8000dea <__aeabi_fdiv+0xba>
 8000e54:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000e58:	f47f af5c 	bne.w	8000d14 <__aeabi_fmul+0x14c>
 8000e5c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000e60:	f47f af3c 	bne.w	8000cdc <__aeabi_fmul+0x114>
 8000e64:	e75f      	b.n	8000d26 <__aeabi_fmul+0x15e>
 8000e66:	bf00      	nop

08000e68 <__gesf2>:
 8000e68:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000e6c:	e006      	b.n	8000e7c <__cmpsf2+0x4>
 8000e6e:	bf00      	nop

08000e70 <__lesf2>:
 8000e70:	f04f 0c01 	mov.w	ip, #1
 8000e74:	e002      	b.n	8000e7c <__cmpsf2+0x4>
 8000e76:	bf00      	nop

08000e78 <__cmpsf2>:
 8000e78:	f04f 0c01 	mov.w	ip, #1
 8000e7c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e80:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e84:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e88:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e8c:	bf18      	it	ne
 8000e8e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e92:	d011      	beq.n	8000eb8 <__cmpsf2+0x40>
 8000e94:	b001      	add	sp, #4
 8000e96:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e9a:	bf18      	it	ne
 8000e9c:	ea90 0f01 	teqne	r0, r1
 8000ea0:	bf58      	it	pl
 8000ea2:	ebb2 0003 	subspl.w	r0, r2, r3
 8000ea6:	bf88      	it	hi
 8000ea8:	17c8      	asrhi	r0, r1, #31
 8000eaa:	bf38      	it	cc
 8000eac:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000eb0:	bf18      	it	ne
 8000eb2:	f040 0001 	orrne.w	r0, r0, #1
 8000eb6:	4770      	bx	lr
 8000eb8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ebc:	d102      	bne.n	8000ec4 <__cmpsf2+0x4c>
 8000ebe:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000ec2:	d105      	bne.n	8000ed0 <__cmpsf2+0x58>
 8000ec4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ec8:	d1e4      	bne.n	8000e94 <__cmpsf2+0x1c>
 8000eca:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000ece:	d0e1      	beq.n	8000e94 <__cmpsf2+0x1c>
 8000ed0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <__aeabi_cfrcmple>:
 8000ed8:	4684      	mov	ip, r0
 8000eda:	4608      	mov	r0, r1
 8000edc:	4661      	mov	r1, ip
 8000ede:	e7ff      	b.n	8000ee0 <__aeabi_cfcmpeq>

08000ee0 <__aeabi_cfcmpeq>:
 8000ee0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ee2:	f7ff ffc9 	bl	8000e78 <__cmpsf2>
 8000ee6:	2800      	cmp	r0, #0
 8000ee8:	bf48      	it	mi
 8000eea:	f110 0f00 	cmnmi.w	r0, #0
 8000eee:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ef0 <__aeabi_fcmpeq>:
 8000ef0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ef4:	f7ff fff4 	bl	8000ee0 <__aeabi_cfcmpeq>
 8000ef8:	bf0c      	ite	eq
 8000efa:	2001      	moveq	r0, #1
 8000efc:	2000      	movne	r0, #0
 8000efe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f02:	bf00      	nop

08000f04 <__aeabi_fcmplt>:
 8000f04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f08:	f7ff ffea 	bl	8000ee0 <__aeabi_cfcmpeq>
 8000f0c:	bf34      	ite	cc
 8000f0e:	2001      	movcc	r0, #1
 8000f10:	2000      	movcs	r0, #0
 8000f12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f16:	bf00      	nop

08000f18 <__aeabi_fcmple>:
 8000f18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f1c:	f7ff ffe0 	bl	8000ee0 <__aeabi_cfcmpeq>
 8000f20:	bf94      	ite	ls
 8000f22:	2001      	movls	r0, #1
 8000f24:	2000      	movhi	r0, #0
 8000f26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f2a:	bf00      	nop

08000f2c <__aeabi_fcmpge>:
 8000f2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f30:	f7ff ffd2 	bl	8000ed8 <__aeabi_cfrcmple>
 8000f34:	bf94      	ite	ls
 8000f36:	2001      	movls	r0, #1
 8000f38:	2000      	movhi	r0, #0
 8000f3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f3e:	bf00      	nop

08000f40 <__aeabi_fcmpgt>:
 8000f40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f44:	f7ff ffc8 	bl	8000ed8 <__aeabi_cfrcmple>
 8000f48:	bf34      	ite	cc
 8000f4a:	2001      	movcc	r0, #1
 8000f4c:	2000      	movcs	r0, #0
 8000f4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f52:	bf00      	nop

08000f54 <__aeabi_f2iz>:
 8000f54:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f58:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000f5c:	d30f      	bcc.n	8000f7e <__aeabi_f2iz+0x2a>
 8000f5e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000f62:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f66:	d90d      	bls.n	8000f84 <__aeabi_f2iz+0x30>
 8000f68:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f6c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f70:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000f74:	fa23 f002 	lsr.w	r0, r3, r2
 8000f78:	bf18      	it	ne
 8000f7a:	4240      	negne	r0, r0
 8000f7c:	4770      	bx	lr
 8000f7e:	f04f 0000 	mov.w	r0, #0
 8000f82:	4770      	bx	lr
 8000f84:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f88:	d101      	bne.n	8000f8e <__aeabi_f2iz+0x3a>
 8000f8a:	0242      	lsls	r2, r0, #9
 8000f8c:	d105      	bne.n	8000f9a <__aeabi_f2iz+0x46>
 8000f8e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000f92:	bf08      	it	eq
 8000f94:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000f98:	4770      	bx	lr
 8000f9a:	f04f 0000 	mov.w	r0, #0
 8000f9e:	4770      	bx	lr

08000fa0 <GRAY_Init>:
 * @brief  GPIO
 * @param  None
 * @retval None
 */
void GRAY_Init(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b086      	sub	sp, #24
 8000fa4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa6:	f107 0308 	add.w	r3, r7, #8
 8000faa:	2200      	movs	r2, #0
 8000fac:	601a      	str	r2, [r3, #0]
 8000fae:	605a      	str	r2, [r3, #4]
 8000fb0:	609a      	str	r2, [r3, #8]
 8000fb2:	60da      	str	r2, [r3, #12]
    
    // GPIOAGPIOC
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb4:	4b1c      	ldr	r3, [pc, #112]	@ (8001028 <GRAY_Init+0x88>)
 8000fb6:	699b      	ldr	r3, [r3, #24]
 8000fb8:	4a1b      	ldr	r2, [pc, #108]	@ (8001028 <GRAY_Init+0x88>)
 8000fba:	f043 0304 	orr.w	r3, r3, #4
 8000fbe:	6193      	str	r3, [r2, #24]
 8000fc0:	4b19      	ldr	r3, [pc, #100]	@ (8001028 <GRAY_Init+0x88>)
 8000fc2:	699b      	ldr	r3, [r3, #24]
 8000fc4:	f003 0304 	and.w	r3, r3, #4
 8000fc8:	607b      	str	r3, [r7, #4]
 8000fca:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fcc:	4b16      	ldr	r3, [pc, #88]	@ (8001028 <GRAY_Init+0x88>)
 8000fce:	699b      	ldr	r3, [r3, #24]
 8000fd0:	4a15      	ldr	r2, [pc, #84]	@ (8001028 <GRAY_Init+0x88>)
 8000fd2:	f043 0310 	orr.w	r3, r3, #16
 8000fd6:	6193      	str	r3, [r2, #24]
 8000fd8:	4b13      	ldr	r3, [pc, #76]	@ (8001028 <GRAY_Init+0x88>)
 8000fda:	699b      	ldr	r3, [r3, #24]
 8000fdc:	f003 0310 	and.w	r3, r3, #16
 8000fe0:	603b      	str	r3, [r7, #0]
 8000fe2:	683b      	ldr	r3, [r7, #0]
    
    // GRAY1-6 GPIO (PA5-PA0)
    GPIO_InitStruct.Pin = GRAY1_GPIO_PIN | GRAY2_GPIO_PIN | GRAY3_GPIO_PIN | 
 8000fe4:	233f      	movs	r3, #63	@ 0x3f
 8000fe6:	60bb      	str	r3, [r7, #8]
                          GRAY4_GPIO_PIN | GRAY5_GPIO_PIN | GRAY6_GPIO_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;        // 
 8000fe8:	2300      	movs	r3, #0
 8000fea:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;            // 
 8000fec:	2300      	movs	r3, #0
 8000fee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;  // 
 8000ff0:	2303      	movs	r3, #3
 8000ff2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ff4:	f107 0308 	add.w	r3, r7, #8
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	480c      	ldr	r0, [pc, #48]	@ (800102c <GRAY_Init+0x8c>)
 8000ffc:	f002 fa56 	bl	80034ac <HAL_GPIO_Init>
    
    // GRAY7-8 GPIO (PC15, PC14)
    GPIO_InitStruct.Pin = GRAY7_GPIO_PIN | GRAY8_GPIO_PIN;
 8001000:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001004:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;        // 
 8001006:	2300      	movs	r3, #0
 8001008:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;            // 
 800100a:	2300      	movs	r3, #0
 800100c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;  // 
 800100e:	2303      	movs	r3, #3
 8001010:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001012:	f107 0308 	add.w	r3, r7, #8
 8001016:	4619      	mov	r1, r3
 8001018:	4805      	ldr	r0, [pc, #20]	@ (8001030 <GRAY_Init+0x90>)
 800101a:	f002 fa47 	bl	80034ac <HAL_GPIO_Init>
}
 800101e:	bf00      	nop
 8001020:	3718      	adds	r7, #24
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	40021000 	.word	0x40021000
 800102c:	40010800 	.word	0x40010800
 8001030:	40011000 	.word	0x40011000

08001034 <GRAY_Read>:
 * @brief  
 * @param  sensor:  (GRAY1~GRAY8)
 * @retval : 01 (0-, 1-)
 */
uint8_t GRAY_Read(GRAY_TypeDef sensor)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	71fb      	strb	r3, [r7, #7]
    GPIO_PinState pin_state;
    
    switch(sensor)
 800103e:	79fb      	ldrb	r3, [r7, #7]
 8001040:	2b07      	cmp	r3, #7
 8001042:	d84d      	bhi.n	80010e0 <GRAY_Read+0xac>
 8001044:	a201      	add	r2, pc, #4	@ (adr r2, 800104c <GRAY_Read+0x18>)
 8001046:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800104a:	bf00      	nop
 800104c:	0800106d 	.word	0x0800106d
 8001050:	0800107b 	.word	0x0800107b
 8001054:	08001089 	.word	0x08001089
 8001058:	08001097 	.word	0x08001097
 800105c:	080010a5 	.word	0x080010a5
 8001060:	080010b3 	.word	0x080010b3
 8001064:	080010c1 	.word	0x080010c1
 8001068:	080010d1 	.word	0x080010d1
    {
        case GRAY1:
            pin_state = HAL_GPIO_ReadPin(GRAY1_GPIO_PORT, GRAY1_GPIO_PIN);
 800106c:	2120      	movs	r1, #32
 800106e:	4820      	ldr	r0, [pc, #128]	@ (80010f0 <GRAY_Read+0xbc>)
 8001070:	f002 fba0 	bl	80037b4 <HAL_GPIO_ReadPin>
 8001074:	4603      	mov	r3, r0
 8001076:	73fb      	strb	r3, [r7, #15]
            break;
 8001078:	e034      	b.n	80010e4 <GRAY_Read+0xb0>
        case GRAY2:
            pin_state = HAL_GPIO_ReadPin(GRAY2_GPIO_PORT, GRAY2_GPIO_PIN);
 800107a:	2110      	movs	r1, #16
 800107c:	481c      	ldr	r0, [pc, #112]	@ (80010f0 <GRAY_Read+0xbc>)
 800107e:	f002 fb99 	bl	80037b4 <HAL_GPIO_ReadPin>
 8001082:	4603      	mov	r3, r0
 8001084:	73fb      	strb	r3, [r7, #15]
            break;
 8001086:	e02d      	b.n	80010e4 <GRAY_Read+0xb0>
        case GRAY3:
            pin_state = HAL_GPIO_ReadPin(GRAY3_GPIO_PORT, GRAY3_GPIO_PIN);
 8001088:	2108      	movs	r1, #8
 800108a:	4819      	ldr	r0, [pc, #100]	@ (80010f0 <GRAY_Read+0xbc>)
 800108c:	f002 fb92 	bl	80037b4 <HAL_GPIO_ReadPin>
 8001090:	4603      	mov	r3, r0
 8001092:	73fb      	strb	r3, [r7, #15]
            break;
 8001094:	e026      	b.n	80010e4 <GRAY_Read+0xb0>
        case GRAY4:
            pin_state = HAL_GPIO_ReadPin(GRAY4_GPIO_PORT, GRAY4_GPIO_PIN);
 8001096:	2104      	movs	r1, #4
 8001098:	4815      	ldr	r0, [pc, #84]	@ (80010f0 <GRAY_Read+0xbc>)
 800109a:	f002 fb8b 	bl	80037b4 <HAL_GPIO_ReadPin>
 800109e:	4603      	mov	r3, r0
 80010a0:	73fb      	strb	r3, [r7, #15]
            break;
 80010a2:	e01f      	b.n	80010e4 <GRAY_Read+0xb0>
        case GRAY5:
            pin_state = HAL_GPIO_ReadPin(GRAY5_GPIO_PORT, GRAY5_GPIO_PIN);
 80010a4:	2102      	movs	r1, #2
 80010a6:	4812      	ldr	r0, [pc, #72]	@ (80010f0 <GRAY_Read+0xbc>)
 80010a8:	f002 fb84 	bl	80037b4 <HAL_GPIO_ReadPin>
 80010ac:	4603      	mov	r3, r0
 80010ae:	73fb      	strb	r3, [r7, #15]
            break;
 80010b0:	e018      	b.n	80010e4 <GRAY_Read+0xb0>
        case GRAY6:
            pin_state = HAL_GPIO_ReadPin(GRAY6_GPIO_PORT, GRAY6_GPIO_PIN);
 80010b2:	2101      	movs	r1, #1
 80010b4:	480e      	ldr	r0, [pc, #56]	@ (80010f0 <GRAY_Read+0xbc>)
 80010b6:	f002 fb7d 	bl	80037b4 <HAL_GPIO_ReadPin>
 80010ba:	4603      	mov	r3, r0
 80010bc:	73fb      	strb	r3, [r7, #15]
            break;
 80010be:	e011      	b.n	80010e4 <GRAY_Read+0xb0>
        case GRAY7:
            pin_state = HAL_GPIO_ReadPin(GRAY7_GPIO_PORT, GRAY7_GPIO_PIN);
 80010c0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010c4:	480b      	ldr	r0, [pc, #44]	@ (80010f4 <GRAY_Read+0xc0>)
 80010c6:	f002 fb75 	bl	80037b4 <HAL_GPIO_ReadPin>
 80010ca:	4603      	mov	r3, r0
 80010cc:	73fb      	strb	r3, [r7, #15]
            break;
 80010ce:	e009      	b.n	80010e4 <GRAY_Read+0xb0>
        case GRAY8:
            pin_state = HAL_GPIO_ReadPin(GRAY8_GPIO_PORT, GRAY8_GPIO_PIN);
 80010d0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80010d4:	4807      	ldr	r0, [pc, #28]	@ (80010f4 <GRAY_Read+0xc0>)
 80010d6:	f002 fb6d 	bl	80037b4 <HAL_GPIO_ReadPin>
 80010da:	4603      	mov	r3, r0
 80010dc:	73fb      	strb	r3, [r7, #15]
            break;
 80010de:	e001      	b.n	80010e4 <GRAY_Read+0xb0>
        default:
            return 0;
 80010e0:	2300      	movs	r3, #0
 80010e2:	e000      	b.n	80010e6 <GRAY_Read+0xb2>
    }
    
    return (uint8_t)pin_state;
 80010e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3710      	adds	r7, #16
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	40010800 	.word	0x40010800
 80010f4:	40011000 	.word	0x40011000

080010f8 <GRAY_ReadByte>:
 * @param  None
 * @retval 8 (bit0=GRAY1, bit7=GRAY8)
 * @note   : 0x00-0xFF
 */
uint8_t GRAY_ReadByte(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
    uint8_t result = 0;
 80010fe:	2300      	movs	r3, #0
 8001100:	71fb      	strb	r3, [r7, #7]
    
    result |= (GRAY_Read(GRAY1) << 0);
 8001102:	2000      	movs	r0, #0
 8001104:	f7ff ff96 	bl	8001034 <GRAY_Read>
 8001108:	4603      	mov	r3, r0
 800110a:	b25a      	sxtb	r2, r3
 800110c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001110:	4313      	orrs	r3, r2
 8001112:	b25b      	sxtb	r3, r3
 8001114:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY2) << 1);
 8001116:	2001      	movs	r0, #1
 8001118:	f7ff ff8c 	bl	8001034 <GRAY_Read>
 800111c:	4603      	mov	r3, r0
 800111e:	005b      	lsls	r3, r3, #1
 8001120:	b25a      	sxtb	r2, r3
 8001122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001126:	4313      	orrs	r3, r2
 8001128:	b25b      	sxtb	r3, r3
 800112a:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY3) << 2);
 800112c:	2002      	movs	r0, #2
 800112e:	f7ff ff81 	bl	8001034 <GRAY_Read>
 8001132:	4603      	mov	r3, r0
 8001134:	009b      	lsls	r3, r3, #2
 8001136:	b25a      	sxtb	r2, r3
 8001138:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800113c:	4313      	orrs	r3, r2
 800113e:	b25b      	sxtb	r3, r3
 8001140:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY4) << 3);
 8001142:	2003      	movs	r0, #3
 8001144:	f7ff ff76 	bl	8001034 <GRAY_Read>
 8001148:	4603      	mov	r3, r0
 800114a:	00db      	lsls	r3, r3, #3
 800114c:	b25a      	sxtb	r2, r3
 800114e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001152:	4313      	orrs	r3, r2
 8001154:	b25b      	sxtb	r3, r3
 8001156:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY5) << 4);
 8001158:	2004      	movs	r0, #4
 800115a:	f7ff ff6b 	bl	8001034 <GRAY_Read>
 800115e:	4603      	mov	r3, r0
 8001160:	011b      	lsls	r3, r3, #4
 8001162:	b25a      	sxtb	r2, r3
 8001164:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001168:	4313      	orrs	r3, r2
 800116a:	b25b      	sxtb	r3, r3
 800116c:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY6) << 5);
 800116e:	2005      	movs	r0, #5
 8001170:	f7ff ff60 	bl	8001034 <GRAY_Read>
 8001174:	4603      	mov	r3, r0
 8001176:	015b      	lsls	r3, r3, #5
 8001178:	b25a      	sxtb	r2, r3
 800117a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800117e:	4313      	orrs	r3, r2
 8001180:	b25b      	sxtb	r3, r3
 8001182:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY7) << 6);
 8001184:	2006      	movs	r0, #6
 8001186:	f7ff ff55 	bl	8001034 <GRAY_Read>
 800118a:	4603      	mov	r3, r0
 800118c:	019b      	lsls	r3, r3, #6
 800118e:	b25a      	sxtb	r2, r3
 8001190:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001194:	4313      	orrs	r3, r2
 8001196:	b25b      	sxtb	r3, r3
 8001198:	71fb      	strb	r3, [r7, #7]
    result |= (GRAY_Read(GRAY8) << 7);
 800119a:	2007      	movs	r0, #7
 800119c:	f7ff ff4a 	bl	8001034 <GRAY_Read>
 80011a0:	4603      	mov	r3, r0
 80011a2:	01db      	lsls	r3, r3, #7
 80011a4:	b25a      	sxtb	r2, r3
 80011a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011aa:	4313      	orrs	r3, r2
 80011ac:	b25b      	sxtb	r3, r3
 80011ae:	71fb      	strb	r3, [r7, #7]
    
    return result;
 80011b0:	79fb      	ldrb	r3, [r7, #7]
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
	...

080011bc <KEY_Init>:
 * @brief  
 * @param  
 * @retval 
 */
void KEY_Init(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b088      	sub	sp, #32
 80011c0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c2:	f107 030c 	add.w	r3, r7, #12
 80011c6:	2200      	movs	r2, #0
 80011c8:	601a      	str	r2, [r3, #0]
 80011ca:	605a      	str	r2, [r3, #4]
 80011cc:	609a      	str	r2, [r3, #8]
 80011ce:	60da      	str	r2, [r3, #12]

    /*  GPIOB  AFIO  */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011d0:	4b20      	ldr	r3, [pc, #128]	@ (8001254 <KEY_Init+0x98>)
 80011d2:	699b      	ldr	r3, [r3, #24]
 80011d4:	4a1f      	ldr	r2, [pc, #124]	@ (8001254 <KEY_Init+0x98>)
 80011d6:	f043 0308 	orr.w	r3, r3, #8
 80011da:	6193      	str	r3, [r2, #24]
 80011dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001254 <KEY_Init+0x98>)
 80011de:	699b      	ldr	r3, [r3, #24]
 80011e0:	f003 0308 	and.w	r3, r3, #8
 80011e4:	60bb      	str	r3, [r7, #8]
 80011e6:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_AFIO_CLK_ENABLE();
 80011e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001254 <KEY_Init+0x98>)
 80011ea:	699b      	ldr	r3, [r3, #24]
 80011ec:	4a19      	ldr	r2, [pc, #100]	@ (8001254 <KEY_Init+0x98>)
 80011ee:	f043 0301 	orr.w	r3, r3, #1
 80011f2:	6193      	str	r3, [r2, #24]
 80011f4:	4b17      	ldr	r3, [pc, #92]	@ (8001254 <KEY_Init+0x98>)
 80011f6:	699b      	ldr	r3, [r3, #24]
 80011f8:	f003 0301 	and.w	r3, r3, #1
 80011fc:	607b      	str	r3, [r7, #4]
 80011fe:	687b      	ldr	r3, [r7, #4]
    
    /*  JTAG SWD PB3/PB4 PB12/PB13*/
    __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001200:	4b15      	ldr	r3, [pc, #84]	@ (8001258 <KEY_Init+0x9c>)
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	61fb      	str	r3, [r7, #28]
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800120c:	61fb      	str	r3, [r7, #28]
 800120e:	69fb      	ldr	r3, [r7, #28]
 8001210:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001214:	61fb      	str	r3, [r7, #28]
 8001216:	4a10      	ldr	r2, [pc, #64]	@ (8001258 <KEY_Init+0x9c>)
 8001218:	69fb      	ldr	r3, [r7, #28]
 800121a:	6053      	str	r3, [r2, #4]

    /*  KEY1 (PB12) */
    GPIO_InitStruct.Pin = KEY1_GPIO_PIN;
 800121c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001220:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001222:	2300      	movs	r3, #0
 8001224:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;  // 
 8001226:	2302      	movs	r3, #2
 8001228:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122a:	2302      	movs	r3, #2
 800122c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(KEY1_GPIO_PORT, &GPIO_InitStruct);
 800122e:	f107 030c 	add.w	r3, r7, #12
 8001232:	4619      	mov	r1, r3
 8001234:	4809      	ldr	r0, [pc, #36]	@ (800125c <KEY_Init+0xa0>)
 8001236:	f002 f939 	bl	80034ac <HAL_GPIO_Init>

    /*  KEY2 (PB13) */
    GPIO_InitStruct.Pin = KEY2_GPIO_PIN;
 800123a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800123e:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(KEY2_GPIO_PORT, &GPIO_InitStruct);
 8001240:	f107 030c 	add.w	r3, r7, #12
 8001244:	4619      	mov	r1, r3
 8001246:	4805      	ldr	r0, [pc, #20]	@ (800125c <KEY_Init+0xa0>)
 8001248:	f002 f930 	bl	80034ac <HAL_GPIO_Init>
}
 800124c:	bf00      	nop
 800124e:	3720      	adds	r7, #32
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	40021000 	.word	0x40021000
 8001258:	40010000 	.word	0x40010000
 800125c:	40010c00 	.word	0x40010c00

08001260 <KEY1_Read>:
 * @brief   KEY1 
 * @param  
 * @retval KEY_PRESSED(1)  KEY_RELEASED(0)
 */
uint8_t KEY1_Read(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(KEY1_GPIO_PORT, KEY1_GPIO_PIN);
 8001264:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001268:	4802      	ldr	r0, [pc, #8]	@ (8001274 <KEY1_Read+0x14>)
 800126a:	f002 faa3 	bl	80037b4 <HAL_GPIO_ReadPin>
 800126e:	4603      	mov	r3, r0
}
 8001270:	4618      	mov	r0, r3
 8001272:	bd80      	pop	{r7, pc}
 8001274:	40010c00 	.word	0x40010c00

08001278 <KEY2_Read>:
 * @brief   KEY2 
 * @param  
 * @retval KEY_PRESSED(1)  KEY_RELEASED(0)
 */
uint8_t KEY2_Read(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(KEY2_GPIO_PORT, KEY2_GPIO_PIN);
 800127c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001280:	4802      	ldr	r0, [pc, #8]	@ (800128c <KEY2_Read+0x14>)
 8001282:	f002 fa97 	bl	80037b4 <HAL_GPIO_ReadPin>
 8001286:	4603      	mov	r3, r0
}
 8001288:	4618      	mov	r0, r3
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40010c00 	.word	0x40010c00

08001290 <Motor_Init>:

/**
 * @brief 
 */
void Motor_Init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
    // PWMCubeMXPWM
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);  // PA6 - AAIN1
 8001294:	2100      	movs	r1, #0
 8001296:	4810      	ldr	r0, [pc, #64]	@ (80012d8 <Motor_Init+0x48>)
 8001298:	f002 ff1c 	bl	80040d4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);  // PA7 - AAIN2  
 800129c:	2104      	movs	r1, #4
 800129e:	480e      	ldr	r0, [pc, #56]	@ (80012d8 <Motor_Init+0x48>)
 80012a0:	f002 ff18 	bl	80040d4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);  // PB0 - BBIN1
 80012a4:	2108      	movs	r1, #8
 80012a6:	480c      	ldr	r0, [pc, #48]	@ (80012d8 <Motor_Init+0x48>)
 80012a8:	f002 ff14 	bl	80040d4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);  // PB1 - BBIN2
 80012ac:	210c      	movs	r1, #12
 80012ae:	480a      	ldr	r0, [pc, #40]	@ (80012d8 <Motor_Init+0x48>)
 80012b0:	f002 ff10 	bl	80040d4 <HAL_TIM_PWM_Start>
    
    // PWM0
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 80012b4:	4b08      	ldr	r3, [pc, #32]	@ (80012d8 <Motor_Init+0x48>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	2200      	movs	r2, #0
 80012ba:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 80012bc:	4b06      	ldr	r3, [pc, #24]	@ (80012d8 <Motor_Init+0x48>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	2200      	movs	r2, #0
 80012c2:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 0);
 80012c4:	4b04      	ldr	r3, [pc, #16]	@ (80012d8 <Motor_Init+0x48>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	2200      	movs	r2, #0
 80012ca:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 0);
 80012cc:	4b02      	ldr	r3, [pc, #8]	@ (80012d8 <Motor_Init+0x48>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	2200      	movs	r2, #0
 80012d2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80012d4:	bf00      	nop
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	2000015c 	.word	0x2000015c

080012dc <Motor_A_SetSpeed>:
/**
 * @brief A
 * @param speed: -100010000
 */
void Motor_A_SetSpeed(int16_t speed)
{
 80012dc:	b480      	push	{r7}
 80012de:	b085      	sub	sp, #20
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	4603      	mov	r3, r0
 80012e4:	80fb      	strh	r3, [r7, #6]
    if (speed > 1000) speed = 1000;
 80012e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012ea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80012ee:	dd02      	ble.n	80012f6 <Motor_A_SetSpeed+0x1a>
 80012f0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012f4:	80fb      	strh	r3, [r7, #6]
    if (speed < -1000) speed = -1000;
 80012f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012fa:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 80012fe:	da02      	bge.n	8001306 <Motor_A_SetSpeed+0x2a>
 8001300:	f64f 4318 	movw	r3, #64536	@ 0xfc18
 8001304:	80fb      	strh	r3, [r7, #6]
    
    // 0-10000-65535 (TIM3ARR)
    uint16_t pwm_value = (uint16_t)((abs(speed) * 65535) / 1000);
 8001306:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800130a:	2b00      	cmp	r3, #0
 800130c:	bfb8      	it	lt
 800130e:	425b      	neglt	r3, r3
 8001310:	b29b      	uxth	r3, r3
 8001312:	461a      	mov	r2, r3
 8001314:	4613      	mov	r3, r2
 8001316:	041b      	lsls	r3, r3, #16
 8001318:	1a9b      	subs	r3, r3, r2
 800131a:	4a17      	ldr	r2, [pc, #92]	@ (8001378 <Motor_A_SetSpeed+0x9c>)
 800131c:	fb82 1203 	smull	r1, r2, r2, r3
 8001320:	1192      	asrs	r2, r2, #6
 8001322:	17db      	asrs	r3, r3, #31
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	81fb      	strh	r3, [r7, #14]
    
    // 
    if (speed > 0) {
 8001328:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800132c:	2b00      	cmp	r3, #0
 800132e:	dd08      	ble.n	8001342 <Motor_A_SetSpeed+0x66>
        // : AIN1=0, AIN2=PWM ()
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM1_CHANNEL, 0);          // AIN10
 8001330:	4b12      	ldr	r3, [pc, #72]	@ (800137c <Motor_A_SetSpeed+0xa0>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	2200      	movs	r2, #0
 8001336:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM2_CHANNEL, pwm_value);  // AIN2PWM
 8001338:	4b10      	ldr	r3, [pc, #64]	@ (800137c <Motor_A_SetSpeed+0xa0>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	89fa      	ldrh	r2, [r7, #14]
 800133e:	639a      	str	r2, [r3, #56]	@ 0x38
    } else {
        // : AIN1=0, AIN2=0
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM1_CHANNEL, 0);      // AIN1=0
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM2_CHANNEL, 0);      // AIN2=0
    }
}
 8001340:	e014      	b.n	800136c <Motor_A_SetSpeed+0x90>
    } else if (speed < 0) {
 8001342:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001346:	2b00      	cmp	r3, #0
 8001348:	da08      	bge.n	800135c <Motor_A_SetSpeed+0x80>
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM1_CHANNEL, pwm_value);  // AIN1PWM
 800134a:	4b0c      	ldr	r3, [pc, #48]	@ (800137c <Motor_A_SetSpeed+0xa0>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	89fa      	ldrh	r2, [r7, #14]
 8001350:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM2_CHANNEL, 0);          // AIN20
 8001352:	4b0a      	ldr	r3, [pc, #40]	@ (800137c <Motor_A_SetSpeed+0xa0>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	2200      	movs	r2, #0
 8001358:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800135a:	e007      	b.n	800136c <Motor_A_SetSpeed+0x90>
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM1_CHANNEL, 0);      // AIN1=0
 800135c:	4b07      	ldr	r3, [pc, #28]	@ (800137c <Motor_A_SetSpeed+0xa0>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2200      	movs	r2, #0
 8001362:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_A_PWM2_CHANNEL, 0);      // AIN2=0
 8001364:	4b05      	ldr	r3, [pc, #20]	@ (800137c <Motor_A_SetSpeed+0xa0>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	2200      	movs	r2, #0
 800136a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800136c:	bf00      	nop
 800136e:	3714      	adds	r7, #20
 8001370:	46bd      	mov	sp, r7
 8001372:	bc80      	pop	{r7}
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop
 8001378:	10624dd3 	.word	0x10624dd3
 800137c:	2000015c 	.word	0x2000015c

08001380 <Motor_B_SetSpeed>:
/**
 * @brief B
 * @param speed: -100010000
 */
void Motor_B_SetSpeed(int16_t speed)
{
 8001380:	b480      	push	{r7}
 8001382:	b085      	sub	sp, #20
 8001384:	af00      	add	r7, sp, #0
 8001386:	4603      	mov	r3, r0
 8001388:	80fb      	strh	r3, [r7, #6]
    if (speed > 1000) speed = 1000;
 800138a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800138e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001392:	dd02      	ble.n	800139a <Motor_B_SetSpeed+0x1a>
 8001394:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001398:	80fb      	strh	r3, [r7, #6]
    if (speed < -1000) speed = -1000;
 800139a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800139e:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 80013a2:	da02      	bge.n	80013aa <Motor_B_SetSpeed+0x2a>
 80013a4:	f64f 4318 	movw	r3, #64536	@ 0xfc18
 80013a8:	80fb      	strh	r3, [r7, #6]
    
    // 0-10000-65535 (TIM3ARR)
    uint16_t pwm_value = (uint16_t)((abs(speed) * 65535) / 1000);
 80013aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	bfb8      	it	lt
 80013b2:	425b      	neglt	r3, r3
 80013b4:	b29b      	uxth	r3, r3
 80013b6:	461a      	mov	r2, r3
 80013b8:	4613      	mov	r3, r2
 80013ba:	041b      	lsls	r3, r3, #16
 80013bc:	1a9b      	subs	r3, r3, r2
 80013be:	4a17      	ldr	r2, [pc, #92]	@ (800141c <Motor_B_SetSpeed+0x9c>)
 80013c0:	fb82 1203 	smull	r1, r2, r2, r3
 80013c4:	1192      	asrs	r2, r2, #6
 80013c6:	17db      	asrs	r3, r3, #31
 80013c8:	1ad3      	subs	r3, r2, r3
 80013ca:	81fb      	strh	r3, [r7, #14]
    
    // 
    if (speed > 0) {
 80013cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	dd08      	ble.n	80013e6 <Motor_B_SetSpeed+0x66>
        // : BIN1=0, BIN2=PWM ()
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM1_CHANNEL, 0);          // BIN10
 80013d4:	4b12      	ldr	r3, [pc, #72]	@ (8001420 <Motor_B_SetSpeed+0xa0>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	2200      	movs	r2, #0
 80013da:	63da      	str	r2, [r3, #60]	@ 0x3c
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM2_CHANNEL, pwm_value);  // BIN2PWM
 80013dc:	4b10      	ldr	r3, [pc, #64]	@ (8001420 <Motor_B_SetSpeed+0xa0>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	89fa      	ldrh	r2, [r7, #14]
 80013e2:	641a      	str	r2, [r3, #64]	@ 0x40
    } else {
        // : BIN1=0, BIN2=0
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM1_CHANNEL, 0);      // BIN1=0
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM2_CHANNEL, 0);      // BIN2=0
    }
}
 80013e4:	e014      	b.n	8001410 <Motor_B_SetSpeed+0x90>
    } else if (speed < 0) {
 80013e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	da08      	bge.n	8001400 <Motor_B_SetSpeed+0x80>
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM1_CHANNEL, pwm_value);  // BIN1PWM
 80013ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001420 <Motor_B_SetSpeed+0xa0>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	89fa      	ldrh	r2, [r7, #14]
 80013f4:	63da      	str	r2, [r3, #60]	@ 0x3c
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM2_CHANNEL, 0);          // BIN20
 80013f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001420 <Motor_B_SetSpeed+0xa0>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	2200      	movs	r2, #0
 80013fc:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80013fe:	e007      	b.n	8001410 <Motor_B_SetSpeed+0x90>
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM1_CHANNEL, 0);      // BIN1=0
 8001400:	4b07      	ldr	r3, [pc, #28]	@ (8001420 <Motor_B_SetSpeed+0xa0>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	2200      	movs	r2, #0
 8001406:	63da      	str	r2, [r3, #60]	@ 0x3c
        __HAL_TIM_SET_COMPARE(&htim3, MOTOR_B_PWM2_CHANNEL, 0);      // BIN2=0
 8001408:	4b05      	ldr	r3, [pc, #20]	@ (8001420 <Motor_B_SetSpeed+0xa0>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	2200      	movs	r2, #0
 800140e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001410:	bf00      	nop
 8001412:	3714      	adds	r7, #20
 8001414:	46bd      	mov	sp, r7
 8001416:	bc80      	pop	{r7}
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	10624dd3 	.word	0x10624dd3
 8001420:	2000015c 	.word	0x2000015c

08001424 <Car_Move>:
 * @brief 
 * @param left_speed:  (-10001000)
 * @param right_speed:  (-10001000)
 */
void Car_Move(int16_t left_speed, int16_t right_speed)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	4603      	mov	r3, r0
 800142c:	460a      	mov	r2, r1
 800142e:	80fb      	strh	r3, [r7, #6]
 8001430:	4613      	mov	r3, r2
 8001432:	80bb      	strh	r3, [r7, #4]
    Motor_A_SetSpeed(left_speed);
 8001434:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001438:	4618      	mov	r0, r3
 800143a:	f7ff ff4f 	bl	80012dc <Motor_A_SetSpeed>
    Motor_B_SetSpeed(right_speed);
 800143e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001442:	4618      	mov	r0, r3
 8001444:	f7ff ff9c 	bl	8001380 <Motor_B_SetSpeed>
}
 8001448:	bf00      	nop
 800144a:	3708      	adds	r7, #8
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}

08001450 <MPU6050_WriteReg>:
#include <math.h>

#define MPU6050_ADDRESS		0xD0

void MPU6050_WriteReg(uint8_t RegAddress, uint8_t Data)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	4603      	mov	r3, r0
 8001458:	460a      	mov	r2, r1
 800145a:	71fb      	strb	r3, [r7, #7]
 800145c:	4613      	mov	r3, r2
 800145e:	71bb      	strb	r3, [r7, #6]
	MyI2C_Start();
 8001460:	f000 fa14 	bl	800188c <MyI2C_Start>
	MyI2C_SendByte(MPU6050_ADDRESS);
 8001464:	20d0      	movs	r0, #208	@ 0xd0
 8001466:	f000 fa2e 	bl	80018c6 <MyI2C_SendByte>
	MyI2C_ReceiveAck();
 800146a:	f000 fa90 	bl	800198e <MyI2C_ReceiveAck>
	MyI2C_SendByte(RegAddress);
 800146e:	79fb      	ldrb	r3, [r7, #7]
 8001470:	4618      	mov	r0, r3
 8001472:	f000 fa28 	bl	80018c6 <MyI2C_SendByte>
	MyI2C_ReceiveAck();
 8001476:	f000 fa8a 	bl	800198e <MyI2C_ReceiveAck>
	MyI2C_SendByte(Data);
 800147a:	79bb      	ldrb	r3, [r7, #6]
 800147c:	4618      	mov	r0, r3
 800147e:	f000 fa22 	bl	80018c6 <MyI2C_SendByte>
	MyI2C_ReceiveAck();
 8001482:	f000 fa84 	bl	800198e <MyI2C_ReceiveAck>
	MyI2C_Stop();
 8001486:	f000 fa11 	bl	80018ac <MyI2C_Stop>
}
 800148a:	bf00      	nop
 800148c:	3708      	adds	r7, #8
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}

08001492 <MPU6050_ReadReg>:

uint8_t MPU6050_ReadReg(uint8_t RegAddress)
{
 8001492:	b580      	push	{r7, lr}
 8001494:	b084      	sub	sp, #16
 8001496:	af00      	add	r7, sp, #0
 8001498:	4603      	mov	r3, r0
 800149a:	71fb      	strb	r3, [r7, #7]
	uint8_t Data;
	
	MyI2C_Start();
 800149c:	f000 f9f6 	bl	800188c <MyI2C_Start>
	MyI2C_SendByte(MPU6050_ADDRESS);
 80014a0:	20d0      	movs	r0, #208	@ 0xd0
 80014a2:	f000 fa10 	bl	80018c6 <MyI2C_SendByte>
	MyI2C_ReceiveAck();
 80014a6:	f000 fa72 	bl	800198e <MyI2C_ReceiveAck>
	MyI2C_SendByte(RegAddress);
 80014aa:	79fb      	ldrb	r3, [r7, #7]
 80014ac:	4618      	mov	r0, r3
 80014ae:	f000 fa0a 	bl	80018c6 <MyI2C_SendByte>
	MyI2C_ReceiveAck();
 80014b2:	f000 fa6c 	bl	800198e <MyI2C_ReceiveAck>
	
	MyI2C_Start();
 80014b6:	f000 f9e9 	bl	800188c <MyI2C_Start>
	MyI2C_SendByte(MPU6050_ADDRESS | 0x01);
 80014ba:	20d1      	movs	r0, #209	@ 0xd1
 80014bc:	f000 fa03 	bl	80018c6 <MyI2C_SendByte>
	MyI2C_ReceiveAck();
 80014c0:	f000 fa65 	bl	800198e <MyI2C_ReceiveAck>
	Data = MyI2C_ReceiveByte();
 80014c4:	f000 fa25 	bl	8001912 <MyI2C_ReceiveByte>
 80014c8:	4603      	mov	r3, r0
 80014ca:	73fb      	strb	r3, [r7, #15]
	MyI2C_SendAck(1);
 80014cc:	2001      	movs	r0, #1
 80014ce:	f000 fa4b 	bl	8001968 <MyI2C_SendAck>
	MyI2C_Stop();
 80014d2:	f000 f9eb 	bl	80018ac <MyI2C_Stop>
	
	return Data;
 80014d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80014d8:	4618      	mov	r0, r3
 80014da:	3710      	adds	r7, #16
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}

080014e0 <MPU6050_Init>:

void MPU6050_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
	MyI2C_Init();
 80014e4:	f000 f9ae 	bl	8001844 <MyI2C_Init>
	MPU6050_WriteReg(MPU6050_PWR_MGMT_1, 0x01);
 80014e8:	2101      	movs	r1, #1
 80014ea:	206b      	movs	r0, #107	@ 0x6b
 80014ec:	f7ff ffb0 	bl	8001450 <MPU6050_WriteReg>
	MPU6050_WriteReg(MPU6050_PWR_MGMT_2, 0x00);
 80014f0:	2100      	movs	r1, #0
 80014f2:	206c      	movs	r0, #108	@ 0x6c
 80014f4:	f7ff ffac 	bl	8001450 <MPU6050_WriteReg>
	MPU6050_WriteReg(MPU6050_SMPLRT_DIV, 0x09);
 80014f8:	2109      	movs	r1, #9
 80014fa:	2019      	movs	r0, #25
 80014fc:	f7ff ffa8 	bl	8001450 <MPU6050_WriteReg>
	MPU6050_WriteReg(MPU6050_CONFIG, 0x06);
 8001500:	2106      	movs	r1, #6
 8001502:	201a      	movs	r0, #26
 8001504:	f7ff ffa4 	bl	8001450 <MPU6050_WriteReg>
	MPU6050_WriteReg(MPU6050_GYRO_CONFIG, 0x18);
 8001508:	2118      	movs	r1, #24
 800150a:	201b      	movs	r0, #27
 800150c:	f7ff ffa0 	bl	8001450 <MPU6050_WriteReg>
	MPU6050_WriteReg(MPU6050_ACCEL_CONFIG, 0x18);
 8001510:	2118      	movs	r1, #24
 8001512:	201c      	movs	r0, #28
 8001514:	f7ff ff9c 	bl	8001450 <MPU6050_WriteReg>
}
 8001518:	bf00      	nop
 800151a:	bd80      	pop	{r7, pc}

0800151c <MPU6050_GetData>:
	return MPU6050_ReadReg(MPU6050_WHO_AM_I);
}

void MPU6050_GetData(int16_t *AccX, int16_t *AccY, int16_t *AccZ, 
						int16_t *GyroX, int16_t *GyroY, int16_t *GyroZ)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b086      	sub	sp, #24
 8001520:	af00      	add	r7, sp, #0
 8001522:	60f8      	str	r0, [r7, #12]
 8001524:	60b9      	str	r1, [r7, #8]
 8001526:	607a      	str	r2, [r7, #4]
 8001528:	603b      	str	r3, [r7, #0]
	uint8_t DataH, DataL;
	
	DataH = MPU6050_ReadReg(MPU6050_ACCEL_XOUT_H);
 800152a:	203b      	movs	r0, #59	@ 0x3b
 800152c:	f7ff ffb1 	bl	8001492 <MPU6050_ReadReg>
 8001530:	4603      	mov	r3, r0
 8001532:	75fb      	strb	r3, [r7, #23]
	DataL = MPU6050_ReadReg(MPU6050_ACCEL_XOUT_L);
 8001534:	203c      	movs	r0, #60	@ 0x3c
 8001536:	f7ff ffac 	bl	8001492 <MPU6050_ReadReg>
 800153a:	4603      	mov	r3, r0
 800153c:	75bb      	strb	r3, [r7, #22]
	*AccX = (DataH << 8) | DataL;
 800153e:	7dfb      	ldrb	r3, [r7, #23]
 8001540:	b21b      	sxth	r3, r3
 8001542:	021b      	lsls	r3, r3, #8
 8001544:	b21a      	sxth	r2, r3
 8001546:	7dbb      	ldrb	r3, [r7, #22]
 8001548:	b21b      	sxth	r3, r3
 800154a:	4313      	orrs	r3, r2
 800154c:	b21a      	sxth	r2, r3
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	801a      	strh	r2, [r3, #0]
	
	DataH = MPU6050_ReadReg(MPU6050_ACCEL_YOUT_H);
 8001552:	203d      	movs	r0, #61	@ 0x3d
 8001554:	f7ff ff9d 	bl	8001492 <MPU6050_ReadReg>
 8001558:	4603      	mov	r3, r0
 800155a:	75fb      	strb	r3, [r7, #23]
	DataL = MPU6050_ReadReg(MPU6050_ACCEL_YOUT_L);
 800155c:	203e      	movs	r0, #62	@ 0x3e
 800155e:	f7ff ff98 	bl	8001492 <MPU6050_ReadReg>
 8001562:	4603      	mov	r3, r0
 8001564:	75bb      	strb	r3, [r7, #22]
	*AccY = (DataH << 8) | DataL;
 8001566:	7dfb      	ldrb	r3, [r7, #23]
 8001568:	b21b      	sxth	r3, r3
 800156a:	021b      	lsls	r3, r3, #8
 800156c:	b21a      	sxth	r2, r3
 800156e:	7dbb      	ldrb	r3, [r7, #22]
 8001570:	b21b      	sxth	r3, r3
 8001572:	4313      	orrs	r3, r2
 8001574:	b21a      	sxth	r2, r3
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	801a      	strh	r2, [r3, #0]
	
	DataH = MPU6050_ReadReg(MPU6050_ACCEL_ZOUT_H);
 800157a:	203f      	movs	r0, #63	@ 0x3f
 800157c:	f7ff ff89 	bl	8001492 <MPU6050_ReadReg>
 8001580:	4603      	mov	r3, r0
 8001582:	75fb      	strb	r3, [r7, #23]
	DataL = MPU6050_ReadReg(MPU6050_ACCEL_ZOUT_L);
 8001584:	2040      	movs	r0, #64	@ 0x40
 8001586:	f7ff ff84 	bl	8001492 <MPU6050_ReadReg>
 800158a:	4603      	mov	r3, r0
 800158c:	75bb      	strb	r3, [r7, #22]
	*AccZ = (DataH << 8) | DataL;
 800158e:	7dfb      	ldrb	r3, [r7, #23]
 8001590:	b21b      	sxth	r3, r3
 8001592:	021b      	lsls	r3, r3, #8
 8001594:	b21a      	sxth	r2, r3
 8001596:	7dbb      	ldrb	r3, [r7, #22]
 8001598:	b21b      	sxth	r3, r3
 800159a:	4313      	orrs	r3, r2
 800159c:	b21a      	sxth	r2, r3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	801a      	strh	r2, [r3, #0]
	
	DataH = MPU6050_ReadReg(MPU6050_GYRO_XOUT_H);
 80015a2:	2043      	movs	r0, #67	@ 0x43
 80015a4:	f7ff ff75 	bl	8001492 <MPU6050_ReadReg>
 80015a8:	4603      	mov	r3, r0
 80015aa:	75fb      	strb	r3, [r7, #23]
	DataL = MPU6050_ReadReg(MPU6050_GYRO_XOUT_L);
 80015ac:	2044      	movs	r0, #68	@ 0x44
 80015ae:	f7ff ff70 	bl	8001492 <MPU6050_ReadReg>
 80015b2:	4603      	mov	r3, r0
 80015b4:	75bb      	strb	r3, [r7, #22]
	*GyroX = (DataH << 8) | DataL;
 80015b6:	7dfb      	ldrb	r3, [r7, #23]
 80015b8:	b21b      	sxth	r3, r3
 80015ba:	021b      	lsls	r3, r3, #8
 80015bc:	b21a      	sxth	r2, r3
 80015be:	7dbb      	ldrb	r3, [r7, #22]
 80015c0:	b21b      	sxth	r3, r3
 80015c2:	4313      	orrs	r3, r2
 80015c4:	b21a      	sxth	r2, r3
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	801a      	strh	r2, [r3, #0]
	
	DataH = MPU6050_ReadReg(MPU6050_GYRO_YOUT_H);
 80015ca:	2045      	movs	r0, #69	@ 0x45
 80015cc:	f7ff ff61 	bl	8001492 <MPU6050_ReadReg>
 80015d0:	4603      	mov	r3, r0
 80015d2:	75fb      	strb	r3, [r7, #23]
	DataL = MPU6050_ReadReg(MPU6050_GYRO_YOUT_L);
 80015d4:	2046      	movs	r0, #70	@ 0x46
 80015d6:	f7ff ff5c 	bl	8001492 <MPU6050_ReadReg>
 80015da:	4603      	mov	r3, r0
 80015dc:	75bb      	strb	r3, [r7, #22]
	*GyroY = (DataH << 8) | DataL;
 80015de:	7dfb      	ldrb	r3, [r7, #23]
 80015e0:	b21b      	sxth	r3, r3
 80015e2:	021b      	lsls	r3, r3, #8
 80015e4:	b21a      	sxth	r2, r3
 80015e6:	7dbb      	ldrb	r3, [r7, #22]
 80015e8:	b21b      	sxth	r3, r3
 80015ea:	4313      	orrs	r3, r2
 80015ec:	b21a      	sxth	r2, r3
 80015ee:	6a3b      	ldr	r3, [r7, #32]
 80015f0:	801a      	strh	r2, [r3, #0]
	
	DataH = MPU6050_ReadReg(MPU6050_GYRO_ZOUT_H);
 80015f2:	2047      	movs	r0, #71	@ 0x47
 80015f4:	f7ff ff4d 	bl	8001492 <MPU6050_ReadReg>
 80015f8:	4603      	mov	r3, r0
 80015fa:	75fb      	strb	r3, [r7, #23]
	DataL = MPU6050_ReadReg(MPU6050_GYRO_ZOUT_L);
 80015fc:	2048      	movs	r0, #72	@ 0x48
 80015fe:	f7ff ff48 	bl	8001492 <MPU6050_ReadReg>
 8001602:	4603      	mov	r3, r0
 8001604:	75bb      	strb	r3, [r7, #22]
	*GyroZ = (DataH << 8) | DataL;
 8001606:	7dfb      	ldrb	r3, [r7, #23]
 8001608:	b21b      	sxth	r3, r3
 800160a:	021b      	lsls	r3, r3, #8
 800160c:	b21a      	sxth	r2, r3
 800160e:	7dbb      	ldrb	r3, [r7, #22]
 8001610:	b21b      	sxth	r3, r3
 8001612:	4313      	orrs	r3, r2
 8001614:	b21a      	sxth	r2, r3
 8001616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001618:	801a      	strh	r2, [r3, #0]
}
 800161a:	bf00      	nop
 800161c:	3718      	adds	r7, #24
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
	...

08001624 <IMU_GetData>:

void IMU_GetData(float *AccX, float *AccY, float *AccZ, 
						float *GyroX, float *GyroY, float *GyroZ)
{
 8001624:	b5b0      	push	{r4, r5, r7, lr}
 8001626:	b08a      	sub	sp, #40	@ 0x28
 8001628:	af02      	add	r7, sp, #8
 800162a:	60f8      	str	r0, [r7, #12]
 800162c:	60b9      	str	r1, [r7, #8]
 800162e:	607a      	str	r2, [r7, #4]
 8001630:	603b      	str	r3, [r7, #0]
	int16_t Acc_Origin[3] = {0}, Gyro_Origin[3] = {0};
 8001632:	f107 0318 	add.w	r3, r7, #24
 8001636:	2200      	movs	r2, #0
 8001638:	601a      	str	r2, [r3, #0]
 800163a:	809a      	strh	r2, [r3, #4]
 800163c:	f107 0310 	add.w	r3, r7, #16
 8001640:	2200      	movs	r2, #0
 8001642:	601a      	str	r2, [r3, #0]
 8001644:	809a      	strh	r2, [r3, #4]
	
	MPU6050_GetData(Acc_Origin, Acc_Origin + 1, Acc_Origin + 2, Gyro_Origin, Gyro_Origin + 1, Gyro_Origin + 2);
 8001646:	f107 0118 	add.w	r1, r7, #24
 800164a:	3102      	adds	r1, #2
 800164c:	f107 0018 	add.w	r0, r7, #24
 8001650:	3004      	adds	r0, #4
 8001652:	f107 0310 	add.w	r3, r7, #16
 8001656:	3302      	adds	r3, #2
 8001658:	f107 0210 	add.w	r2, r7, #16
 800165c:	3204      	adds	r2, #4
 800165e:	f107 0510 	add.w	r5, r7, #16
 8001662:	f107 0418 	add.w	r4, r7, #24
 8001666:	9201      	str	r2, [sp, #4]
 8001668:	9300      	str	r3, [sp, #0]
 800166a:	462b      	mov	r3, r5
 800166c:	4602      	mov	r2, r0
 800166e:	4620      	mov	r0, r4
 8001670:	f7ff ff54 	bl	800151c <MPU6050_GetData>
	
	*AccX = Acc_Origin[0] * 16 / 32768.0f;
 8001674:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001678:	011b      	lsls	r3, r3, #4
 800167a:	4618      	mov	r0, r3
 800167c:	f7ff fa50 	bl	8000b20 <__aeabi_i2f>
 8001680:	4603      	mov	r3, r0
 8001682:	f04f 418e 	mov.w	r1, #1191182336	@ 0x47000000
 8001686:	4618      	mov	r0, r3
 8001688:	f7ff fb52 	bl	8000d30 <__aeabi_fdiv>
 800168c:	4603      	mov	r3, r0
 800168e:	461a      	mov	r2, r3
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	601a      	str	r2, [r3, #0]
	*AccY = Acc_Origin[1] * 16 / 32768.0f;
 8001694:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001698:	011b      	lsls	r3, r3, #4
 800169a:	4618      	mov	r0, r3
 800169c:	f7ff fa40 	bl	8000b20 <__aeabi_i2f>
 80016a0:	4603      	mov	r3, r0
 80016a2:	f04f 418e 	mov.w	r1, #1191182336	@ 0x47000000
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7ff fb42 	bl	8000d30 <__aeabi_fdiv>
 80016ac:	4603      	mov	r3, r0
 80016ae:	461a      	mov	r2, r3
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	601a      	str	r2, [r3, #0]
	*AccZ = Acc_Origin[2] * 16 / 32768.0f;
 80016b4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80016b8:	011b      	lsls	r3, r3, #4
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7ff fa30 	bl	8000b20 <__aeabi_i2f>
 80016c0:	4603      	mov	r3, r0
 80016c2:	f04f 418e 	mov.w	r1, #1191182336	@ 0x47000000
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7ff fb32 	bl	8000d30 <__aeabi_fdiv>
 80016cc:	4603      	mov	r3, r0
 80016ce:	461a      	mov	r2, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	601a      	str	r2, [r3, #0]
	
	*GyroX = Gyro_Origin[0] * 2000 / 32768.0;
 80016d4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80016d8:	461a      	mov	r2, r3
 80016da:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80016de:	fb02 f303 	mul.w	r3, r2, r3
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7fe fe96 	bl	8000414 <__aeabi_i2d>
 80016e8:	f04f 0200 	mov.w	r2, #0
 80016ec:	4b1f      	ldr	r3, [pc, #124]	@ (800176c <IMU_GetData+0x148>)
 80016ee:	f7ff f825 	bl	800073c <__aeabi_ddiv>
 80016f2:	4602      	mov	r2, r0
 80016f4:	460b      	mov	r3, r1
 80016f6:	4610      	mov	r0, r2
 80016f8:	4619      	mov	r1, r3
 80016fa:	f7ff f907 	bl	800090c <__aeabi_d2f>
 80016fe:	4602      	mov	r2, r0
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	601a      	str	r2, [r3, #0]
	*GyroY = Gyro_Origin[1] * 2000 / 32768.0;
 8001704:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001708:	461a      	mov	r2, r3
 800170a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800170e:	fb02 f303 	mul.w	r3, r2, r3
 8001712:	4618      	mov	r0, r3
 8001714:	f7fe fe7e 	bl	8000414 <__aeabi_i2d>
 8001718:	f04f 0200 	mov.w	r2, #0
 800171c:	4b13      	ldr	r3, [pc, #76]	@ (800176c <IMU_GetData+0x148>)
 800171e:	f7ff f80d 	bl	800073c <__aeabi_ddiv>
 8001722:	4602      	mov	r2, r0
 8001724:	460b      	mov	r3, r1
 8001726:	4610      	mov	r0, r2
 8001728:	4619      	mov	r1, r3
 800172a:	f7ff f8ef 	bl	800090c <__aeabi_d2f>
 800172e:	4602      	mov	r2, r0
 8001730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001732:	601a      	str	r2, [r3, #0]
	*GyroZ = Gyro_Origin[2] * 2000 / 32768.0;
 8001734:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001738:	461a      	mov	r2, r3
 800173a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800173e:	fb02 f303 	mul.w	r3, r2, r3
 8001742:	4618      	mov	r0, r3
 8001744:	f7fe fe66 	bl	8000414 <__aeabi_i2d>
 8001748:	f04f 0200 	mov.w	r2, #0
 800174c:	4b07      	ldr	r3, [pc, #28]	@ (800176c <IMU_GetData+0x148>)
 800174e:	f7fe fff5 	bl	800073c <__aeabi_ddiv>
 8001752:	4602      	mov	r2, r0
 8001754:	460b      	mov	r3, r1
 8001756:	4610      	mov	r0, r2
 8001758:	4619      	mov	r1, r3
 800175a:	f7ff f8d7 	bl	800090c <__aeabi_d2f>
 800175e:	4602      	mov	r2, r0
 8001760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001762:	601a      	str	r2, [r3, #0]
}
 8001764:	bf00      	nop
 8001766:	3720      	adds	r7, #32
 8001768:	46bd      	mov	sp, r7
 800176a:	bdb0      	pop	{r4, r5, r7, pc}
 800176c:	40e00000 	.word	0x40e00000

08001770 <MPU6050_GetYawRate>:

// Z
float MPU6050_GetYawRate(void)
{
 8001770:	b590      	push	{r4, r7, lr}
 8001772:	b089      	sub	sp, #36	@ 0x24
 8001774:	af02      	add	r7, sp, #8
	float accX, accY, accZ, gyroX, gyroY, gyroZ;
	IMU_GetData(&accX, &accY, &accZ, &gyroX, &gyroY, &gyroZ);
 8001776:	f107 0408 	add.w	r4, r7, #8
 800177a:	f107 020c 	add.w	r2, r7, #12
 800177e:	f107 0110 	add.w	r1, r7, #16
 8001782:	f107 0014 	add.w	r0, r7, #20
 8001786:	463b      	mov	r3, r7
 8001788:	9301      	str	r3, [sp, #4]
 800178a:	1d3b      	adds	r3, r7, #4
 800178c:	9300      	str	r3, [sp, #0]
 800178e:	4623      	mov	r3, r4
 8001790:	f7ff ff48 	bl	8001624 <IMU_GetData>
	return gyroZ;  // Z(/s)
 8001794:	683b      	ldr	r3, [r7, #0]
}
 8001796:	4618      	mov	r0, r3
 8001798:	371c      	adds	r7, #28
 800179a:	46bd      	mov	sp, r7
 800179c:	bd90      	pop	{r4, r7, pc}
	...

080017a0 <MyI2C_W_SCL>:
#include "main.h"
#include "MPU6050.h"

void MyI2C_W_SCL(uint8_t BitValue)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b084      	sub	sp, #16
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	4603      	mov	r3, r0
 80017a8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(IMU_GPIO_Port, IMU_SCL_Pin, (GPIO_PinState)BitValue);
 80017aa:	79fb      	ldrb	r3, [r7, #7]
 80017ac:	461a      	mov	r2, r3
 80017ae:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80017b2:	4808      	ldr	r0, [pc, #32]	@ (80017d4 <MyI2C_W_SCL+0x34>)
 80017b4:	f002 f815 	bl	80037e2 <HAL_GPIO_WritePin>
	for(uint16_t i = 0; i < 10; i++);  
 80017b8:	2300      	movs	r3, #0
 80017ba:	81fb      	strh	r3, [r7, #14]
 80017bc:	e002      	b.n	80017c4 <MyI2C_W_SCL+0x24>
 80017be:	89fb      	ldrh	r3, [r7, #14]
 80017c0:	3301      	adds	r3, #1
 80017c2:	81fb      	strh	r3, [r7, #14]
 80017c4:	89fb      	ldrh	r3, [r7, #14]
 80017c6:	2b09      	cmp	r3, #9
 80017c8:	d9f9      	bls.n	80017be <MyI2C_W_SCL+0x1e>
}
 80017ca:	bf00      	nop
 80017cc:	bf00      	nop
 80017ce:	3710      	adds	r7, #16
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	40010c00 	.word	0x40010c00

080017d8 <MyI2C_W_SDA>:

void MyI2C_W_SDA(uint8_t BitValue)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b084      	sub	sp, #16
 80017dc:	af00      	add	r7, sp, #0
 80017de:	4603      	mov	r3, r0
 80017e0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(IMU_GPIO_Port, IMU_SDA_Pin, (GPIO_PinState)BitValue);
 80017e2:	79fb      	ldrb	r3, [r7, #7]
 80017e4:	461a      	mov	r2, r3
 80017e6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80017ea:	4808      	ldr	r0, [pc, #32]	@ (800180c <MyI2C_W_SDA+0x34>)
 80017ec:	f001 fff9 	bl	80037e2 <HAL_GPIO_WritePin>
	for(uint16_t i = 0; i < 10; i++);  
 80017f0:	2300      	movs	r3, #0
 80017f2:	81fb      	strh	r3, [r7, #14]
 80017f4:	e002      	b.n	80017fc <MyI2C_W_SDA+0x24>
 80017f6:	89fb      	ldrh	r3, [r7, #14]
 80017f8:	3301      	adds	r3, #1
 80017fa:	81fb      	strh	r3, [r7, #14]
 80017fc:	89fb      	ldrh	r3, [r7, #14]
 80017fe:	2b09      	cmp	r3, #9
 8001800:	d9f9      	bls.n	80017f6 <MyI2C_W_SDA+0x1e>
}
 8001802:	bf00      	nop
 8001804:	bf00      	nop
 8001806:	3710      	adds	r7, #16
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	40010c00 	.word	0x40010c00

08001810 <MyI2C_R_SDA>:

uint8_t MyI2C_R_SDA(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
	uint8_t BitValue;
	BitValue = HAL_GPIO_ReadPin(IMU_GPIO_Port, IMU_SDA_Pin);
 8001816:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800181a:	4809      	ldr	r0, [pc, #36]	@ (8001840 <MyI2C_R_SDA+0x30>)
 800181c:	f001 ffca 	bl	80037b4 <HAL_GPIO_ReadPin>
 8001820:	4603      	mov	r3, r0
 8001822:	717b      	strb	r3, [r7, #5]
	for(uint16_t i = 0; i < 10; i++);  
 8001824:	2300      	movs	r3, #0
 8001826:	80fb      	strh	r3, [r7, #6]
 8001828:	e002      	b.n	8001830 <MyI2C_R_SDA+0x20>
 800182a:	88fb      	ldrh	r3, [r7, #6]
 800182c:	3301      	adds	r3, #1
 800182e:	80fb      	strh	r3, [r7, #6]
 8001830:	88fb      	ldrh	r3, [r7, #6]
 8001832:	2b09      	cmp	r3, #9
 8001834:	d9f9      	bls.n	800182a <MyI2C_R_SDA+0x1a>
	return BitValue;
 8001836:	797b      	ldrb	r3, [r7, #5]
}
 8001838:	4618      	mov	r0, r3
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}
 8001840:	40010c00 	.word	0x40010c00

08001844 <MyI2C_Init>:

void MyI2C_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b084      	sub	sp, #16
 8001848:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure = {0};
 800184a:	463b      	mov	r3, r7
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	605a      	str	r2, [r3, #4]
 8001852:	609a      	str	r2, [r3, #8]
 8001854:	60da      	str	r2, [r3, #12]
	
	// HALMX_GPIO_Init()GPIO
	GPIO_InitStructure.Pin = IMU_SCL_Pin | IMU_SDA_Pin;
 8001856:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800185a:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_OD;  // 
 800185c:	2311      	movs	r3, #17
 800185e:	607b      	str	r3, [r7, #4]
	GPIO_InitStructure.Pull = GPIO_NOPULL;
 8001860:	2300      	movs	r3, #0
 8001862:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001864:	2303      	movs	r3, #3
 8001866:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(IMU_GPIO_Port, &GPIO_InitStructure);
 8001868:	463b      	mov	r3, r7
 800186a:	4619      	mov	r1, r3
 800186c:	4806      	ldr	r0, [pc, #24]	@ (8001888 <MyI2C_Init+0x44>)
 800186e:	f001 fe1d 	bl	80034ac <HAL_GPIO_Init>
	
	// SCLSDA
	HAL_GPIO_WritePin(IMU_GPIO_Port, IMU_SCL_Pin | IMU_SDA_Pin, GPIO_PIN_SET);
 8001872:	2201      	movs	r2, #1
 8001874:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8001878:	4803      	ldr	r0, [pc, #12]	@ (8001888 <MyI2C_Init+0x44>)
 800187a:	f001 ffb2 	bl	80037e2 <HAL_GPIO_WritePin>
}
 800187e:	bf00      	nop
 8001880:	3710      	adds	r7, #16
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	40010c00 	.word	0x40010c00

0800188c <MyI2C_Start>:

void MyI2C_Start(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
	MyI2C_W_SDA(1);
 8001890:	2001      	movs	r0, #1
 8001892:	f7ff ffa1 	bl	80017d8 <MyI2C_W_SDA>
	MyI2C_W_SCL(1);
 8001896:	2001      	movs	r0, #1
 8001898:	f7ff ff82 	bl	80017a0 <MyI2C_W_SCL>
	MyI2C_W_SDA(0);
 800189c:	2000      	movs	r0, #0
 800189e:	f7ff ff9b 	bl	80017d8 <MyI2C_W_SDA>
	MyI2C_W_SCL(0);
 80018a2:	2000      	movs	r0, #0
 80018a4:	f7ff ff7c 	bl	80017a0 <MyI2C_W_SCL>
}
 80018a8:	bf00      	nop
 80018aa:	bd80      	pop	{r7, pc}

080018ac <MyI2C_Stop>:

void MyI2C_Stop(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
	MyI2C_W_SDA(0);
 80018b0:	2000      	movs	r0, #0
 80018b2:	f7ff ff91 	bl	80017d8 <MyI2C_W_SDA>
	MyI2C_W_SCL(1);
 80018b6:	2001      	movs	r0, #1
 80018b8:	f7ff ff72 	bl	80017a0 <MyI2C_W_SCL>
	MyI2C_W_SDA(1);
 80018bc:	2001      	movs	r0, #1
 80018be:	f7ff ff8b 	bl	80017d8 <MyI2C_W_SDA>
}
 80018c2:	bf00      	nop
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <MyI2C_SendByte>:

void MyI2C_SendByte(uint8_t Byte)
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	b084      	sub	sp, #16
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	4603      	mov	r3, r0
 80018ce:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for (i = 0; i < 8; i ++)
 80018d0:	2300      	movs	r3, #0
 80018d2:	73fb      	strb	r3, [r7, #15]
 80018d4:	e015      	b.n	8001902 <MyI2C_SendByte+0x3c>
	{
		MyI2C_W_SDA(Byte & (0x80 >> i));
 80018d6:	7bfb      	ldrb	r3, [r7, #15]
 80018d8:	2280      	movs	r2, #128	@ 0x80
 80018da:	fa42 f303 	asr.w	r3, r2, r3
 80018de:	b25a      	sxtb	r2, r3
 80018e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e4:	4013      	ands	r3, r2
 80018e6:	b25b      	sxtb	r3, r3
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	4618      	mov	r0, r3
 80018ec:	f7ff ff74 	bl	80017d8 <MyI2C_W_SDA>
		MyI2C_W_SCL(1);
 80018f0:	2001      	movs	r0, #1
 80018f2:	f7ff ff55 	bl	80017a0 <MyI2C_W_SCL>
		MyI2C_W_SCL(0);
 80018f6:	2000      	movs	r0, #0
 80018f8:	f7ff ff52 	bl	80017a0 <MyI2C_W_SCL>
	for (i = 0; i < 8; i ++)
 80018fc:	7bfb      	ldrb	r3, [r7, #15]
 80018fe:	3301      	adds	r3, #1
 8001900:	73fb      	strb	r3, [r7, #15]
 8001902:	7bfb      	ldrb	r3, [r7, #15]
 8001904:	2b07      	cmp	r3, #7
 8001906:	d9e6      	bls.n	80018d6 <MyI2C_SendByte+0x10>
	}
}
 8001908:	bf00      	nop
 800190a:	bf00      	nop
 800190c:	3710      	adds	r7, #16
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}

08001912 <MyI2C_ReceiveByte>:

uint8_t MyI2C_ReceiveByte(void)
{
 8001912:	b580      	push	{r7, lr}
 8001914:	b082      	sub	sp, #8
 8001916:	af00      	add	r7, sp, #0
	uint8_t i, Byte = 0x00;
 8001918:	2300      	movs	r3, #0
 800191a:	71bb      	strb	r3, [r7, #6]
	MyI2C_W_SDA(1);
 800191c:	2001      	movs	r0, #1
 800191e:	f7ff ff5b 	bl	80017d8 <MyI2C_W_SDA>
	for (i = 0; i < 8; i ++)
 8001922:	2300      	movs	r3, #0
 8001924:	71fb      	strb	r3, [r7, #7]
 8001926:	e017      	b.n	8001958 <MyI2C_ReceiveByte+0x46>
	{
		MyI2C_W_SCL(1);
 8001928:	2001      	movs	r0, #1
 800192a:	f7ff ff39 	bl	80017a0 <MyI2C_W_SCL>
		if (MyI2C_R_SDA() == 1){Byte |= (0x80 >> i);}
 800192e:	f7ff ff6f 	bl	8001810 <MyI2C_R_SDA>
 8001932:	4603      	mov	r3, r0
 8001934:	2b01      	cmp	r3, #1
 8001936:	d109      	bne.n	800194c <MyI2C_ReceiveByte+0x3a>
 8001938:	79fb      	ldrb	r3, [r7, #7]
 800193a:	2280      	movs	r2, #128	@ 0x80
 800193c:	fa42 f303 	asr.w	r3, r2, r3
 8001940:	b25a      	sxtb	r2, r3
 8001942:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001946:	4313      	orrs	r3, r2
 8001948:	b25b      	sxtb	r3, r3
 800194a:	71bb      	strb	r3, [r7, #6]
		MyI2C_W_SCL(0);
 800194c:	2000      	movs	r0, #0
 800194e:	f7ff ff27 	bl	80017a0 <MyI2C_W_SCL>
	for (i = 0; i < 8; i ++)
 8001952:	79fb      	ldrb	r3, [r7, #7]
 8001954:	3301      	adds	r3, #1
 8001956:	71fb      	strb	r3, [r7, #7]
 8001958:	79fb      	ldrb	r3, [r7, #7]
 800195a:	2b07      	cmp	r3, #7
 800195c:	d9e4      	bls.n	8001928 <MyI2C_ReceiveByte+0x16>
	}
	return Byte;
 800195e:	79bb      	ldrb	r3, [r7, #6]
}
 8001960:	4618      	mov	r0, r3
 8001962:	3708      	adds	r7, #8
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}

08001968 <MyI2C_SendAck>:

void MyI2C_SendAck(uint8_t AckBit)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	4603      	mov	r3, r0
 8001970:	71fb      	strb	r3, [r7, #7]
	MyI2C_W_SDA(AckBit);
 8001972:	79fb      	ldrb	r3, [r7, #7]
 8001974:	4618      	mov	r0, r3
 8001976:	f7ff ff2f 	bl	80017d8 <MyI2C_W_SDA>
	MyI2C_W_SCL(1);
 800197a:	2001      	movs	r0, #1
 800197c:	f7ff ff10 	bl	80017a0 <MyI2C_W_SCL>
	MyI2C_W_SCL(0);
 8001980:	2000      	movs	r0, #0
 8001982:	f7ff ff0d 	bl	80017a0 <MyI2C_W_SCL>
}
 8001986:	bf00      	nop
 8001988:	3708      	adds	r7, #8
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}

0800198e <MyI2C_ReceiveAck>:

uint8_t MyI2C_ReceiveAck(void)
{
 800198e:	b580      	push	{r7, lr}
 8001990:	b082      	sub	sp, #8
 8001992:	af00      	add	r7, sp, #0
	uint8_t AckBit;
	MyI2C_W_SDA(1);
 8001994:	2001      	movs	r0, #1
 8001996:	f7ff ff1f 	bl	80017d8 <MyI2C_W_SDA>
	MyI2C_W_SCL(1);
 800199a:	2001      	movs	r0, #1
 800199c:	f7ff ff00 	bl	80017a0 <MyI2C_W_SCL>
	AckBit = MyI2C_R_SDA();
 80019a0:	f7ff ff36 	bl	8001810 <MyI2C_R_SDA>
 80019a4:	4603      	mov	r3, r0
 80019a6:	71fb      	strb	r3, [r7, #7]
	MyI2C_W_SCL(0);
 80019a8:	2000      	movs	r0, #0
 80019aa:	f7ff fef9 	bl	80017a0 <MyI2C_W_SCL>
	return AckBit;
 80019ae:	79fb      	ldrb	r3, [r7, #7]
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3708      	adds	r7, #8
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <OLED_I2C_Delay>:
#define OLED_W_SCL(x)		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, (GPIO_PinState)(x))
#define OLED_W_SDA(x)		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, (GPIO_PinState)(x))

/*I2CI2C*/
static void OLED_I2C_Delay(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b083      	sub	sp, #12
 80019bc:	af00      	add	r7, sp, #0
	uint8_t i = 10;  // I2C
 80019be:	230a      	movs	r3, #10
 80019c0:	71fb      	strb	r3, [r7, #7]
	while(i--);
 80019c2:	bf00      	nop
 80019c4:	79fb      	ldrb	r3, [r7, #7]
 80019c6:	1e5a      	subs	r2, r3, #1
 80019c8:	71fa      	strb	r2, [r7, #7]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d1fa      	bne.n	80019c4 <OLED_I2C_Delay+0xc>
}
 80019ce:	bf00      	nop
 80019d0:	bf00      	nop
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bc80      	pop	{r7}
 80019d8:	4770      	bx	lr
	...

080019dc <OLED_I2C_Init>:

/**/
void OLED_I2C_Init(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b086      	sub	sp, #24
 80019e0:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001a50 <OLED_I2C_Init+0x74>)
 80019e4:	699b      	ldr	r3, [r3, #24]
 80019e6:	4a1a      	ldr	r2, [pc, #104]	@ (8001a50 <OLED_I2C_Init+0x74>)
 80019e8:	f043 0308 	orr.w	r3, r3, #8
 80019ec:	6193      	str	r3, [r2, #24]
 80019ee:	4b18      	ldr	r3, [pc, #96]	@ (8001a50 <OLED_I2C_Init+0x74>)
 80019f0:	699b      	ldr	r3, [r3, #24]
 80019f2:	f003 0308 	and.w	r3, r3, #8
 80019f6:	607b      	str	r3, [r7, #4]
 80019f8:	687b      	ldr	r3, [r7, #4]
	
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019fa:	f107 0308 	add.w	r3, r7, #8
 80019fe:	2200      	movs	r2, #0
 8001a00:	601a      	str	r2, [r3, #0]
 8001a02:	605a      	str	r2, [r3, #4]
 8001a04:	609a      	str	r2, [r3, #8]
 8001a06:	60da      	str	r2, [r3, #12]
 	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001a08:	2311      	movs	r3, #17
 8001a0a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a10:	2301      	movs	r3, #1
 8001a12:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001a14:	2340      	movs	r3, #64	@ 0x40
 8001a16:	60bb      	str	r3, [r7, #8]
 	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a18:	f107 0308 	add.w	r3, r7, #8
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	480d      	ldr	r0, [pc, #52]	@ (8001a54 <OLED_I2C_Init+0x78>)
 8001a20:	f001 fd44 	bl	80034ac <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001a24:	2380      	movs	r3, #128	@ 0x80
 8001a26:	60bb      	str	r3, [r7, #8]
 	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a28:	f107 0308 	add.w	r3, r7, #8
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	4809      	ldr	r0, [pc, #36]	@ (8001a54 <OLED_I2C_Init+0x78>)
 8001a30:	f001 fd3c 	bl	80034ac <HAL_GPIO_Init>
	
	OLED_W_SCL(1);
 8001a34:	2201      	movs	r2, #1
 8001a36:	2140      	movs	r1, #64	@ 0x40
 8001a38:	4806      	ldr	r0, [pc, #24]	@ (8001a54 <OLED_I2C_Init+0x78>)
 8001a3a:	f001 fed2 	bl	80037e2 <HAL_GPIO_WritePin>
	OLED_W_SDA(1);
 8001a3e:	2201      	movs	r2, #1
 8001a40:	2180      	movs	r1, #128	@ 0x80
 8001a42:	4804      	ldr	r0, [pc, #16]	@ (8001a54 <OLED_I2C_Init+0x78>)
 8001a44:	f001 fecd 	bl	80037e2 <HAL_GPIO_WritePin>
}
 8001a48:	bf00      	nop
 8001a4a:	3718      	adds	r7, #24
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	40021000 	.word	0x40021000
 8001a54:	40010c00 	.word	0x40010c00

08001a58 <OLED_I2C_Start>:
  * @brief  I2C
  * @param  
  * @retval 
  */
void OLED_I2C_Start(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
	OLED_W_SDA(1);
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	2180      	movs	r1, #128	@ 0x80
 8001a60:	480d      	ldr	r0, [pc, #52]	@ (8001a98 <OLED_I2C_Start+0x40>)
 8001a62:	f001 febe 	bl	80037e2 <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8001a66:	f7ff ffa7 	bl	80019b8 <OLED_I2C_Delay>
	OLED_W_SCL(1);
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	2140      	movs	r1, #64	@ 0x40
 8001a6e:	480a      	ldr	r0, [pc, #40]	@ (8001a98 <OLED_I2C_Start+0x40>)
 8001a70:	f001 feb7 	bl	80037e2 <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8001a74:	f7ff ffa0 	bl	80019b8 <OLED_I2C_Delay>
	OLED_W_SDA(0);
 8001a78:	2200      	movs	r2, #0
 8001a7a:	2180      	movs	r1, #128	@ 0x80
 8001a7c:	4806      	ldr	r0, [pc, #24]	@ (8001a98 <OLED_I2C_Start+0x40>)
 8001a7e:	f001 feb0 	bl	80037e2 <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8001a82:	f7ff ff99 	bl	80019b8 <OLED_I2C_Delay>
	OLED_W_SCL(0);
 8001a86:	2200      	movs	r2, #0
 8001a88:	2140      	movs	r1, #64	@ 0x40
 8001a8a:	4803      	ldr	r0, [pc, #12]	@ (8001a98 <OLED_I2C_Start+0x40>)
 8001a8c:	f001 fea9 	bl	80037e2 <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8001a90:	f7ff ff92 	bl	80019b8 <OLED_I2C_Delay>
}
 8001a94:	bf00      	nop
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	40010c00 	.word	0x40010c00

08001a9c <OLED_I2C_Stop>:
  * @brief  I2C
  * @param  
  * @retval 
  */
void OLED_I2C_Stop(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
	OLED_W_SDA(0);
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	2180      	movs	r1, #128	@ 0x80
 8001aa4:	480a      	ldr	r0, [pc, #40]	@ (8001ad0 <OLED_I2C_Stop+0x34>)
 8001aa6:	f001 fe9c 	bl	80037e2 <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8001aaa:	f7ff ff85 	bl	80019b8 <OLED_I2C_Delay>
	OLED_W_SCL(1);
 8001aae:	2201      	movs	r2, #1
 8001ab0:	2140      	movs	r1, #64	@ 0x40
 8001ab2:	4807      	ldr	r0, [pc, #28]	@ (8001ad0 <OLED_I2C_Stop+0x34>)
 8001ab4:	f001 fe95 	bl	80037e2 <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8001ab8:	f7ff ff7e 	bl	80019b8 <OLED_I2C_Delay>
	OLED_W_SDA(1);
 8001abc:	2201      	movs	r2, #1
 8001abe:	2180      	movs	r1, #128	@ 0x80
 8001ac0:	4803      	ldr	r0, [pc, #12]	@ (8001ad0 <OLED_I2C_Stop+0x34>)
 8001ac2:	f001 fe8e 	bl	80037e2 <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8001ac6:	f7ff ff77 	bl	80019b8 <OLED_I2C_Delay>
}
 8001aca:	bf00      	nop
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	40010c00 	.word	0x40010c00

08001ad4 <OLED_I2C_SendByte>:
  * @brief  I2C
  * @param  Byte 
  * @retval 
  */
void OLED_I2C_SendByte(uint8_t Byte)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	4603      	mov	r3, r0
 8001adc:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for (i = 0; i < 8; i++)
 8001ade:	2300      	movs	r3, #0
 8001ae0:	73fb      	strb	r3, [r7, #15]
 8001ae2:	e021      	b.n	8001b28 <OLED_I2C_SendByte+0x54>
	{
		OLED_W_SDA(Byte & (0x80 >> i));
 8001ae4:	7bfb      	ldrb	r3, [r7, #15]
 8001ae6:	2280      	movs	r2, #128	@ 0x80
 8001ae8:	fa42 f303 	asr.w	r3, r2, r3
 8001aec:	b25a      	sxtb	r2, r3
 8001aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af2:	4013      	ands	r3, r2
 8001af4:	b25b      	sxtb	r3, r3
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	461a      	mov	r2, r3
 8001afa:	2180      	movs	r1, #128	@ 0x80
 8001afc:	4815      	ldr	r0, [pc, #84]	@ (8001b54 <OLED_I2C_SendByte+0x80>)
 8001afe:	f001 fe70 	bl	80037e2 <HAL_GPIO_WritePin>
		OLED_I2C_Delay();
 8001b02:	f7ff ff59 	bl	80019b8 <OLED_I2C_Delay>
		OLED_W_SCL(1);
 8001b06:	2201      	movs	r2, #1
 8001b08:	2140      	movs	r1, #64	@ 0x40
 8001b0a:	4812      	ldr	r0, [pc, #72]	@ (8001b54 <OLED_I2C_SendByte+0x80>)
 8001b0c:	f001 fe69 	bl	80037e2 <HAL_GPIO_WritePin>
		OLED_I2C_Delay();
 8001b10:	f7ff ff52 	bl	80019b8 <OLED_I2C_Delay>
		OLED_W_SCL(0);
 8001b14:	2200      	movs	r2, #0
 8001b16:	2140      	movs	r1, #64	@ 0x40
 8001b18:	480e      	ldr	r0, [pc, #56]	@ (8001b54 <OLED_I2C_SendByte+0x80>)
 8001b1a:	f001 fe62 	bl	80037e2 <HAL_GPIO_WritePin>
		OLED_I2C_Delay();
 8001b1e:	f7ff ff4b 	bl	80019b8 <OLED_I2C_Delay>
	for (i = 0; i < 8; i++)
 8001b22:	7bfb      	ldrb	r3, [r7, #15]
 8001b24:	3301      	adds	r3, #1
 8001b26:	73fb      	strb	r3, [r7, #15]
 8001b28:	7bfb      	ldrb	r3, [r7, #15]
 8001b2a:	2b07      	cmp	r3, #7
 8001b2c:	d9da      	bls.n	8001ae4 <OLED_I2C_SendByte+0x10>
	}
	OLED_W_SCL(1);	//
 8001b2e:	2201      	movs	r2, #1
 8001b30:	2140      	movs	r1, #64	@ 0x40
 8001b32:	4808      	ldr	r0, [pc, #32]	@ (8001b54 <OLED_I2C_SendByte+0x80>)
 8001b34:	f001 fe55 	bl	80037e2 <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8001b38:	f7ff ff3e 	bl	80019b8 <OLED_I2C_Delay>
	OLED_W_SCL(0);
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	2140      	movs	r1, #64	@ 0x40
 8001b40:	4804      	ldr	r0, [pc, #16]	@ (8001b54 <OLED_I2C_SendByte+0x80>)
 8001b42:	f001 fe4e 	bl	80037e2 <HAL_GPIO_WritePin>
	OLED_I2C_Delay();
 8001b46:	f7ff ff37 	bl	80019b8 <OLED_I2C_Delay>
}
 8001b4a:	bf00      	nop
 8001b4c:	3710      	adds	r7, #16
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40010c00 	.word	0x40010c00

08001b58 <OLED_WriteCommand>:
  * @brief  OLED
  * @param  Command 
  * @retval 
  */
void OLED_WriteCommand(uint8_t Command)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	4603      	mov	r3, r0
 8001b60:	71fb      	strb	r3, [r7, #7]
	OLED_I2C_Start();
 8001b62:	f7ff ff79 	bl	8001a58 <OLED_I2C_Start>
	OLED_I2C_SendByte(0x78);		//
 8001b66:	2078      	movs	r0, #120	@ 0x78
 8001b68:	f7ff ffb4 	bl	8001ad4 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(0x00);		//
 8001b6c:	2000      	movs	r0, #0
 8001b6e:	f7ff ffb1 	bl	8001ad4 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(Command); 
 8001b72:	79fb      	ldrb	r3, [r7, #7]
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7ff ffad 	bl	8001ad4 <OLED_I2C_SendByte>
	OLED_I2C_Stop();
 8001b7a:	f7ff ff8f 	bl	8001a9c <OLED_I2C_Stop>
}
 8001b7e:	bf00      	nop
 8001b80:	3708      	adds	r7, #8
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}

08001b86 <OLED_WriteData>:
  * @brief  OLED
  * @param  Data 
  * @retval 
  */
void OLED_WriteData(uint8_t Data)
{
 8001b86:	b580      	push	{r7, lr}
 8001b88:	b082      	sub	sp, #8
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	71fb      	strb	r3, [r7, #7]
	OLED_I2C_Start();
 8001b90:	f7ff ff62 	bl	8001a58 <OLED_I2C_Start>
	OLED_I2C_SendByte(0x78);		//
 8001b94:	2078      	movs	r0, #120	@ 0x78
 8001b96:	f7ff ff9d 	bl	8001ad4 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(0x40);		//
 8001b9a:	2040      	movs	r0, #64	@ 0x40
 8001b9c:	f7ff ff9a 	bl	8001ad4 <OLED_I2C_SendByte>
	OLED_I2C_SendByte(Data);
 8001ba0:	79fb      	ldrb	r3, [r7, #7]
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f7ff ff96 	bl	8001ad4 <OLED_I2C_SendByte>
	OLED_I2C_Stop();
 8001ba8:	f7ff ff78 	bl	8001a9c <OLED_I2C_Stop>
}
 8001bac:	bf00      	nop
 8001bae:	3708      	adds	r7, #8
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}

08001bb4 <OLED_SetCursor>:
  * @param  Y 0~7
  * @param  X 0~127
  * @retval 
  */
void OLED_SetCursor(uint8_t Y, uint8_t X)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	4603      	mov	r3, r0
 8001bbc:	460a      	mov	r2, r1
 8001bbe:	71fb      	strb	r3, [r7, #7]
 8001bc0:	4613      	mov	r3, r2
 8001bc2:	71bb      	strb	r3, [r7, #6]
	OLED_WriteCommand(0xB0 | Y);					//Y
 8001bc4:	79fb      	ldrb	r3, [r7, #7]
 8001bc6:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f7ff ffc3 	bl	8001b58 <OLED_WriteCommand>
	OLED_WriteCommand(0x10 | ((X & 0xF0) >> 4));	//X4
 8001bd2:	79bb      	ldrb	r3, [r7, #6]
 8001bd4:	091b      	lsrs	r3, r3, #4
 8001bd6:	b2db      	uxtb	r3, r3
 8001bd8:	f043 0310 	orr.w	r3, r3, #16
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	4618      	mov	r0, r3
 8001be0:	f7ff ffba 	bl	8001b58 <OLED_WriteCommand>
	OLED_WriteCommand(0x00 | (X & 0x0F));			//X4
 8001be4:	79bb      	ldrb	r3, [r7, #6]
 8001be6:	f003 030f 	and.w	r3, r3, #15
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7ff ffb3 	bl	8001b58 <OLED_WriteCommand>
}
 8001bf2:	bf00      	nop
 8001bf4:	3708      	adds	r7, #8
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}

08001bfa <OLED_Clear>:
  * @brief  OLED
  * @param  
  * @retval 
  */
void OLED_Clear(void)
{  
 8001bfa:	b580      	push	{r7, lr}
 8001bfc:	b082      	sub	sp, #8
 8001bfe:	af00      	add	r7, sp, #0
	uint8_t i, j;
	for (j = 0; j < 8; j++)
 8001c00:	2300      	movs	r3, #0
 8001c02:	71bb      	strb	r3, [r7, #6]
 8001c04:	e014      	b.n	8001c30 <OLED_Clear+0x36>
	{
		OLED_SetCursor(j, 0);
 8001c06:	79bb      	ldrb	r3, [r7, #6]
 8001c08:	2100      	movs	r1, #0
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff ffd2 	bl	8001bb4 <OLED_SetCursor>
		for(i = 0; i < 128; i++)
 8001c10:	2300      	movs	r3, #0
 8001c12:	71fb      	strb	r3, [r7, #7]
 8001c14:	e005      	b.n	8001c22 <OLED_Clear+0x28>
		{
			OLED_WriteData(0x00);
 8001c16:	2000      	movs	r0, #0
 8001c18:	f7ff ffb5 	bl	8001b86 <OLED_WriteData>
		for(i = 0; i < 128; i++)
 8001c1c:	79fb      	ldrb	r3, [r7, #7]
 8001c1e:	3301      	adds	r3, #1
 8001c20:	71fb      	strb	r3, [r7, #7]
 8001c22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	daf5      	bge.n	8001c16 <OLED_Clear+0x1c>
	for (j = 0; j < 8; j++)
 8001c2a:	79bb      	ldrb	r3, [r7, #6]
 8001c2c:	3301      	adds	r3, #1
 8001c2e:	71bb      	strb	r3, [r7, #6]
 8001c30:	79bb      	ldrb	r3, [r7, #6]
 8001c32:	2b07      	cmp	r3, #7
 8001c34:	d9e7      	bls.n	8001c06 <OLED_Clear+0xc>
		}
	}
}
 8001c36:	bf00      	nop
 8001c38:	bf00      	nop
 8001c3a:	3708      	adds	r7, #8
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}

08001c40 <OLED_ShowChar>:
  * @param  Column 1~16
  * @param  Char ASCII
  * @retval 
  */
void OLED_ShowChar(uint8_t Line, uint8_t Column, char Char)
{      	
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	4603      	mov	r3, r0
 8001c48:	71fb      	strb	r3, [r7, #7]
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	71bb      	strb	r3, [r7, #6]
 8001c4e:	4613      	mov	r3, r2
 8001c50:	717b      	strb	r3, [r7, #5]
	uint8_t i;
	OLED_SetCursor((Line - 1) * 2, (Column - 1) * 8);		//
 8001c52:	79fb      	ldrb	r3, [r7, #7]
 8001c54:	3b01      	subs	r3, #1
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	b2da      	uxtb	r2, r3
 8001c5c:	79bb      	ldrb	r3, [r7, #6]
 8001c5e:	3b01      	subs	r3, #1
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	00db      	lsls	r3, r3, #3
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	4619      	mov	r1, r3
 8001c68:	4610      	mov	r0, r2
 8001c6a:	f7ff ffa3 	bl	8001bb4 <OLED_SetCursor>
	for (i = 0; i < 8; i++)
 8001c6e:	2300      	movs	r3, #0
 8001c70:	73fb      	strb	r3, [r7, #15]
 8001c72:	e00e      	b.n	8001c92 <OLED_ShowChar+0x52>
	{
		OLED_WriteData(OLED_F8x16[Char - ' '][i]);			//
 8001c74:	797b      	ldrb	r3, [r7, #5]
 8001c76:	f1a3 0220 	sub.w	r2, r3, #32
 8001c7a:	7bfb      	ldrb	r3, [r7, #15]
 8001c7c:	491b      	ldr	r1, [pc, #108]	@ (8001cec <OLED_ShowChar+0xac>)
 8001c7e:	0112      	lsls	r2, r2, #4
 8001c80:	440a      	add	r2, r1
 8001c82:	4413      	add	r3, r2
 8001c84:	781b      	ldrb	r3, [r3, #0]
 8001c86:	4618      	mov	r0, r3
 8001c88:	f7ff ff7d 	bl	8001b86 <OLED_WriteData>
	for (i = 0; i < 8; i++)
 8001c8c:	7bfb      	ldrb	r3, [r7, #15]
 8001c8e:	3301      	adds	r3, #1
 8001c90:	73fb      	strb	r3, [r7, #15]
 8001c92:	7bfb      	ldrb	r3, [r7, #15]
 8001c94:	2b07      	cmp	r3, #7
 8001c96:	d9ed      	bls.n	8001c74 <OLED_ShowChar+0x34>
	}
	OLED_SetCursor((Line - 1) * 2 + 1, (Column - 1) * 8);	//
 8001c98:	79fb      	ldrb	r3, [r7, #7]
 8001c9a:	005b      	lsls	r3, r3, #1
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	3b01      	subs	r3, #1
 8001ca0:	b2da      	uxtb	r2, r3
 8001ca2:	79bb      	ldrb	r3, [r7, #6]
 8001ca4:	3b01      	subs	r3, #1
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	00db      	lsls	r3, r3, #3
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	4619      	mov	r1, r3
 8001cae:	4610      	mov	r0, r2
 8001cb0:	f7ff ff80 	bl	8001bb4 <OLED_SetCursor>
	for (i = 0; i < 8; i++)
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	73fb      	strb	r3, [r7, #15]
 8001cb8:	e00f      	b.n	8001cda <OLED_ShowChar+0x9a>
	{
		OLED_WriteData(OLED_F8x16[Char - ' '][i + 8]);		//
 8001cba:	797b      	ldrb	r3, [r7, #5]
 8001cbc:	f1a3 0220 	sub.w	r2, r3, #32
 8001cc0:	7bfb      	ldrb	r3, [r7, #15]
 8001cc2:	3308      	adds	r3, #8
 8001cc4:	4909      	ldr	r1, [pc, #36]	@ (8001cec <OLED_ShowChar+0xac>)
 8001cc6:	0112      	lsls	r2, r2, #4
 8001cc8:	440a      	add	r2, r1
 8001cca:	4413      	add	r3, r2
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f7ff ff59 	bl	8001b86 <OLED_WriteData>
	for (i = 0; i < 8; i++)
 8001cd4:	7bfb      	ldrb	r3, [r7, #15]
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	73fb      	strb	r3, [r7, #15]
 8001cda:	7bfb      	ldrb	r3, [r7, #15]
 8001cdc:	2b07      	cmp	r3, #7
 8001cde:	d9ec      	bls.n	8001cba <OLED_ShowChar+0x7a>
	}
}
 8001ce0:	bf00      	nop
 8001ce2:	bf00      	nop
 8001ce4:	3710      	adds	r7, #16
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	08006258 	.word	0x08006258

08001cf0 <OLED_ShowString>:
  * @param  Column 1~16
  * @param  String ASCII
  * @retval 
  */
void OLED_ShowString(uint8_t Line, uint8_t Column, char *String)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	603a      	str	r2, [r7, #0]
 8001cfa:	71fb      	strb	r3, [r7, #7]
 8001cfc:	460b      	mov	r3, r1
 8001cfe:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	for (i = 0; String[i] != '\0'; i++)
 8001d00:	2300      	movs	r3, #0
 8001d02:	73fb      	strb	r3, [r7, #15]
 8001d04:	e00e      	b.n	8001d24 <OLED_ShowString+0x34>
	{
		OLED_ShowChar(Line, Column + i, String[i]);
 8001d06:	79ba      	ldrb	r2, [r7, #6]
 8001d08:	7bfb      	ldrb	r3, [r7, #15]
 8001d0a:	4413      	add	r3, r2
 8001d0c:	b2d9      	uxtb	r1, r3
 8001d0e:	7bfb      	ldrb	r3, [r7, #15]
 8001d10:	683a      	ldr	r2, [r7, #0]
 8001d12:	4413      	add	r3, r2
 8001d14:	781a      	ldrb	r2, [r3, #0]
 8001d16:	79fb      	ldrb	r3, [r7, #7]
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7ff ff91 	bl	8001c40 <OLED_ShowChar>
	for (i = 0; String[i] != '\0'; i++)
 8001d1e:	7bfb      	ldrb	r3, [r7, #15]
 8001d20:	3301      	adds	r3, #1
 8001d22:	73fb      	strb	r3, [r7, #15]
 8001d24:	7bfb      	ldrb	r3, [r7, #15]
 8001d26:	683a      	ldr	r2, [r7, #0]
 8001d28:	4413      	add	r3, r2
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d1ea      	bne.n	8001d06 <OLED_ShowString+0x16>
	}
}
 8001d30:	bf00      	nop
 8001d32:	bf00      	nop
 8001d34:	3710      	adds	r7, #16
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}

08001d3a <OLED_Init>:
  * @brief  OLED
  * @param  
  * @retval 
  */
void OLED_Init(void)
{
 8001d3a:	b580      	push	{r7, lr}
 8001d3c:	af00      	add	r7, sp, #0
	HAL_Delay(100);				//
 8001d3e:	2064      	movs	r0, #100	@ 0x64
 8001d40:	f001 f9d0 	bl	80030e4 <HAL_Delay>
	
	OLED_I2C_Init();			//
 8001d44:	f7ff fe4a 	bl	80019dc <OLED_I2C_Init>
	
	OLED_WriteCommand(0xAE);	//
 8001d48:	20ae      	movs	r0, #174	@ 0xae
 8001d4a:	f7ff ff05 	bl	8001b58 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xD5);	///
 8001d4e:	20d5      	movs	r0, #213	@ 0xd5
 8001d50:	f7ff ff02 	bl	8001b58 <OLED_WriteCommand>
	OLED_WriteCommand(0x80);
 8001d54:	2080      	movs	r0, #128	@ 0x80
 8001d56:	f7ff feff 	bl	8001b58 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xA8);	//
 8001d5a:	20a8      	movs	r0, #168	@ 0xa8
 8001d5c:	f7ff fefc 	bl	8001b58 <OLED_WriteCommand>
	OLED_WriteCommand(0x3F);
 8001d60:	203f      	movs	r0, #63	@ 0x3f
 8001d62:	f7ff fef9 	bl	8001b58 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xD3);	//
 8001d66:	20d3      	movs	r0, #211	@ 0xd3
 8001d68:	f7ff fef6 	bl	8001b58 <OLED_WriteCommand>
	OLED_WriteCommand(0x00);
 8001d6c:	2000      	movs	r0, #0
 8001d6e:	f7ff fef3 	bl	8001b58 <OLED_WriteCommand>
	
	OLED_WriteCommand(0x40);	//
 8001d72:	2040      	movs	r0, #64	@ 0x40
 8001d74:	f7ff fef0 	bl	8001b58 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xA1);	//0xA1 0xA0
 8001d78:	20a1      	movs	r0, #161	@ 0xa1
 8001d7a:	f7ff feed 	bl	8001b58 <OLED_WriteCommand>
	
	OLED_WriteCommand(0xC8);	//0xC8 0xC0
 8001d7e:	20c8      	movs	r0, #200	@ 0xc8
 8001d80:	f7ff feea 	bl	8001b58 <OLED_WriteCommand>

	OLED_WriteCommand(0xDA);	//COM
 8001d84:	20da      	movs	r0, #218	@ 0xda
 8001d86:	f7ff fee7 	bl	8001b58 <OLED_WriteCommand>
	OLED_WriteCommand(0x12);
 8001d8a:	2012      	movs	r0, #18
 8001d8c:	f7ff fee4 	bl	8001b58 <OLED_WriteCommand>
	
	OLED_WriteCommand(0x81);	//
 8001d90:	2081      	movs	r0, #129	@ 0x81
 8001d92:	f7ff fee1 	bl	8001b58 <OLED_WriteCommand>
	OLED_WriteCommand(0xCF);
 8001d96:	20cf      	movs	r0, #207	@ 0xcf
 8001d98:	f7ff fede 	bl	8001b58 <OLED_WriteCommand>

	OLED_WriteCommand(0xD9);	//
 8001d9c:	20d9      	movs	r0, #217	@ 0xd9
 8001d9e:	f7ff fedb 	bl	8001b58 <OLED_WriteCommand>
	OLED_WriteCommand(0xF1);
 8001da2:	20f1      	movs	r0, #241	@ 0xf1
 8001da4:	f7ff fed8 	bl	8001b58 <OLED_WriteCommand>

	OLED_WriteCommand(0xDB);	//VCOMH
 8001da8:	20db      	movs	r0, #219	@ 0xdb
 8001daa:	f7ff fed5 	bl	8001b58 <OLED_WriteCommand>
	OLED_WriteCommand(0x30);
 8001dae:	2030      	movs	r0, #48	@ 0x30
 8001db0:	f7ff fed2 	bl	8001b58 <OLED_WriteCommand>

	OLED_WriteCommand(0xA4);	///
 8001db4:	20a4      	movs	r0, #164	@ 0xa4
 8001db6:	f7ff fecf 	bl	8001b58 <OLED_WriteCommand>

	OLED_WriteCommand(0xA6);	///
 8001dba:	20a6      	movs	r0, #166	@ 0xa6
 8001dbc:	f7ff fecc 	bl	8001b58 <OLED_WriteCommand>

	OLED_WriteCommand(0x8D);	//
 8001dc0:	208d      	movs	r0, #141	@ 0x8d
 8001dc2:	f7ff fec9 	bl	8001b58 <OLED_WriteCommand>
	OLED_WriteCommand(0x14);
 8001dc6:	2014      	movs	r0, #20
 8001dc8:	f7ff fec6 	bl	8001b58 <OLED_WriteCommand>

	OLED_WriteCommand(0xAF);	//
 8001dcc:	20af      	movs	r0, #175	@ 0xaf
 8001dce:	f7ff fec3 	bl	8001b58 <OLED_WriteCommand>
		
	OLED_Clear();				//OLED
 8001dd2:	f7ff ff12 	bl	8001bfa <OLED_Clear>
}
 8001dd6:	bf00      	nop
 8001dd8:	bd80      	pop	{r7, pc}
	...

08001ddc <usart_init>:
 * @brief  UARTHAL
 * @param  huart: UART
 * @retval None
 */
void usart_init(UART_HandleTypeDef *huart)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
    g_huart = huart;
 8001de4:	4a0b      	ldr	r2, [pc, #44]	@ (8001e14 <usart_init+0x38>)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6013      	str	r3, [r2, #0]
    USART_RX_STA = 0;
 8001dea:	4b0b      	ldr	r3, [pc, #44]	@ (8001e18 <usart_init+0x3c>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	801a      	strh	r2, [r3, #0]
    usart_rx_count = 0;
 8001df0:	4b0a      	ldr	r3, [pc, #40]	@ (8001e1c <usart_init+0x40>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	801a      	strh	r2, [r3, #0]
    memset((void*)USART_RX_BUF, 0, USART_REC_LEN);
 8001df6:	22c8      	movs	r2, #200	@ 0xc8
 8001df8:	2100      	movs	r1, #0
 8001dfa:	4809      	ldr	r0, [pc, #36]	@ (8001e20 <usart_init+0x44>)
 8001dfc:	f003 fbd2 	bl	80055a4 <memset>
    
    // 
    HAL_UART_Receive_IT(huart, &rx_byte, 1);
 8001e00:	2201      	movs	r2, #1
 8001e02:	4908      	ldr	r1, [pc, #32]	@ (8001e24 <usart_init+0x48>)
 8001e04:	6878      	ldr	r0, [r7, #4]
 8001e06:	f002 fe1c 	bl	8004a42 <HAL_UART_Receive_IT>
}
 8001e0a:	bf00      	nop
 8001e0c:	3708      	adds	r7, #8
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	20000158 	.word	0x20000158
 8001e18:	20000150 	.word	0x20000150
 8001e1c:	20000152 	.word	0x20000152
 8001e20:	20000088 	.word	0x20000088
 8001e24:	20000154 	.word	0x20000154

08001e28 <usart_send_string>:
 * @brief  
 * @param  str: 
 * @retval None
 */
void usart_send_string(const char *str)
{
 8001e28:	b590      	push	{r4, r7, lr}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
    if(g_huart != NULL) {
 8001e30:	4b0a      	ldr	r3, [pc, #40]	@ (8001e5c <usart_send_string+0x34>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d00c      	beq.n	8001e52 <usart_send_string+0x2a>
        HAL_UART_Transmit(g_huart, (uint8_t*)str, strlen(str), 1000);
 8001e38:	4b08      	ldr	r3, [pc, #32]	@ (8001e5c <usart_send_string+0x34>)
 8001e3a:	681c      	ldr	r4, [r3, #0]
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f7fe f98f 	bl	8000160 <strlen>
 8001e42:	4603      	mov	r3, r0
 8001e44:	b29a      	uxth	r2, r3
 8001e46:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e4a:	6879      	ldr	r1, [r7, #4]
 8001e4c:	4620      	mov	r0, r4
 8001e4e:	f002 fd6d 	bl	800492c <HAL_UART_Transmit>
    }
}
 8001e52:	bf00      	nop
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd90      	pop	{r4, r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	20000158 	.word	0x20000158

08001e60 <usart_get_rx_length>:
/**
 * @brief  
 * @retval 
 */
uint16_t usart_get_rx_length(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
    return (USART_RX_STA & 0x3FFF);  // 14
 8001e64:	4b04      	ldr	r3, [pc, #16]	@ (8001e78 <usart_get_rx_length+0x18>)
 8001e66:	881b      	ldrh	r3, [r3, #0]
 8001e68:	b29b      	uxth	r3, r3
 8001e6a:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001e6e:	b29b      	uxth	r3, r3
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bc80      	pop	{r7}
 8001e76:	4770      	bx	lr
 8001e78:	20000150 	.word	0x20000150

08001e7c <usart_rx_complete>:
/**
 * @brief  
 * @retval 1-, 0-
 */
uint8_t usart_rx_complete(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
    return (USART_RX_STA & 0x8000) ? 1 : 0;  // bit15
 8001e80:	4b05      	ldr	r3, [pc, #20]	@ (8001e98 <usart_rx_complete+0x1c>)
 8001e82:	881b      	ldrh	r3, [r3, #0]
 8001e84:	b29b      	uxth	r3, r3
 8001e86:	b21b      	sxth	r3, r3
 8001e88:	b29b      	uxth	r3, r3
 8001e8a:	0bdb      	lsrs	r3, r3, #15
 8001e8c:	b2db      	uxtb	r3, r3
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bc80      	pop	{r7}
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	20000150 	.word	0x20000150

08001e9c <usart_clear_rx_buffer>:
/**
 * @brief  
 * @retval None
 */
void usart_clear_rx_buffer(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
    USART_RX_STA = 0;
 8001ea0:	4b06      	ldr	r3, [pc, #24]	@ (8001ebc <usart_clear_rx_buffer+0x20>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	801a      	strh	r2, [r3, #0]
    usart_rx_count = 0;
 8001ea6:	4b06      	ldr	r3, [pc, #24]	@ (8001ec0 <usart_clear_rx_buffer+0x24>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	801a      	strh	r2, [r3, #0]
    memset((void*)USART_RX_BUF, 0, USART_REC_LEN);
 8001eac:	22c8      	movs	r2, #200	@ 0xc8
 8001eae:	2100      	movs	r1, #0
 8001eb0:	4804      	ldr	r0, [pc, #16]	@ (8001ec4 <usart_clear_rx_buffer+0x28>)
 8001eb2:	f003 fb77 	bl	80055a4 <memset>
}
 8001eb6:	bf00      	nop
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	20000150 	.word	0x20000150
 8001ec0:	20000152 	.word	0x20000152
 8001ec4:	20000088 	.word	0x20000088

08001ec8 <HAL_UART_RxCpltCallback>:
 * @brief  UARTHAL_UART_IRQHandler
 * @param  huart: UART
 * @retval None
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
    if(huart == g_huart) {
 8001ed0:	4b31      	ldr	r3, [pc, #196]	@ (8001f98 <HAL_UART_RxCpltCallback+0xd0>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	687a      	ldr	r2, [r7, #4]
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	d15a      	bne.n	8001f90 <HAL_UART_RxCpltCallback+0xc8>
        usart_rx_count++;
 8001eda:	4b30      	ldr	r3, [pc, #192]	@ (8001f9c <HAL_UART_RxCpltCallback+0xd4>)
 8001edc:	881b      	ldrh	r3, [r3, #0]
 8001ede:	b29b      	uxth	r3, r3
 8001ee0:	3301      	adds	r3, #1
 8001ee2:	b29a      	uxth	r2, r3
 8001ee4:	4b2d      	ldr	r3, [pc, #180]	@ (8001f9c <HAL_UART_RxCpltCallback+0xd4>)
 8001ee6:	801a      	strh	r2, [r3, #0]
        
        // 
        // HAL_UART_Transmit(huart, &rx_byte, 1, 10);
        
        // 
        if((USART_RX_STA & 0x8000) == 0) {
 8001ee8:	4b2d      	ldr	r3, [pc, #180]	@ (8001fa0 <HAL_UART_RxCpltCallback+0xd8>)
 8001eea:	881b      	ldrh	r3, [r3, #0]
 8001eec:	b29b      	uxth	r3, r3
 8001eee:	b21b      	sxth	r3, r3
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	db48      	blt.n	8001f86 <HAL_UART_RxCpltCallback+0xbe>
            // 0x0d 0x0a
            if(rx_byte == 0x0d || rx_byte == 0x0a) {
 8001ef4:	4b2b      	ldr	r3, [pc, #172]	@ (8001fa4 <HAL_UART_RxCpltCallback+0xdc>)
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	2b0d      	cmp	r3, #13
 8001efa:	d003      	beq.n	8001f04 <HAL_UART_RxCpltCallback+0x3c>
 8001efc:	4b29      	ldr	r3, [pc, #164]	@ (8001fa4 <HAL_UART_RxCpltCallback+0xdc>)
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	2b0a      	cmp	r3, #10
 8001f02:	d113      	bne.n	8001f2c <HAL_UART_RxCpltCallback+0x64>
                // 
                uint16_t len = USART_RX_STA & 0x3FFF;
 8001f04:	4b26      	ldr	r3, [pc, #152]	@ (8001fa0 <HAL_UART_RxCpltCallback+0xd8>)
 8001f06:	881b      	ldrh	r3, [r3, #0]
 8001f08:	b29b      	uxth	r3, r3
 8001f0a:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001f0e:	81bb      	strh	r3, [r7, #12]
                if(len > 0) {
 8001f10:	89bb      	ldrh	r3, [r7, #12]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d036      	beq.n	8001f84 <HAL_UART_RxCpltCallback+0xbc>
                    USART_RX_STA |= 0x8000;  // 
 8001f16:	4b22      	ldr	r3, [pc, #136]	@ (8001fa0 <HAL_UART_RxCpltCallback+0xd8>)
 8001f18:	881b      	ldrh	r3, [r3, #0]
 8001f1a:	b29b      	uxth	r3, r3
 8001f1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001f20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001f24:	b29a      	uxth	r2, r3
 8001f26:	4b1e      	ldr	r3, [pc, #120]	@ (8001fa0 <HAL_UART_RxCpltCallback+0xd8>)
 8001f28:	801a      	strh	r2, [r3, #0]
            if(rx_byte == 0x0d || rx_byte == 0x0a) {
 8001f2a:	e02b      	b.n	8001f84 <HAL_UART_RxCpltCallback+0xbc>
                }
                // 
            }
            // 
            else {
                uint16_t len = USART_RX_STA & 0x3FFF;
 8001f2c:	4b1c      	ldr	r3, [pc, #112]	@ (8001fa0 <HAL_UART_RxCpltCallback+0xd8>)
 8001f2e:	881b      	ldrh	r3, [r3, #0]
 8001f30:	b29b      	uxth	r3, r3
 8001f32:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001f36:	81fb      	strh	r3, [r7, #14]
                if(len < USART_REC_LEN) {
 8001f38:	89fb      	ldrh	r3, [r7, #14]
 8001f3a:	2bc7      	cmp	r3, #199	@ 0xc7
 8001f3c:	d817      	bhi.n	8001f6e <HAL_UART_RxCpltCallback+0xa6>
                    USART_RX_BUF[len] = rx_byte;
 8001f3e:	89fb      	ldrh	r3, [r7, #14]
 8001f40:	4a18      	ldr	r2, [pc, #96]	@ (8001fa4 <HAL_UART_RxCpltCallback+0xdc>)
 8001f42:	7811      	ldrb	r1, [r2, #0]
 8001f44:	4a18      	ldr	r2, [pc, #96]	@ (8001fa8 <HAL_UART_RxCpltCallback+0xe0>)
 8001f46:	54d1      	strb	r1, [r2, r3]
                    USART_RX_STA = (USART_RX_STA & 0xC000) | (len + 1);
 8001f48:	4b15      	ldr	r3, [pc, #84]	@ (8001fa0 <HAL_UART_RxCpltCallback+0xd8>)
 8001f4a:	881b      	ldrh	r3, [r3, #0]
 8001f4c:	b29b      	uxth	r3, r3
 8001f4e:	b21b      	sxth	r3, r3
 8001f50:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001f54:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001f58:	b21a      	sxth	r2, r3
 8001f5a:	89fb      	ldrh	r3, [r7, #14]
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	b29b      	uxth	r3, r3
 8001f60:	b21b      	sxth	r3, r3
 8001f62:	4313      	orrs	r3, r2
 8001f64:	b21b      	sxth	r3, r3
 8001f66:	b29a      	uxth	r2, r3
 8001f68:	4b0d      	ldr	r3, [pc, #52]	@ (8001fa0 <HAL_UART_RxCpltCallback+0xd8>)
 8001f6a:	801a      	strh	r2, [r3, #0]
 8001f6c:	e00b      	b.n	8001f86 <HAL_UART_RxCpltCallback+0xbe>
                }
                else {
                    USART_RX_STA |= 0x8000;  // 
 8001f6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001fa0 <HAL_UART_RxCpltCallback+0xd8>)
 8001f70:	881b      	ldrh	r3, [r3, #0]
 8001f72:	b29b      	uxth	r3, r3
 8001f74:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001f78:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001f7c:	b29a      	uxth	r2, r3
 8001f7e:	4b08      	ldr	r3, [pc, #32]	@ (8001fa0 <HAL_UART_RxCpltCallback+0xd8>)
 8001f80:	801a      	strh	r2, [r3, #0]
 8001f82:	e000      	b.n	8001f86 <HAL_UART_RxCpltCallback+0xbe>
            if(rx_byte == 0x0d || rx_byte == 0x0a) {
 8001f84:	bf00      	nop
                }
            }
        }
        
        // 
        HAL_UART_Receive_IT(huart, &rx_byte, 1);
 8001f86:	2201      	movs	r2, #1
 8001f88:	4906      	ldr	r1, [pc, #24]	@ (8001fa4 <HAL_UART_RxCpltCallback+0xdc>)
 8001f8a:	6878      	ldr	r0, [r7, #4]
 8001f8c:	f002 fd59 	bl	8004a42 <HAL_UART_Receive_IT>
    }
}
 8001f90:	bf00      	nop
 8001f92:	3710      	adds	r7, #16
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	20000158 	.word	0x20000158
 8001f9c:	20000152 	.word	0x20000152
 8001fa0:	20000150 	.word	0x20000150
 8001fa4:	20000154 	.word	0x20000154
 8001fa8:	20000088 	.word	0x20000088

08001fac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b0ba      	sub	sp, #232	@ 0xe8
 8001fb0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001fb2:	f001 f835 	bl	8003020 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001fb6:	f000 f8fd 	bl	80021b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001fba:	f000 f9e5 	bl	8002388 <MX_GPIO_Init>
  MX_TIM3_Init();
 8001fbe:	f000 f93f 	bl	8002240 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001fc2:	f000 f9b7 	bl	8002334 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
 
  // OLED
  OLED_Init();
 8001fc6:	f7ff feb8 	bl	8001d3a <OLED_Init>
  OLED_Clear();
 8001fca:	f7ff fe16 	bl	8001bfa <OLED_Clear>
  OLED_ShowString(1, 1, "High Speed Run");
 8001fce:	4a69      	ldr	r2, [pc, #420]	@ (8002174 <main+0x1c8>)
 8001fd0:	2101      	movs	r1, #1
 8001fd2:	2001      	movs	r0, #1
 8001fd4:	f7ff fe8c 	bl	8001cf0 <OLED_ShowString>
  OLED_ShowString(2, 1, "Initializing...");
 8001fd8:	4a67      	ldr	r2, [pc, #412]	@ (8002178 <main+0x1cc>)
 8001fda:	2101      	movs	r1, #1
 8001fdc:	2002      	movs	r0, #2
 8001fde:	f7ff fe87 	bl	8001cf0 <OLED_ShowString>
  HAL_Delay(500);
 8001fe2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001fe6:	f001 f87d 	bl	80030e4 <HAL_Delay>
  
  // UART
  usart_init(&huart1);
 8001fea:	4864      	ldr	r0, [pc, #400]	@ (800217c <main+0x1d0>)
 8001fec:	f7ff fef6 	bl	8001ddc <usart_init>
  
  // 
  KEY_Init();
 8001ff0:	f7ff f8e4 	bl	80011bc <KEY_Init>
  
  // 
  HRun_Init();
 8001ff4:	f000 fba0 	bl	8002738 <HRun_Init>
  
  // 
  usart_send_string("\r\n=== High Speed Line Tracking ===\r\n");
 8001ff8:	4861      	ldr	r0, [pc, #388]	@ (8002180 <main+0x1d4>)
 8001ffa:	f7ff ff15 	bl	8001e28 <usart_send_string>
  usart_send_string("K1: Start/Stop\r\n");
 8001ffe:	4861      	ldr	r0, [pc, #388]	@ (8002184 <main+0x1d8>)
 8002000:	f7ff ff12 	bl	8001e28 <usart_send_string>
  usart_send_string("K2: Toggle BLACK/WHITE\r\n");
 8002004:	4860      	ldr	r0, [pc, #384]	@ (8002188 <main+0x1dc>)
 8002006:	f7ff ff0f 	bl	8001e28 <usart_send_string>
  usart_send_string("Type HELP for commands\r\n\r\n");
 800200a:	4860      	ldr	r0, [pc, #384]	@ (800218c <main+0x1e0>)
 800200c:	f7ff ff0c 	bl	8001e28 <usart_send_string>
  
  OLED_Clear();
 8002010:	f7ff fdf3 	bl	8001bfa <OLED_Clear>
  OLED_ShowString(1, 1, "K1:Run K2:Mode");
 8002014:	4a5e      	ldr	r2, [pc, #376]	@ (8002190 <main+0x1e4>)
 8002016:	2101      	movs	r1, #1
 8002018:	2001      	movs	r0, #1
 800201a:	f7ff fe69 	bl	8001cf0 <OLED_ShowString>
  OLED_ShowString(2, 1, "Mode: BLACK");
 800201e:	4a5d      	ldr	r2, [pc, #372]	@ (8002194 <main+0x1e8>)
 8002020:	2101      	movs	r1, #1
 8002022:	2002      	movs	r0, #2
 8002024:	f7ff fe64 	bl	8001cf0 <OLED_ShowString>
  HAL_Delay(500);
 8002028:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800202c:	f001 f85a 	bl	80030e4 <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  
  uint8_t hrun_started = 0;  
 8002030:	2300      	movs	r3, #0
 8002032:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    
    // K1/
    if (KEY1_Read() == KEY_PRESSED) {
 8002036:	f7ff f913 	bl	8001260 <KEY1_Read>
 800203a:	4603      	mov	r3, r0
 800203c:	2b01      	cmp	r3, #1
 800203e:	d132      	bne.n	80020a6 <main+0xfa>
        HAL_Delay(20);  // 
 8002040:	2014      	movs	r0, #20
 8002042:	f001 f84f 	bl	80030e4 <HAL_Delay>
        if (KEY1_Read() == KEY_PRESSED) {
 8002046:	f7ff f90b 	bl	8001260 <KEY1_Read>
 800204a:	4603      	mov	r3, r0
 800204c:	2b01      	cmp	r3, #1
 800204e:	d12a      	bne.n	80020a6 <main+0xfa>
            while(KEY1_Read() == KEY_PRESSED);  // 
 8002050:	bf00      	nop
 8002052:	f7ff f905 	bl	8001260 <KEY1_Read>
 8002056:	4603      	mov	r3, r0
 8002058:	2b01      	cmp	r3, #1
 800205a:	d0fa      	beq.n	8002052 <main+0xa6>
            
            hrun_started = !hrun_started;
 800205c:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 8002060:	2b00      	cmp	r3, #0
 8002062:	bf0c      	ite	eq
 8002064:	2301      	moveq	r3, #1
 8002066:	2300      	movne	r3, #0
 8002068:	b2db      	uxtb	r3, r3
 800206a:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
            
            if (hrun_started) {
 800206e:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 8002072:	2b00      	cmp	r3, #0
 8002074:	d008      	beq.n	8002088 <main+0xdc>
                usart_send_string("STARTED\r\n");
 8002076:	4848      	ldr	r0, [pc, #288]	@ (8002198 <main+0x1ec>)
 8002078:	f7ff fed6 	bl	8001e28 <usart_send_string>
                OLED_ShowString(3, 1, "Status: RUN   ");
 800207c:	4a47      	ldr	r2, [pc, #284]	@ (800219c <main+0x1f0>)
 800207e:	2101      	movs	r1, #1
 8002080:	2003      	movs	r0, #3
 8002082:	f7ff fe35 	bl	8001cf0 <OLED_ShowString>
 8002086:	e00b      	b.n	80020a0 <main+0xf4>
            } else {
                Car_Move(0, 0);
 8002088:	2100      	movs	r1, #0
 800208a:	2000      	movs	r0, #0
 800208c:	f7ff f9ca 	bl	8001424 <Car_Move>
                usart_send_string("STOPPED\r\n");
 8002090:	4843      	ldr	r0, [pc, #268]	@ (80021a0 <main+0x1f4>)
 8002092:	f7ff fec9 	bl	8001e28 <usart_send_string>
                OLED_ShowString(3, 1, "Status: STOP  ");
 8002096:	4a43      	ldr	r2, [pc, #268]	@ (80021a4 <main+0x1f8>)
 8002098:	2101      	movs	r1, #1
 800209a:	2003      	movs	r0, #3
 800209c:	f7ff fe28 	bl	8001cf0 <OLED_ShowString>
            }
            HAL_Delay(200);
 80020a0:	20c8      	movs	r0, #200	@ 0xc8
 80020a2:	f001 f81f 	bl	80030e4 <HAL_Delay>
        }
    }
    
    // K2
    if (KEY2_Read() == KEY_PRESSED) {
 80020a6:	f7ff f8e7 	bl	8001278 <KEY2_Read>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	d130      	bne.n	8002112 <main+0x166>
        HAL_Delay(20);  // 
 80020b0:	2014      	movs	r0, #20
 80020b2:	f001 f817 	bl	80030e4 <HAL_Delay>
        if (KEY2_Read() == KEY_PRESSED) {
 80020b6:	f7ff f8df 	bl	8001278 <KEY2_Read>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d128      	bne.n	8002112 <main+0x166>
            while(KEY2_Read() == KEY_PRESSED);  // 
 80020c0:	bf00      	nop
 80020c2:	f7ff f8d9 	bl	8001278 <KEY2_Read>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d0fa      	beq.n	80020c2 <main+0x116>
            
            // 
            HRun_ToggleLineMode();
 80020cc:	f000 fb42 	bl	8002754 <HRun_ToggleLineMode>
            
            // 
            const char* mode_name = HRun_GetLineModeName();
 80020d0:	f000 fb64 	bl	800279c <HRun_GetLineModeName>
 80020d4:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
            char oled_str[16];
            char uart_str[32];
            
            sprintf(oled_str, "Mode: %-6s", mode_name);
 80020d8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80020dc:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80020e0:	4931      	ldr	r1, [pc, #196]	@ (80021a8 <main+0x1fc>)
 80020e2:	4618      	mov	r0, r3
 80020e4:	f003 fa3c 	bl	8005560 <siprintf>
            sprintf(uart_str, "Line Mode: %s\r\n", mode_name);
 80020e8:	1d3b      	adds	r3, r7, #4
 80020ea:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80020ee:	492f      	ldr	r1, [pc, #188]	@ (80021ac <main+0x200>)
 80020f0:	4618      	mov	r0, r3
 80020f2:	f003 fa35 	bl	8005560 <siprintf>
            
            OLED_ShowString(2, 1, oled_str);
 80020f6:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80020fa:	461a      	mov	r2, r3
 80020fc:	2101      	movs	r1, #1
 80020fe:	2002      	movs	r0, #2
 8002100:	f7ff fdf6 	bl	8001cf0 <OLED_ShowString>
            usart_send_string(uart_str);
 8002104:	1d3b      	adds	r3, r7, #4
 8002106:	4618      	mov	r0, r3
 8002108:	f7ff fe8e 	bl	8001e28 <usart_send_string>
            
            HAL_Delay(200);
 800210c:	20c8      	movs	r0, #200	@ 0xc8
 800210e:	f000 ffe9 	bl	80030e4 <HAL_Delay>
        }
    }
    
    // 
    if (hrun_started) {
 8002112:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 8002116:	2b00      	cmp	r3, #0
 8002118:	d001      	beq.n	800211e <main+0x172>
        HRun_LineFollowStep();
 800211a:	f000 fb53 	bl	80027c4 <HRun_LineFollowStep>
    }
    
    // 
    if (usart_rx_complete()) {
 800211e:	f7ff fead 	bl	8001e7c <usart_rx_complete>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d020      	beq.n	800216a <main+0x1be>
        char cmd[USART_REC_LEN];
        uint16_t len = usart_get_rx_length();
 8002128:	f7ff fe9a 	bl	8001e60 <usart_get_rx_length>
 800212c:	4603      	mov	r3, r0
 800212e:	f8a7 30de 	strh.w	r3, [r7, #222]	@ 0xde
        
        if (len > 0 && len < USART_REC_LEN) {
 8002132:	f8b7 30de 	ldrh.w	r3, [r7, #222]	@ 0xde
 8002136:	2b00      	cmp	r3, #0
 8002138:	d015      	beq.n	8002166 <main+0x1ba>
 800213a:	f8b7 30de 	ldrh.w	r3, [r7, #222]	@ 0xde
 800213e:	2bc7      	cmp	r3, #199	@ 0xc7
 8002140:	d811      	bhi.n	8002166 <main+0x1ba>
            memcpy(cmd, (char*)USART_RX_BUF, len);
 8002142:	f8b7 20de 	ldrh.w	r2, [r7, #222]	@ 0xde
 8002146:	1d3b      	adds	r3, r7, #4
 8002148:	4919      	ldr	r1, [pc, #100]	@ (80021b0 <main+0x204>)
 800214a:	4618      	mov	r0, r3
 800214c:	f003 fa90 	bl	8005670 <memcpy>
            cmd[len] = '\0';
 8002150:	f8b7 30de 	ldrh.w	r3, [r7, #222]	@ 0xde
 8002154:	33e8      	adds	r3, #232	@ 0xe8
 8002156:	443b      	add	r3, r7
 8002158:	2200      	movs	r2, #0
 800215a:	f803 2ce4 	strb.w	r2, [r3, #-228]
            
            // 
            Set_ProcessCommand(cmd);
 800215e:	1d3b      	adds	r3, r7, #4
 8002160:	4618      	mov	r0, r3
 8002162:	f000 fd41 	bl	8002be8 <Set_ProcessCommand>
        }
        
        usart_clear_rx_buffer();
 8002166:	f7ff fe99 	bl	8001e9c <usart_clear_rx_buffer>
    }
    
    HAL_Delay(1);  // 1ms
 800216a:	2001      	movs	r0, #1
 800216c:	f000 ffba 	bl	80030e4 <HAL_Delay>
    if (KEY1_Read() == KEY_PRESSED) {
 8002170:	e761      	b.n	8002036 <main+0x8a>
 8002172:	bf00      	nop
 8002174:	08005f3c 	.word	0x08005f3c
 8002178:	08005f4c 	.word	0x08005f4c
 800217c:	200001a4 	.word	0x200001a4
 8002180:	08005f5c 	.word	0x08005f5c
 8002184:	08005f84 	.word	0x08005f84
 8002188:	08005f98 	.word	0x08005f98
 800218c:	08005fb4 	.word	0x08005fb4
 8002190:	08005fd0 	.word	0x08005fd0
 8002194:	08005fe0 	.word	0x08005fe0
 8002198:	08005fec 	.word	0x08005fec
 800219c:	08005ff8 	.word	0x08005ff8
 80021a0:	08006008 	.word	0x08006008
 80021a4:	08006014 	.word	0x08006014
 80021a8:	08006024 	.word	0x08006024
 80021ac:	08006030 	.word	0x08006030
 80021b0:	20000088 	.word	0x20000088

080021b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b090      	sub	sp, #64	@ 0x40
 80021b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021ba:	f107 0318 	add.w	r3, r7, #24
 80021be:	2228      	movs	r2, #40	@ 0x28
 80021c0:	2100      	movs	r1, #0
 80021c2:	4618      	mov	r0, r3
 80021c4:	f003 f9ee 	bl	80055a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021c8:	1d3b      	adds	r3, r7, #4
 80021ca:	2200      	movs	r2, #0
 80021cc:	601a      	str	r2, [r3, #0]
 80021ce:	605a      	str	r2, [r3, #4]
 80021d0:	609a      	str	r2, [r3, #8]
 80021d2:	60da      	str	r2, [r3, #12]
 80021d4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80021d6:	2301      	movs	r3, #1
 80021d8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80021da:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80021de:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80021e0:	2300      	movs	r3, #0
 80021e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021e4:	2301      	movs	r3, #1
 80021e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021e8:	2302      	movs	r3, #2
 80021ea:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80021ec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80021f0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80021f2:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80021f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021f8:	f107 0318 	add.w	r3, r7, #24
 80021fc:	4618      	mov	r0, r3
 80021fe:	f001 fb09 	bl	8003814 <HAL_RCC_OscConfig>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d001      	beq.n	800220c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002208:	f000 f8ec 	bl	80023e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800220c:	230f      	movs	r3, #15
 800220e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002210:	2302      	movs	r3, #2
 8002212:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002214:	2300      	movs	r3, #0
 8002216:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002218:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800221c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800221e:	2300      	movs	r3, #0
 8002220:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002222:	1d3b      	adds	r3, r7, #4
 8002224:	2102      	movs	r1, #2
 8002226:	4618      	mov	r0, r3
 8002228:	f001 fd76 	bl	8003d18 <HAL_RCC_ClockConfig>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8002232:	f000 f8d7 	bl	80023e4 <Error_Handler>
  }
}
 8002236:	bf00      	nop
 8002238:	3740      	adds	r7, #64	@ 0x40
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
	...

08002240 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b08a      	sub	sp, #40	@ 0x28
 8002244:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002246:	f107 0320 	add.w	r3, r7, #32
 800224a:	2200      	movs	r2, #0
 800224c:	601a      	str	r2, [r3, #0]
 800224e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002250:	1d3b      	adds	r3, r7, #4
 8002252:	2200      	movs	r2, #0
 8002254:	601a      	str	r2, [r3, #0]
 8002256:	605a      	str	r2, [r3, #4]
 8002258:	609a      	str	r2, [r3, #8]
 800225a:	60da      	str	r2, [r3, #12]
 800225c:	611a      	str	r2, [r3, #16]
 800225e:	615a      	str	r2, [r3, #20]
 8002260:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002262:	4b32      	ldr	r3, [pc, #200]	@ (800232c <MX_TIM3_Init+0xec>)
 8002264:	4a32      	ldr	r2, [pc, #200]	@ (8002330 <MX_TIM3_Init+0xf0>)
 8002266:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002268:	4b30      	ldr	r3, [pc, #192]	@ (800232c <MX_TIM3_Init+0xec>)
 800226a:	2200      	movs	r2, #0
 800226c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800226e:	4b2f      	ldr	r3, [pc, #188]	@ (800232c <MX_TIM3_Init+0xec>)
 8002270:	2200      	movs	r2, #0
 8002272:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002274:	4b2d      	ldr	r3, [pc, #180]	@ (800232c <MX_TIM3_Init+0xec>)
 8002276:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800227a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800227c:	4b2b      	ldr	r3, [pc, #172]	@ (800232c <MX_TIM3_Init+0xec>)
 800227e:	2200      	movs	r2, #0
 8002280:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002282:	4b2a      	ldr	r3, [pc, #168]	@ (800232c <MX_TIM3_Init+0xec>)
 8002284:	2200      	movs	r2, #0
 8002286:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002288:	4828      	ldr	r0, [pc, #160]	@ (800232c <MX_TIM3_Init+0xec>)
 800228a:	f001 fed3 	bl	8004034 <HAL_TIM_PWM_Init>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d001      	beq.n	8002298 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002294:	f000 f8a6 	bl	80023e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002298:	2300      	movs	r3, #0
 800229a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800229c:	2300      	movs	r3, #0
 800229e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80022a0:	f107 0320 	add.w	r3, r7, #32
 80022a4:	4619      	mov	r1, r3
 80022a6:	4821      	ldr	r0, [pc, #132]	@ (800232c <MX_TIM3_Init+0xec>)
 80022a8:	f002 fa92 	bl	80047d0 <HAL_TIMEx_MasterConfigSynchronization>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80022b2:	f000 f897 	bl	80023e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022b6:	2360      	movs	r3, #96	@ 0x60
 80022b8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80022ba:	2300      	movs	r3, #0
 80022bc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022be:	2300      	movs	r3, #0
 80022c0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022c2:	2300      	movs	r3, #0
 80022c4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022c6:	1d3b      	adds	r3, r7, #4
 80022c8:	2200      	movs	r2, #0
 80022ca:	4619      	mov	r1, r3
 80022cc:	4817      	ldr	r0, [pc, #92]	@ (800232c <MX_TIM3_Init+0xec>)
 80022ce:	f001 ffa3 	bl	8004218 <HAL_TIM_PWM_ConfigChannel>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d001      	beq.n	80022dc <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80022d8:	f000 f884 	bl	80023e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80022dc:	1d3b      	adds	r3, r7, #4
 80022de:	2204      	movs	r2, #4
 80022e0:	4619      	mov	r1, r3
 80022e2:	4812      	ldr	r0, [pc, #72]	@ (800232c <MX_TIM3_Init+0xec>)
 80022e4:	f001 ff98 	bl	8004218 <HAL_TIM_PWM_ConfigChannel>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d001      	beq.n	80022f2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80022ee:	f000 f879 	bl	80023e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80022f2:	1d3b      	adds	r3, r7, #4
 80022f4:	2208      	movs	r2, #8
 80022f6:	4619      	mov	r1, r3
 80022f8:	480c      	ldr	r0, [pc, #48]	@ (800232c <MX_TIM3_Init+0xec>)
 80022fa:	f001 ff8d 	bl	8004218 <HAL_TIM_PWM_ConfigChannel>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b00      	cmp	r3, #0
 8002302:	d001      	beq.n	8002308 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8002304:	f000 f86e 	bl	80023e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002308:	1d3b      	adds	r3, r7, #4
 800230a:	220c      	movs	r2, #12
 800230c:	4619      	mov	r1, r3
 800230e:	4807      	ldr	r0, [pc, #28]	@ (800232c <MX_TIM3_Init+0xec>)
 8002310:	f001 ff82 	bl	8004218 <HAL_TIM_PWM_ConfigChannel>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d001      	beq.n	800231e <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 800231a:	f000 f863 	bl	80023e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800231e:	4803      	ldr	r0, [pc, #12]	@ (800232c <MX_TIM3_Init+0xec>)
 8002320:	f000 f8b6 	bl	8002490 <HAL_TIM_MspPostInit>

}
 8002324:	bf00      	nop
 8002326:	3728      	adds	r7, #40	@ 0x28
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	2000015c 	.word	0x2000015c
 8002330:	40000400 	.word	0x40000400

08002334 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002338:	4b11      	ldr	r3, [pc, #68]	@ (8002380 <MX_USART1_UART_Init+0x4c>)
 800233a:	4a12      	ldr	r2, [pc, #72]	@ (8002384 <MX_USART1_UART_Init+0x50>)
 800233c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800233e:	4b10      	ldr	r3, [pc, #64]	@ (8002380 <MX_USART1_UART_Init+0x4c>)
 8002340:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002344:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002346:	4b0e      	ldr	r3, [pc, #56]	@ (8002380 <MX_USART1_UART_Init+0x4c>)
 8002348:	2200      	movs	r2, #0
 800234a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800234c:	4b0c      	ldr	r3, [pc, #48]	@ (8002380 <MX_USART1_UART_Init+0x4c>)
 800234e:	2200      	movs	r2, #0
 8002350:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002352:	4b0b      	ldr	r3, [pc, #44]	@ (8002380 <MX_USART1_UART_Init+0x4c>)
 8002354:	2200      	movs	r2, #0
 8002356:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002358:	4b09      	ldr	r3, [pc, #36]	@ (8002380 <MX_USART1_UART_Init+0x4c>)
 800235a:	220c      	movs	r2, #12
 800235c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800235e:	4b08      	ldr	r3, [pc, #32]	@ (8002380 <MX_USART1_UART_Init+0x4c>)
 8002360:	2200      	movs	r2, #0
 8002362:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002364:	4b06      	ldr	r3, [pc, #24]	@ (8002380 <MX_USART1_UART_Init+0x4c>)
 8002366:	2200      	movs	r2, #0
 8002368:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800236a:	4805      	ldr	r0, [pc, #20]	@ (8002380 <MX_USART1_UART_Init+0x4c>)
 800236c:	f002 fa8e 	bl	800488c <HAL_UART_Init>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d001      	beq.n	800237a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002376:	f000 f835 	bl	80023e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800237a:	bf00      	nop
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	200001a4 	.word	0x200001a4
 8002384:	40013800 	.word	0x40013800

08002388 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002388:	b480      	push	{r7}
 800238a:	b085      	sub	sp, #20
 800238c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800238e:	4b14      	ldr	r3, [pc, #80]	@ (80023e0 <MX_GPIO_Init+0x58>)
 8002390:	699b      	ldr	r3, [r3, #24]
 8002392:	4a13      	ldr	r2, [pc, #76]	@ (80023e0 <MX_GPIO_Init+0x58>)
 8002394:	f043 0320 	orr.w	r3, r3, #32
 8002398:	6193      	str	r3, [r2, #24]
 800239a:	4b11      	ldr	r3, [pc, #68]	@ (80023e0 <MX_GPIO_Init+0x58>)
 800239c:	699b      	ldr	r3, [r3, #24]
 800239e:	f003 0320 	and.w	r3, r3, #32
 80023a2:	60fb      	str	r3, [r7, #12]
 80023a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023a6:	4b0e      	ldr	r3, [pc, #56]	@ (80023e0 <MX_GPIO_Init+0x58>)
 80023a8:	699b      	ldr	r3, [r3, #24]
 80023aa:	4a0d      	ldr	r2, [pc, #52]	@ (80023e0 <MX_GPIO_Init+0x58>)
 80023ac:	f043 0304 	orr.w	r3, r3, #4
 80023b0:	6193      	str	r3, [r2, #24]
 80023b2:	4b0b      	ldr	r3, [pc, #44]	@ (80023e0 <MX_GPIO_Init+0x58>)
 80023b4:	699b      	ldr	r3, [r3, #24]
 80023b6:	f003 0304 	and.w	r3, r3, #4
 80023ba:	60bb      	str	r3, [r7, #8]
 80023bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023be:	4b08      	ldr	r3, [pc, #32]	@ (80023e0 <MX_GPIO_Init+0x58>)
 80023c0:	699b      	ldr	r3, [r3, #24]
 80023c2:	4a07      	ldr	r2, [pc, #28]	@ (80023e0 <MX_GPIO_Init+0x58>)
 80023c4:	f043 0308 	orr.w	r3, r3, #8
 80023c8:	6193      	str	r3, [r2, #24]
 80023ca:	4b05      	ldr	r3, [pc, #20]	@ (80023e0 <MX_GPIO_Init+0x58>)
 80023cc:	699b      	ldr	r3, [r3, #24]
 80023ce:	f003 0308 	and.w	r3, r3, #8
 80023d2:	607b      	str	r3, [r7, #4]
 80023d4:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80023d6:	bf00      	nop
 80023d8:	3714      	adds	r7, #20
 80023da:	46bd      	mov	sp, r7
 80023dc:	bc80      	pop	{r7}
 80023de:	4770      	bx	lr
 80023e0:	40021000 	.word	0x40021000

080023e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023e4:	b480      	push	{r7}
 80023e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023e8:	b672      	cpsid	i
}
 80023ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80023ec:	bf00      	nop
 80023ee:	e7fd      	b.n	80023ec <Error_Handler+0x8>

080023f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b085      	sub	sp, #20
 80023f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80023f6:	4b15      	ldr	r3, [pc, #84]	@ (800244c <HAL_MspInit+0x5c>)
 80023f8:	699b      	ldr	r3, [r3, #24]
 80023fa:	4a14      	ldr	r2, [pc, #80]	@ (800244c <HAL_MspInit+0x5c>)
 80023fc:	f043 0301 	orr.w	r3, r3, #1
 8002400:	6193      	str	r3, [r2, #24]
 8002402:	4b12      	ldr	r3, [pc, #72]	@ (800244c <HAL_MspInit+0x5c>)
 8002404:	699b      	ldr	r3, [r3, #24]
 8002406:	f003 0301 	and.w	r3, r3, #1
 800240a:	60bb      	str	r3, [r7, #8]
 800240c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800240e:	4b0f      	ldr	r3, [pc, #60]	@ (800244c <HAL_MspInit+0x5c>)
 8002410:	69db      	ldr	r3, [r3, #28]
 8002412:	4a0e      	ldr	r2, [pc, #56]	@ (800244c <HAL_MspInit+0x5c>)
 8002414:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002418:	61d3      	str	r3, [r2, #28]
 800241a:	4b0c      	ldr	r3, [pc, #48]	@ (800244c <HAL_MspInit+0x5c>)
 800241c:	69db      	ldr	r3, [r3, #28]
 800241e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002422:	607b      	str	r3, [r7, #4]
 8002424:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002426:	4b0a      	ldr	r3, [pc, #40]	@ (8002450 <HAL_MspInit+0x60>)
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	60fb      	str	r3, [r7, #12]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002432:	60fb      	str	r3, [r7, #12]
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800243a:	60fb      	str	r3, [r7, #12]
 800243c:	4a04      	ldr	r2, [pc, #16]	@ (8002450 <HAL_MspInit+0x60>)
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002442:	bf00      	nop
 8002444:	3714      	adds	r7, #20
 8002446:	46bd      	mov	sp, r7
 8002448:	bc80      	pop	{r7}
 800244a:	4770      	bx	lr
 800244c:	40021000 	.word	0x40021000
 8002450:	40010000 	.word	0x40010000

08002454 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002454:	b480      	push	{r7}
 8002456:	b085      	sub	sp, #20
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a09      	ldr	r2, [pc, #36]	@ (8002488 <HAL_TIM_PWM_MspInit+0x34>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d10b      	bne.n	800247e <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002466:	4b09      	ldr	r3, [pc, #36]	@ (800248c <HAL_TIM_PWM_MspInit+0x38>)
 8002468:	69db      	ldr	r3, [r3, #28]
 800246a:	4a08      	ldr	r2, [pc, #32]	@ (800248c <HAL_TIM_PWM_MspInit+0x38>)
 800246c:	f043 0302 	orr.w	r3, r3, #2
 8002470:	61d3      	str	r3, [r2, #28]
 8002472:	4b06      	ldr	r3, [pc, #24]	@ (800248c <HAL_TIM_PWM_MspInit+0x38>)
 8002474:	69db      	ldr	r3, [r3, #28]
 8002476:	f003 0302 	and.w	r3, r3, #2
 800247a:	60fb      	str	r3, [r7, #12]
 800247c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 800247e:	bf00      	nop
 8002480:	3714      	adds	r7, #20
 8002482:	46bd      	mov	sp, r7
 8002484:	bc80      	pop	{r7}
 8002486:	4770      	bx	lr
 8002488:	40000400 	.word	0x40000400
 800248c:	40021000 	.word	0x40021000

08002490 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b088      	sub	sp, #32
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002498:	f107 0310 	add.w	r3, r7, #16
 800249c:	2200      	movs	r2, #0
 800249e:	601a      	str	r2, [r3, #0]
 80024a0:	605a      	str	r2, [r3, #4]
 80024a2:	609a      	str	r2, [r3, #8]
 80024a4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a1b      	ldr	r2, [pc, #108]	@ (8002518 <HAL_TIM_MspPostInit+0x88>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d12f      	bne.n	8002510 <HAL_TIM_MspPostInit+0x80>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024b0:	4b1a      	ldr	r3, [pc, #104]	@ (800251c <HAL_TIM_MspPostInit+0x8c>)
 80024b2:	699b      	ldr	r3, [r3, #24]
 80024b4:	4a19      	ldr	r2, [pc, #100]	@ (800251c <HAL_TIM_MspPostInit+0x8c>)
 80024b6:	f043 0304 	orr.w	r3, r3, #4
 80024ba:	6193      	str	r3, [r2, #24]
 80024bc:	4b17      	ldr	r3, [pc, #92]	@ (800251c <HAL_TIM_MspPostInit+0x8c>)
 80024be:	699b      	ldr	r3, [r3, #24]
 80024c0:	f003 0304 	and.w	r3, r3, #4
 80024c4:	60fb      	str	r3, [r7, #12]
 80024c6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024c8:	4b14      	ldr	r3, [pc, #80]	@ (800251c <HAL_TIM_MspPostInit+0x8c>)
 80024ca:	699b      	ldr	r3, [r3, #24]
 80024cc:	4a13      	ldr	r2, [pc, #76]	@ (800251c <HAL_TIM_MspPostInit+0x8c>)
 80024ce:	f043 0308 	orr.w	r3, r3, #8
 80024d2:	6193      	str	r3, [r2, #24]
 80024d4:	4b11      	ldr	r3, [pc, #68]	@ (800251c <HAL_TIM_MspPostInit+0x8c>)
 80024d6:	699b      	ldr	r3, [r3, #24]
 80024d8:	f003 0308 	and.w	r3, r3, #8
 80024dc:	60bb      	str	r3, [r7, #8]
 80024de:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80024e0:	23c0      	movs	r3, #192	@ 0xc0
 80024e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e4:	2302      	movs	r3, #2
 80024e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024e8:	2302      	movs	r3, #2
 80024ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ec:	f107 0310 	add.w	r3, r7, #16
 80024f0:	4619      	mov	r1, r3
 80024f2:	480b      	ldr	r0, [pc, #44]	@ (8002520 <HAL_TIM_MspPostInit+0x90>)
 80024f4:	f000 ffda 	bl	80034ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80024f8:	2303      	movs	r3, #3
 80024fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024fc:	2302      	movs	r3, #2
 80024fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002500:	2302      	movs	r3, #2
 8002502:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002504:	f107 0310 	add.w	r3, r7, #16
 8002508:	4619      	mov	r1, r3
 800250a:	4806      	ldr	r0, [pc, #24]	@ (8002524 <HAL_TIM_MspPostInit+0x94>)
 800250c:	f000 ffce 	bl	80034ac <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002510:	bf00      	nop
 8002512:	3720      	adds	r7, #32
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	40000400 	.word	0x40000400
 800251c:	40021000 	.word	0x40021000
 8002520:	40010800 	.word	0x40010800
 8002524:	40010c00 	.word	0x40010c00

08002528 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b088      	sub	sp, #32
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002530:	f107 0310 	add.w	r3, r7, #16
 8002534:	2200      	movs	r2, #0
 8002536:	601a      	str	r2, [r3, #0]
 8002538:	605a      	str	r2, [r3, #4]
 800253a:	609a      	str	r2, [r3, #8]
 800253c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a20      	ldr	r2, [pc, #128]	@ (80025c4 <HAL_UART_MspInit+0x9c>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d139      	bne.n	80025bc <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002548:	4b1f      	ldr	r3, [pc, #124]	@ (80025c8 <HAL_UART_MspInit+0xa0>)
 800254a:	699b      	ldr	r3, [r3, #24]
 800254c:	4a1e      	ldr	r2, [pc, #120]	@ (80025c8 <HAL_UART_MspInit+0xa0>)
 800254e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002552:	6193      	str	r3, [r2, #24]
 8002554:	4b1c      	ldr	r3, [pc, #112]	@ (80025c8 <HAL_UART_MspInit+0xa0>)
 8002556:	699b      	ldr	r3, [r3, #24]
 8002558:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800255c:	60fb      	str	r3, [r7, #12]
 800255e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002560:	4b19      	ldr	r3, [pc, #100]	@ (80025c8 <HAL_UART_MspInit+0xa0>)
 8002562:	699b      	ldr	r3, [r3, #24]
 8002564:	4a18      	ldr	r2, [pc, #96]	@ (80025c8 <HAL_UART_MspInit+0xa0>)
 8002566:	f043 0304 	orr.w	r3, r3, #4
 800256a:	6193      	str	r3, [r2, #24]
 800256c:	4b16      	ldr	r3, [pc, #88]	@ (80025c8 <HAL_UART_MspInit+0xa0>)
 800256e:	699b      	ldr	r3, [r3, #24]
 8002570:	f003 0304 	and.w	r3, r3, #4
 8002574:	60bb      	str	r3, [r7, #8]
 8002576:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002578:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800257c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800257e:	2302      	movs	r3, #2
 8002580:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002582:	2303      	movs	r3, #3
 8002584:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002586:	f107 0310 	add.w	r3, r7, #16
 800258a:	4619      	mov	r1, r3
 800258c:	480f      	ldr	r0, [pc, #60]	@ (80025cc <HAL_UART_MspInit+0xa4>)
 800258e:	f000 ff8d 	bl	80034ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002592:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002596:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_INPUT;  // 
 8002598:	2300      	movs	r3, #0
 800259a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800259c:	2300      	movs	r3, #0
 800259e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025a0:	f107 0310 	add.w	r3, r7, #16
 80025a4:	4619      	mov	r1, r3
 80025a6:	4809      	ldr	r0, [pc, #36]	@ (80025cc <HAL_UART_MspInit+0xa4>)
 80025a8:	f000 ff80 	bl	80034ac <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80025ac:	2200      	movs	r2, #0
 80025ae:	2100      	movs	r1, #0
 80025b0:	2025      	movs	r0, #37	@ 0x25
 80025b2:	f000 fe92 	bl	80032da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80025b6:	2025      	movs	r0, #37	@ 0x25
 80025b8:	f000 feab 	bl	8003312 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80025bc:	bf00      	nop
 80025be:	3720      	adds	r7, #32
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	40013800 	.word	0x40013800
 80025c8:	40021000 	.word	0x40021000
 80025cc:	40010800 	.word	0x40010800

080025d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80025d4:	bf00      	nop
 80025d6:	e7fd      	b.n	80025d4 <NMI_Handler+0x4>

080025d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025d8:	b480      	push	{r7}
 80025da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025dc:	bf00      	nop
 80025de:	e7fd      	b.n	80025dc <HardFault_Handler+0x4>

080025e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025e4:	bf00      	nop
 80025e6:	e7fd      	b.n	80025e4 <MemManage_Handler+0x4>

080025e8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025ec:	bf00      	nop
 80025ee:	e7fd      	b.n	80025ec <BusFault_Handler+0x4>

080025f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025f4:	bf00      	nop
 80025f6:	e7fd      	b.n	80025f4 <UsageFault_Handler+0x4>

080025f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025fc:	bf00      	nop
 80025fe:	46bd      	mov	sp, r7
 8002600:	bc80      	pop	{r7}
 8002602:	4770      	bx	lr

08002604 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002608:	bf00      	nop
 800260a:	46bd      	mov	sp, r7
 800260c:	bc80      	pop	{r7}
 800260e:	4770      	bx	lr

08002610 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002614:	bf00      	nop
 8002616:	46bd      	mov	sp, r7
 8002618:	bc80      	pop	{r7}
 800261a:	4770      	bx	lr

0800261c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002620:	f000 fd44 	bl	80030ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002624:	bf00      	nop
 8002626:	bd80      	pop	{r7, pc}

08002628 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800262c:	4802      	ldr	r0, [pc, #8]	@ (8002638 <USART1_IRQHandler+0x10>)
 800262e:	f002 fa2d 	bl	8004a8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002632:	bf00      	nop
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	200001a4 	.word	0x200001a4

0800263c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b086      	sub	sp, #24
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002644:	4a14      	ldr	r2, [pc, #80]	@ (8002698 <_sbrk+0x5c>)
 8002646:	4b15      	ldr	r3, [pc, #84]	@ (800269c <_sbrk+0x60>)
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002650:	4b13      	ldr	r3, [pc, #76]	@ (80026a0 <_sbrk+0x64>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d102      	bne.n	800265e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002658:	4b11      	ldr	r3, [pc, #68]	@ (80026a0 <_sbrk+0x64>)
 800265a:	4a12      	ldr	r2, [pc, #72]	@ (80026a4 <_sbrk+0x68>)
 800265c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800265e:	4b10      	ldr	r3, [pc, #64]	@ (80026a0 <_sbrk+0x64>)
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4413      	add	r3, r2
 8002666:	693a      	ldr	r2, [r7, #16]
 8002668:	429a      	cmp	r2, r3
 800266a:	d207      	bcs.n	800267c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800266c:	f002 ffd4 	bl	8005618 <__errno>
 8002670:	4603      	mov	r3, r0
 8002672:	220c      	movs	r2, #12
 8002674:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002676:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800267a:	e009      	b.n	8002690 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800267c:	4b08      	ldr	r3, [pc, #32]	@ (80026a0 <_sbrk+0x64>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002682:	4b07      	ldr	r3, [pc, #28]	@ (80026a0 <_sbrk+0x64>)
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	4413      	add	r3, r2
 800268a:	4a05      	ldr	r2, [pc, #20]	@ (80026a0 <_sbrk+0x64>)
 800268c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800268e:	68fb      	ldr	r3, [r7, #12]
}
 8002690:	4618      	mov	r0, r3
 8002692:	3718      	adds	r7, #24
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}
 8002698:	20005000 	.word	0x20005000
 800269c:	00000400 	.word	0x00000400
 80026a0:	200001ec 	.word	0x200001ec
 80026a4:	20000350 	.word	0x20000350

080026a8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026ac:	bf00      	nop
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bc80      	pop	{r7}
 80026b2:	4770      	bx	lr

080026b4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80026b4:	f7ff fff8 	bl	80026a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80026b8:	480b      	ldr	r0, [pc, #44]	@ (80026e8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80026ba:	490c      	ldr	r1, [pc, #48]	@ (80026ec <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80026bc:	4a0c      	ldr	r2, [pc, #48]	@ (80026f0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80026be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026c0:	e002      	b.n	80026c8 <LoopCopyDataInit>

080026c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026c6:	3304      	adds	r3, #4

080026c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026cc:	d3f9      	bcc.n	80026c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026ce:	4a09      	ldr	r2, [pc, #36]	@ (80026f4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80026d0:	4c09      	ldr	r4, [pc, #36]	@ (80026f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80026d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026d4:	e001      	b.n	80026da <LoopFillZerobss>

080026d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026d8:	3204      	adds	r2, #4

080026da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026dc:	d3fb      	bcc.n	80026d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80026de:	f002 ffa1 	bl	8005624 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80026e2:	f7ff fc63 	bl	8001fac <main>
  bx lr
 80026e6:	4770      	bx	lr
  ldr r0, =_sdata
 80026e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026ec:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80026f0:	080068b8 	.word	0x080068b8
  ldr r2, =_sbss
 80026f4:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80026f8:	20000350 	.word	0x20000350

080026fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80026fc:	e7fe      	b.n	80026fc <ADC1_2_IRQHandler>

080026fe <hrun_clamp_speed>:
static float hrun_last_error = 0.0f;
static float hrun_integral = 0.0f;
static uint8_t hrun_lost_line_count = 0;

static int16_t hrun_clamp_speed(int16_t speed)
{
 80026fe:	b480      	push	{r7}
 8002700:	b083      	sub	sp, #12
 8002702:	af00      	add	r7, sp, #0
 8002704:	4603      	mov	r3, r0
 8002706:	80fb      	strh	r3, [r7, #6]
    if (speed > 1000)
 8002708:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800270c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002710:	dd03      	ble.n	800271a <hrun_clamp_speed+0x1c>
    {
        speed = 1000;
 8002712:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002716:	80fb      	strh	r3, [r7, #6]
 8002718:	e007      	b.n	800272a <hrun_clamp_speed+0x2c>
    }
    else if (speed < -1000)
 800271a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800271e:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 8002722:	da02      	bge.n	800272a <hrun_clamp_speed+0x2c>
    {
        speed = -1000;
 8002724:	f64f 4318 	movw	r3, #64536	@ 0xfc18
 8002728:	80fb      	strh	r3, [r7, #6]
    }
    return speed;
 800272a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800272e:	4618      	mov	r0, r3
 8002730:	370c      	adds	r7, #12
 8002732:	46bd      	mov	sp, r7
 8002734:	bc80      	pop	{r7}
 8002736:	4770      	bx	lr

08002738 <HRun_Init>:

void HRun_Init(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	af00      	add	r7, sp, #0
    GRAY_Init();
 800273c:	f7fe fc30 	bl	8000fa0 <GRAY_Init>
    MPU6050_Init();
 8002740:	f7fe fece 	bl	80014e0 <MPU6050_Init>
    Motor_Init();
 8002744:	f7fe fda4 	bl	8001290 <Motor_Init>
    Car_Move(0, 0);
 8002748:	2100      	movs	r1, #0
 800274a:	2000      	movs	r0, #0
 800274c:	f7fe fe6a 	bl	8001424 <Car_Move>
}
 8002750:	bf00      	nop
 8002752:	bd80      	pop	{r7, pc}

08002754 <HRun_ToggleLineMode>:
{
    hrun_base_speed = speed;
}

void HRun_ToggleLineMode(void)
{
 8002754:	b480      	push	{r7}
 8002756:	af00      	add	r7, sp, #0
    if (hrun_line_mode == LINE_MODE_BLACK) {
 8002758:	4b0c      	ldr	r3, [pc, #48]	@ (800278c <HRun_ToggleLineMode+0x38>)
 800275a:	781b      	ldrb	r3, [r3, #0]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d103      	bne.n	8002768 <HRun_ToggleLineMode+0x14>
        hrun_line_mode = LINE_MODE_WHITE;
 8002760:	4b0a      	ldr	r3, [pc, #40]	@ (800278c <HRun_ToggleLineMode+0x38>)
 8002762:	2201      	movs	r2, #1
 8002764:	701a      	strb	r2, [r3, #0]
 8002766:	e002      	b.n	800276e <HRun_ToggleLineMode+0x1a>
    } else {
        hrun_line_mode = LINE_MODE_BLACK;
 8002768:	4b08      	ldr	r3, [pc, #32]	@ (800278c <HRun_ToggleLineMode+0x38>)
 800276a:	2200      	movs	r2, #0
 800276c:	701a      	strb	r2, [r3, #0]
    }
    // 
    hrun_last_error = 0.0f;
 800276e:	4b08      	ldr	r3, [pc, #32]	@ (8002790 <HRun_ToggleLineMode+0x3c>)
 8002770:	f04f 0200 	mov.w	r2, #0
 8002774:	601a      	str	r2, [r3, #0]
    hrun_integral = 0.0f;
 8002776:	4b07      	ldr	r3, [pc, #28]	@ (8002794 <HRun_ToggleLineMode+0x40>)
 8002778:	f04f 0200 	mov.w	r2, #0
 800277c:	601a      	str	r2, [r3, #0]
    hrun_lost_line_count = 0;
 800277e:	4b06      	ldr	r3, [pc, #24]	@ (8002798 <HRun_ToggleLineMode+0x44>)
 8002780:	2200      	movs	r2, #0
 8002782:	701a      	strb	r2, [r3, #0]
}
 8002784:	bf00      	nop
 8002786:	46bd      	mov	sp, r7
 8002788:	bc80      	pop	{r7}
 800278a:	4770      	bx	lr
 800278c:	200001f4 	.word	0x200001f4
 8002790:	200001f8 	.word	0x200001f8
 8002794:	200001fc 	.word	0x200001fc
 8002798:	20000200 	.word	0x20000200

0800279c <HRun_GetLineModeName>:

const char* HRun_GetLineModeName(void)
{
 800279c:	b480      	push	{r7}
 800279e:	af00      	add	r7, sp, #0
    return (hrun_line_mode == LINE_MODE_BLACK) ? "BLACK" : "WHITE";
 80027a0:	4b05      	ldr	r3, [pc, #20]	@ (80027b8 <HRun_GetLineModeName+0x1c>)
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d101      	bne.n	80027ac <HRun_GetLineModeName+0x10>
 80027a8:	4b04      	ldr	r3, [pc, #16]	@ (80027bc <HRun_GetLineModeName+0x20>)
 80027aa:	e000      	b.n	80027ae <HRun_GetLineModeName+0x12>
 80027ac:	4b04      	ldr	r3, [pc, #16]	@ (80027c0 <HRun_GetLineModeName+0x24>)
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bc80      	pop	{r7}
 80027b4:	4770      	bx	lr
 80027b6:	bf00      	nop
 80027b8:	200001f4 	.word	0x200001f4
 80027bc:	08006040 	.word	0x08006040
 80027c0:	08006048 	.word	0x08006048

080027c4 <HRun_LineFollowStep>:

void HRun_LineFollowStep(void)
{
 80027c4:	b590      	push	{r4, r7, lr}
 80027c6:	b08d      	sub	sp, #52	@ 0x34
 80027c8:	af00      	add	r7, sp, #0
    uint8_t sensors = GRAY_ReadByte();
 80027ca:	f7fe fc95 	bl	80010f8 <GRAY_ReadByte>
 80027ce:	4603      	mov	r3, r0
 80027d0:	77fb      	strb	r3, [r7, #31]
    // 
    int8_t weights[8] = {
 80027d2:	4b5d      	ldr	r3, [pc, #372]	@ (8002948 <HRun_LineFollowStep+0x184>)
 80027d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	461a      	mov	r2, r3
 80027dc:	0152      	lsls	r2, r2, #5
 80027de:	1ad2      	subs	r2, r2, r3
 80027e0:	0092      	lsls	r2, r2, #2
 80027e2:	1ad3      	subs	r3, r2, r3
 80027e4:	005b      	lsls	r3, r3, #1
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	b25b      	sxtb	r3, r3
 80027ea:	703b      	strb	r3, [r7, #0]
 80027ec:	4b56      	ldr	r3, [pc, #344]	@ (8002948 <HRun_LineFollowStep+0x184>)
 80027ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	461a      	mov	r2, r3
 80027f6:	0192      	lsls	r2, r2, #6
 80027f8:	1ad2      	subs	r2, r2, r3
 80027fa:	0092      	lsls	r2, r2, #2
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	b25b      	sxtb	r3, r3
 8002802:	707b      	strb	r3, [r7, #1]
 8002804:	4b50      	ldr	r3, [pc, #320]	@ (8002948 <HRun_LineFollowStep+0x184>)
 8002806:	f9b3 3000 	ldrsh.w	r3, [r3]
 800280a:	b2db      	uxtb	r3, r3
 800280c:	461a      	mov	r2, r3
 800280e:	01d2      	lsls	r2, r2, #7
 8002810:	1ad3      	subs	r3, r2, r3
 8002812:	005b      	lsls	r3, r3, #1
 8002814:	b2db      	uxtb	r3, r3
 8002816:	b25b      	sxtb	r3, r3
 8002818:	70bb      	strb	r3, [r7, #2]
 800281a:	4b4b      	ldr	r3, [pc, #300]	@ (8002948 <HRun_LineFollowStep+0x184>)
 800281c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002820:	b2db      	uxtb	r3, r3
 8002822:	425b      	negs	r3, r3
 8002824:	b2db      	uxtb	r3, r3
 8002826:	b25b      	sxtb	r3, r3
 8002828:	70fb      	strb	r3, [r7, #3]
 800282a:	4b47      	ldr	r3, [pc, #284]	@ (8002948 <HRun_LineFollowStep+0x184>)
 800282c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002830:	b25b      	sxtb	r3, r3
 8002832:	713b      	strb	r3, [r7, #4]
 8002834:	4b44      	ldr	r3, [pc, #272]	@ (8002948 <HRun_LineFollowStep+0x184>)
 8002836:	f9b3 3000 	ldrsh.w	r3, [r3]
 800283a:	b2db      	uxtb	r3, r3
 800283c:	005b      	lsls	r3, r3, #1
 800283e:	b2db      	uxtb	r3, r3
 8002840:	b25b      	sxtb	r3, r3
 8002842:	717b      	strb	r3, [r7, #5]
 8002844:	4b40      	ldr	r3, [pc, #256]	@ (8002948 <HRun_LineFollowStep+0x184>)
 8002846:	f9b3 3000 	ldrsh.w	r3, [r3]
 800284a:	b2db      	uxtb	r3, r3
 800284c:	461a      	mov	r2, r3
 800284e:	0092      	lsls	r2, r2, #2
 8002850:	4413      	add	r3, r2
 8002852:	b2db      	uxtb	r3, r3
 8002854:	b25b      	sxtb	r3, r3
 8002856:	71bb      	strb	r3, [r7, #6]
 8002858:	4b3b      	ldr	r3, [pc, #236]	@ (8002948 <HRun_LineFollowStep+0x184>)
 800285a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800285e:	b2db      	uxtb	r3, r3
 8002860:	461a      	mov	r2, r3
 8002862:	0092      	lsls	r2, r2, #2
 8002864:	4413      	add	r3, r2
 8002866:	005b      	lsls	r3, r3, #1
 8002868:	b2db      	uxtb	r3, r3
 800286a:	b25b      	sxtb	r3, r3
 800286c:	71fb      	strb	r3, [r7, #7]
        -10 * hrun_weight_multiplier, -5 * hrun_weight_multiplier,
        -2 * hrun_weight_multiplier, -1 * hrun_weight_multiplier,
         1 * hrun_weight_multiplier,  2 * hrun_weight_multiplier,
         5 * hrun_weight_multiplier,  10 * hrun_weight_multiplier
    };
    int16_t sum = 0;
 800286e:	2300      	movs	r3, #0
 8002870:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    int16_t count = 0;
 8002872:	2300      	movs	r3, #0
 8002874:	85bb      	strh	r3, [r7, #44]	@ 0x2c

    for (int i = 0; i < 8; i++)
 8002876:	2300      	movs	r3, #0
 8002878:	62bb      	str	r3, [r7, #40]	@ 0x28
 800287a:	e036      	b.n	80028ea <HRun_LineFollowStep+0x126>
    {
        uint8_t sensor_value = (sensors >> i) & 0x01U;
 800287c:	7ffa      	ldrb	r2, [r7, #31]
 800287e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002880:	fa42 f303 	asr.w	r3, r2, r3
 8002884:	b2db      	uxtb	r3, r3
 8002886:	f003 0301 	and.w	r3, r3, #1
 800288a:	727b      	strb	r3, [r7, #9]
        
        // 
        uint8_t line_detected = 0;
 800288c:	2300      	movs	r3, #0
 800288e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (hrun_line_mode == LINE_MODE_BLACK) {
 8002892:	4b2e      	ldr	r3, [pc, #184]	@ (800294c <HRun_LineFollowStep+0x188>)
 8002894:	781b      	ldrb	r3, [r3, #0]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d108      	bne.n	80028ac <HRun_LineFollowStep+0xe8>
            line_detected = (sensor_value == 0U);  // 0
 800289a:	7a7b      	ldrb	r3, [r7, #9]
 800289c:	2b00      	cmp	r3, #0
 800289e:	bf0c      	ite	eq
 80028a0:	2301      	moveq	r3, #1
 80028a2:	2300      	movne	r3, #0
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80028aa:	e007      	b.n	80028bc <HRun_LineFollowStep+0xf8>
        } else {
            line_detected = (sensor_value == 1U);  // 1
 80028ac:	7a7b      	ldrb	r3, [r7, #9]
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	bf0c      	ite	eq
 80028b2:	2301      	moveq	r3, #1
 80028b4:	2300      	movne	r3, #0
 80028b6:	b2db      	uxtb	r3, r3
 80028b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }
        
        if (line_detected)
 80028bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d00f      	beq.n	80028e4 <HRun_LineFollowStep+0x120>
        {
            sum += weights[i];
 80028c4:	463a      	mov	r2, r7
 80028c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028c8:	4413      	add	r3, r2
 80028ca:	f993 3000 	ldrsb.w	r3, [r3]
 80028ce:	b29a      	uxth	r2, r3
 80028d0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80028d2:	4413      	add	r3, r2
 80028d4:	b29b      	uxth	r3, r3
 80028d6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
            count++;
 80028d8:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 80028dc:	b29b      	uxth	r3, r3
 80028de:	3301      	adds	r3, #1
 80028e0:	b29b      	uxth	r3, r3
 80028e2:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    for (int i = 0; i < 8; i++)
 80028e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028e6:	3301      	adds	r3, #1
 80028e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80028ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028ec:	2b07      	cmp	r3, #7
 80028ee:	ddc5      	ble.n	800287c <HRun_LineFollowStep+0xb8>
        }
    }

    float error = 0.0f;
 80028f0:	f04f 0300 	mov.w	r3, #0
 80028f4:	623b      	str	r3, [r7, #32]
    
    if (count > 0)
 80028f6:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	dd15      	ble.n	800292a <HRun_LineFollowStep+0x166>
    {
        // 
        error = (float)sum / (float)count;
 80028fe:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8002902:	4618      	mov	r0, r3
 8002904:	f7fe f90c 	bl	8000b20 <__aeabi_i2f>
 8002908:	4604      	mov	r4, r0
 800290a:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 800290e:	4618      	mov	r0, r3
 8002910:	f7fe f906 	bl	8000b20 <__aeabi_i2f>
 8002914:	4603      	mov	r3, r0
 8002916:	4619      	mov	r1, r3
 8002918:	4620      	mov	r0, r4
 800291a:	f7fe fa09 	bl	8000d30 <__aeabi_fdiv>
 800291e:	4603      	mov	r3, r0
 8002920:	623b      	str	r3, [r7, #32]
        hrun_lost_line_count = 0;  // 
 8002922:	4b0b      	ldr	r3, [pc, #44]	@ (8002950 <HRun_LineFollowStep+0x18c>)
 8002924:	2200      	movs	r2, #0
 8002926:	701a      	strb	r2, [r3, #0]
 8002928:	e01e      	b.n	8002968 <HRun_LineFollowStep+0x1a4>
    }
    else
    {
        // 
        hrun_lost_line_count++;
 800292a:	4b09      	ldr	r3, [pc, #36]	@ (8002950 <HRun_LineFollowStep+0x18c>)
 800292c:	781b      	ldrb	r3, [r3, #0]
 800292e:	3301      	adds	r3, #1
 8002930:	b2da      	uxtb	r2, r3
 8002932:	4b07      	ldr	r3, [pc, #28]	@ (8002950 <HRun_LineFollowStep+0x18c>)
 8002934:	701a      	strb	r2, [r3, #0]
        
        if (hrun_lost_line_count < 200)  // 
 8002936:	4b06      	ldr	r3, [pc, #24]	@ (8002950 <HRun_LineFollowStep+0x18c>)
 8002938:	781b      	ldrb	r3, [r3, #0]
 800293a:	2bc7      	cmp	r3, #199	@ 0xc7
 800293c:	d80c      	bhi.n	8002958 <HRun_LineFollowStep+0x194>
        {
            error = hrun_last_error;
 800293e:	4b05      	ldr	r3, [pc, #20]	@ (8002954 <HRun_LineFollowStep+0x190>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	623b      	str	r3, [r7, #32]
 8002944:	e010      	b.n	8002968 <HRun_LineFollowStep+0x1a4>
 8002946:	bf00      	nop
 8002948:	20000010 	.word	0x20000010
 800294c:	200001f4 	.word	0x200001f4
 8002950:	20000200 	.word	0x20000200
 8002954:	200001f8 	.word	0x200001f8
        }
        else
        {
            // 0
            error = hrun_last_error * 0.9f;
 8002958:	4b49      	ldr	r3, [pc, #292]	@ (8002a80 <HRun_LineFollowStep+0x2bc>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4949      	ldr	r1, [pc, #292]	@ (8002a84 <HRun_LineFollowStep+0x2c0>)
 800295e:	4618      	mov	r0, r3
 8002960:	f7fe f932 	bl	8000bc8 <__aeabi_fmul>
 8002964:	4603      	mov	r3, r0
 8002966:	623b      	str	r3, [r7, #32]
        }
    }

    // PID
    float derivative = error - hrun_last_error;
 8002968:	4b45      	ldr	r3, [pc, #276]	@ (8002a80 <HRun_LineFollowStep+0x2bc>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4619      	mov	r1, r3
 800296e:	6a38      	ldr	r0, [r7, #32]
 8002970:	f7fe f820 	bl	80009b4 <__aeabi_fsub>
 8002974:	4603      	mov	r3, r0
 8002976:	61bb      	str	r3, [r7, #24]
    hrun_integral += error;
 8002978:	4b43      	ldr	r3, [pc, #268]	@ (8002a88 <HRun_LineFollowStep+0x2c4>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	6a39      	ldr	r1, [r7, #32]
 800297e:	4618      	mov	r0, r3
 8002980:	f7fe f81a 	bl	80009b8 <__addsf3>
 8002984:	4603      	mov	r3, r0
 8002986:	461a      	mov	r2, r3
 8002988:	4b3f      	ldr	r3, [pc, #252]	@ (8002a88 <HRun_LineFollowStep+0x2c4>)
 800298a:	601a      	str	r2, [r3, #0]
    
    // 
    if (hrun_integral > 100.0f) hrun_integral = 100.0f;
 800298c:	4b3e      	ldr	r3, [pc, #248]	@ (8002a88 <HRun_LineFollowStep+0x2c4>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	493e      	ldr	r1, [pc, #248]	@ (8002a8c <HRun_LineFollowStep+0x2c8>)
 8002992:	4618      	mov	r0, r3
 8002994:	f7fe fad4 	bl	8000f40 <__aeabi_fcmpgt>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d002      	beq.n	80029a4 <HRun_LineFollowStep+0x1e0>
 800299e:	4b3a      	ldr	r3, [pc, #232]	@ (8002a88 <HRun_LineFollowStep+0x2c4>)
 80029a0:	4a3a      	ldr	r2, [pc, #232]	@ (8002a8c <HRun_LineFollowStep+0x2c8>)
 80029a2:	601a      	str	r2, [r3, #0]
    if (hrun_integral < -100.0f) hrun_integral = -100.0f;
 80029a4:	4b38      	ldr	r3, [pc, #224]	@ (8002a88 <HRun_LineFollowStep+0x2c4>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4939      	ldr	r1, [pc, #228]	@ (8002a90 <HRun_LineFollowStep+0x2cc>)
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7fe faaa 	bl	8000f04 <__aeabi_fcmplt>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d002      	beq.n	80029bc <HRun_LineFollowStep+0x1f8>
 80029b6:	4b34      	ldr	r3, [pc, #208]	@ (8002a88 <HRun_LineFollowStep+0x2c4>)
 80029b8:	4a35      	ldr	r2, [pc, #212]	@ (8002a90 <HRun_LineFollowStep+0x2cc>)
 80029ba:	601a      	str	r2, [r3, #0]
    
    hrun_last_error = error;
 80029bc:	4a30      	ldr	r2, [pc, #192]	@ (8002a80 <HRun_LineFollowStep+0x2bc>)
 80029be:	6a3b      	ldr	r3, [r7, #32]
 80029c0:	6013      	str	r3, [r2, #0]

    // Z
    float gyro_z = MPU6050_GetYawRate();
 80029c2:	f7fe fed5 	bl	8001770 <MPU6050_GetYawRate>
 80029c6:	6178      	str	r0, [r7, #20]
    
    // PID + I0
    float control = hrun_kp * error + 0.0f * hrun_integral + hrun_kd * derivative - hrun_kg * gyro_z;
 80029c8:	4b32      	ldr	r3, [pc, #200]	@ (8002a94 <HRun_LineFollowStep+0x2d0>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	6a39      	ldr	r1, [r7, #32]
 80029ce:	4618      	mov	r0, r3
 80029d0:	f7fe f8fa 	bl	8000bc8 <__aeabi_fmul>
 80029d4:	4603      	mov	r3, r0
 80029d6:	461c      	mov	r4, r3
 80029d8:	4b2b      	ldr	r3, [pc, #172]	@ (8002a88 <HRun_LineFollowStep+0x2c4>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f04f 0100 	mov.w	r1, #0
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7fe f8f1 	bl	8000bc8 <__aeabi_fmul>
 80029e6:	4603      	mov	r3, r0
 80029e8:	4619      	mov	r1, r3
 80029ea:	4620      	mov	r0, r4
 80029ec:	f7fd ffe4 	bl	80009b8 <__addsf3>
 80029f0:	4603      	mov	r3, r0
 80029f2:	461c      	mov	r4, r3
 80029f4:	4b28      	ldr	r3, [pc, #160]	@ (8002a98 <HRun_LineFollowStep+0x2d4>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	69b9      	ldr	r1, [r7, #24]
 80029fa:	4618      	mov	r0, r3
 80029fc:	f7fe f8e4 	bl	8000bc8 <__aeabi_fmul>
 8002a00:	4603      	mov	r3, r0
 8002a02:	4619      	mov	r1, r3
 8002a04:	4620      	mov	r0, r4
 8002a06:	f7fd ffd7 	bl	80009b8 <__addsf3>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	461c      	mov	r4, r3
 8002a0e:	4b23      	ldr	r3, [pc, #140]	@ (8002a9c <HRun_LineFollowStep+0x2d8>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	6979      	ldr	r1, [r7, #20]
 8002a14:	4618      	mov	r0, r3
 8002a16:	f7fe f8d7 	bl	8000bc8 <__aeabi_fmul>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	4620      	mov	r0, r4
 8002a20:	f7fd ffc8 	bl	80009b4 <__aeabi_fsub>
 8002a24:	4603      	mov	r3, r0
 8002a26:	613b      	str	r3, [r7, #16]
    int16_t turn = (int16_t)control;
 8002a28:	6938      	ldr	r0, [r7, #16]
 8002a2a:	f7fe fa93 	bl	8000f54 <__aeabi_f2iz>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	81fb      	strh	r3, [r7, #14]

    int16_t left_speed = hrun_clamp_speed(hrun_base_speed - turn);
 8002a32:	4b1b      	ldr	r3, [pc, #108]	@ (8002aa0 <HRun_LineFollowStep+0x2dc>)
 8002a34:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a38:	b29a      	uxth	r2, r3
 8002a3a:	89fb      	ldrh	r3, [r7, #14]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	b29b      	uxth	r3, r3
 8002a40:	b21b      	sxth	r3, r3
 8002a42:	4618      	mov	r0, r3
 8002a44:	f7ff fe5b 	bl	80026fe <hrun_clamp_speed>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	81bb      	strh	r3, [r7, #12]
    int16_t right_speed = hrun_clamp_speed(hrun_base_speed + turn);
 8002a4c:	4b14      	ldr	r3, [pc, #80]	@ (8002aa0 <HRun_LineFollowStep+0x2dc>)
 8002a4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a52:	b29a      	uxth	r2, r3
 8002a54:	89fb      	ldrh	r3, [r7, #14]
 8002a56:	4413      	add	r3, r2
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	b21b      	sxth	r3, r3
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f7ff fe4e 	bl	80026fe <hrun_clamp_speed>
 8002a62:	4603      	mov	r3, r0
 8002a64:	817b      	strh	r3, [r7, #10]

    Car_Move(left_speed, right_speed);
 8002a66:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002a6a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002a6e:	4611      	mov	r1, r2
 8002a70:	4618      	mov	r0, r3
 8002a72:	f7fe fcd7 	bl	8001424 <Car_Move>
}
 8002a76:	bf00      	nop
 8002a78:	3734      	adds	r7, #52	@ 0x34
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd90      	pop	{r4, r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	200001f8 	.word	0x200001f8
 8002a84:	3f666666 	.word	0x3f666666
 8002a88:	200001fc 	.word	0x200001fc
 8002a8c:	42c80000 	.word	0x42c80000
 8002a90:	c2c80000 	.word	0xc2c80000
 8002a94:	20000008 	.word	0x20000008
 8002a98:	200001f0 	.word	0x200001f0
 8002a9c:	2000000c 	.word	0x2000000c
 8002aa0:	20000004 	.word	0x20000004

08002aa4 <parse_float>:
 * @brief 
 * @param str 
 * @return 
 */
static float parse_float(const char* str)
{
 8002aa4:	b590      	push	{r4, r7, lr}
 8002aa6:	b089      	sub	sp, #36	@ 0x24
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
    float result = 0.0f;
 8002aac:	f04f 0300 	mov.w	r3, #0
 8002ab0:	61fb      	str	r3, [r7, #28]
    float fraction = 0.0f;
 8002ab2:	f04f 0300 	mov.w	r3, #0
 8002ab6:	61bb      	str	r3, [r7, #24]
    int divisor = 1;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	617b      	str	r3, [r7, #20]
    int sign = 1;
 8002abc:	2301      	movs	r3, #1
 8002abe:	613b      	str	r3, [r7, #16]
    int in_fraction = 0;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	60fb      	str	r3, [r7, #12]
    
    // 
    while (*str == ' ' || *str == '\t') {
 8002ac4:	e002      	b.n	8002acc <parse_float+0x28>
        str++;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	3301      	adds	r3, #1
 8002aca:	607b      	str	r3, [r7, #4]
    while (*str == ' ' || *str == '\t') {
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	781b      	ldrb	r3, [r3, #0]
 8002ad0:	2b20      	cmp	r3, #32
 8002ad2:	d0f8      	beq.n	8002ac6 <parse_float+0x22>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	781b      	ldrb	r3, [r3, #0]
 8002ad8:	2b09      	cmp	r3, #9
 8002ada:	d0f4      	beq.n	8002ac6 <parse_float+0x22>
    }
    
    // 
    if (*str == '-') {
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	2b2d      	cmp	r3, #45	@ 0x2d
 8002ae2:	d106      	bne.n	8002af2 <parse_float+0x4e>
        sign = -1;
 8002ae4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002ae8:	613b      	str	r3, [r7, #16]
        str++;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	3301      	adds	r3, #1
 8002aee:	607b      	str	r3, [r7, #4]
 8002af0:	e059      	b.n	8002ba6 <parse_float+0x102>
    } else if (*str == '+') {
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	2b2b      	cmp	r3, #43	@ 0x2b
 8002af8:	d155      	bne.n	8002ba6 <parse_float+0x102>
        str++;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	3301      	adds	r3, #1
 8002afe:	607b      	str	r3, [r7, #4]
    }
    
    // 
    while (*str) {
 8002b00:	e051      	b.n	8002ba6 <parse_float+0x102>
        if (*str >= '0' && *str <= '9') {
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	781b      	ldrb	r3, [r3, #0]
 8002b06:	2b2f      	cmp	r3, #47	@ 0x2f
 8002b08:	d934      	bls.n	8002b74 <parse_float+0xd0>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	781b      	ldrb	r3, [r3, #0]
 8002b0e:	2b39      	cmp	r3, #57	@ 0x39
 8002b10:	d830      	bhi.n	8002b74 <parse_float+0xd0>
            if (in_fraction) {
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d019      	beq.n	8002b4c <parse_float+0xa8>
                fraction = fraction * 10.0f + (*str - '0');
 8002b18:	4932      	ldr	r1, [pc, #200]	@ (8002be4 <parse_float+0x140>)
 8002b1a:	69b8      	ldr	r0, [r7, #24]
 8002b1c:	f7fe f854 	bl	8000bc8 <__aeabi_fmul>
 8002b20:	4603      	mov	r3, r0
 8002b22:	461c      	mov	r4, r3
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	3b30      	subs	r3, #48	@ 0x30
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f7fd fff8 	bl	8000b20 <__aeabi_i2f>
 8002b30:	4603      	mov	r3, r0
 8002b32:	4619      	mov	r1, r3
 8002b34:	4620      	mov	r0, r4
 8002b36:	f7fd ff3f 	bl	80009b8 <__addsf3>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	61bb      	str	r3, [r7, #24]
                divisor *= 10;
 8002b3e:	697a      	ldr	r2, [r7, #20]
 8002b40:	4613      	mov	r3, r2
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	4413      	add	r3, r2
 8002b46:	005b      	lsls	r3, r3, #1
 8002b48:	617b      	str	r3, [r7, #20]
            if (in_fraction) {
 8002b4a:	e029      	b.n	8002ba0 <parse_float+0xfc>
            } else {
                result = result * 10.0f + (*str - '0');
 8002b4c:	4925      	ldr	r1, [pc, #148]	@ (8002be4 <parse_float+0x140>)
 8002b4e:	69f8      	ldr	r0, [r7, #28]
 8002b50:	f7fe f83a 	bl	8000bc8 <__aeabi_fmul>
 8002b54:	4603      	mov	r3, r0
 8002b56:	461c      	mov	r4, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	3b30      	subs	r3, #48	@ 0x30
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f7fd ffde 	bl	8000b20 <__aeabi_i2f>
 8002b64:	4603      	mov	r3, r0
 8002b66:	4619      	mov	r1, r3
 8002b68:	4620      	mov	r0, r4
 8002b6a:	f7fd ff25 	bl	80009b8 <__addsf3>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	61fb      	str	r3, [r7, #28]
            if (in_fraction) {
 8002b72:	e015      	b.n	8002ba0 <parse_float+0xfc>
            }
        } else if (*str == '.' && !in_fraction) {
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	781b      	ldrb	r3, [r3, #0]
 8002b78:	2b2e      	cmp	r3, #46	@ 0x2e
 8002b7a:	d105      	bne.n	8002b88 <parse_float+0xe4>
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d102      	bne.n	8002b88 <parse_float+0xe4>
            in_fraction = 1;
 8002b82:	2301      	movs	r3, #1
 8002b84:	60fb      	str	r3, [r7, #12]
 8002b86:	e00b      	b.n	8002ba0 <parse_float+0xfc>
        } else if (*str == ' ' || *str == '\t' || *str == '\r' || *str == '\n') {
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	2b20      	cmp	r3, #32
 8002b8e:	d00e      	beq.n	8002bae <parse_float+0x10a>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	781b      	ldrb	r3, [r3, #0]
 8002b94:	2b09      	cmp	r3, #9
 8002b96:	d00a      	beq.n	8002bae <parse_float+0x10a>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	781b      	ldrb	r3, [r3, #0]
 8002b9c:	2b0d      	cmp	r3, #13
 8002b9e:	e006      	b.n	8002bae <parse_float+0x10a>
            break;  // 
        } else {
            break;  // 
        }
        str++;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	3301      	adds	r3, #1
 8002ba4:	607b      	str	r3, [r7, #4]
    while (*str) {
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	781b      	ldrb	r3, [r3, #0]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d1a9      	bne.n	8002b02 <parse_float+0x5e>
    }
    
    return sign * (result + fraction / divisor);
 8002bae:	6938      	ldr	r0, [r7, #16]
 8002bb0:	f7fd ffb6 	bl	8000b20 <__aeabi_i2f>
 8002bb4:	4604      	mov	r4, r0
 8002bb6:	6978      	ldr	r0, [r7, #20]
 8002bb8:	f7fd ffb2 	bl	8000b20 <__aeabi_i2f>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	69b8      	ldr	r0, [r7, #24]
 8002bc2:	f7fe f8b5 	bl	8000d30 <__aeabi_fdiv>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	69f9      	ldr	r1, [r7, #28]
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f7fd fef4 	bl	80009b8 <__addsf3>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	4620      	mov	r0, r4
 8002bd6:	f7fd fff7 	bl	8000bc8 <__aeabi_fmul>
 8002bda:	4603      	mov	r3, r0
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3724      	adds	r7, #36	@ 0x24
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd90      	pop	{r4, r7, pc}
 8002be4:	41200000 	.word	0x41200000

08002be8 <Set_ProcessCommand>:
/**
 * @brief 
 * @param cmd 
 */
void Set_ProcessCommand(char* cmd)
{
 8002be8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bea:	b0ad      	sub	sp, #180	@ 0xb4
 8002bec:	af08      	add	r7, sp, #32
 8002bee:	6078      	str	r0, [r7, #4]
    char param[10];
    char* space_pos;
    float value;
    
    // 
    sprintf(response, "DEBUG: Received cmd='%s' len=%d\r\n", cmd, (int)strlen(cmd));
 8002bf0:	6878      	ldr	r0, [r7, #4]
 8002bf2:	f7fd fab5 	bl	8000160 <strlen>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	f107 0018 	add.w	r0, r7, #24
 8002bfc:	687a      	ldr	r2, [r7, #4]
 8002bfe:	49b5      	ldr	r1, [pc, #724]	@ (8002ed4 <Set_ProcessCommand+0x2ec>)
 8002c00:	f002 fcae 	bl	8005560 <siprintf>
    usart_send_string(response);
 8002c04:	f107 0318 	add.w	r3, r7, #24
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7ff f90d 	bl	8001e28 <usart_send_string>
    
    // 
    int len = strlen(cmd);
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f7fd faa6 	bl	8000160 <strlen>
 8002c14:	4603      	mov	r3, r0
 8002c16:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    while (len > 0 && (cmd[len-1] == '\r' || cmd[len-1] == '\n' || cmd[len-1] == ' ')) {
 8002c1a:	e00b      	b.n	8002c34 <Set_ProcessCommand+0x4c>
        cmd[len-1] = '\0';
 8002c1c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c20:	3b01      	subs	r3, #1
 8002c22:	687a      	ldr	r2, [r7, #4]
 8002c24:	4413      	add	r3, r2
 8002c26:	2200      	movs	r2, #0
 8002c28:	701a      	strb	r2, [r3, #0]
        len--;
 8002c2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c2e:	3b01      	subs	r3, #1
 8002c30:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    while (len > 0 && (cmd[len-1] == '\r' || cmd[len-1] == '\n' || cmd[len-1] == ' ')) {
 8002c34:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	dd17      	ble.n	8002c6c <Set_ProcessCommand+0x84>
 8002c3c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c40:	3b01      	subs	r3, #1
 8002c42:	687a      	ldr	r2, [r7, #4]
 8002c44:	4413      	add	r3, r2
 8002c46:	781b      	ldrb	r3, [r3, #0]
 8002c48:	2b0d      	cmp	r3, #13
 8002c4a:	d0e7      	beq.n	8002c1c <Set_ProcessCommand+0x34>
 8002c4c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c50:	3b01      	subs	r3, #1
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	4413      	add	r3, r2
 8002c56:	781b      	ldrb	r3, [r3, #0]
 8002c58:	2b0a      	cmp	r3, #10
 8002c5a:	d0df      	beq.n	8002c1c <Set_ProcessCommand+0x34>
 8002c5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c60:	3b01      	subs	r3, #1
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	4413      	add	r3, r2
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	2b20      	cmp	r3, #32
 8002c6a:	d0d7      	beq.n	8002c1c <Set_ProcessCommand+0x34>
    }
    
    // 
    space_pos = strchr(cmd, ' ');
 8002c6c:	2120      	movs	r1, #32
 8002c6e:	6878      	ldr	r0, [r7, #4]
 8002c70:	f002 fca0 	bl	80055b4 <strchr>
 8002c74:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    
    if (space_pos != NULL) {
 8002c78:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	f000 814d 	beq.w	8002f1c <Set_ProcessCommand+0x334>
        // 
        int param_len = space_pos - cmd;
 8002c82:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
        if (param_len >= sizeof(param)) param_len = sizeof(param) - 1;
 8002c8e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002c92:	2b09      	cmp	r3, #9
 8002c94:	d902      	bls.n	8002c9c <Set_ProcessCommand+0xb4>
 8002c96:	2309      	movs	r3, #9
 8002c98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
        strncpy(param, cmd, param_len);
 8002c9c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8002ca0:	f107 030c 	add.w	r3, r7, #12
 8002ca4:	6879      	ldr	r1, [r7, #4]
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f002 fca3 	bl	80055f2 <strncpy>
        param[param_len] = '\0';
 8002cac:	f107 020c 	add.w	r2, r7, #12
 8002cb0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002cb4:	4413      	add	r3, r2
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	701a      	strb	r2, [r3, #0]
        
        // 
        char* value_str = space_pos + 1;
 8002cba:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002cbe:	3301      	adds	r3, #1
 8002cc0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        while (*value_str == ' ') value_str++;
 8002cc4:	e004      	b.n	8002cd0 <Set_ProcessCommand+0xe8>
 8002cc6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002cca:	3301      	adds	r3, #1
 8002ccc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002cd0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002cd4:	781b      	ldrb	r3, [r3, #0]
 8002cd6:	2b20      	cmp	r3, #32
 8002cd8:	d0f5      	beq.n	8002cc6 <Set_ProcessCommand+0xde>
        
        // 
        value = parse_float(value_str);
 8002cda:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 8002cde:	f7ff fee1 	bl	8002aa4 <parse_float>
 8002ce2:	67f8      	str	r0, [r7, #124]	@ 0x7c
        
        // 
        sprintf(response, "DEBUG: param='%s' value_str='%s' value=%.2f\r\n", param, value_str, value);
 8002ce4:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8002ce6:	f7fd fba7 	bl	8000438 <__aeabi_f2d>
 8002cea:	4602      	mov	r2, r0
 8002cec:	460b      	mov	r3, r1
 8002cee:	f107 010c 	add.w	r1, r7, #12
 8002cf2:	f107 0018 	add.w	r0, r7, #24
 8002cf6:	e9cd 2300 	strd	r2, r3, [sp]
 8002cfa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002cfe:	460a      	mov	r2, r1
 8002d00:	4975      	ldr	r1, [pc, #468]	@ (8002ed8 <Set_ProcessCommand+0x2f0>)
 8002d02:	f002 fc2d 	bl	8005560 <siprintf>
        usart_send_string(response);
 8002d06:	f107 0318 	add.w	r3, r7, #24
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f7ff f88c 	bl	8001e28 <usart_send_string>
        
        // Kp
        if (strcmp(param, "KP") == 0) {
 8002d10:	f107 030c 	add.w	r3, r7, #12
 8002d14:	4971      	ldr	r1, [pc, #452]	@ (8002edc <Set_ProcessCommand+0x2f4>)
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7fd fa18 	bl	800014c <strcmp>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d114      	bne.n	8002d4c <Set_ProcessCommand+0x164>
            hrun_kp = value;
 8002d22:	4a6f      	ldr	r2, [pc, #444]	@ (8002ee0 <Set_ProcessCommand+0x2f8>)
 8002d24:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002d26:	6013      	str	r3, [r2, #0]
            sprintf(response, "OK: Kp=%.1f\r\n", hrun_kp);
 8002d28:	4b6d      	ldr	r3, [pc, #436]	@ (8002ee0 <Set_ProcessCommand+0x2f8>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f7fd fb83 	bl	8000438 <__aeabi_f2d>
 8002d32:	4602      	mov	r2, r0
 8002d34:	460b      	mov	r3, r1
 8002d36:	f107 0018 	add.w	r0, r7, #24
 8002d3a:	496a      	ldr	r1, [pc, #424]	@ (8002ee4 <Set_ProcessCommand+0x2fc>)
 8002d3c:	f002 fc10 	bl	8005560 <siprintf>
            usart_send_string(response);
 8002d40:	f107 0318 	add.w	r3, r7, #24
 8002d44:	4618      	mov	r0, r3
 8002d46:	f7ff f86f 	bl	8001e28 <usart_send_string>
        usart_send_string("HELP      - Show this\r\n");
    }
    else {
        usart_send_string("ERROR: Invalid cmd\r\n");
    }
}
 8002d4a:	e141      	b.n	8002fd0 <Set_ProcessCommand+0x3e8>
        else if (strcmp(param, "KD") == 0) {
 8002d4c:	f107 030c 	add.w	r3, r7, #12
 8002d50:	4965      	ldr	r1, [pc, #404]	@ (8002ee8 <Set_ProcessCommand+0x300>)
 8002d52:	4618      	mov	r0, r3
 8002d54:	f7fd f9fa 	bl	800014c <strcmp>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d114      	bne.n	8002d88 <Set_ProcessCommand+0x1a0>
            hrun_kd = value;
 8002d5e:	4a63      	ldr	r2, [pc, #396]	@ (8002eec <Set_ProcessCommand+0x304>)
 8002d60:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002d62:	6013      	str	r3, [r2, #0]
            sprintf(response, "OK: Kd=%.1f\r\n", hrun_kd);
 8002d64:	4b61      	ldr	r3, [pc, #388]	@ (8002eec <Set_ProcessCommand+0x304>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7fd fb65 	bl	8000438 <__aeabi_f2d>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	460b      	mov	r3, r1
 8002d72:	f107 0018 	add.w	r0, r7, #24
 8002d76:	495e      	ldr	r1, [pc, #376]	@ (8002ef0 <Set_ProcessCommand+0x308>)
 8002d78:	f002 fbf2 	bl	8005560 <siprintf>
            usart_send_string(response);
 8002d7c:	f107 0318 	add.w	r3, r7, #24
 8002d80:	4618      	mov	r0, r3
 8002d82:	f7ff f851 	bl	8001e28 <usart_send_string>
}
 8002d86:	e123      	b.n	8002fd0 <Set_ProcessCommand+0x3e8>
        else if (strcmp(param, "KG") == 0) {
 8002d88:	f107 030c 	add.w	r3, r7, #12
 8002d8c:	4959      	ldr	r1, [pc, #356]	@ (8002ef4 <Set_ProcessCommand+0x30c>)
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7fd f9dc 	bl	800014c <strcmp>
 8002d94:	4603      	mov	r3, r0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d114      	bne.n	8002dc4 <Set_ProcessCommand+0x1dc>
            hrun_kg = value;
 8002d9a:	4a57      	ldr	r2, [pc, #348]	@ (8002ef8 <Set_ProcessCommand+0x310>)
 8002d9c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002d9e:	6013      	str	r3, [r2, #0]
            sprintf(response, "OK: Kg=%.2f\r\n", hrun_kg);
 8002da0:	4b55      	ldr	r3, [pc, #340]	@ (8002ef8 <Set_ProcessCommand+0x310>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7fd fb47 	bl	8000438 <__aeabi_f2d>
 8002daa:	4602      	mov	r2, r0
 8002dac:	460b      	mov	r3, r1
 8002dae:	f107 0018 	add.w	r0, r7, #24
 8002db2:	4952      	ldr	r1, [pc, #328]	@ (8002efc <Set_ProcessCommand+0x314>)
 8002db4:	f002 fbd4 	bl	8005560 <siprintf>
            usart_send_string(response);
 8002db8:	f107 0318 	add.w	r3, r7, #24
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7ff f833 	bl	8001e28 <usart_send_string>
}
 8002dc2:	e105      	b.n	8002fd0 <Set_ProcessCommand+0x3e8>
        else if (strcmp(param, "SPD") == 0) {
 8002dc4:	f107 030c 	add.w	r3, r7, #12
 8002dc8:	494d      	ldr	r1, [pc, #308]	@ (8002f00 <Set_ProcessCommand+0x318>)
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7fd f9be 	bl	800014c <strcmp>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d116      	bne.n	8002e04 <Set_ProcessCommand+0x21c>
            hrun_base_speed = (int16_t)value;
 8002dd6:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8002dd8:	f7fe f8bc 	bl	8000f54 <__aeabi_f2iz>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	b21a      	sxth	r2, r3
 8002de0:	4b48      	ldr	r3, [pc, #288]	@ (8002f04 <Set_ProcessCommand+0x31c>)
 8002de2:	801a      	strh	r2, [r3, #0]
            sprintf(response, "OK: Spd=%d\r\n", hrun_base_speed);
 8002de4:	4b47      	ldr	r3, [pc, #284]	@ (8002f04 <Set_ProcessCommand+0x31c>)
 8002de6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002dea:	461a      	mov	r2, r3
 8002dec:	f107 0318 	add.w	r3, r7, #24
 8002df0:	4945      	ldr	r1, [pc, #276]	@ (8002f08 <Set_ProcessCommand+0x320>)
 8002df2:	4618      	mov	r0, r3
 8002df4:	f002 fbb4 	bl	8005560 <siprintf>
            usart_send_string(response);
 8002df8:	f107 0318 	add.w	r3, r7, #24
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f7ff f813 	bl	8001e28 <usart_send_string>
}
 8002e02:	e0e5      	b.n	8002fd0 <Set_ProcessCommand+0x3e8>
        else if (strcmp(param, "PM") == 0) {
 8002e04:	f107 030c 	add.w	r3, r7, #12
 8002e08:	4940      	ldr	r1, [pc, #256]	@ (8002f0c <Set_ProcessCommand+0x324>)
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f7fd f99e 	bl	800014c <strcmp>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d14f      	bne.n	8002eb6 <Set_ProcessCommand+0x2ce>
            hrun_weight_multiplier = (int16_t)value;
 8002e16:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8002e18:	f7fe f89c 	bl	8000f54 <__aeabi_f2iz>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	b21a      	sxth	r2, r3
 8002e20:	4b3b      	ldr	r3, [pc, #236]	@ (8002f10 <Set_ProcessCommand+0x328>)
 8002e22:	801a      	strh	r2, [r3, #0]
            sprintf(response, "OK: PM=%d (weights: %d,%d,%d,%d,%d,%d,%d,%d)\r\n", 
 8002e24:	4b3a      	ldr	r3, [pc, #232]	@ (8002f10 <Set_ProcessCommand+0x328>)
 8002e26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e2a:	469c      	mov	ip, r3
 8002e2c:	4b38      	ldr	r3, [pc, #224]	@ (8002f10 <Set_ProcessCommand+0x328>)
 8002e2e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e32:	461a      	mov	r2, r3
 8002e34:	4613      	mov	r3, r2
 8002e36:	079b      	lsls	r3, r3, #30
 8002e38:	1a9b      	subs	r3, r3, r2
 8002e3a:	009b      	lsls	r3, r3, #2
 8002e3c:	469e      	mov	lr, r3
 8002e3e:	4b34      	ldr	r3, [pc, #208]	@ (8002f10 <Set_ProcessCommand+0x328>)
 8002e40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e44:	461a      	mov	r2, r3
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	1ad2      	subs	r2, r2, r3
 8002e4a:	4b31      	ldr	r3, [pc, #196]	@ (8002f10 <Set_ProcessCommand+0x328>)
 8002e4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e50:	4619      	mov	r1, r3
 8002e52:	460b      	mov	r3, r1
 8002e54:	07db      	lsls	r3, r3, #31
 8002e56:	1a5b      	subs	r3, r3, r1
 8002e58:	005b      	lsls	r3, r3, #1
 8002e5a:	461e      	mov	r6, r3
 8002e5c:	4b2c      	ldr	r3, [pc, #176]	@ (8002f10 <Set_ProcessCommand+0x328>)
 8002e5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e62:	4259      	negs	r1, r3
 8002e64:	4b2a      	ldr	r3, [pc, #168]	@ (8002f10 <Set_ProcessCommand+0x328>)
 8002e66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e6a:	603b      	str	r3, [r7, #0]
 8002e6c:	4b28      	ldr	r3, [pc, #160]	@ (8002f10 <Set_ProcessCommand+0x328>)
 8002e6e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e72:	0058      	lsls	r0, r3, #1
 8002e74:	4b26      	ldr	r3, [pc, #152]	@ (8002f10 <Set_ProcessCommand+0x328>)
 8002e76:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e7a:	461c      	mov	r4, r3
 8002e7c:	4623      	mov	r3, r4
 8002e7e:	005b      	lsls	r3, r3, #1
 8002e80:	4423      	add	r3, r4
 8002e82:	4c23      	ldr	r4, [pc, #140]	@ (8002f10 <Set_ProcessCommand+0x328>)
 8002e84:	f9b4 4000 	ldrsh.w	r4, [r4]
 8002e88:	00a4      	lsls	r4, r4, #2
 8002e8a:	f107 0518 	add.w	r5, r7, #24
 8002e8e:	9406      	str	r4, [sp, #24]
 8002e90:	9305      	str	r3, [sp, #20]
 8002e92:	9004      	str	r0, [sp, #16]
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	9303      	str	r3, [sp, #12]
 8002e98:	9102      	str	r1, [sp, #8]
 8002e9a:	9601      	str	r6, [sp, #4]
 8002e9c:	9200      	str	r2, [sp, #0]
 8002e9e:	4673      	mov	r3, lr
 8002ea0:	4662      	mov	r2, ip
 8002ea2:	491c      	ldr	r1, [pc, #112]	@ (8002f14 <Set_ProcessCommand+0x32c>)
 8002ea4:	4628      	mov	r0, r5
 8002ea6:	f002 fb5b 	bl	8005560 <siprintf>
            usart_send_string(response);
 8002eaa:	f107 0318 	add.w	r3, r7, #24
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f7fe ffba 	bl	8001e28 <usart_send_string>
}
 8002eb4:	e08c      	b.n	8002fd0 <Set_ProcessCommand+0x3e8>
            sprintf(response, "ERROR: Unknown param '%s'\r\n", param);
 8002eb6:	f107 020c 	add.w	r2, r7, #12
 8002eba:	f107 0318 	add.w	r3, r7, #24
 8002ebe:	4916      	ldr	r1, [pc, #88]	@ (8002f18 <Set_ProcessCommand+0x330>)
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	f002 fb4d 	bl	8005560 <siprintf>
            usart_send_string(response);
 8002ec6:	f107 0318 	add.w	r3, r7, #24
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f7fe ffac 	bl	8001e28 <usart_send_string>
}
 8002ed0:	e07e      	b.n	8002fd0 <Set_ProcessCommand+0x3e8>
 8002ed2:	bf00      	nop
 8002ed4:	08006050 	.word	0x08006050
 8002ed8:	08006074 	.word	0x08006074
 8002edc:	080060a4 	.word	0x080060a4
 8002ee0:	20000008 	.word	0x20000008
 8002ee4:	080060a8 	.word	0x080060a8
 8002ee8:	080060b8 	.word	0x080060b8
 8002eec:	200001f0 	.word	0x200001f0
 8002ef0:	080060bc 	.word	0x080060bc
 8002ef4:	080060cc 	.word	0x080060cc
 8002ef8:	2000000c 	.word	0x2000000c
 8002efc:	080060d0 	.word	0x080060d0
 8002f00:	080060e0 	.word	0x080060e0
 8002f04:	20000004 	.word	0x20000004
 8002f08:	080060e4 	.word	0x080060e4
 8002f0c:	080060f4 	.word	0x080060f4
 8002f10:	20000010 	.word	0x20000010
 8002f14:	080060f8 	.word	0x080060f8
 8002f18:	08006128 	.word	0x08006128
    else if (strncmp(cmd, "GET", 3) == 0) {
 8002f1c:	2203      	movs	r2, #3
 8002f1e:	492e      	ldr	r1, [pc, #184]	@ (8002fd8 <Set_ProcessCommand+0x3f0>)
 8002f20:	6878      	ldr	r0, [r7, #4]
 8002f22:	f002 fb54 	bl	80055ce <strncmp>
 8002f26:	4603      	mov	r3, r0
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d12d      	bne.n	8002f88 <Set_ProcessCommand+0x3a0>
        sprintf(response, "Kp:%d Kd:%d Kg:%d Spd:%d PM:%d\r\n",
 8002f2c:	4b2b      	ldr	r3, [pc, #172]	@ (8002fdc <Set_ProcessCommand+0x3f4>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4618      	mov	r0, r3
 8002f32:	f7fe f80f 	bl	8000f54 <__aeabi_f2iz>
 8002f36:	4604      	mov	r4, r0
 8002f38:	4b29      	ldr	r3, [pc, #164]	@ (8002fe0 <Set_ProcessCommand+0x3f8>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f7fe f809 	bl	8000f54 <__aeabi_f2iz>
 8002f42:	4605      	mov	r5, r0
                (int)hrun_kp, (int)hrun_kd, (int)(hrun_kg * 10), hrun_base_speed, hrun_weight_multiplier);
 8002f44:	4b27      	ldr	r3, [pc, #156]	@ (8002fe4 <Set_ProcessCommand+0x3fc>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4927      	ldr	r1, [pc, #156]	@ (8002fe8 <Set_ProcessCommand+0x400>)
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f7fd fe3c 	bl	8000bc8 <__aeabi_fmul>
 8002f50:	4603      	mov	r3, r0
        sprintf(response, "Kp:%d Kd:%d Kg:%d Spd:%d PM:%d\r\n",
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7fd fffe 	bl	8000f54 <__aeabi_f2iz>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	4a24      	ldr	r2, [pc, #144]	@ (8002fec <Set_ProcessCommand+0x404>)
 8002f5c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002f60:	4611      	mov	r1, r2
 8002f62:	4a23      	ldr	r2, [pc, #140]	@ (8002ff0 <Set_ProcessCommand+0x408>)
 8002f64:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002f68:	f107 0018 	add.w	r0, r7, #24
 8002f6c:	9202      	str	r2, [sp, #8]
 8002f6e:	9101      	str	r1, [sp, #4]
 8002f70:	9300      	str	r3, [sp, #0]
 8002f72:	462b      	mov	r3, r5
 8002f74:	4622      	mov	r2, r4
 8002f76:	491f      	ldr	r1, [pc, #124]	@ (8002ff4 <Set_ProcessCommand+0x40c>)
 8002f78:	f002 faf2 	bl	8005560 <siprintf>
        usart_send_string(response);
 8002f7c:	f107 0318 	add.w	r3, r7, #24
 8002f80:	4618      	mov	r0, r3
 8002f82:	f7fe ff51 	bl	8001e28 <usart_send_string>
}
 8002f86:	e023      	b.n	8002fd0 <Set_ProcessCommand+0x3e8>
    else if (strncmp(cmd, "HELP", 4) == 0) {
 8002f88:	2204      	movs	r2, #4
 8002f8a:	491b      	ldr	r1, [pc, #108]	@ (8002ff8 <Set_ProcessCommand+0x410>)
 8002f8c:	6878      	ldr	r0, [r7, #4]
 8002f8e:	f002 fb1e 	bl	80055ce <strncmp>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d118      	bne.n	8002fca <Set_ProcessCommand+0x3e2>
        usart_send_string("=== Commands ===\r\n");
 8002f98:	4818      	ldr	r0, [pc, #96]	@ (8002ffc <Set_ProcessCommand+0x414>)
 8002f9a:	f7fe ff45 	bl	8001e28 <usart_send_string>
        usart_send_string("KP <val>  - Set Kp\r\n");
 8002f9e:	4818      	ldr	r0, [pc, #96]	@ (8003000 <Set_ProcessCommand+0x418>)
 8002fa0:	f7fe ff42 	bl	8001e28 <usart_send_string>
        usart_send_string("KD <val>  - Set Kd\r\n");
 8002fa4:	4817      	ldr	r0, [pc, #92]	@ (8003004 <Set_ProcessCommand+0x41c>)
 8002fa6:	f7fe ff3f 	bl	8001e28 <usart_send_string>
        usart_send_string("KG <val>  - Set Kg\r\n");
 8002faa:	4817      	ldr	r0, [pc, #92]	@ (8003008 <Set_ProcessCommand+0x420>)
 8002fac:	f7fe ff3c 	bl	8001e28 <usart_send_string>
        usart_send_string("SPD <val> - Set Speed\r\n");
 8002fb0:	4816      	ldr	r0, [pc, #88]	@ (800300c <Set_ProcessCommand+0x424>)
 8002fb2:	f7fe ff39 	bl	8001e28 <usart_send_string>
        usart_send_string("PM <val>  - Set weight multiplier\r\n");
 8002fb6:	4816      	ldr	r0, [pc, #88]	@ (8003010 <Set_ProcessCommand+0x428>)
 8002fb8:	f7fe ff36 	bl	8001e28 <usart_send_string>
        usart_send_string("GET       - View params\r\n");
 8002fbc:	4815      	ldr	r0, [pc, #84]	@ (8003014 <Set_ProcessCommand+0x42c>)
 8002fbe:	f7fe ff33 	bl	8001e28 <usart_send_string>
        usart_send_string("HELP      - Show this\r\n");
 8002fc2:	4815      	ldr	r0, [pc, #84]	@ (8003018 <Set_ProcessCommand+0x430>)
 8002fc4:	f7fe ff30 	bl	8001e28 <usart_send_string>
}
 8002fc8:	e002      	b.n	8002fd0 <Set_ProcessCommand+0x3e8>
        usart_send_string("ERROR: Invalid cmd\r\n");
 8002fca:	4814      	ldr	r0, [pc, #80]	@ (800301c <Set_ProcessCommand+0x434>)
 8002fcc:	f7fe ff2c 	bl	8001e28 <usart_send_string>
}
 8002fd0:	bf00      	nop
 8002fd2:	3794      	adds	r7, #148	@ 0x94
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002fd8:	08006144 	.word	0x08006144
 8002fdc:	20000008 	.word	0x20000008
 8002fe0:	200001f0 	.word	0x200001f0
 8002fe4:	2000000c 	.word	0x2000000c
 8002fe8:	41200000 	.word	0x41200000
 8002fec:	20000004 	.word	0x20000004
 8002ff0:	20000010 	.word	0x20000010
 8002ff4:	08006148 	.word	0x08006148
 8002ff8:	0800616c 	.word	0x0800616c
 8002ffc:	08006174 	.word	0x08006174
 8003000:	08006188 	.word	0x08006188
 8003004:	080061a0 	.word	0x080061a0
 8003008:	080061b8 	.word	0x080061b8
 800300c:	080061d0 	.word	0x080061d0
 8003010:	080061e8 	.word	0x080061e8
 8003014:	0800620c 	.word	0x0800620c
 8003018:	08006228 	.word	0x08006228
 800301c:	08006240 	.word	0x08006240

08003020 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003024:	4b08      	ldr	r3, [pc, #32]	@ (8003048 <HAL_Init+0x28>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a07      	ldr	r2, [pc, #28]	@ (8003048 <HAL_Init+0x28>)
 800302a:	f043 0310 	orr.w	r3, r3, #16
 800302e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003030:	2003      	movs	r0, #3
 8003032:	f000 f947 	bl	80032c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003036:	200f      	movs	r0, #15
 8003038:	f000 f808 	bl	800304c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800303c:	f7ff f9d8 	bl	80023f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003040:	2300      	movs	r3, #0
}
 8003042:	4618      	mov	r0, r3
 8003044:	bd80      	pop	{r7, pc}
 8003046:	bf00      	nop
 8003048:	40022000 	.word	0x40022000

0800304c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b082      	sub	sp, #8
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003054:	4b12      	ldr	r3, [pc, #72]	@ (80030a0 <HAL_InitTick+0x54>)
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	4b12      	ldr	r3, [pc, #72]	@ (80030a4 <HAL_InitTick+0x58>)
 800305a:	781b      	ldrb	r3, [r3, #0]
 800305c:	4619      	mov	r1, r3
 800305e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003062:	fbb3 f3f1 	udiv	r3, r3, r1
 8003066:	fbb2 f3f3 	udiv	r3, r2, r3
 800306a:	4618      	mov	r0, r3
 800306c:	f000 f95f 	bl	800332e <HAL_SYSTICK_Config>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d001      	beq.n	800307a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	e00e      	b.n	8003098 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2b0f      	cmp	r3, #15
 800307e:	d80a      	bhi.n	8003096 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003080:	2200      	movs	r2, #0
 8003082:	6879      	ldr	r1, [r7, #4]
 8003084:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003088:	f000 f927 	bl	80032da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800308c:	4a06      	ldr	r2, [pc, #24]	@ (80030a8 <HAL_InitTick+0x5c>)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003092:	2300      	movs	r3, #0
 8003094:	e000      	b.n	8003098 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
}
 8003098:	4618      	mov	r0, r3
 800309a:	3708      	adds	r7, #8
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	20000000 	.word	0x20000000
 80030a4:	20000018 	.word	0x20000018
 80030a8:	20000014 	.word	0x20000014

080030ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030b0:	4b05      	ldr	r3, [pc, #20]	@ (80030c8 <HAL_IncTick+0x1c>)
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	461a      	mov	r2, r3
 80030b6:	4b05      	ldr	r3, [pc, #20]	@ (80030cc <HAL_IncTick+0x20>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4413      	add	r3, r2
 80030bc:	4a03      	ldr	r2, [pc, #12]	@ (80030cc <HAL_IncTick+0x20>)
 80030be:	6013      	str	r3, [r2, #0]
}
 80030c0:	bf00      	nop
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bc80      	pop	{r7}
 80030c6:	4770      	bx	lr
 80030c8:	20000018 	.word	0x20000018
 80030cc:	20000204 	.word	0x20000204

080030d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030d0:	b480      	push	{r7}
 80030d2:	af00      	add	r7, sp, #0
  return uwTick;
 80030d4:	4b02      	ldr	r3, [pc, #8]	@ (80030e0 <HAL_GetTick+0x10>)
 80030d6:	681b      	ldr	r3, [r3, #0]
}
 80030d8:	4618      	mov	r0, r3
 80030da:	46bd      	mov	sp, r7
 80030dc:	bc80      	pop	{r7}
 80030de:	4770      	bx	lr
 80030e0:	20000204 	.word	0x20000204

080030e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b084      	sub	sp, #16
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030ec:	f7ff fff0 	bl	80030d0 <HAL_GetTick>
 80030f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80030fc:	d005      	beq.n	800310a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80030fe:	4b0a      	ldr	r3, [pc, #40]	@ (8003128 <HAL_Delay+0x44>)
 8003100:	781b      	ldrb	r3, [r3, #0]
 8003102:	461a      	mov	r2, r3
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	4413      	add	r3, r2
 8003108:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800310a:	bf00      	nop
 800310c:	f7ff ffe0 	bl	80030d0 <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	68fa      	ldr	r2, [r7, #12]
 8003118:	429a      	cmp	r2, r3
 800311a:	d8f7      	bhi.n	800310c <HAL_Delay+0x28>
  {
  }
}
 800311c:	bf00      	nop
 800311e:	bf00      	nop
 8003120:	3710      	adds	r7, #16
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}
 8003126:	bf00      	nop
 8003128:	20000018 	.word	0x20000018

0800312c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800312c:	b480      	push	{r7}
 800312e:	b085      	sub	sp, #20
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	f003 0307 	and.w	r3, r3, #7
 800313a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800313c:	4b0c      	ldr	r3, [pc, #48]	@ (8003170 <__NVIC_SetPriorityGrouping+0x44>)
 800313e:	68db      	ldr	r3, [r3, #12]
 8003140:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003142:	68ba      	ldr	r2, [r7, #8]
 8003144:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003148:	4013      	ands	r3, r2
 800314a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003154:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003158:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800315c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800315e:	4a04      	ldr	r2, [pc, #16]	@ (8003170 <__NVIC_SetPriorityGrouping+0x44>)
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	60d3      	str	r3, [r2, #12]
}
 8003164:	bf00      	nop
 8003166:	3714      	adds	r7, #20
 8003168:	46bd      	mov	sp, r7
 800316a:	bc80      	pop	{r7}
 800316c:	4770      	bx	lr
 800316e:	bf00      	nop
 8003170:	e000ed00 	.word	0xe000ed00

08003174 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003174:	b480      	push	{r7}
 8003176:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003178:	4b04      	ldr	r3, [pc, #16]	@ (800318c <__NVIC_GetPriorityGrouping+0x18>)
 800317a:	68db      	ldr	r3, [r3, #12]
 800317c:	0a1b      	lsrs	r3, r3, #8
 800317e:	f003 0307 	and.w	r3, r3, #7
}
 8003182:	4618      	mov	r0, r3
 8003184:	46bd      	mov	sp, r7
 8003186:	bc80      	pop	{r7}
 8003188:	4770      	bx	lr
 800318a:	bf00      	nop
 800318c:	e000ed00 	.word	0xe000ed00

08003190 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003190:	b480      	push	{r7}
 8003192:	b083      	sub	sp, #12
 8003194:	af00      	add	r7, sp, #0
 8003196:	4603      	mov	r3, r0
 8003198:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800319a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	db0b      	blt.n	80031ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031a2:	79fb      	ldrb	r3, [r7, #7]
 80031a4:	f003 021f 	and.w	r2, r3, #31
 80031a8:	4906      	ldr	r1, [pc, #24]	@ (80031c4 <__NVIC_EnableIRQ+0x34>)
 80031aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ae:	095b      	lsrs	r3, r3, #5
 80031b0:	2001      	movs	r0, #1
 80031b2:	fa00 f202 	lsl.w	r2, r0, r2
 80031b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80031ba:	bf00      	nop
 80031bc:	370c      	adds	r7, #12
 80031be:	46bd      	mov	sp, r7
 80031c0:	bc80      	pop	{r7}
 80031c2:	4770      	bx	lr
 80031c4:	e000e100 	.word	0xe000e100

080031c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b083      	sub	sp, #12
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	4603      	mov	r3, r0
 80031d0:	6039      	str	r1, [r7, #0]
 80031d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	db0a      	blt.n	80031f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	b2da      	uxtb	r2, r3
 80031e0:	490c      	ldr	r1, [pc, #48]	@ (8003214 <__NVIC_SetPriority+0x4c>)
 80031e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031e6:	0112      	lsls	r2, r2, #4
 80031e8:	b2d2      	uxtb	r2, r2
 80031ea:	440b      	add	r3, r1
 80031ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031f0:	e00a      	b.n	8003208 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	b2da      	uxtb	r2, r3
 80031f6:	4908      	ldr	r1, [pc, #32]	@ (8003218 <__NVIC_SetPriority+0x50>)
 80031f8:	79fb      	ldrb	r3, [r7, #7]
 80031fa:	f003 030f 	and.w	r3, r3, #15
 80031fe:	3b04      	subs	r3, #4
 8003200:	0112      	lsls	r2, r2, #4
 8003202:	b2d2      	uxtb	r2, r2
 8003204:	440b      	add	r3, r1
 8003206:	761a      	strb	r2, [r3, #24]
}
 8003208:	bf00      	nop
 800320a:	370c      	adds	r7, #12
 800320c:	46bd      	mov	sp, r7
 800320e:	bc80      	pop	{r7}
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	e000e100 	.word	0xe000e100
 8003218:	e000ed00 	.word	0xe000ed00

0800321c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800321c:	b480      	push	{r7}
 800321e:	b089      	sub	sp, #36	@ 0x24
 8003220:	af00      	add	r7, sp, #0
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	f003 0307 	and.w	r3, r3, #7
 800322e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	f1c3 0307 	rsb	r3, r3, #7
 8003236:	2b04      	cmp	r3, #4
 8003238:	bf28      	it	cs
 800323a:	2304      	movcs	r3, #4
 800323c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	3304      	adds	r3, #4
 8003242:	2b06      	cmp	r3, #6
 8003244:	d902      	bls.n	800324c <NVIC_EncodePriority+0x30>
 8003246:	69fb      	ldr	r3, [r7, #28]
 8003248:	3b03      	subs	r3, #3
 800324a:	e000      	b.n	800324e <NVIC_EncodePriority+0x32>
 800324c:	2300      	movs	r3, #0
 800324e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003250:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003254:	69bb      	ldr	r3, [r7, #24]
 8003256:	fa02 f303 	lsl.w	r3, r2, r3
 800325a:	43da      	mvns	r2, r3
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	401a      	ands	r2, r3
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003264:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	fa01 f303 	lsl.w	r3, r1, r3
 800326e:	43d9      	mvns	r1, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003274:	4313      	orrs	r3, r2
         );
}
 8003276:	4618      	mov	r0, r3
 8003278:	3724      	adds	r7, #36	@ 0x24
 800327a:	46bd      	mov	sp, r7
 800327c:	bc80      	pop	{r7}
 800327e:	4770      	bx	lr

08003280 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b082      	sub	sp, #8
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	3b01      	subs	r3, #1
 800328c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003290:	d301      	bcc.n	8003296 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003292:	2301      	movs	r3, #1
 8003294:	e00f      	b.n	80032b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003296:	4a0a      	ldr	r2, [pc, #40]	@ (80032c0 <SysTick_Config+0x40>)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	3b01      	subs	r3, #1
 800329c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800329e:	210f      	movs	r1, #15
 80032a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80032a4:	f7ff ff90 	bl	80031c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032a8:	4b05      	ldr	r3, [pc, #20]	@ (80032c0 <SysTick_Config+0x40>)
 80032aa:	2200      	movs	r2, #0
 80032ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032ae:	4b04      	ldr	r3, [pc, #16]	@ (80032c0 <SysTick_Config+0x40>)
 80032b0:	2207      	movs	r2, #7
 80032b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032b4:	2300      	movs	r3, #0
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3708      	adds	r7, #8
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	e000e010 	.word	0xe000e010

080032c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b082      	sub	sp, #8
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032cc:	6878      	ldr	r0, [r7, #4]
 80032ce:	f7ff ff2d 	bl	800312c <__NVIC_SetPriorityGrouping>
}
 80032d2:	bf00      	nop
 80032d4:	3708      	adds	r7, #8
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}

080032da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80032da:	b580      	push	{r7, lr}
 80032dc:	b086      	sub	sp, #24
 80032de:	af00      	add	r7, sp, #0
 80032e0:	4603      	mov	r3, r0
 80032e2:	60b9      	str	r1, [r7, #8]
 80032e4:	607a      	str	r2, [r7, #4]
 80032e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80032e8:	2300      	movs	r3, #0
 80032ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032ec:	f7ff ff42 	bl	8003174 <__NVIC_GetPriorityGrouping>
 80032f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032f2:	687a      	ldr	r2, [r7, #4]
 80032f4:	68b9      	ldr	r1, [r7, #8]
 80032f6:	6978      	ldr	r0, [r7, #20]
 80032f8:	f7ff ff90 	bl	800321c <NVIC_EncodePriority>
 80032fc:	4602      	mov	r2, r0
 80032fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003302:	4611      	mov	r1, r2
 8003304:	4618      	mov	r0, r3
 8003306:	f7ff ff5f 	bl	80031c8 <__NVIC_SetPriority>
}
 800330a:	bf00      	nop
 800330c:	3718      	adds	r7, #24
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}

08003312 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003312:	b580      	push	{r7, lr}
 8003314:	b082      	sub	sp, #8
 8003316:	af00      	add	r7, sp, #0
 8003318:	4603      	mov	r3, r0
 800331a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800331c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003320:	4618      	mov	r0, r3
 8003322:	f7ff ff35 	bl	8003190 <__NVIC_EnableIRQ>
}
 8003326:	bf00      	nop
 8003328:	3708      	adds	r7, #8
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}

0800332e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800332e:	b580      	push	{r7, lr}
 8003330:	b082      	sub	sp, #8
 8003332:	af00      	add	r7, sp, #0
 8003334:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	f7ff ffa2 	bl	8003280 <SysTick_Config>
 800333c:	4603      	mov	r3, r0
}
 800333e:	4618      	mov	r0, r3
 8003340:	3708      	adds	r7, #8
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}

08003346 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003346:	b480      	push	{r7}
 8003348:	b085      	sub	sp, #20
 800334a:	af00      	add	r7, sp, #0
 800334c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800334e:	2300      	movs	r3, #0
 8003350:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003358:	b2db      	uxtb	r3, r3
 800335a:	2b02      	cmp	r3, #2
 800335c:	d008      	beq.n	8003370 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2204      	movs	r2, #4
 8003362:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2200      	movs	r2, #0
 8003368:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	e020      	b.n	80033b2 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f022 020e 	bic.w	r2, r2, #14
 800337e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f022 0201 	bic.w	r2, r2, #1
 800338e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003398:	2101      	movs	r1, #1
 800339a:	fa01 f202 	lsl.w	r2, r1, r2
 800339e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2201      	movs	r2, #1
 80033a4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2200      	movs	r2, #0
 80033ac:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80033b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80033b2:	4618      	mov	r0, r3
 80033b4:	3714      	adds	r7, #20
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bc80      	pop	{r7}
 80033ba:	4770      	bx	lr

080033bc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80033bc:	b580      	push	{r7, lr}
 80033be:	b084      	sub	sp, #16
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033c4:	2300      	movs	r3, #0
 80033c6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80033ce:	b2db      	uxtb	r3, r3
 80033d0:	2b02      	cmp	r3, #2
 80033d2:	d005      	beq.n	80033e0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2204      	movs	r2, #4
 80033d8:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	73fb      	strb	r3, [r7, #15]
 80033de:	e051      	b.n	8003484 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f022 020e 	bic.w	r2, r2, #14
 80033ee:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f022 0201 	bic.w	r2, r2, #1
 80033fe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a22      	ldr	r2, [pc, #136]	@ (8003490 <HAL_DMA_Abort_IT+0xd4>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d029      	beq.n	800345e <HAL_DMA_Abort_IT+0xa2>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a21      	ldr	r2, [pc, #132]	@ (8003494 <HAL_DMA_Abort_IT+0xd8>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d022      	beq.n	800345a <HAL_DMA_Abort_IT+0x9e>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a1f      	ldr	r2, [pc, #124]	@ (8003498 <HAL_DMA_Abort_IT+0xdc>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d01a      	beq.n	8003454 <HAL_DMA_Abort_IT+0x98>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a1e      	ldr	r2, [pc, #120]	@ (800349c <HAL_DMA_Abort_IT+0xe0>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d012      	beq.n	800344e <HAL_DMA_Abort_IT+0x92>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a1c      	ldr	r2, [pc, #112]	@ (80034a0 <HAL_DMA_Abort_IT+0xe4>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d00a      	beq.n	8003448 <HAL_DMA_Abort_IT+0x8c>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a1b      	ldr	r2, [pc, #108]	@ (80034a4 <HAL_DMA_Abort_IT+0xe8>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d102      	bne.n	8003442 <HAL_DMA_Abort_IT+0x86>
 800343c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003440:	e00e      	b.n	8003460 <HAL_DMA_Abort_IT+0xa4>
 8003442:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003446:	e00b      	b.n	8003460 <HAL_DMA_Abort_IT+0xa4>
 8003448:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800344c:	e008      	b.n	8003460 <HAL_DMA_Abort_IT+0xa4>
 800344e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003452:	e005      	b.n	8003460 <HAL_DMA_Abort_IT+0xa4>
 8003454:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003458:	e002      	b.n	8003460 <HAL_DMA_Abort_IT+0xa4>
 800345a:	2310      	movs	r3, #16
 800345c:	e000      	b.n	8003460 <HAL_DMA_Abort_IT+0xa4>
 800345e:	2301      	movs	r3, #1
 8003460:	4a11      	ldr	r2, [pc, #68]	@ (80034a8 <HAL_DMA_Abort_IT+0xec>)
 8003462:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2201      	movs	r2, #1
 8003468:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003478:	2b00      	cmp	r3, #0
 800347a:	d003      	beq.n	8003484 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	4798      	blx	r3
    } 
  }
  return status;
 8003484:	7bfb      	ldrb	r3, [r7, #15]
}
 8003486:	4618      	mov	r0, r3
 8003488:	3710      	adds	r7, #16
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	40020008 	.word	0x40020008
 8003494:	4002001c 	.word	0x4002001c
 8003498:	40020030 	.word	0x40020030
 800349c:	40020044 	.word	0x40020044
 80034a0:	40020058 	.word	0x40020058
 80034a4:	4002006c 	.word	0x4002006c
 80034a8:	40020000 	.word	0x40020000

080034ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b08b      	sub	sp, #44	@ 0x2c
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
 80034b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80034b6:	2300      	movs	r3, #0
 80034b8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80034ba:	2300      	movs	r3, #0
 80034bc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034be:	e169      	b.n	8003794 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80034c0:	2201      	movs	r2, #1
 80034c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c4:	fa02 f303 	lsl.w	r3, r2, r3
 80034c8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	69fa      	ldr	r2, [r7, #28]
 80034d0:	4013      	ands	r3, r2
 80034d2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80034d4:	69ba      	ldr	r2, [r7, #24]
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	429a      	cmp	r2, r3
 80034da:	f040 8158 	bne.w	800378e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	4a9a      	ldr	r2, [pc, #616]	@ (800374c <HAL_GPIO_Init+0x2a0>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d05e      	beq.n	80035a6 <HAL_GPIO_Init+0xfa>
 80034e8:	4a98      	ldr	r2, [pc, #608]	@ (800374c <HAL_GPIO_Init+0x2a0>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d875      	bhi.n	80035da <HAL_GPIO_Init+0x12e>
 80034ee:	4a98      	ldr	r2, [pc, #608]	@ (8003750 <HAL_GPIO_Init+0x2a4>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d058      	beq.n	80035a6 <HAL_GPIO_Init+0xfa>
 80034f4:	4a96      	ldr	r2, [pc, #600]	@ (8003750 <HAL_GPIO_Init+0x2a4>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d86f      	bhi.n	80035da <HAL_GPIO_Init+0x12e>
 80034fa:	4a96      	ldr	r2, [pc, #600]	@ (8003754 <HAL_GPIO_Init+0x2a8>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d052      	beq.n	80035a6 <HAL_GPIO_Init+0xfa>
 8003500:	4a94      	ldr	r2, [pc, #592]	@ (8003754 <HAL_GPIO_Init+0x2a8>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d869      	bhi.n	80035da <HAL_GPIO_Init+0x12e>
 8003506:	4a94      	ldr	r2, [pc, #592]	@ (8003758 <HAL_GPIO_Init+0x2ac>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d04c      	beq.n	80035a6 <HAL_GPIO_Init+0xfa>
 800350c:	4a92      	ldr	r2, [pc, #584]	@ (8003758 <HAL_GPIO_Init+0x2ac>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d863      	bhi.n	80035da <HAL_GPIO_Init+0x12e>
 8003512:	4a92      	ldr	r2, [pc, #584]	@ (800375c <HAL_GPIO_Init+0x2b0>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d046      	beq.n	80035a6 <HAL_GPIO_Init+0xfa>
 8003518:	4a90      	ldr	r2, [pc, #576]	@ (800375c <HAL_GPIO_Init+0x2b0>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d85d      	bhi.n	80035da <HAL_GPIO_Init+0x12e>
 800351e:	2b12      	cmp	r3, #18
 8003520:	d82a      	bhi.n	8003578 <HAL_GPIO_Init+0xcc>
 8003522:	2b12      	cmp	r3, #18
 8003524:	d859      	bhi.n	80035da <HAL_GPIO_Init+0x12e>
 8003526:	a201      	add	r2, pc, #4	@ (adr r2, 800352c <HAL_GPIO_Init+0x80>)
 8003528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800352c:	080035a7 	.word	0x080035a7
 8003530:	08003581 	.word	0x08003581
 8003534:	08003593 	.word	0x08003593
 8003538:	080035d5 	.word	0x080035d5
 800353c:	080035db 	.word	0x080035db
 8003540:	080035db 	.word	0x080035db
 8003544:	080035db 	.word	0x080035db
 8003548:	080035db 	.word	0x080035db
 800354c:	080035db 	.word	0x080035db
 8003550:	080035db 	.word	0x080035db
 8003554:	080035db 	.word	0x080035db
 8003558:	080035db 	.word	0x080035db
 800355c:	080035db 	.word	0x080035db
 8003560:	080035db 	.word	0x080035db
 8003564:	080035db 	.word	0x080035db
 8003568:	080035db 	.word	0x080035db
 800356c:	080035db 	.word	0x080035db
 8003570:	08003589 	.word	0x08003589
 8003574:	0800359d 	.word	0x0800359d
 8003578:	4a79      	ldr	r2, [pc, #484]	@ (8003760 <HAL_GPIO_Init+0x2b4>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d013      	beq.n	80035a6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800357e:	e02c      	b.n	80035da <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	68db      	ldr	r3, [r3, #12]
 8003584:	623b      	str	r3, [r7, #32]
          break;
 8003586:	e029      	b.n	80035dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	68db      	ldr	r3, [r3, #12]
 800358c:	3304      	adds	r3, #4
 800358e:	623b      	str	r3, [r7, #32]
          break;
 8003590:	e024      	b.n	80035dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	68db      	ldr	r3, [r3, #12]
 8003596:	3308      	adds	r3, #8
 8003598:	623b      	str	r3, [r7, #32]
          break;
 800359a:	e01f      	b.n	80035dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	330c      	adds	r3, #12
 80035a2:	623b      	str	r3, [r7, #32]
          break;
 80035a4:	e01a      	b.n	80035dc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d102      	bne.n	80035b4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80035ae:	2304      	movs	r3, #4
 80035b0:	623b      	str	r3, [r7, #32]
          break;
 80035b2:	e013      	b.n	80035dc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d105      	bne.n	80035c8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80035bc:	2308      	movs	r3, #8
 80035be:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	69fa      	ldr	r2, [r7, #28]
 80035c4:	611a      	str	r2, [r3, #16]
          break;
 80035c6:	e009      	b.n	80035dc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80035c8:	2308      	movs	r3, #8
 80035ca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	69fa      	ldr	r2, [r7, #28]
 80035d0:	615a      	str	r2, [r3, #20]
          break;
 80035d2:	e003      	b.n	80035dc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80035d4:	2300      	movs	r3, #0
 80035d6:	623b      	str	r3, [r7, #32]
          break;
 80035d8:	e000      	b.n	80035dc <HAL_GPIO_Init+0x130>
          break;
 80035da:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80035dc:	69bb      	ldr	r3, [r7, #24]
 80035de:	2bff      	cmp	r3, #255	@ 0xff
 80035e0:	d801      	bhi.n	80035e6 <HAL_GPIO_Init+0x13a>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	e001      	b.n	80035ea <HAL_GPIO_Init+0x13e>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	3304      	adds	r3, #4
 80035ea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	2bff      	cmp	r3, #255	@ 0xff
 80035f0:	d802      	bhi.n	80035f8 <HAL_GPIO_Init+0x14c>
 80035f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035f4:	009b      	lsls	r3, r3, #2
 80035f6:	e002      	b.n	80035fe <HAL_GPIO_Init+0x152>
 80035f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035fa:	3b08      	subs	r3, #8
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	681a      	ldr	r2, [r3, #0]
 8003604:	210f      	movs	r1, #15
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	fa01 f303 	lsl.w	r3, r1, r3
 800360c:	43db      	mvns	r3, r3
 800360e:	401a      	ands	r2, r3
 8003610:	6a39      	ldr	r1, [r7, #32]
 8003612:	693b      	ldr	r3, [r7, #16]
 8003614:	fa01 f303 	lsl.w	r3, r1, r3
 8003618:	431a      	orrs	r2, r3
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003626:	2b00      	cmp	r3, #0
 8003628:	f000 80b1 	beq.w	800378e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800362c:	4b4d      	ldr	r3, [pc, #308]	@ (8003764 <HAL_GPIO_Init+0x2b8>)
 800362e:	699b      	ldr	r3, [r3, #24]
 8003630:	4a4c      	ldr	r2, [pc, #304]	@ (8003764 <HAL_GPIO_Init+0x2b8>)
 8003632:	f043 0301 	orr.w	r3, r3, #1
 8003636:	6193      	str	r3, [r2, #24]
 8003638:	4b4a      	ldr	r3, [pc, #296]	@ (8003764 <HAL_GPIO_Init+0x2b8>)
 800363a:	699b      	ldr	r3, [r3, #24]
 800363c:	f003 0301 	and.w	r3, r3, #1
 8003640:	60bb      	str	r3, [r7, #8]
 8003642:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003644:	4a48      	ldr	r2, [pc, #288]	@ (8003768 <HAL_GPIO_Init+0x2bc>)
 8003646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003648:	089b      	lsrs	r3, r3, #2
 800364a:	3302      	adds	r3, #2
 800364c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003650:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003654:	f003 0303 	and.w	r3, r3, #3
 8003658:	009b      	lsls	r3, r3, #2
 800365a:	220f      	movs	r2, #15
 800365c:	fa02 f303 	lsl.w	r3, r2, r3
 8003660:	43db      	mvns	r3, r3
 8003662:	68fa      	ldr	r2, [r7, #12]
 8003664:	4013      	ands	r3, r2
 8003666:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	4a40      	ldr	r2, [pc, #256]	@ (800376c <HAL_GPIO_Init+0x2c0>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d013      	beq.n	8003698 <HAL_GPIO_Init+0x1ec>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	4a3f      	ldr	r2, [pc, #252]	@ (8003770 <HAL_GPIO_Init+0x2c4>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d00d      	beq.n	8003694 <HAL_GPIO_Init+0x1e8>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	4a3e      	ldr	r2, [pc, #248]	@ (8003774 <HAL_GPIO_Init+0x2c8>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d007      	beq.n	8003690 <HAL_GPIO_Init+0x1e4>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	4a3d      	ldr	r2, [pc, #244]	@ (8003778 <HAL_GPIO_Init+0x2cc>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d101      	bne.n	800368c <HAL_GPIO_Init+0x1e0>
 8003688:	2303      	movs	r3, #3
 800368a:	e006      	b.n	800369a <HAL_GPIO_Init+0x1ee>
 800368c:	2304      	movs	r3, #4
 800368e:	e004      	b.n	800369a <HAL_GPIO_Init+0x1ee>
 8003690:	2302      	movs	r3, #2
 8003692:	e002      	b.n	800369a <HAL_GPIO_Init+0x1ee>
 8003694:	2301      	movs	r3, #1
 8003696:	e000      	b.n	800369a <HAL_GPIO_Init+0x1ee>
 8003698:	2300      	movs	r3, #0
 800369a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800369c:	f002 0203 	and.w	r2, r2, #3
 80036a0:	0092      	lsls	r2, r2, #2
 80036a2:	4093      	lsls	r3, r2
 80036a4:	68fa      	ldr	r2, [r7, #12]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80036aa:	492f      	ldr	r1, [pc, #188]	@ (8003768 <HAL_GPIO_Init+0x2bc>)
 80036ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036ae:	089b      	lsrs	r3, r3, #2
 80036b0:	3302      	adds	r3, #2
 80036b2:	68fa      	ldr	r2, [r7, #12]
 80036b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d006      	beq.n	80036d2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80036c4:	4b2d      	ldr	r3, [pc, #180]	@ (800377c <HAL_GPIO_Init+0x2d0>)
 80036c6:	689a      	ldr	r2, [r3, #8]
 80036c8:	492c      	ldr	r1, [pc, #176]	@ (800377c <HAL_GPIO_Init+0x2d0>)
 80036ca:	69bb      	ldr	r3, [r7, #24]
 80036cc:	4313      	orrs	r3, r2
 80036ce:	608b      	str	r3, [r1, #8]
 80036d0:	e006      	b.n	80036e0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80036d2:	4b2a      	ldr	r3, [pc, #168]	@ (800377c <HAL_GPIO_Init+0x2d0>)
 80036d4:	689a      	ldr	r2, [r3, #8]
 80036d6:	69bb      	ldr	r3, [r7, #24]
 80036d8:	43db      	mvns	r3, r3
 80036da:	4928      	ldr	r1, [pc, #160]	@ (800377c <HAL_GPIO_Init+0x2d0>)
 80036dc:	4013      	ands	r3, r2
 80036de:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d006      	beq.n	80036fa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80036ec:	4b23      	ldr	r3, [pc, #140]	@ (800377c <HAL_GPIO_Init+0x2d0>)
 80036ee:	68da      	ldr	r2, [r3, #12]
 80036f0:	4922      	ldr	r1, [pc, #136]	@ (800377c <HAL_GPIO_Init+0x2d0>)
 80036f2:	69bb      	ldr	r3, [r7, #24]
 80036f4:	4313      	orrs	r3, r2
 80036f6:	60cb      	str	r3, [r1, #12]
 80036f8:	e006      	b.n	8003708 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80036fa:	4b20      	ldr	r3, [pc, #128]	@ (800377c <HAL_GPIO_Init+0x2d0>)
 80036fc:	68da      	ldr	r2, [r3, #12]
 80036fe:	69bb      	ldr	r3, [r7, #24]
 8003700:	43db      	mvns	r3, r3
 8003702:	491e      	ldr	r1, [pc, #120]	@ (800377c <HAL_GPIO_Init+0x2d0>)
 8003704:	4013      	ands	r3, r2
 8003706:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003710:	2b00      	cmp	r3, #0
 8003712:	d006      	beq.n	8003722 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003714:	4b19      	ldr	r3, [pc, #100]	@ (800377c <HAL_GPIO_Init+0x2d0>)
 8003716:	685a      	ldr	r2, [r3, #4]
 8003718:	4918      	ldr	r1, [pc, #96]	@ (800377c <HAL_GPIO_Init+0x2d0>)
 800371a:	69bb      	ldr	r3, [r7, #24]
 800371c:	4313      	orrs	r3, r2
 800371e:	604b      	str	r3, [r1, #4]
 8003720:	e006      	b.n	8003730 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003722:	4b16      	ldr	r3, [pc, #88]	@ (800377c <HAL_GPIO_Init+0x2d0>)
 8003724:	685a      	ldr	r2, [r3, #4]
 8003726:	69bb      	ldr	r3, [r7, #24]
 8003728:	43db      	mvns	r3, r3
 800372a:	4914      	ldr	r1, [pc, #80]	@ (800377c <HAL_GPIO_Init+0x2d0>)
 800372c:	4013      	ands	r3, r2
 800372e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003738:	2b00      	cmp	r3, #0
 800373a:	d021      	beq.n	8003780 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800373c:	4b0f      	ldr	r3, [pc, #60]	@ (800377c <HAL_GPIO_Init+0x2d0>)
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	490e      	ldr	r1, [pc, #56]	@ (800377c <HAL_GPIO_Init+0x2d0>)
 8003742:	69bb      	ldr	r3, [r7, #24]
 8003744:	4313      	orrs	r3, r2
 8003746:	600b      	str	r3, [r1, #0]
 8003748:	e021      	b.n	800378e <HAL_GPIO_Init+0x2e2>
 800374a:	bf00      	nop
 800374c:	10320000 	.word	0x10320000
 8003750:	10310000 	.word	0x10310000
 8003754:	10220000 	.word	0x10220000
 8003758:	10210000 	.word	0x10210000
 800375c:	10120000 	.word	0x10120000
 8003760:	10110000 	.word	0x10110000
 8003764:	40021000 	.word	0x40021000
 8003768:	40010000 	.word	0x40010000
 800376c:	40010800 	.word	0x40010800
 8003770:	40010c00 	.word	0x40010c00
 8003774:	40011000 	.word	0x40011000
 8003778:	40011400 	.word	0x40011400
 800377c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003780:	4b0b      	ldr	r3, [pc, #44]	@ (80037b0 <HAL_GPIO_Init+0x304>)
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	69bb      	ldr	r3, [r7, #24]
 8003786:	43db      	mvns	r3, r3
 8003788:	4909      	ldr	r1, [pc, #36]	@ (80037b0 <HAL_GPIO_Init+0x304>)
 800378a:	4013      	ands	r3, r2
 800378c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800378e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003790:	3301      	adds	r3, #1
 8003792:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800379a:	fa22 f303 	lsr.w	r3, r2, r3
 800379e:	2b00      	cmp	r3, #0
 80037a0:	f47f ae8e 	bne.w	80034c0 <HAL_GPIO_Init+0x14>
  }
}
 80037a4:	bf00      	nop
 80037a6:	bf00      	nop
 80037a8:	372c      	adds	r7, #44	@ 0x2c
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bc80      	pop	{r7}
 80037ae:	4770      	bx	lr
 80037b0:	40010400 	.word	0x40010400

080037b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80037b4:	b480      	push	{r7}
 80037b6:	b085      	sub	sp, #20
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
 80037bc:	460b      	mov	r3, r1
 80037be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	689a      	ldr	r2, [r3, #8]
 80037c4:	887b      	ldrh	r3, [r7, #2]
 80037c6:	4013      	ands	r3, r2
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d002      	beq.n	80037d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80037cc:	2301      	movs	r3, #1
 80037ce:	73fb      	strb	r3, [r7, #15]
 80037d0:	e001      	b.n	80037d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80037d2:	2300      	movs	r3, #0
 80037d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80037d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80037d8:	4618      	mov	r0, r3
 80037da:	3714      	adds	r7, #20
 80037dc:	46bd      	mov	sp, r7
 80037de:	bc80      	pop	{r7}
 80037e0:	4770      	bx	lr

080037e2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037e2:	b480      	push	{r7}
 80037e4:	b083      	sub	sp, #12
 80037e6:	af00      	add	r7, sp, #0
 80037e8:	6078      	str	r0, [r7, #4]
 80037ea:	460b      	mov	r3, r1
 80037ec:	807b      	strh	r3, [r7, #2]
 80037ee:	4613      	mov	r3, r2
 80037f0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80037f2:	787b      	ldrb	r3, [r7, #1]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d003      	beq.n	8003800 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037f8:	887a      	ldrh	r2, [r7, #2]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80037fe:	e003      	b.n	8003808 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003800:	887b      	ldrh	r3, [r7, #2]
 8003802:	041a      	lsls	r2, r3, #16
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	611a      	str	r2, [r3, #16]
}
 8003808:	bf00      	nop
 800380a:	370c      	adds	r7, #12
 800380c:	46bd      	mov	sp, r7
 800380e:	bc80      	pop	{r7}
 8003810:	4770      	bx	lr
	...

08003814 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b086      	sub	sp, #24
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d101      	bne.n	8003826 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e272      	b.n	8003d0c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 0301 	and.w	r3, r3, #1
 800382e:	2b00      	cmp	r3, #0
 8003830:	f000 8087 	beq.w	8003942 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003834:	4b92      	ldr	r3, [pc, #584]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	f003 030c 	and.w	r3, r3, #12
 800383c:	2b04      	cmp	r3, #4
 800383e:	d00c      	beq.n	800385a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003840:	4b8f      	ldr	r3, [pc, #572]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	f003 030c 	and.w	r3, r3, #12
 8003848:	2b08      	cmp	r3, #8
 800384a:	d112      	bne.n	8003872 <HAL_RCC_OscConfig+0x5e>
 800384c:	4b8c      	ldr	r3, [pc, #560]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003854:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003858:	d10b      	bne.n	8003872 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800385a:	4b89      	ldr	r3, [pc, #548]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003862:	2b00      	cmp	r3, #0
 8003864:	d06c      	beq.n	8003940 <HAL_RCC_OscConfig+0x12c>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d168      	bne.n	8003940 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	e24c      	b.n	8003d0c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800387a:	d106      	bne.n	800388a <HAL_RCC_OscConfig+0x76>
 800387c:	4b80      	ldr	r3, [pc, #512]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a7f      	ldr	r2, [pc, #508]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 8003882:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003886:	6013      	str	r3, [r2, #0]
 8003888:	e02e      	b.n	80038e8 <HAL_RCC_OscConfig+0xd4>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d10c      	bne.n	80038ac <HAL_RCC_OscConfig+0x98>
 8003892:	4b7b      	ldr	r3, [pc, #492]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a7a      	ldr	r2, [pc, #488]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 8003898:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800389c:	6013      	str	r3, [r2, #0]
 800389e:	4b78      	ldr	r3, [pc, #480]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a77      	ldr	r2, [pc, #476]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 80038a4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038a8:	6013      	str	r3, [r2, #0]
 80038aa:	e01d      	b.n	80038e8 <HAL_RCC_OscConfig+0xd4>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038b4:	d10c      	bne.n	80038d0 <HAL_RCC_OscConfig+0xbc>
 80038b6:	4b72      	ldr	r3, [pc, #456]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a71      	ldr	r2, [pc, #452]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 80038bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038c0:	6013      	str	r3, [r2, #0]
 80038c2:	4b6f      	ldr	r3, [pc, #444]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a6e      	ldr	r2, [pc, #440]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 80038c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038cc:	6013      	str	r3, [r2, #0]
 80038ce:	e00b      	b.n	80038e8 <HAL_RCC_OscConfig+0xd4>
 80038d0:	4b6b      	ldr	r3, [pc, #428]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a6a      	ldr	r2, [pc, #424]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 80038d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038da:	6013      	str	r3, [r2, #0]
 80038dc:	4b68      	ldr	r3, [pc, #416]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a67      	ldr	r2, [pc, #412]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 80038e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038e6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d013      	beq.n	8003918 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038f0:	f7ff fbee 	bl	80030d0 <HAL_GetTick>
 80038f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038f6:	e008      	b.n	800390a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038f8:	f7ff fbea 	bl	80030d0 <HAL_GetTick>
 80038fc:	4602      	mov	r2, r0
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	2b64      	cmp	r3, #100	@ 0x64
 8003904:	d901      	bls.n	800390a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e200      	b.n	8003d0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800390a:	4b5d      	ldr	r3, [pc, #372]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003912:	2b00      	cmp	r3, #0
 8003914:	d0f0      	beq.n	80038f8 <HAL_RCC_OscConfig+0xe4>
 8003916:	e014      	b.n	8003942 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003918:	f7ff fbda 	bl	80030d0 <HAL_GetTick>
 800391c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800391e:	e008      	b.n	8003932 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003920:	f7ff fbd6 	bl	80030d0 <HAL_GetTick>
 8003924:	4602      	mov	r2, r0
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	1ad3      	subs	r3, r2, r3
 800392a:	2b64      	cmp	r3, #100	@ 0x64
 800392c:	d901      	bls.n	8003932 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800392e:	2303      	movs	r3, #3
 8003930:	e1ec      	b.n	8003d0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003932:	4b53      	ldr	r3, [pc, #332]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800393a:	2b00      	cmp	r3, #0
 800393c:	d1f0      	bne.n	8003920 <HAL_RCC_OscConfig+0x10c>
 800393e:	e000      	b.n	8003942 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003940:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 0302 	and.w	r3, r3, #2
 800394a:	2b00      	cmp	r3, #0
 800394c:	d063      	beq.n	8003a16 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800394e:	4b4c      	ldr	r3, [pc, #304]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	f003 030c 	and.w	r3, r3, #12
 8003956:	2b00      	cmp	r3, #0
 8003958:	d00b      	beq.n	8003972 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800395a:	4b49      	ldr	r3, [pc, #292]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f003 030c 	and.w	r3, r3, #12
 8003962:	2b08      	cmp	r3, #8
 8003964:	d11c      	bne.n	80039a0 <HAL_RCC_OscConfig+0x18c>
 8003966:	4b46      	ldr	r3, [pc, #280]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800396e:	2b00      	cmp	r3, #0
 8003970:	d116      	bne.n	80039a0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003972:	4b43      	ldr	r3, [pc, #268]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 0302 	and.w	r3, r3, #2
 800397a:	2b00      	cmp	r3, #0
 800397c:	d005      	beq.n	800398a <HAL_RCC_OscConfig+0x176>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	691b      	ldr	r3, [r3, #16]
 8003982:	2b01      	cmp	r3, #1
 8003984:	d001      	beq.n	800398a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	e1c0      	b.n	8003d0c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800398a:	4b3d      	ldr	r3, [pc, #244]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	695b      	ldr	r3, [r3, #20]
 8003996:	00db      	lsls	r3, r3, #3
 8003998:	4939      	ldr	r1, [pc, #228]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 800399a:	4313      	orrs	r3, r2
 800399c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800399e:	e03a      	b.n	8003a16 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	691b      	ldr	r3, [r3, #16]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d020      	beq.n	80039ea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039a8:	4b36      	ldr	r3, [pc, #216]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 80039aa:	2201      	movs	r2, #1
 80039ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039ae:	f7ff fb8f 	bl	80030d0 <HAL_GetTick>
 80039b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039b4:	e008      	b.n	80039c8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039b6:	f7ff fb8b 	bl	80030d0 <HAL_GetTick>
 80039ba:	4602      	mov	r2, r0
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	1ad3      	subs	r3, r2, r3
 80039c0:	2b02      	cmp	r3, #2
 80039c2:	d901      	bls.n	80039c8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80039c4:	2303      	movs	r3, #3
 80039c6:	e1a1      	b.n	8003d0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039c8:	4b2d      	ldr	r3, [pc, #180]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0302 	and.w	r3, r3, #2
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d0f0      	beq.n	80039b6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039d4:	4b2a      	ldr	r3, [pc, #168]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	695b      	ldr	r3, [r3, #20]
 80039e0:	00db      	lsls	r3, r3, #3
 80039e2:	4927      	ldr	r1, [pc, #156]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 80039e4:	4313      	orrs	r3, r2
 80039e6:	600b      	str	r3, [r1, #0]
 80039e8:	e015      	b.n	8003a16 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039ea:	4b26      	ldr	r3, [pc, #152]	@ (8003a84 <HAL_RCC_OscConfig+0x270>)
 80039ec:	2200      	movs	r2, #0
 80039ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039f0:	f7ff fb6e 	bl	80030d0 <HAL_GetTick>
 80039f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039f6:	e008      	b.n	8003a0a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039f8:	f7ff fb6a 	bl	80030d0 <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	2b02      	cmp	r3, #2
 8003a04:	d901      	bls.n	8003a0a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003a06:	2303      	movs	r3, #3
 8003a08:	e180      	b.n	8003d0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a0a:	4b1d      	ldr	r3, [pc, #116]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0302 	and.w	r3, r3, #2
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d1f0      	bne.n	80039f8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f003 0308 	and.w	r3, r3, #8
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d03a      	beq.n	8003a98 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	699b      	ldr	r3, [r3, #24]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d019      	beq.n	8003a5e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a2a:	4b17      	ldr	r3, [pc, #92]	@ (8003a88 <HAL_RCC_OscConfig+0x274>)
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a30:	f7ff fb4e 	bl	80030d0 <HAL_GetTick>
 8003a34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a36:	e008      	b.n	8003a4a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a38:	f7ff fb4a 	bl	80030d0 <HAL_GetTick>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	d901      	bls.n	8003a4a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003a46:	2303      	movs	r3, #3
 8003a48:	e160      	b.n	8003d0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8003a80 <HAL_RCC_OscConfig+0x26c>)
 8003a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a4e:	f003 0302 	and.w	r3, r3, #2
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d0f0      	beq.n	8003a38 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003a56:	2001      	movs	r0, #1
 8003a58:	f000 face 	bl	8003ff8 <RCC_Delay>
 8003a5c:	e01c      	b.n	8003a98 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8003a88 <HAL_RCC_OscConfig+0x274>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a64:	f7ff fb34 	bl	80030d0 <HAL_GetTick>
 8003a68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a6a:	e00f      	b.n	8003a8c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a6c:	f7ff fb30 	bl	80030d0 <HAL_GetTick>
 8003a70:	4602      	mov	r2, r0
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d908      	bls.n	8003a8c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e146      	b.n	8003d0c <HAL_RCC_OscConfig+0x4f8>
 8003a7e:	bf00      	nop
 8003a80:	40021000 	.word	0x40021000
 8003a84:	42420000 	.word	0x42420000
 8003a88:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a8c:	4b92      	ldr	r3, [pc, #584]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a90:	f003 0302 	and.w	r3, r3, #2
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d1e9      	bne.n	8003a6c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f003 0304 	and.w	r3, r3, #4
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	f000 80a6 	beq.w	8003bf2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003aaa:	4b8b      	ldr	r3, [pc, #556]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003aac:	69db      	ldr	r3, [r3, #28]
 8003aae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d10d      	bne.n	8003ad2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ab6:	4b88      	ldr	r3, [pc, #544]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003ab8:	69db      	ldr	r3, [r3, #28]
 8003aba:	4a87      	ldr	r2, [pc, #540]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003abc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ac0:	61d3      	str	r3, [r2, #28]
 8003ac2:	4b85      	ldr	r3, [pc, #532]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003ac4:	69db      	ldr	r3, [r3, #28]
 8003ac6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003aca:	60bb      	str	r3, [r7, #8]
 8003acc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ad2:	4b82      	ldr	r3, [pc, #520]	@ (8003cdc <HAL_RCC_OscConfig+0x4c8>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d118      	bne.n	8003b10 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ade:	4b7f      	ldr	r3, [pc, #508]	@ (8003cdc <HAL_RCC_OscConfig+0x4c8>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a7e      	ldr	r2, [pc, #504]	@ (8003cdc <HAL_RCC_OscConfig+0x4c8>)
 8003ae4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ae8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003aea:	f7ff faf1 	bl	80030d0 <HAL_GetTick>
 8003aee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003af0:	e008      	b.n	8003b04 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003af2:	f7ff faed 	bl	80030d0 <HAL_GetTick>
 8003af6:	4602      	mov	r2, r0
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	1ad3      	subs	r3, r2, r3
 8003afc:	2b64      	cmp	r3, #100	@ 0x64
 8003afe:	d901      	bls.n	8003b04 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003b00:	2303      	movs	r3, #3
 8003b02:	e103      	b.n	8003d0c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b04:	4b75      	ldr	r3, [pc, #468]	@ (8003cdc <HAL_RCC_OscConfig+0x4c8>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d0f0      	beq.n	8003af2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d106      	bne.n	8003b26 <HAL_RCC_OscConfig+0x312>
 8003b18:	4b6f      	ldr	r3, [pc, #444]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003b1a:	6a1b      	ldr	r3, [r3, #32]
 8003b1c:	4a6e      	ldr	r2, [pc, #440]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003b1e:	f043 0301 	orr.w	r3, r3, #1
 8003b22:	6213      	str	r3, [r2, #32]
 8003b24:	e02d      	b.n	8003b82 <HAL_RCC_OscConfig+0x36e>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	68db      	ldr	r3, [r3, #12]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d10c      	bne.n	8003b48 <HAL_RCC_OscConfig+0x334>
 8003b2e:	4b6a      	ldr	r3, [pc, #424]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003b30:	6a1b      	ldr	r3, [r3, #32]
 8003b32:	4a69      	ldr	r2, [pc, #420]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003b34:	f023 0301 	bic.w	r3, r3, #1
 8003b38:	6213      	str	r3, [r2, #32]
 8003b3a:	4b67      	ldr	r3, [pc, #412]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003b3c:	6a1b      	ldr	r3, [r3, #32]
 8003b3e:	4a66      	ldr	r2, [pc, #408]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003b40:	f023 0304 	bic.w	r3, r3, #4
 8003b44:	6213      	str	r3, [r2, #32]
 8003b46:	e01c      	b.n	8003b82 <HAL_RCC_OscConfig+0x36e>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	68db      	ldr	r3, [r3, #12]
 8003b4c:	2b05      	cmp	r3, #5
 8003b4e:	d10c      	bne.n	8003b6a <HAL_RCC_OscConfig+0x356>
 8003b50:	4b61      	ldr	r3, [pc, #388]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003b52:	6a1b      	ldr	r3, [r3, #32]
 8003b54:	4a60      	ldr	r2, [pc, #384]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003b56:	f043 0304 	orr.w	r3, r3, #4
 8003b5a:	6213      	str	r3, [r2, #32]
 8003b5c:	4b5e      	ldr	r3, [pc, #376]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003b5e:	6a1b      	ldr	r3, [r3, #32]
 8003b60:	4a5d      	ldr	r2, [pc, #372]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003b62:	f043 0301 	orr.w	r3, r3, #1
 8003b66:	6213      	str	r3, [r2, #32]
 8003b68:	e00b      	b.n	8003b82 <HAL_RCC_OscConfig+0x36e>
 8003b6a:	4b5b      	ldr	r3, [pc, #364]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003b6c:	6a1b      	ldr	r3, [r3, #32]
 8003b6e:	4a5a      	ldr	r2, [pc, #360]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003b70:	f023 0301 	bic.w	r3, r3, #1
 8003b74:	6213      	str	r3, [r2, #32]
 8003b76:	4b58      	ldr	r3, [pc, #352]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003b78:	6a1b      	ldr	r3, [r3, #32]
 8003b7a:	4a57      	ldr	r2, [pc, #348]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003b7c:	f023 0304 	bic.w	r3, r3, #4
 8003b80:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d015      	beq.n	8003bb6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b8a:	f7ff faa1 	bl	80030d0 <HAL_GetTick>
 8003b8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b90:	e00a      	b.n	8003ba8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b92:	f7ff fa9d 	bl	80030d0 <HAL_GetTick>
 8003b96:	4602      	mov	r2, r0
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	1ad3      	subs	r3, r2, r3
 8003b9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d901      	bls.n	8003ba8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003ba4:	2303      	movs	r3, #3
 8003ba6:	e0b1      	b.n	8003d0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ba8:	4b4b      	ldr	r3, [pc, #300]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003baa:	6a1b      	ldr	r3, [r3, #32]
 8003bac:	f003 0302 	and.w	r3, r3, #2
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d0ee      	beq.n	8003b92 <HAL_RCC_OscConfig+0x37e>
 8003bb4:	e014      	b.n	8003be0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bb6:	f7ff fa8b 	bl	80030d0 <HAL_GetTick>
 8003bba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bbc:	e00a      	b.n	8003bd4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bbe:	f7ff fa87 	bl	80030d0 <HAL_GetTick>
 8003bc2:	4602      	mov	r2, r0
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	1ad3      	subs	r3, r2, r3
 8003bc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d901      	bls.n	8003bd4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003bd0:	2303      	movs	r3, #3
 8003bd2:	e09b      	b.n	8003d0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bd4:	4b40      	ldr	r3, [pc, #256]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003bd6:	6a1b      	ldr	r3, [r3, #32]
 8003bd8:	f003 0302 	and.w	r3, r3, #2
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d1ee      	bne.n	8003bbe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003be0:	7dfb      	ldrb	r3, [r7, #23]
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d105      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003be6:	4b3c      	ldr	r3, [pc, #240]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003be8:	69db      	ldr	r3, [r3, #28]
 8003bea:	4a3b      	ldr	r2, [pc, #236]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003bec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003bf0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	69db      	ldr	r3, [r3, #28]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	f000 8087 	beq.w	8003d0a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003bfc:	4b36      	ldr	r3, [pc, #216]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	f003 030c 	and.w	r3, r3, #12
 8003c04:	2b08      	cmp	r3, #8
 8003c06:	d061      	beq.n	8003ccc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	69db      	ldr	r3, [r3, #28]
 8003c0c:	2b02      	cmp	r3, #2
 8003c0e:	d146      	bne.n	8003c9e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c10:	4b33      	ldr	r3, [pc, #204]	@ (8003ce0 <HAL_RCC_OscConfig+0x4cc>)
 8003c12:	2200      	movs	r2, #0
 8003c14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c16:	f7ff fa5b 	bl	80030d0 <HAL_GetTick>
 8003c1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c1c:	e008      	b.n	8003c30 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c1e:	f7ff fa57 	bl	80030d0 <HAL_GetTick>
 8003c22:	4602      	mov	r2, r0
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	1ad3      	subs	r3, r2, r3
 8003c28:	2b02      	cmp	r3, #2
 8003c2a:	d901      	bls.n	8003c30 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003c2c:	2303      	movs	r3, #3
 8003c2e:	e06d      	b.n	8003d0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c30:	4b29      	ldr	r3, [pc, #164]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d1f0      	bne.n	8003c1e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6a1b      	ldr	r3, [r3, #32]
 8003c40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c44:	d108      	bne.n	8003c58 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003c46:	4b24      	ldr	r3, [pc, #144]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	689b      	ldr	r3, [r3, #8]
 8003c52:	4921      	ldr	r1, [pc, #132]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003c54:	4313      	orrs	r3, r2
 8003c56:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c58:	4b1f      	ldr	r3, [pc, #124]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6a19      	ldr	r1, [r3, #32]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c68:	430b      	orrs	r3, r1
 8003c6a:	491b      	ldr	r1, [pc, #108]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c70:	4b1b      	ldr	r3, [pc, #108]	@ (8003ce0 <HAL_RCC_OscConfig+0x4cc>)
 8003c72:	2201      	movs	r2, #1
 8003c74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c76:	f7ff fa2b 	bl	80030d0 <HAL_GetTick>
 8003c7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c7c:	e008      	b.n	8003c90 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c7e:	f7ff fa27 	bl	80030d0 <HAL_GetTick>
 8003c82:	4602      	mov	r2, r0
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	1ad3      	subs	r3, r2, r3
 8003c88:	2b02      	cmp	r3, #2
 8003c8a:	d901      	bls.n	8003c90 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003c8c:	2303      	movs	r3, #3
 8003c8e:	e03d      	b.n	8003d0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c90:	4b11      	ldr	r3, [pc, #68]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d0f0      	beq.n	8003c7e <HAL_RCC_OscConfig+0x46a>
 8003c9c:	e035      	b.n	8003d0a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c9e:	4b10      	ldr	r3, [pc, #64]	@ (8003ce0 <HAL_RCC_OscConfig+0x4cc>)
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ca4:	f7ff fa14 	bl	80030d0 <HAL_GetTick>
 8003ca8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003caa:	e008      	b.n	8003cbe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cac:	f7ff fa10 	bl	80030d0 <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	2b02      	cmp	r3, #2
 8003cb8:	d901      	bls.n	8003cbe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	e026      	b.n	8003d0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cbe:	4b06      	ldr	r3, [pc, #24]	@ (8003cd8 <HAL_RCC_OscConfig+0x4c4>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d1f0      	bne.n	8003cac <HAL_RCC_OscConfig+0x498>
 8003cca:	e01e      	b.n	8003d0a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	69db      	ldr	r3, [r3, #28]
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d107      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e019      	b.n	8003d0c <HAL_RCC_OscConfig+0x4f8>
 8003cd8:	40021000 	.word	0x40021000
 8003cdc:	40007000 	.word	0x40007000
 8003ce0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003ce4:	4b0b      	ldr	r3, [pc, #44]	@ (8003d14 <HAL_RCC_OscConfig+0x500>)
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6a1b      	ldr	r3, [r3, #32]
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d106      	bne.n	8003d06 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d02:	429a      	cmp	r2, r3
 8003d04:	d001      	beq.n	8003d0a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e000      	b.n	8003d0c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003d0a:	2300      	movs	r3, #0
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3718      	adds	r7, #24
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	40021000 	.word	0x40021000

08003d18 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
 8003d20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d101      	bne.n	8003d2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e0d0      	b.n	8003ece <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d2c:	4b6a      	ldr	r3, [pc, #424]	@ (8003ed8 <HAL_RCC_ClockConfig+0x1c0>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f003 0307 	and.w	r3, r3, #7
 8003d34:	683a      	ldr	r2, [r7, #0]
 8003d36:	429a      	cmp	r2, r3
 8003d38:	d910      	bls.n	8003d5c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d3a:	4b67      	ldr	r3, [pc, #412]	@ (8003ed8 <HAL_RCC_ClockConfig+0x1c0>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f023 0207 	bic.w	r2, r3, #7
 8003d42:	4965      	ldr	r1, [pc, #404]	@ (8003ed8 <HAL_RCC_ClockConfig+0x1c0>)
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	4313      	orrs	r3, r2
 8003d48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d4a:	4b63      	ldr	r3, [pc, #396]	@ (8003ed8 <HAL_RCC_ClockConfig+0x1c0>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 0307 	and.w	r3, r3, #7
 8003d52:	683a      	ldr	r2, [r7, #0]
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d001      	beq.n	8003d5c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e0b8      	b.n	8003ece <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0302 	and.w	r3, r3, #2
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d020      	beq.n	8003daa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0304 	and.w	r3, r3, #4
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d005      	beq.n	8003d80 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d74:	4b59      	ldr	r3, [pc, #356]	@ (8003edc <HAL_RCC_ClockConfig+0x1c4>)
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	4a58      	ldr	r2, [pc, #352]	@ (8003edc <HAL_RCC_ClockConfig+0x1c4>)
 8003d7a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003d7e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 0308 	and.w	r3, r3, #8
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d005      	beq.n	8003d98 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d8c:	4b53      	ldr	r3, [pc, #332]	@ (8003edc <HAL_RCC_ClockConfig+0x1c4>)
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	4a52      	ldr	r2, [pc, #328]	@ (8003edc <HAL_RCC_ClockConfig+0x1c4>)
 8003d92:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003d96:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d98:	4b50      	ldr	r3, [pc, #320]	@ (8003edc <HAL_RCC_ClockConfig+0x1c4>)
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	494d      	ldr	r1, [pc, #308]	@ (8003edc <HAL_RCC_ClockConfig+0x1c4>)
 8003da6:	4313      	orrs	r3, r2
 8003da8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 0301 	and.w	r3, r3, #1
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d040      	beq.n	8003e38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d107      	bne.n	8003dce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dbe:	4b47      	ldr	r3, [pc, #284]	@ (8003edc <HAL_RCC_ClockConfig+0x1c4>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d115      	bne.n	8003df6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e07f      	b.n	8003ece <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d107      	bne.n	8003de6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dd6:	4b41      	ldr	r3, [pc, #260]	@ (8003edc <HAL_RCC_ClockConfig+0x1c4>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d109      	bne.n	8003df6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e073      	b.n	8003ece <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003de6:	4b3d      	ldr	r3, [pc, #244]	@ (8003edc <HAL_RCC_ClockConfig+0x1c4>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0302 	and.w	r3, r3, #2
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d101      	bne.n	8003df6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	e06b      	b.n	8003ece <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003df6:	4b39      	ldr	r3, [pc, #228]	@ (8003edc <HAL_RCC_ClockConfig+0x1c4>)
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	f023 0203 	bic.w	r2, r3, #3
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	4936      	ldr	r1, [pc, #216]	@ (8003edc <HAL_RCC_ClockConfig+0x1c4>)
 8003e04:	4313      	orrs	r3, r2
 8003e06:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e08:	f7ff f962 	bl	80030d0 <HAL_GetTick>
 8003e0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e0e:	e00a      	b.n	8003e26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e10:	f7ff f95e 	bl	80030d0 <HAL_GetTick>
 8003e14:	4602      	mov	r2, r0
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d901      	bls.n	8003e26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e22:	2303      	movs	r3, #3
 8003e24:	e053      	b.n	8003ece <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e26:	4b2d      	ldr	r3, [pc, #180]	@ (8003edc <HAL_RCC_ClockConfig+0x1c4>)
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	f003 020c 	and.w	r2, r3, #12
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d1eb      	bne.n	8003e10 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e38:	4b27      	ldr	r3, [pc, #156]	@ (8003ed8 <HAL_RCC_ClockConfig+0x1c0>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 0307 	and.w	r3, r3, #7
 8003e40:	683a      	ldr	r2, [r7, #0]
 8003e42:	429a      	cmp	r2, r3
 8003e44:	d210      	bcs.n	8003e68 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e46:	4b24      	ldr	r3, [pc, #144]	@ (8003ed8 <HAL_RCC_ClockConfig+0x1c0>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f023 0207 	bic.w	r2, r3, #7
 8003e4e:	4922      	ldr	r1, [pc, #136]	@ (8003ed8 <HAL_RCC_ClockConfig+0x1c0>)
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	4313      	orrs	r3, r2
 8003e54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e56:	4b20      	ldr	r3, [pc, #128]	@ (8003ed8 <HAL_RCC_ClockConfig+0x1c0>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 0307 	and.w	r3, r3, #7
 8003e5e:	683a      	ldr	r2, [r7, #0]
 8003e60:	429a      	cmp	r2, r3
 8003e62:	d001      	beq.n	8003e68 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e032      	b.n	8003ece <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0304 	and.w	r3, r3, #4
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d008      	beq.n	8003e86 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e74:	4b19      	ldr	r3, [pc, #100]	@ (8003edc <HAL_RCC_ClockConfig+0x1c4>)
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	4916      	ldr	r1, [pc, #88]	@ (8003edc <HAL_RCC_ClockConfig+0x1c4>)
 8003e82:	4313      	orrs	r3, r2
 8003e84:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 0308 	and.w	r3, r3, #8
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d009      	beq.n	8003ea6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003e92:	4b12      	ldr	r3, [pc, #72]	@ (8003edc <HAL_RCC_ClockConfig+0x1c4>)
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	691b      	ldr	r3, [r3, #16]
 8003e9e:	00db      	lsls	r3, r3, #3
 8003ea0:	490e      	ldr	r1, [pc, #56]	@ (8003edc <HAL_RCC_ClockConfig+0x1c4>)
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ea6:	f000 f821 	bl	8003eec <HAL_RCC_GetSysClockFreq>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	4b0b      	ldr	r3, [pc, #44]	@ (8003edc <HAL_RCC_ClockConfig+0x1c4>)
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	091b      	lsrs	r3, r3, #4
 8003eb2:	f003 030f 	and.w	r3, r3, #15
 8003eb6:	490a      	ldr	r1, [pc, #40]	@ (8003ee0 <HAL_RCC_ClockConfig+0x1c8>)
 8003eb8:	5ccb      	ldrb	r3, [r1, r3]
 8003eba:	fa22 f303 	lsr.w	r3, r2, r3
 8003ebe:	4a09      	ldr	r2, [pc, #36]	@ (8003ee4 <HAL_RCC_ClockConfig+0x1cc>)
 8003ec0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003ec2:	4b09      	ldr	r3, [pc, #36]	@ (8003ee8 <HAL_RCC_ClockConfig+0x1d0>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f7ff f8c0 	bl	800304c <HAL_InitTick>

  return HAL_OK;
 8003ecc:	2300      	movs	r3, #0
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	3710      	adds	r7, #16
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}
 8003ed6:	bf00      	nop
 8003ed8:	40022000 	.word	0x40022000
 8003edc:	40021000 	.word	0x40021000
 8003ee0:	08006848 	.word	0x08006848
 8003ee4:	20000000 	.word	0x20000000
 8003ee8:	20000014 	.word	0x20000014

08003eec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b087      	sub	sp, #28
 8003ef0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	60fb      	str	r3, [r7, #12]
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	60bb      	str	r3, [r7, #8]
 8003efa:	2300      	movs	r3, #0
 8003efc:	617b      	str	r3, [r7, #20]
 8003efe:	2300      	movs	r3, #0
 8003f00:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003f02:	2300      	movs	r3, #0
 8003f04:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003f06:	4b1e      	ldr	r3, [pc, #120]	@ (8003f80 <HAL_RCC_GetSysClockFreq+0x94>)
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	f003 030c 	and.w	r3, r3, #12
 8003f12:	2b04      	cmp	r3, #4
 8003f14:	d002      	beq.n	8003f1c <HAL_RCC_GetSysClockFreq+0x30>
 8003f16:	2b08      	cmp	r3, #8
 8003f18:	d003      	beq.n	8003f22 <HAL_RCC_GetSysClockFreq+0x36>
 8003f1a:	e027      	b.n	8003f6c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003f1c:	4b19      	ldr	r3, [pc, #100]	@ (8003f84 <HAL_RCC_GetSysClockFreq+0x98>)
 8003f1e:	613b      	str	r3, [r7, #16]
      break;
 8003f20:	e027      	b.n	8003f72 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	0c9b      	lsrs	r3, r3, #18
 8003f26:	f003 030f 	and.w	r3, r3, #15
 8003f2a:	4a17      	ldr	r2, [pc, #92]	@ (8003f88 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003f2c:	5cd3      	ldrb	r3, [r2, r3]
 8003f2e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d010      	beq.n	8003f5c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003f3a:	4b11      	ldr	r3, [pc, #68]	@ (8003f80 <HAL_RCC_GetSysClockFreq+0x94>)
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	0c5b      	lsrs	r3, r3, #17
 8003f40:	f003 0301 	and.w	r3, r3, #1
 8003f44:	4a11      	ldr	r2, [pc, #68]	@ (8003f8c <HAL_RCC_GetSysClockFreq+0xa0>)
 8003f46:	5cd3      	ldrb	r3, [r2, r3]
 8003f48:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	4a0d      	ldr	r2, [pc, #52]	@ (8003f84 <HAL_RCC_GetSysClockFreq+0x98>)
 8003f4e:	fb03 f202 	mul.w	r2, r3, r2
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f58:	617b      	str	r3, [r7, #20]
 8003f5a:	e004      	b.n	8003f66 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	4a0c      	ldr	r2, [pc, #48]	@ (8003f90 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003f60:	fb02 f303 	mul.w	r3, r2, r3
 8003f64:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	613b      	str	r3, [r7, #16]
      break;
 8003f6a:	e002      	b.n	8003f72 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003f6c:	4b05      	ldr	r3, [pc, #20]	@ (8003f84 <HAL_RCC_GetSysClockFreq+0x98>)
 8003f6e:	613b      	str	r3, [r7, #16]
      break;
 8003f70:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f72:	693b      	ldr	r3, [r7, #16]
}
 8003f74:	4618      	mov	r0, r3
 8003f76:	371c      	adds	r7, #28
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bc80      	pop	{r7}
 8003f7c:	4770      	bx	lr
 8003f7e:	bf00      	nop
 8003f80:	40021000 	.word	0x40021000
 8003f84:	007a1200 	.word	0x007a1200
 8003f88:	08006860 	.word	0x08006860
 8003f8c:	08006870 	.word	0x08006870
 8003f90:	003d0900 	.word	0x003d0900

08003f94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f94:	b480      	push	{r7}
 8003f96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f98:	4b02      	ldr	r3, [pc, #8]	@ (8003fa4 <HAL_RCC_GetHCLKFreq+0x10>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bc80      	pop	{r7}
 8003fa2:	4770      	bx	lr
 8003fa4:	20000000 	.word	0x20000000

08003fa8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003fac:	f7ff fff2 	bl	8003f94 <HAL_RCC_GetHCLKFreq>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	4b05      	ldr	r3, [pc, #20]	@ (8003fc8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	0a1b      	lsrs	r3, r3, #8
 8003fb8:	f003 0307 	and.w	r3, r3, #7
 8003fbc:	4903      	ldr	r1, [pc, #12]	@ (8003fcc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003fbe:	5ccb      	ldrb	r3, [r1, r3]
 8003fc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	bd80      	pop	{r7, pc}
 8003fc8:	40021000 	.word	0x40021000
 8003fcc:	08006858 	.word	0x08006858

08003fd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003fd4:	f7ff ffde 	bl	8003f94 <HAL_RCC_GetHCLKFreq>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	4b05      	ldr	r3, [pc, #20]	@ (8003ff0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	0adb      	lsrs	r3, r3, #11
 8003fe0:	f003 0307 	and.w	r3, r3, #7
 8003fe4:	4903      	ldr	r1, [pc, #12]	@ (8003ff4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003fe6:	5ccb      	ldrb	r3, [r1, r3]
 8003fe8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	bd80      	pop	{r7, pc}
 8003ff0:	40021000 	.word	0x40021000
 8003ff4:	08006858 	.word	0x08006858

08003ff8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b085      	sub	sp, #20
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004000:	4b0a      	ldr	r3, [pc, #40]	@ (800402c <RCC_Delay+0x34>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a0a      	ldr	r2, [pc, #40]	@ (8004030 <RCC_Delay+0x38>)
 8004006:	fba2 2303 	umull	r2, r3, r2, r3
 800400a:	0a5b      	lsrs	r3, r3, #9
 800400c:	687a      	ldr	r2, [r7, #4]
 800400e:	fb02 f303 	mul.w	r3, r2, r3
 8004012:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004014:	bf00      	nop
  }
  while (Delay --);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	1e5a      	subs	r2, r3, #1
 800401a:	60fa      	str	r2, [r7, #12]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d1f9      	bne.n	8004014 <RCC_Delay+0x1c>
}
 8004020:	bf00      	nop
 8004022:	bf00      	nop
 8004024:	3714      	adds	r7, #20
 8004026:	46bd      	mov	sp, r7
 8004028:	bc80      	pop	{r7}
 800402a:	4770      	bx	lr
 800402c:	20000000 	.word	0x20000000
 8004030:	10624dd3 	.word	0x10624dd3

08004034 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b082      	sub	sp, #8
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d101      	bne.n	8004046 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e041      	b.n	80040ca <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800404c:	b2db      	uxtb	r3, r3
 800404e:	2b00      	cmp	r3, #0
 8004050:	d106      	bne.n	8004060 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f7fe f9fa 	bl	8002454 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2202      	movs	r2, #2
 8004064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	3304      	adds	r3, #4
 8004070:	4619      	mov	r1, r3
 8004072:	4610      	mov	r0, r2
 8004074:	f000 f992 	bl	800439c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2201      	movs	r2, #1
 800407c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2201      	movs	r2, #1
 8004084:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2201      	movs	r2, #1
 800408c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2201      	movs	r2, #1
 8004094:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2201      	movs	r2, #1
 800409c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2201      	movs	r2, #1
 80040c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80040c8:	2300      	movs	r3, #0
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3708      	adds	r7, #8
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
	...

080040d4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b084      	sub	sp, #16
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d109      	bne.n	80040f8 <HAL_TIM_PWM_Start+0x24>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80040ea:	b2db      	uxtb	r3, r3
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	bf14      	ite	ne
 80040f0:	2301      	movne	r3, #1
 80040f2:	2300      	moveq	r3, #0
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	e022      	b.n	800413e <HAL_TIM_PWM_Start+0x6a>
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	2b04      	cmp	r3, #4
 80040fc:	d109      	bne.n	8004112 <HAL_TIM_PWM_Start+0x3e>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004104:	b2db      	uxtb	r3, r3
 8004106:	2b01      	cmp	r3, #1
 8004108:	bf14      	ite	ne
 800410a:	2301      	movne	r3, #1
 800410c:	2300      	moveq	r3, #0
 800410e:	b2db      	uxtb	r3, r3
 8004110:	e015      	b.n	800413e <HAL_TIM_PWM_Start+0x6a>
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	2b08      	cmp	r3, #8
 8004116:	d109      	bne.n	800412c <HAL_TIM_PWM_Start+0x58>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800411e:	b2db      	uxtb	r3, r3
 8004120:	2b01      	cmp	r3, #1
 8004122:	bf14      	ite	ne
 8004124:	2301      	movne	r3, #1
 8004126:	2300      	moveq	r3, #0
 8004128:	b2db      	uxtb	r3, r3
 800412a:	e008      	b.n	800413e <HAL_TIM_PWM_Start+0x6a>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004132:	b2db      	uxtb	r3, r3
 8004134:	2b01      	cmp	r3, #1
 8004136:	bf14      	ite	ne
 8004138:	2301      	movne	r3, #1
 800413a:	2300      	moveq	r3, #0
 800413c:	b2db      	uxtb	r3, r3
 800413e:	2b00      	cmp	r3, #0
 8004140:	d001      	beq.n	8004146 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e05e      	b.n	8004204 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d104      	bne.n	8004156 <HAL_TIM_PWM_Start+0x82>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2202      	movs	r2, #2
 8004150:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004154:	e013      	b.n	800417e <HAL_TIM_PWM_Start+0xaa>
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	2b04      	cmp	r3, #4
 800415a:	d104      	bne.n	8004166 <HAL_TIM_PWM_Start+0x92>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2202      	movs	r2, #2
 8004160:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004164:	e00b      	b.n	800417e <HAL_TIM_PWM_Start+0xaa>
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	2b08      	cmp	r3, #8
 800416a:	d104      	bne.n	8004176 <HAL_TIM_PWM_Start+0xa2>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2202      	movs	r2, #2
 8004170:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004174:	e003      	b.n	800417e <HAL_TIM_PWM_Start+0xaa>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2202      	movs	r2, #2
 800417a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	2201      	movs	r2, #1
 8004184:	6839      	ldr	r1, [r7, #0]
 8004186:	4618      	mov	r0, r3
 8004188:	f000 fafe 	bl	8004788 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a1e      	ldr	r2, [pc, #120]	@ (800420c <HAL_TIM_PWM_Start+0x138>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d107      	bne.n	80041a6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80041a4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a18      	ldr	r2, [pc, #96]	@ (800420c <HAL_TIM_PWM_Start+0x138>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d00e      	beq.n	80041ce <HAL_TIM_PWM_Start+0xfa>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041b8:	d009      	beq.n	80041ce <HAL_TIM_PWM_Start+0xfa>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4a14      	ldr	r2, [pc, #80]	@ (8004210 <HAL_TIM_PWM_Start+0x13c>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d004      	beq.n	80041ce <HAL_TIM_PWM_Start+0xfa>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a12      	ldr	r2, [pc, #72]	@ (8004214 <HAL_TIM_PWM_Start+0x140>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d111      	bne.n	80041f2 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	f003 0307 	and.w	r3, r3, #7
 80041d8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2b06      	cmp	r3, #6
 80041de:	d010      	beq.n	8004202 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f042 0201 	orr.w	r2, r2, #1
 80041ee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041f0:	e007      	b.n	8004202 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f042 0201 	orr.w	r2, r2, #1
 8004200:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004202:	2300      	movs	r3, #0
}
 8004204:	4618      	mov	r0, r3
 8004206:	3710      	adds	r7, #16
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}
 800420c:	40012c00 	.word	0x40012c00
 8004210:	40000400 	.word	0x40000400
 8004214:	40000800 	.word	0x40000800

08004218 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b086      	sub	sp, #24
 800421c:	af00      	add	r7, sp, #0
 800421e:	60f8      	str	r0, [r7, #12]
 8004220:	60b9      	str	r1, [r7, #8]
 8004222:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004224:	2300      	movs	r3, #0
 8004226:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800422e:	2b01      	cmp	r3, #1
 8004230:	d101      	bne.n	8004236 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004232:	2302      	movs	r3, #2
 8004234:	e0ae      	b.n	8004394 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2201      	movs	r2, #1
 800423a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2b0c      	cmp	r3, #12
 8004242:	f200 809f 	bhi.w	8004384 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004246:	a201      	add	r2, pc, #4	@ (adr r2, 800424c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800424c:	08004281 	.word	0x08004281
 8004250:	08004385 	.word	0x08004385
 8004254:	08004385 	.word	0x08004385
 8004258:	08004385 	.word	0x08004385
 800425c:	080042c1 	.word	0x080042c1
 8004260:	08004385 	.word	0x08004385
 8004264:	08004385 	.word	0x08004385
 8004268:	08004385 	.word	0x08004385
 800426c:	08004303 	.word	0x08004303
 8004270:	08004385 	.word	0x08004385
 8004274:	08004385 	.word	0x08004385
 8004278:	08004385 	.word	0x08004385
 800427c:	08004343 	.word	0x08004343
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	68b9      	ldr	r1, [r7, #8]
 8004286:	4618      	mov	r0, r3
 8004288:	f000 f8f6 	bl	8004478 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	699a      	ldr	r2, [r3, #24]
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f042 0208 	orr.w	r2, r2, #8
 800429a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	699a      	ldr	r2, [r3, #24]
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f022 0204 	bic.w	r2, r2, #4
 80042aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	6999      	ldr	r1, [r3, #24]
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	691a      	ldr	r2, [r3, #16]
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	430a      	orrs	r2, r1
 80042bc:	619a      	str	r2, [r3, #24]
      break;
 80042be:	e064      	b.n	800438a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	68b9      	ldr	r1, [r7, #8]
 80042c6:	4618      	mov	r0, r3
 80042c8:	f000 f93c 	bl	8004544 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	699a      	ldr	r2, [r3, #24]
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80042da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	699a      	ldr	r2, [r3, #24]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	6999      	ldr	r1, [r3, #24]
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	691b      	ldr	r3, [r3, #16]
 80042f6:	021a      	lsls	r2, r3, #8
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	430a      	orrs	r2, r1
 80042fe:	619a      	str	r2, [r3, #24]
      break;
 8004300:	e043      	b.n	800438a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	68b9      	ldr	r1, [r7, #8]
 8004308:	4618      	mov	r0, r3
 800430a:	f000 f985 	bl	8004618 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	69da      	ldr	r2, [r3, #28]
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f042 0208 	orr.w	r2, r2, #8
 800431c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	69da      	ldr	r2, [r3, #28]
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f022 0204 	bic.w	r2, r2, #4
 800432c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	69d9      	ldr	r1, [r3, #28]
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	691a      	ldr	r2, [r3, #16]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	430a      	orrs	r2, r1
 800433e:	61da      	str	r2, [r3, #28]
      break;
 8004340:	e023      	b.n	800438a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	68b9      	ldr	r1, [r7, #8]
 8004348:	4618      	mov	r0, r3
 800434a:	f000 f9cf 	bl	80046ec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	69da      	ldr	r2, [r3, #28]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800435c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	69da      	ldr	r2, [r3, #28]
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800436c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	69d9      	ldr	r1, [r3, #28]
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	691b      	ldr	r3, [r3, #16]
 8004378:	021a      	lsls	r2, r3, #8
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	430a      	orrs	r2, r1
 8004380:	61da      	str	r2, [r3, #28]
      break;
 8004382:	e002      	b.n	800438a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	75fb      	strb	r3, [r7, #23]
      break;
 8004388:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2200      	movs	r2, #0
 800438e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004392:	7dfb      	ldrb	r3, [r7, #23]
}
 8004394:	4618      	mov	r0, r3
 8004396:	3718      	adds	r7, #24
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}

0800439c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800439c:	b480      	push	{r7}
 800439e:	b085      	sub	sp, #20
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
 80043a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	4a2f      	ldr	r2, [pc, #188]	@ (800446c <TIM_Base_SetConfig+0xd0>)
 80043b0:	4293      	cmp	r3, r2
 80043b2:	d00b      	beq.n	80043cc <TIM_Base_SetConfig+0x30>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043ba:	d007      	beq.n	80043cc <TIM_Base_SetConfig+0x30>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	4a2c      	ldr	r2, [pc, #176]	@ (8004470 <TIM_Base_SetConfig+0xd4>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d003      	beq.n	80043cc <TIM_Base_SetConfig+0x30>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	4a2b      	ldr	r2, [pc, #172]	@ (8004474 <TIM_Base_SetConfig+0xd8>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d108      	bne.n	80043de <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	68fa      	ldr	r2, [r7, #12]
 80043da:	4313      	orrs	r3, r2
 80043dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	4a22      	ldr	r2, [pc, #136]	@ (800446c <TIM_Base_SetConfig+0xd0>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d00b      	beq.n	80043fe <TIM_Base_SetConfig+0x62>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043ec:	d007      	beq.n	80043fe <TIM_Base_SetConfig+0x62>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	4a1f      	ldr	r2, [pc, #124]	@ (8004470 <TIM_Base_SetConfig+0xd4>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d003      	beq.n	80043fe <TIM_Base_SetConfig+0x62>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	4a1e      	ldr	r2, [pc, #120]	@ (8004474 <TIM_Base_SetConfig+0xd8>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d108      	bne.n	8004410 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004404:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	68fa      	ldr	r2, [r7, #12]
 800440c:	4313      	orrs	r3, r2
 800440e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	695b      	ldr	r3, [r3, #20]
 800441a:	4313      	orrs	r3, r2
 800441c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	68fa      	ldr	r2, [r7, #12]
 8004422:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	689a      	ldr	r2, [r3, #8]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	4a0d      	ldr	r2, [pc, #52]	@ (800446c <TIM_Base_SetConfig+0xd0>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d103      	bne.n	8004444 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	691a      	ldr	r2, [r3, #16]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2201      	movs	r2, #1
 8004448:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	691b      	ldr	r3, [r3, #16]
 800444e:	f003 0301 	and.w	r3, r3, #1
 8004452:	2b00      	cmp	r3, #0
 8004454:	d005      	beq.n	8004462 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	691b      	ldr	r3, [r3, #16]
 800445a:	f023 0201 	bic.w	r2, r3, #1
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	611a      	str	r2, [r3, #16]
  }
}
 8004462:	bf00      	nop
 8004464:	3714      	adds	r7, #20
 8004466:	46bd      	mov	sp, r7
 8004468:	bc80      	pop	{r7}
 800446a:	4770      	bx	lr
 800446c:	40012c00 	.word	0x40012c00
 8004470:	40000400 	.word	0x40000400
 8004474:	40000800 	.word	0x40000800

08004478 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004478:	b480      	push	{r7}
 800447a:	b087      	sub	sp, #28
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
 8004480:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6a1b      	ldr	r3, [r3, #32]
 8004486:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6a1b      	ldr	r3, [r3, #32]
 800448c:	f023 0201 	bic.w	r2, r3, #1
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	699b      	ldr	r3, [r3, #24]
 800449e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	f023 0303 	bic.w	r3, r3, #3
 80044ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	68fa      	ldr	r2, [r7, #12]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80044ba:	697b      	ldr	r3, [r7, #20]
 80044bc:	f023 0302 	bic.w	r3, r3, #2
 80044c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	697a      	ldr	r2, [r7, #20]
 80044c8:	4313      	orrs	r3, r2
 80044ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	4a1c      	ldr	r2, [pc, #112]	@ (8004540 <TIM_OC1_SetConfig+0xc8>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d10c      	bne.n	80044ee <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	f023 0308 	bic.w	r3, r3, #8
 80044da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	68db      	ldr	r3, [r3, #12]
 80044e0:	697a      	ldr	r2, [r7, #20]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	f023 0304 	bic.w	r3, r3, #4
 80044ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	4a13      	ldr	r2, [pc, #76]	@ (8004540 <TIM_OC1_SetConfig+0xc8>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d111      	bne.n	800451a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004504:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	695b      	ldr	r3, [r3, #20]
 800450a:	693a      	ldr	r2, [r7, #16]
 800450c:	4313      	orrs	r3, r2
 800450e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	699b      	ldr	r3, [r3, #24]
 8004514:	693a      	ldr	r2, [r7, #16]
 8004516:	4313      	orrs	r3, r2
 8004518:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	693a      	ldr	r2, [r7, #16]
 800451e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	68fa      	ldr	r2, [r7, #12]
 8004524:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	685a      	ldr	r2, [r3, #4]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	697a      	ldr	r2, [r7, #20]
 8004532:	621a      	str	r2, [r3, #32]
}
 8004534:	bf00      	nop
 8004536:	371c      	adds	r7, #28
 8004538:	46bd      	mov	sp, r7
 800453a:	bc80      	pop	{r7}
 800453c:	4770      	bx	lr
 800453e:	bf00      	nop
 8004540:	40012c00 	.word	0x40012c00

08004544 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004544:	b480      	push	{r7}
 8004546:	b087      	sub	sp, #28
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
 800454c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6a1b      	ldr	r3, [r3, #32]
 8004552:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6a1b      	ldr	r3, [r3, #32]
 8004558:	f023 0210 	bic.w	r2, r3, #16
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	699b      	ldr	r3, [r3, #24]
 800456a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004572:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800457a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	021b      	lsls	r3, r3, #8
 8004582:	68fa      	ldr	r2, [r7, #12]
 8004584:	4313      	orrs	r3, r2
 8004586:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	f023 0320 	bic.w	r3, r3, #32
 800458e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	011b      	lsls	r3, r3, #4
 8004596:	697a      	ldr	r2, [r7, #20]
 8004598:	4313      	orrs	r3, r2
 800459a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	4a1d      	ldr	r2, [pc, #116]	@ (8004614 <TIM_OC2_SetConfig+0xd0>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d10d      	bne.n	80045c0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80045aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	011b      	lsls	r3, r3, #4
 80045b2:	697a      	ldr	r2, [r7, #20]
 80045b4:	4313      	orrs	r3, r2
 80045b6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045be:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	4a14      	ldr	r2, [pc, #80]	@ (8004614 <TIM_OC2_SetConfig+0xd0>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d113      	bne.n	80045f0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80045ce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80045d6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	695b      	ldr	r3, [r3, #20]
 80045dc:	009b      	lsls	r3, r3, #2
 80045de:	693a      	ldr	r2, [r7, #16]
 80045e0:	4313      	orrs	r3, r2
 80045e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	699b      	ldr	r3, [r3, #24]
 80045e8:	009b      	lsls	r3, r3, #2
 80045ea:	693a      	ldr	r2, [r7, #16]
 80045ec:	4313      	orrs	r3, r2
 80045ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	693a      	ldr	r2, [r7, #16]
 80045f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	68fa      	ldr	r2, [r7, #12]
 80045fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	685a      	ldr	r2, [r3, #4]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	697a      	ldr	r2, [r7, #20]
 8004608:	621a      	str	r2, [r3, #32]
}
 800460a:	bf00      	nop
 800460c:	371c      	adds	r7, #28
 800460e:	46bd      	mov	sp, r7
 8004610:	bc80      	pop	{r7}
 8004612:	4770      	bx	lr
 8004614:	40012c00 	.word	0x40012c00

08004618 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004618:	b480      	push	{r7}
 800461a:	b087      	sub	sp, #28
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6a1b      	ldr	r3, [r3, #32]
 8004626:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6a1b      	ldr	r3, [r3, #32]
 800462c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	69db      	ldr	r3, [r3, #28]
 800463e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004646:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f023 0303 	bic.w	r3, r3, #3
 800464e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	68fa      	ldr	r2, [r7, #12]
 8004656:	4313      	orrs	r3, r2
 8004658:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004660:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	021b      	lsls	r3, r3, #8
 8004668:	697a      	ldr	r2, [r7, #20]
 800466a:	4313      	orrs	r3, r2
 800466c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	4a1d      	ldr	r2, [pc, #116]	@ (80046e8 <TIM_OC3_SetConfig+0xd0>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d10d      	bne.n	8004692 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800467c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	68db      	ldr	r3, [r3, #12]
 8004682:	021b      	lsls	r3, r3, #8
 8004684:	697a      	ldr	r2, [r7, #20]
 8004686:	4313      	orrs	r3, r2
 8004688:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004690:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	4a14      	ldr	r2, [pc, #80]	@ (80046e8 <TIM_OC3_SetConfig+0xd0>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d113      	bne.n	80046c2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80046a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80046a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	695b      	ldr	r3, [r3, #20]
 80046ae:	011b      	lsls	r3, r3, #4
 80046b0:	693a      	ldr	r2, [r7, #16]
 80046b2:	4313      	orrs	r3, r2
 80046b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	699b      	ldr	r3, [r3, #24]
 80046ba:	011b      	lsls	r3, r3, #4
 80046bc:	693a      	ldr	r2, [r7, #16]
 80046be:	4313      	orrs	r3, r2
 80046c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	693a      	ldr	r2, [r7, #16]
 80046c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	68fa      	ldr	r2, [r7, #12]
 80046cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	685a      	ldr	r2, [r3, #4]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	697a      	ldr	r2, [r7, #20]
 80046da:	621a      	str	r2, [r3, #32]
}
 80046dc:	bf00      	nop
 80046de:	371c      	adds	r7, #28
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bc80      	pop	{r7}
 80046e4:	4770      	bx	lr
 80046e6:	bf00      	nop
 80046e8:	40012c00 	.word	0x40012c00

080046ec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b087      	sub	sp, #28
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
 80046f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6a1b      	ldr	r3, [r3, #32]
 80046fa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6a1b      	ldr	r3, [r3, #32]
 8004700:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	69db      	ldr	r3, [r3, #28]
 8004712:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800471a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004722:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	021b      	lsls	r3, r3, #8
 800472a:	68fa      	ldr	r2, [r7, #12]
 800472c:	4313      	orrs	r3, r2
 800472e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004736:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	689b      	ldr	r3, [r3, #8]
 800473c:	031b      	lsls	r3, r3, #12
 800473e:	693a      	ldr	r2, [r7, #16]
 8004740:	4313      	orrs	r3, r2
 8004742:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	4a0f      	ldr	r2, [pc, #60]	@ (8004784 <TIM_OC4_SetConfig+0x98>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d109      	bne.n	8004760 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800474c:	697b      	ldr	r3, [r7, #20]
 800474e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004752:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	695b      	ldr	r3, [r3, #20]
 8004758:	019b      	lsls	r3, r3, #6
 800475a:	697a      	ldr	r2, [r7, #20]
 800475c:	4313      	orrs	r3, r2
 800475e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	697a      	ldr	r2, [r7, #20]
 8004764:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	68fa      	ldr	r2, [r7, #12]
 800476a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	685a      	ldr	r2, [r3, #4]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	693a      	ldr	r2, [r7, #16]
 8004778:	621a      	str	r2, [r3, #32]
}
 800477a:	bf00      	nop
 800477c:	371c      	adds	r7, #28
 800477e:	46bd      	mov	sp, r7
 8004780:	bc80      	pop	{r7}
 8004782:	4770      	bx	lr
 8004784:	40012c00 	.word	0x40012c00

08004788 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004788:	b480      	push	{r7}
 800478a:	b087      	sub	sp, #28
 800478c:	af00      	add	r7, sp, #0
 800478e:	60f8      	str	r0, [r7, #12]
 8004790:	60b9      	str	r1, [r7, #8]
 8004792:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	f003 031f 	and.w	r3, r3, #31
 800479a:	2201      	movs	r2, #1
 800479c:	fa02 f303 	lsl.w	r3, r2, r3
 80047a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	6a1a      	ldr	r2, [r3, #32]
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	43db      	mvns	r3, r3
 80047aa:	401a      	ands	r2, r3
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6a1a      	ldr	r2, [r3, #32]
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	f003 031f 	and.w	r3, r3, #31
 80047ba:	6879      	ldr	r1, [r7, #4]
 80047bc:	fa01 f303 	lsl.w	r3, r1, r3
 80047c0:	431a      	orrs	r2, r3
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	621a      	str	r2, [r3, #32]
}
 80047c6:	bf00      	nop
 80047c8:	371c      	adds	r7, #28
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bc80      	pop	{r7}
 80047ce:	4770      	bx	lr

080047d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b085      	sub	sp, #20
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	d101      	bne.n	80047e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80047e4:	2302      	movs	r3, #2
 80047e6:	e046      	b.n	8004876 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2201      	movs	r2, #1
 80047ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2202      	movs	r2, #2
 80047f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800480e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	68fa      	ldr	r2, [r7, #12]
 8004816:	4313      	orrs	r3, r2
 8004818:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	68fa      	ldr	r2, [r7, #12]
 8004820:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a16      	ldr	r2, [pc, #88]	@ (8004880 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d00e      	beq.n	800484a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004834:	d009      	beq.n	800484a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a12      	ldr	r2, [pc, #72]	@ (8004884 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d004      	beq.n	800484a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a10      	ldr	r2, [pc, #64]	@ (8004888 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d10c      	bne.n	8004864 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004850:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	68ba      	ldr	r2, [r7, #8]
 8004858:	4313      	orrs	r3, r2
 800485a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	68ba      	ldr	r2, [r7, #8]
 8004862:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2201      	movs	r2, #1
 8004868:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2200      	movs	r2, #0
 8004870:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004874:	2300      	movs	r3, #0
}
 8004876:	4618      	mov	r0, r3
 8004878:	3714      	adds	r7, #20
 800487a:	46bd      	mov	sp, r7
 800487c:	bc80      	pop	{r7}
 800487e:	4770      	bx	lr
 8004880:	40012c00 	.word	0x40012c00
 8004884:	40000400 	.word	0x40000400
 8004888:	40000800 	.word	0x40000800

0800488c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b082      	sub	sp, #8
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d101      	bne.n	800489e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e042      	b.n	8004924 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d106      	bne.n	80048b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2200      	movs	r2, #0
 80048ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f7fd fe38 	bl	8002528 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2224      	movs	r2, #36	@ 0x24
 80048bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	68da      	ldr	r2, [r3, #12]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80048ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80048d0:	6878      	ldr	r0, [r7, #4]
 80048d2:	f000 fdb7 	bl	8005444 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	691a      	ldr	r2, [r3, #16]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80048e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	695a      	ldr	r2, [r3, #20]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80048f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	68da      	ldr	r2, [r3, #12]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004904:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2200      	movs	r2, #0
 800490a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2220      	movs	r2, #32
 8004910:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2220      	movs	r2, #32
 8004918:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2200      	movs	r2, #0
 8004920:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004922:	2300      	movs	r3, #0
}
 8004924:	4618      	mov	r0, r3
 8004926:	3708      	adds	r7, #8
 8004928:	46bd      	mov	sp, r7
 800492a:	bd80      	pop	{r7, pc}

0800492c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b08a      	sub	sp, #40	@ 0x28
 8004930:	af02      	add	r7, sp, #8
 8004932:	60f8      	str	r0, [r7, #12]
 8004934:	60b9      	str	r1, [r7, #8]
 8004936:	603b      	str	r3, [r7, #0]
 8004938:	4613      	mov	r3, r2
 800493a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800493c:	2300      	movs	r3, #0
 800493e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004946:	b2db      	uxtb	r3, r3
 8004948:	2b20      	cmp	r3, #32
 800494a:	d175      	bne.n	8004a38 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d002      	beq.n	8004958 <HAL_UART_Transmit+0x2c>
 8004952:	88fb      	ldrh	r3, [r7, #6]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d101      	bne.n	800495c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004958:	2301      	movs	r3, #1
 800495a:	e06e      	b.n	8004a3a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	2200      	movs	r2, #0
 8004960:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2221      	movs	r2, #33	@ 0x21
 8004966:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800496a:	f7fe fbb1 	bl	80030d0 <HAL_GetTick>
 800496e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	88fa      	ldrh	r2, [r7, #6]
 8004974:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	88fa      	ldrh	r2, [r7, #6]
 800497a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004984:	d108      	bne.n	8004998 <HAL_UART_Transmit+0x6c>
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	691b      	ldr	r3, [r3, #16]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d104      	bne.n	8004998 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800498e:	2300      	movs	r3, #0
 8004990:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	61bb      	str	r3, [r7, #24]
 8004996:	e003      	b.n	80049a0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800499c:	2300      	movs	r3, #0
 800499e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80049a0:	e02e      	b.n	8004a00 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	9300      	str	r3, [sp, #0]
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	2200      	movs	r2, #0
 80049aa:	2180      	movs	r1, #128	@ 0x80
 80049ac:	68f8      	ldr	r0, [r7, #12]
 80049ae:	f000 fb1c 	bl	8004fea <UART_WaitOnFlagUntilTimeout>
 80049b2:	4603      	mov	r3, r0
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d005      	beq.n	80049c4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	2220      	movs	r2, #32
 80049bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	e03a      	b.n	8004a3a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80049c4:	69fb      	ldr	r3, [r7, #28]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d10b      	bne.n	80049e2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80049ca:	69bb      	ldr	r3, [r7, #24]
 80049cc:	881b      	ldrh	r3, [r3, #0]
 80049ce:	461a      	mov	r2, r3
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049d8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80049da:	69bb      	ldr	r3, [r7, #24]
 80049dc:	3302      	adds	r3, #2
 80049de:	61bb      	str	r3, [r7, #24]
 80049e0:	e007      	b.n	80049f2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80049e2:	69fb      	ldr	r3, [r7, #28]
 80049e4:	781a      	ldrb	r2, [r3, #0]
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80049ec:	69fb      	ldr	r3, [r7, #28]
 80049ee:	3301      	adds	r3, #1
 80049f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80049f6:	b29b      	uxth	r3, r3
 80049f8:	3b01      	subs	r3, #1
 80049fa:	b29a      	uxth	r2, r3
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d1cb      	bne.n	80049a2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	9300      	str	r3, [sp, #0]
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	2200      	movs	r2, #0
 8004a12:	2140      	movs	r1, #64	@ 0x40
 8004a14:	68f8      	ldr	r0, [r7, #12]
 8004a16:	f000 fae8 	bl	8004fea <UART_WaitOnFlagUntilTimeout>
 8004a1a:	4603      	mov	r3, r0
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d005      	beq.n	8004a2c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2220      	movs	r2, #32
 8004a24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004a28:	2303      	movs	r3, #3
 8004a2a:	e006      	b.n	8004a3a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2220      	movs	r2, #32
 8004a30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004a34:	2300      	movs	r3, #0
 8004a36:	e000      	b.n	8004a3a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004a38:	2302      	movs	r3, #2
  }
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3720      	adds	r7, #32
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}

08004a42 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a42:	b580      	push	{r7, lr}
 8004a44:	b084      	sub	sp, #16
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	60f8      	str	r0, [r7, #12]
 8004a4a:	60b9      	str	r1, [r7, #8]
 8004a4c:	4613      	mov	r3, r2
 8004a4e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004a56:	b2db      	uxtb	r3, r3
 8004a58:	2b20      	cmp	r3, #32
 8004a5a:	d112      	bne.n	8004a82 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d002      	beq.n	8004a68 <HAL_UART_Receive_IT+0x26>
 8004a62:	88fb      	ldrh	r3, [r7, #6]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d101      	bne.n	8004a6c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	e00b      	b.n	8004a84 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004a72:	88fb      	ldrh	r3, [r7, #6]
 8004a74:	461a      	mov	r2, r3
 8004a76:	68b9      	ldr	r1, [r7, #8]
 8004a78:	68f8      	ldr	r0, [r7, #12]
 8004a7a:	f000 fb0f 	bl	800509c <UART_Start_Receive_IT>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	e000      	b.n	8004a84 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004a82:	2302      	movs	r3, #2
  }
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	3710      	adds	r7, #16
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}

08004a8c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b0ba      	sub	sp, #232	@ 0xe8
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	695b      	ldr	r3, [r3, #20]
 8004aae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ac2:	f003 030f 	and.w	r3, r3, #15
 8004ac6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004aca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d10f      	bne.n	8004af2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004ad2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ad6:	f003 0320 	and.w	r3, r3, #32
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d009      	beq.n	8004af2 <HAL_UART_IRQHandler+0x66>
 8004ade:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ae2:	f003 0320 	and.w	r3, r3, #32
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d003      	beq.n	8004af2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f000 fbec 	bl	80052c8 <UART_Receive_IT>
      return;
 8004af0:	e25b      	b.n	8004faa <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004af2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	f000 80de 	beq.w	8004cb8 <HAL_UART_IRQHandler+0x22c>
 8004afc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b00:	f003 0301 	and.w	r3, r3, #1
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d106      	bne.n	8004b16 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004b08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b0c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	f000 80d1 	beq.w	8004cb8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004b16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b1a:	f003 0301 	and.w	r3, r3, #1
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d00b      	beq.n	8004b3a <HAL_UART_IRQHandler+0xae>
 8004b22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d005      	beq.n	8004b3a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b32:	f043 0201 	orr.w	r2, r3, #1
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004b3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b3e:	f003 0304 	and.w	r3, r3, #4
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d00b      	beq.n	8004b5e <HAL_UART_IRQHandler+0xd2>
 8004b46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b4a:	f003 0301 	and.w	r3, r3, #1
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d005      	beq.n	8004b5e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b56:	f043 0202 	orr.w	r2, r3, #2
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004b5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b62:	f003 0302 	and.w	r3, r3, #2
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d00b      	beq.n	8004b82 <HAL_UART_IRQHandler+0xf6>
 8004b6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b6e:	f003 0301 	and.w	r3, r3, #1
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d005      	beq.n	8004b82 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b7a:	f043 0204 	orr.w	r2, r3, #4
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004b82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b86:	f003 0308 	and.w	r3, r3, #8
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d011      	beq.n	8004bb2 <HAL_UART_IRQHandler+0x126>
 8004b8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b92:	f003 0320 	and.w	r3, r3, #32
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d105      	bne.n	8004ba6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004b9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b9e:	f003 0301 	and.w	r3, r3, #1
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d005      	beq.n	8004bb2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004baa:	f043 0208 	orr.w	r2, r3, #8
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	f000 81f2 	beq.w	8004fa0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004bbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bc0:	f003 0320 	and.w	r3, r3, #32
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d008      	beq.n	8004bda <HAL_UART_IRQHandler+0x14e>
 8004bc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004bcc:	f003 0320 	and.w	r3, r3, #32
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d002      	beq.n	8004bda <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004bd4:	6878      	ldr	r0, [r7, #4]
 8004bd6:	f000 fb77 	bl	80052c8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	695b      	ldr	r3, [r3, #20]
 8004be0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	bf14      	ite	ne
 8004be8:	2301      	movne	r3, #1
 8004bea:	2300      	moveq	r3, #0
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bf6:	f003 0308 	and.w	r3, r3, #8
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d103      	bne.n	8004c06 <HAL_UART_IRQHandler+0x17a>
 8004bfe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d04f      	beq.n	8004ca6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f000 fa81 	bl	800510e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	695b      	ldr	r3, [r3, #20]
 8004c12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d041      	beq.n	8004c9e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	3314      	adds	r3, #20
 8004c20:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c24:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004c28:	e853 3f00 	ldrex	r3, [r3]
 8004c2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004c30:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004c34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	3314      	adds	r3, #20
 8004c42:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004c46:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004c4a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c4e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004c52:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004c56:	e841 2300 	strex	r3, r2, [r1]
 8004c5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004c5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d1d9      	bne.n	8004c1a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d013      	beq.n	8004c96 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c72:	4a7e      	ldr	r2, [pc, #504]	@ (8004e6c <HAL_UART_IRQHandler+0x3e0>)
 8004c74:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	f7fe fb9e 	bl	80033bc <HAL_DMA_Abort_IT>
 8004c80:	4603      	mov	r3, r0
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d016      	beq.n	8004cb4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c8c:	687a      	ldr	r2, [r7, #4]
 8004c8e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004c90:	4610      	mov	r0, r2
 8004c92:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c94:	e00e      	b.n	8004cb4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f000 f993 	bl	8004fc2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c9c:	e00a      	b.n	8004cb4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f000 f98f 	bl	8004fc2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ca4:	e006      	b.n	8004cb4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f000 f98b 	bl	8004fc2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004cb2:	e175      	b.n	8004fa0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cb4:	bf00      	nop
    return;
 8004cb6:	e173      	b.n	8004fa0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	f040 814f 	bne.w	8004f60 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004cc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cc6:	f003 0310 	and.w	r3, r3, #16
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	f000 8148 	beq.w	8004f60 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004cd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004cd4:	f003 0310 	and.w	r3, r3, #16
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	f000 8141 	beq.w	8004f60 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004cde:	2300      	movs	r3, #0
 8004ce0:	60bb      	str	r3, [r7, #8]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	60bb      	str	r3, [r7, #8]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	60bb      	str	r3, [r7, #8]
 8004cf2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	695b      	ldr	r3, [r3, #20]
 8004cfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	f000 80b6 	beq.w	8004e70 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004d10:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	f000 8145 	beq.w	8004fa4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004d1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004d22:	429a      	cmp	r2, r3
 8004d24:	f080 813e 	bcs.w	8004fa4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004d2e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d34:	699b      	ldr	r3, [r3, #24]
 8004d36:	2b20      	cmp	r3, #32
 8004d38:	f000 8088 	beq.w	8004e4c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	330c      	adds	r3, #12
 8004d42:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d46:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004d4a:	e853 3f00 	ldrex	r3, [r3]
 8004d4e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004d52:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004d56:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d5a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	330c      	adds	r3, #12
 8004d64:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004d68:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004d6c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d70:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004d74:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004d78:	e841 2300 	strex	r3, r2, [r1]
 8004d7c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004d80:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d1d9      	bne.n	8004d3c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	3314      	adds	r3, #20
 8004d8e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d90:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d92:	e853 3f00 	ldrex	r3, [r3]
 8004d96:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004d98:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004d9a:	f023 0301 	bic.w	r3, r3, #1
 8004d9e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	3314      	adds	r3, #20
 8004da8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004dac:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004db0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004db2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004db4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004db8:	e841 2300 	strex	r3, r2, [r1]
 8004dbc:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004dbe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d1e1      	bne.n	8004d88 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	3314      	adds	r3, #20
 8004dca:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dcc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004dce:	e853 3f00 	ldrex	r3, [r3]
 8004dd2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004dd4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004dd6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004dda:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	3314      	adds	r3, #20
 8004de4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004de8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004dea:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dec:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004dee:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004df0:	e841 2300 	strex	r3, r2, [r1]
 8004df4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004df6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d1e3      	bne.n	8004dc4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2220      	movs	r2, #32
 8004e00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2200      	movs	r2, #0
 8004e08:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	330c      	adds	r3, #12
 8004e10:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e14:	e853 3f00 	ldrex	r3, [r3]
 8004e18:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004e1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e1c:	f023 0310 	bic.w	r3, r3, #16
 8004e20:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	330c      	adds	r3, #12
 8004e2a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004e2e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004e30:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e32:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004e34:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004e36:	e841 2300 	strex	r3, r2, [r1]
 8004e3a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004e3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d1e3      	bne.n	8004e0a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e46:	4618      	mov	r0, r3
 8004e48:	f7fe fa7d 	bl	8003346 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2202      	movs	r2, #2
 8004e50:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004e5a:	b29b      	uxth	r3, r3
 8004e5c:	1ad3      	subs	r3, r2, r3
 8004e5e:	b29b      	uxth	r3, r3
 8004e60:	4619      	mov	r1, r3
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	f000 f8b6 	bl	8004fd4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004e68:	e09c      	b.n	8004fa4 <HAL_UART_IRQHandler+0x518>
 8004e6a:	bf00      	nop
 8004e6c:	080051d3 	.word	0x080051d3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004e78:	b29b      	uxth	r3, r3
 8004e7a:	1ad3      	subs	r3, r2, r3
 8004e7c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004e84:	b29b      	uxth	r3, r3
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	f000 808e 	beq.w	8004fa8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004e8c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	f000 8089 	beq.w	8004fa8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	330c      	adds	r3, #12
 8004e9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ea0:	e853 3f00 	ldrex	r3, [r3]
 8004ea4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004ea6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ea8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004eac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	330c      	adds	r3, #12
 8004eb6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004eba:	647a      	str	r2, [r7, #68]	@ 0x44
 8004ebc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ebe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004ec0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004ec2:	e841 2300 	strex	r3, r2, [r1]
 8004ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004ec8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d1e3      	bne.n	8004e96 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	3314      	adds	r3, #20
 8004ed4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ed8:	e853 3f00 	ldrex	r3, [r3]
 8004edc:	623b      	str	r3, [r7, #32]
   return(result);
 8004ede:	6a3b      	ldr	r3, [r7, #32]
 8004ee0:	f023 0301 	bic.w	r3, r3, #1
 8004ee4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	3314      	adds	r3, #20
 8004eee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004ef2:	633a      	str	r2, [r7, #48]	@ 0x30
 8004ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ef6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ef8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004efa:	e841 2300 	strex	r3, r2, [r1]
 8004efe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004f00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d1e3      	bne.n	8004ece <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2220      	movs	r2, #32
 8004f0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2200      	movs	r2, #0
 8004f12:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	330c      	adds	r3, #12
 8004f1a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	e853 3f00 	ldrex	r3, [r3]
 8004f22:	60fb      	str	r3, [r7, #12]
   return(result);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	f023 0310 	bic.w	r3, r3, #16
 8004f2a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	330c      	adds	r3, #12
 8004f34:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004f38:	61fa      	str	r2, [r7, #28]
 8004f3a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f3c:	69b9      	ldr	r1, [r7, #24]
 8004f3e:	69fa      	ldr	r2, [r7, #28]
 8004f40:	e841 2300 	strex	r3, r2, [r1]
 8004f44:	617b      	str	r3, [r7, #20]
   return(result);
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d1e3      	bne.n	8004f14 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2202      	movs	r2, #2
 8004f50:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004f52:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004f56:	4619      	mov	r1, r3
 8004f58:	6878      	ldr	r0, [r7, #4]
 8004f5a:	f000 f83b 	bl	8004fd4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004f5e:	e023      	b.n	8004fa8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004f60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d009      	beq.n	8004f80 <HAL_UART_IRQHandler+0x4f4>
 8004f6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d003      	beq.n	8004f80 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004f78:	6878      	ldr	r0, [r7, #4]
 8004f7a:	f000 f93e 	bl	80051fa <UART_Transmit_IT>
    return;
 8004f7e:	e014      	b.n	8004faa <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004f80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d00e      	beq.n	8004faa <HAL_UART_IRQHandler+0x51e>
 8004f8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d008      	beq.n	8004faa <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004f98:	6878      	ldr	r0, [r7, #4]
 8004f9a:	f000 f97d 	bl	8005298 <UART_EndTransmit_IT>
    return;
 8004f9e:	e004      	b.n	8004faa <HAL_UART_IRQHandler+0x51e>
    return;
 8004fa0:	bf00      	nop
 8004fa2:	e002      	b.n	8004faa <HAL_UART_IRQHandler+0x51e>
      return;
 8004fa4:	bf00      	nop
 8004fa6:	e000      	b.n	8004faa <HAL_UART_IRQHandler+0x51e>
      return;
 8004fa8:	bf00      	nop
  }
}
 8004faa:	37e8      	adds	r7, #232	@ 0xe8
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}

08004fb0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b083      	sub	sp, #12
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004fb8:	bf00      	nop
 8004fba:	370c      	adds	r7, #12
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bc80      	pop	{r7}
 8004fc0:	4770      	bx	lr

08004fc2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004fc2:	b480      	push	{r7}
 8004fc4:	b083      	sub	sp, #12
 8004fc6:	af00      	add	r7, sp, #0
 8004fc8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004fca:	bf00      	nop
 8004fcc:	370c      	adds	r7, #12
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bc80      	pop	{r7}
 8004fd2:	4770      	bx	lr

08004fd4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b083      	sub	sp, #12
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
 8004fdc:	460b      	mov	r3, r1
 8004fde:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004fe0:	bf00      	nop
 8004fe2:	370c      	adds	r7, #12
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bc80      	pop	{r7}
 8004fe8:	4770      	bx	lr

08004fea <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004fea:	b580      	push	{r7, lr}
 8004fec:	b086      	sub	sp, #24
 8004fee:	af00      	add	r7, sp, #0
 8004ff0:	60f8      	str	r0, [r7, #12]
 8004ff2:	60b9      	str	r1, [r7, #8]
 8004ff4:	603b      	str	r3, [r7, #0]
 8004ff6:	4613      	mov	r3, r2
 8004ff8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ffa:	e03b      	b.n	8005074 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ffc:	6a3b      	ldr	r3, [r7, #32]
 8004ffe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005002:	d037      	beq.n	8005074 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005004:	f7fe f864 	bl	80030d0 <HAL_GetTick>
 8005008:	4602      	mov	r2, r0
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	1ad3      	subs	r3, r2, r3
 800500e:	6a3a      	ldr	r2, [r7, #32]
 8005010:	429a      	cmp	r2, r3
 8005012:	d302      	bcc.n	800501a <UART_WaitOnFlagUntilTimeout+0x30>
 8005014:	6a3b      	ldr	r3, [r7, #32]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d101      	bne.n	800501e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800501a:	2303      	movs	r3, #3
 800501c:	e03a      	b.n	8005094 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	68db      	ldr	r3, [r3, #12]
 8005024:	f003 0304 	and.w	r3, r3, #4
 8005028:	2b00      	cmp	r3, #0
 800502a:	d023      	beq.n	8005074 <UART_WaitOnFlagUntilTimeout+0x8a>
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	2b80      	cmp	r3, #128	@ 0x80
 8005030:	d020      	beq.n	8005074 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	2b40      	cmp	r3, #64	@ 0x40
 8005036:	d01d      	beq.n	8005074 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f003 0308 	and.w	r3, r3, #8
 8005042:	2b08      	cmp	r3, #8
 8005044:	d116      	bne.n	8005074 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005046:	2300      	movs	r3, #0
 8005048:	617b      	str	r3, [r7, #20]
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	617b      	str	r3, [r7, #20]
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	617b      	str	r3, [r7, #20]
 800505a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800505c:	68f8      	ldr	r0, [r7, #12]
 800505e:	f000 f856 	bl	800510e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2208      	movs	r2, #8
 8005066:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2200      	movs	r2, #0
 800506c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	e00f      	b.n	8005094 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	4013      	ands	r3, r2
 800507e:	68ba      	ldr	r2, [r7, #8]
 8005080:	429a      	cmp	r2, r3
 8005082:	bf0c      	ite	eq
 8005084:	2301      	moveq	r3, #1
 8005086:	2300      	movne	r3, #0
 8005088:	b2db      	uxtb	r3, r3
 800508a:	461a      	mov	r2, r3
 800508c:	79fb      	ldrb	r3, [r7, #7]
 800508e:	429a      	cmp	r2, r3
 8005090:	d0b4      	beq.n	8004ffc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005092:	2300      	movs	r3, #0
}
 8005094:	4618      	mov	r0, r3
 8005096:	3718      	adds	r7, #24
 8005098:	46bd      	mov	sp, r7
 800509a:	bd80      	pop	{r7, pc}

0800509c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800509c:	b480      	push	{r7}
 800509e:	b085      	sub	sp, #20
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	60f8      	str	r0, [r7, #12]
 80050a4:	60b9      	str	r1, [r7, #8]
 80050a6:	4613      	mov	r3, r2
 80050a8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	68ba      	ldr	r2, [r7, #8]
 80050ae:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	88fa      	ldrh	r2, [r7, #6]
 80050b4:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	88fa      	ldrh	r2, [r7, #6]
 80050ba:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2200      	movs	r2, #0
 80050c0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2222      	movs	r2, #34	@ 0x22
 80050c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	691b      	ldr	r3, [r3, #16]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d007      	beq.n	80050e2 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	68da      	ldr	r2, [r3, #12]
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80050e0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	695a      	ldr	r2, [r3, #20]
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f042 0201 	orr.w	r2, r2, #1
 80050f0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	68da      	ldr	r2, [r3, #12]
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f042 0220 	orr.w	r2, r2, #32
 8005100:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005102:	2300      	movs	r3, #0
}
 8005104:	4618      	mov	r0, r3
 8005106:	3714      	adds	r7, #20
 8005108:	46bd      	mov	sp, r7
 800510a:	bc80      	pop	{r7}
 800510c:	4770      	bx	lr

0800510e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800510e:	b480      	push	{r7}
 8005110:	b095      	sub	sp, #84	@ 0x54
 8005112:	af00      	add	r7, sp, #0
 8005114:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	330c      	adds	r3, #12
 800511c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800511e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005120:	e853 3f00 	ldrex	r3, [r3]
 8005124:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005128:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800512c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	330c      	adds	r3, #12
 8005134:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005136:	643a      	str	r2, [r7, #64]	@ 0x40
 8005138:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800513a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800513c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800513e:	e841 2300 	strex	r3, r2, [r1]
 8005142:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005144:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005146:	2b00      	cmp	r3, #0
 8005148:	d1e5      	bne.n	8005116 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	3314      	adds	r3, #20
 8005150:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005152:	6a3b      	ldr	r3, [r7, #32]
 8005154:	e853 3f00 	ldrex	r3, [r3]
 8005158:	61fb      	str	r3, [r7, #28]
   return(result);
 800515a:	69fb      	ldr	r3, [r7, #28]
 800515c:	f023 0301 	bic.w	r3, r3, #1
 8005160:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	3314      	adds	r3, #20
 8005168:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800516a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800516c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800516e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005170:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005172:	e841 2300 	strex	r3, r2, [r1]
 8005176:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800517a:	2b00      	cmp	r3, #0
 800517c:	d1e5      	bne.n	800514a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005182:	2b01      	cmp	r3, #1
 8005184:	d119      	bne.n	80051ba <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	330c      	adds	r3, #12
 800518c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	e853 3f00 	ldrex	r3, [r3]
 8005194:	60bb      	str	r3, [r7, #8]
   return(result);
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	f023 0310 	bic.w	r3, r3, #16
 800519c:	647b      	str	r3, [r7, #68]	@ 0x44
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	330c      	adds	r3, #12
 80051a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80051a6:	61ba      	str	r2, [r7, #24]
 80051a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051aa:	6979      	ldr	r1, [r7, #20]
 80051ac:	69ba      	ldr	r2, [r7, #24]
 80051ae:	e841 2300 	strex	r3, r2, [r1]
 80051b2:	613b      	str	r3, [r7, #16]
   return(result);
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d1e5      	bne.n	8005186 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2220      	movs	r2, #32
 80051be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2200      	movs	r2, #0
 80051c6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80051c8:	bf00      	nop
 80051ca:	3754      	adds	r7, #84	@ 0x54
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bc80      	pop	{r7}
 80051d0:	4770      	bx	lr

080051d2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80051d2:	b580      	push	{r7, lr}
 80051d4:	b084      	sub	sp, #16
 80051d6:	af00      	add	r7, sp, #0
 80051d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051de:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	2200      	movs	r2, #0
 80051e4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	2200      	movs	r2, #0
 80051ea:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80051ec:	68f8      	ldr	r0, [r7, #12]
 80051ee:	f7ff fee8 	bl	8004fc2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80051f2:	bf00      	nop
 80051f4:	3710      	adds	r7, #16
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}

080051fa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80051fa:	b480      	push	{r7}
 80051fc:	b085      	sub	sp, #20
 80051fe:	af00      	add	r7, sp, #0
 8005200:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005208:	b2db      	uxtb	r3, r3
 800520a:	2b21      	cmp	r3, #33	@ 0x21
 800520c:	d13e      	bne.n	800528c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	689b      	ldr	r3, [r3, #8]
 8005212:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005216:	d114      	bne.n	8005242 <UART_Transmit_IT+0x48>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	691b      	ldr	r3, [r3, #16]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d110      	bne.n	8005242 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6a1b      	ldr	r3, [r3, #32]
 8005224:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	881b      	ldrh	r3, [r3, #0]
 800522a:	461a      	mov	r2, r3
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005234:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6a1b      	ldr	r3, [r3, #32]
 800523a:	1c9a      	adds	r2, r3, #2
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	621a      	str	r2, [r3, #32]
 8005240:	e008      	b.n	8005254 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6a1b      	ldr	r3, [r3, #32]
 8005246:	1c59      	adds	r1, r3, #1
 8005248:	687a      	ldr	r2, [r7, #4]
 800524a:	6211      	str	r1, [r2, #32]
 800524c:	781a      	ldrb	r2, [r3, #0]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005258:	b29b      	uxth	r3, r3
 800525a:	3b01      	subs	r3, #1
 800525c:	b29b      	uxth	r3, r3
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	4619      	mov	r1, r3
 8005262:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005264:	2b00      	cmp	r3, #0
 8005266:	d10f      	bne.n	8005288 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	68da      	ldr	r2, [r3, #12]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005276:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	68da      	ldr	r2, [r3, #12]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005286:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005288:	2300      	movs	r3, #0
 800528a:	e000      	b.n	800528e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800528c:	2302      	movs	r3, #2
  }
}
 800528e:	4618      	mov	r0, r3
 8005290:	3714      	adds	r7, #20
 8005292:	46bd      	mov	sp, r7
 8005294:	bc80      	pop	{r7}
 8005296:	4770      	bx	lr

08005298 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b082      	sub	sp, #8
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	68da      	ldr	r2, [r3, #12]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052ae:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2220      	movs	r2, #32
 80052b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80052b8:	6878      	ldr	r0, [r7, #4]
 80052ba:	f7ff fe79 	bl	8004fb0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80052be:	2300      	movs	r3, #0
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	3708      	adds	r7, #8
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}

080052c8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b08c      	sub	sp, #48	@ 0x30
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80052d6:	b2db      	uxtb	r3, r3
 80052d8:	2b22      	cmp	r3, #34	@ 0x22
 80052da:	f040 80ae 	bne.w	800543a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	689b      	ldr	r3, [r3, #8]
 80052e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052e6:	d117      	bne.n	8005318 <UART_Receive_IT+0x50>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	691b      	ldr	r3, [r3, #16]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d113      	bne.n	8005318 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80052f0:	2300      	movs	r3, #0
 80052f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052f8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	b29b      	uxth	r3, r3
 8005302:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005306:	b29a      	uxth	r2, r3
 8005308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800530a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005310:	1c9a      	adds	r2, r3, #2
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	629a      	str	r2, [r3, #40]	@ 0x28
 8005316:	e026      	b.n	8005366 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800531c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800531e:	2300      	movs	r3, #0
 8005320:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800532a:	d007      	beq.n	800533c <UART_Receive_IT+0x74>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d10a      	bne.n	800534a <UART_Receive_IT+0x82>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	691b      	ldr	r3, [r3, #16]
 8005338:	2b00      	cmp	r3, #0
 800533a:	d106      	bne.n	800534a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	685b      	ldr	r3, [r3, #4]
 8005342:	b2da      	uxtb	r2, r3
 8005344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005346:	701a      	strb	r2, [r3, #0]
 8005348:	e008      	b.n	800535c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	b2db      	uxtb	r3, r3
 8005352:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005356:	b2da      	uxtb	r2, r3
 8005358:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800535a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005360:	1c5a      	adds	r2, r3, #1
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800536a:	b29b      	uxth	r3, r3
 800536c:	3b01      	subs	r3, #1
 800536e:	b29b      	uxth	r3, r3
 8005370:	687a      	ldr	r2, [r7, #4]
 8005372:	4619      	mov	r1, r3
 8005374:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005376:	2b00      	cmp	r3, #0
 8005378:	d15d      	bne.n	8005436 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	68da      	ldr	r2, [r3, #12]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f022 0220 	bic.w	r2, r2, #32
 8005388:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	68da      	ldr	r2, [r3, #12]
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005398:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	695a      	ldr	r2, [r3, #20]
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f022 0201 	bic.w	r2, r2, #1
 80053a8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2220      	movs	r2, #32
 80053ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2200      	movs	r2, #0
 80053b6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053bc:	2b01      	cmp	r3, #1
 80053be:	d135      	bne.n	800542c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	330c      	adds	r3, #12
 80053cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	e853 3f00 	ldrex	r3, [r3]
 80053d4:	613b      	str	r3, [r7, #16]
   return(result);
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	f023 0310 	bic.w	r3, r3, #16
 80053dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	330c      	adds	r3, #12
 80053e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053e6:	623a      	str	r2, [r7, #32]
 80053e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ea:	69f9      	ldr	r1, [r7, #28]
 80053ec:	6a3a      	ldr	r2, [r7, #32]
 80053ee:	e841 2300 	strex	r3, r2, [r1]
 80053f2:	61bb      	str	r3, [r7, #24]
   return(result);
 80053f4:	69bb      	ldr	r3, [r7, #24]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d1e5      	bne.n	80053c6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f003 0310 	and.w	r3, r3, #16
 8005404:	2b10      	cmp	r3, #16
 8005406:	d10a      	bne.n	800541e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005408:	2300      	movs	r3, #0
 800540a:	60fb      	str	r3, [r7, #12]
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	60fb      	str	r3, [r7, #12]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	60fb      	str	r3, [r7, #12]
 800541c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005422:	4619      	mov	r1, r3
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f7ff fdd5 	bl	8004fd4 <HAL_UARTEx_RxEventCallback>
 800542a:	e002      	b.n	8005432 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800542c:	6878      	ldr	r0, [r7, #4]
 800542e:	f7fc fd4b 	bl	8001ec8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005432:	2300      	movs	r3, #0
 8005434:	e002      	b.n	800543c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005436:	2300      	movs	r3, #0
 8005438:	e000      	b.n	800543c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800543a:	2302      	movs	r3, #2
  }
}
 800543c:	4618      	mov	r0, r3
 800543e:	3730      	adds	r7, #48	@ 0x30
 8005440:	46bd      	mov	sp, r7
 8005442:	bd80      	pop	{r7, pc}

08005444 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b084      	sub	sp, #16
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	691b      	ldr	r3, [r3, #16]
 8005452:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	68da      	ldr	r2, [r3, #12]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	430a      	orrs	r2, r1
 8005460:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	689a      	ldr	r2, [r3, #8]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	691b      	ldr	r3, [r3, #16]
 800546a:	431a      	orrs	r2, r3
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	695b      	ldr	r3, [r3, #20]
 8005470:	4313      	orrs	r3, r2
 8005472:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	68db      	ldr	r3, [r3, #12]
 800547a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800547e:	f023 030c 	bic.w	r3, r3, #12
 8005482:	687a      	ldr	r2, [r7, #4]
 8005484:	6812      	ldr	r2, [r2, #0]
 8005486:	68b9      	ldr	r1, [r7, #8]
 8005488:	430b      	orrs	r3, r1
 800548a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	695b      	ldr	r3, [r3, #20]
 8005492:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	699a      	ldr	r2, [r3, #24]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	430a      	orrs	r2, r1
 80054a0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a2c      	ldr	r2, [pc, #176]	@ (8005558 <UART_SetConfig+0x114>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d103      	bne.n	80054b4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80054ac:	f7fe fd90 	bl	8003fd0 <HAL_RCC_GetPCLK2Freq>
 80054b0:	60f8      	str	r0, [r7, #12]
 80054b2:	e002      	b.n	80054ba <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80054b4:	f7fe fd78 	bl	8003fa8 <HAL_RCC_GetPCLK1Freq>
 80054b8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80054ba:	68fa      	ldr	r2, [r7, #12]
 80054bc:	4613      	mov	r3, r2
 80054be:	009b      	lsls	r3, r3, #2
 80054c0:	4413      	add	r3, r2
 80054c2:	009a      	lsls	r2, r3, #2
 80054c4:	441a      	add	r2, r3
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	009b      	lsls	r3, r3, #2
 80054cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80054d0:	4a22      	ldr	r2, [pc, #136]	@ (800555c <UART_SetConfig+0x118>)
 80054d2:	fba2 2303 	umull	r2, r3, r2, r3
 80054d6:	095b      	lsrs	r3, r3, #5
 80054d8:	0119      	lsls	r1, r3, #4
 80054da:	68fa      	ldr	r2, [r7, #12]
 80054dc:	4613      	mov	r3, r2
 80054de:	009b      	lsls	r3, r3, #2
 80054e0:	4413      	add	r3, r2
 80054e2:	009a      	lsls	r2, r3, #2
 80054e4:	441a      	add	r2, r3
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	009b      	lsls	r3, r3, #2
 80054ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80054f0:	4b1a      	ldr	r3, [pc, #104]	@ (800555c <UART_SetConfig+0x118>)
 80054f2:	fba3 0302 	umull	r0, r3, r3, r2
 80054f6:	095b      	lsrs	r3, r3, #5
 80054f8:	2064      	movs	r0, #100	@ 0x64
 80054fa:	fb00 f303 	mul.w	r3, r0, r3
 80054fe:	1ad3      	subs	r3, r2, r3
 8005500:	011b      	lsls	r3, r3, #4
 8005502:	3332      	adds	r3, #50	@ 0x32
 8005504:	4a15      	ldr	r2, [pc, #84]	@ (800555c <UART_SetConfig+0x118>)
 8005506:	fba2 2303 	umull	r2, r3, r2, r3
 800550a:	095b      	lsrs	r3, r3, #5
 800550c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005510:	4419      	add	r1, r3
 8005512:	68fa      	ldr	r2, [r7, #12]
 8005514:	4613      	mov	r3, r2
 8005516:	009b      	lsls	r3, r3, #2
 8005518:	4413      	add	r3, r2
 800551a:	009a      	lsls	r2, r3, #2
 800551c:	441a      	add	r2, r3
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	685b      	ldr	r3, [r3, #4]
 8005522:	009b      	lsls	r3, r3, #2
 8005524:	fbb2 f2f3 	udiv	r2, r2, r3
 8005528:	4b0c      	ldr	r3, [pc, #48]	@ (800555c <UART_SetConfig+0x118>)
 800552a:	fba3 0302 	umull	r0, r3, r3, r2
 800552e:	095b      	lsrs	r3, r3, #5
 8005530:	2064      	movs	r0, #100	@ 0x64
 8005532:	fb00 f303 	mul.w	r3, r0, r3
 8005536:	1ad3      	subs	r3, r2, r3
 8005538:	011b      	lsls	r3, r3, #4
 800553a:	3332      	adds	r3, #50	@ 0x32
 800553c:	4a07      	ldr	r2, [pc, #28]	@ (800555c <UART_SetConfig+0x118>)
 800553e:	fba2 2303 	umull	r2, r3, r2, r3
 8005542:	095b      	lsrs	r3, r3, #5
 8005544:	f003 020f 	and.w	r2, r3, #15
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	440a      	add	r2, r1
 800554e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005550:	bf00      	nop
 8005552:	3710      	adds	r7, #16
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}
 8005558:	40013800 	.word	0x40013800
 800555c:	51eb851f 	.word	0x51eb851f

08005560 <siprintf>:
 8005560:	b40e      	push	{r1, r2, r3}
 8005562:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005566:	b510      	push	{r4, lr}
 8005568:	2400      	movs	r4, #0
 800556a:	b09d      	sub	sp, #116	@ 0x74
 800556c:	ab1f      	add	r3, sp, #124	@ 0x7c
 800556e:	9002      	str	r0, [sp, #8]
 8005570:	9006      	str	r0, [sp, #24]
 8005572:	9107      	str	r1, [sp, #28]
 8005574:	9104      	str	r1, [sp, #16]
 8005576:	4809      	ldr	r0, [pc, #36]	@ (800559c <siprintf+0x3c>)
 8005578:	4909      	ldr	r1, [pc, #36]	@ (80055a0 <siprintf+0x40>)
 800557a:	f853 2b04 	ldr.w	r2, [r3], #4
 800557e:	9105      	str	r1, [sp, #20]
 8005580:	6800      	ldr	r0, [r0, #0]
 8005582:	a902      	add	r1, sp, #8
 8005584:	9301      	str	r3, [sp, #4]
 8005586:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005588:	f000 f9d2 	bl	8005930 <_svfiprintf_r>
 800558c:	9b02      	ldr	r3, [sp, #8]
 800558e:	701c      	strb	r4, [r3, #0]
 8005590:	b01d      	add	sp, #116	@ 0x74
 8005592:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005596:	b003      	add	sp, #12
 8005598:	4770      	bx	lr
 800559a:	bf00      	nop
 800559c:	2000001c 	.word	0x2000001c
 80055a0:	ffff0208 	.word	0xffff0208

080055a4 <memset>:
 80055a4:	4603      	mov	r3, r0
 80055a6:	4402      	add	r2, r0
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d100      	bne.n	80055ae <memset+0xa>
 80055ac:	4770      	bx	lr
 80055ae:	f803 1b01 	strb.w	r1, [r3], #1
 80055b2:	e7f9      	b.n	80055a8 <memset+0x4>

080055b4 <strchr>:
 80055b4:	4603      	mov	r3, r0
 80055b6:	b2c9      	uxtb	r1, r1
 80055b8:	4618      	mov	r0, r3
 80055ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80055be:	b112      	cbz	r2, 80055c6 <strchr+0x12>
 80055c0:	428a      	cmp	r2, r1
 80055c2:	d1f9      	bne.n	80055b8 <strchr+0x4>
 80055c4:	4770      	bx	lr
 80055c6:	2900      	cmp	r1, #0
 80055c8:	bf18      	it	ne
 80055ca:	2000      	movne	r0, #0
 80055cc:	4770      	bx	lr

080055ce <strncmp>:
 80055ce:	b510      	push	{r4, lr}
 80055d0:	b16a      	cbz	r2, 80055ee <strncmp+0x20>
 80055d2:	3901      	subs	r1, #1
 80055d4:	1884      	adds	r4, r0, r2
 80055d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80055da:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80055de:	429a      	cmp	r2, r3
 80055e0:	d103      	bne.n	80055ea <strncmp+0x1c>
 80055e2:	42a0      	cmp	r0, r4
 80055e4:	d001      	beq.n	80055ea <strncmp+0x1c>
 80055e6:	2a00      	cmp	r2, #0
 80055e8:	d1f5      	bne.n	80055d6 <strncmp+0x8>
 80055ea:	1ad0      	subs	r0, r2, r3
 80055ec:	bd10      	pop	{r4, pc}
 80055ee:	4610      	mov	r0, r2
 80055f0:	e7fc      	b.n	80055ec <strncmp+0x1e>

080055f2 <strncpy>:
 80055f2:	4603      	mov	r3, r0
 80055f4:	b510      	push	{r4, lr}
 80055f6:	3901      	subs	r1, #1
 80055f8:	b132      	cbz	r2, 8005608 <strncpy+0x16>
 80055fa:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80055fe:	3a01      	subs	r2, #1
 8005600:	f803 4b01 	strb.w	r4, [r3], #1
 8005604:	2c00      	cmp	r4, #0
 8005606:	d1f7      	bne.n	80055f8 <strncpy+0x6>
 8005608:	2100      	movs	r1, #0
 800560a:	441a      	add	r2, r3
 800560c:	4293      	cmp	r3, r2
 800560e:	d100      	bne.n	8005612 <strncpy+0x20>
 8005610:	bd10      	pop	{r4, pc}
 8005612:	f803 1b01 	strb.w	r1, [r3], #1
 8005616:	e7f9      	b.n	800560c <strncpy+0x1a>

08005618 <__errno>:
 8005618:	4b01      	ldr	r3, [pc, #4]	@ (8005620 <__errno+0x8>)
 800561a:	6818      	ldr	r0, [r3, #0]
 800561c:	4770      	bx	lr
 800561e:	bf00      	nop
 8005620:	2000001c 	.word	0x2000001c

08005624 <__libc_init_array>:
 8005624:	b570      	push	{r4, r5, r6, lr}
 8005626:	2600      	movs	r6, #0
 8005628:	4d0c      	ldr	r5, [pc, #48]	@ (800565c <__libc_init_array+0x38>)
 800562a:	4c0d      	ldr	r4, [pc, #52]	@ (8005660 <__libc_init_array+0x3c>)
 800562c:	1b64      	subs	r4, r4, r5
 800562e:	10a4      	asrs	r4, r4, #2
 8005630:	42a6      	cmp	r6, r4
 8005632:	d109      	bne.n	8005648 <__libc_init_array+0x24>
 8005634:	f000 fc76 	bl	8005f24 <_init>
 8005638:	2600      	movs	r6, #0
 800563a:	4d0a      	ldr	r5, [pc, #40]	@ (8005664 <__libc_init_array+0x40>)
 800563c:	4c0a      	ldr	r4, [pc, #40]	@ (8005668 <__libc_init_array+0x44>)
 800563e:	1b64      	subs	r4, r4, r5
 8005640:	10a4      	asrs	r4, r4, #2
 8005642:	42a6      	cmp	r6, r4
 8005644:	d105      	bne.n	8005652 <__libc_init_array+0x2e>
 8005646:	bd70      	pop	{r4, r5, r6, pc}
 8005648:	f855 3b04 	ldr.w	r3, [r5], #4
 800564c:	4798      	blx	r3
 800564e:	3601      	adds	r6, #1
 8005650:	e7ee      	b.n	8005630 <__libc_init_array+0xc>
 8005652:	f855 3b04 	ldr.w	r3, [r5], #4
 8005656:	4798      	blx	r3
 8005658:	3601      	adds	r6, #1
 800565a:	e7f2      	b.n	8005642 <__libc_init_array+0x1e>
 800565c:	080068b0 	.word	0x080068b0
 8005660:	080068b0 	.word	0x080068b0
 8005664:	080068b0 	.word	0x080068b0
 8005668:	080068b4 	.word	0x080068b4

0800566c <__retarget_lock_acquire_recursive>:
 800566c:	4770      	bx	lr

0800566e <__retarget_lock_release_recursive>:
 800566e:	4770      	bx	lr

08005670 <memcpy>:
 8005670:	440a      	add	r2, r1
 8005672:	4291      	cmp	r1, r2
 8005674:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005678:	d100      	bne.n	800567c <memcpy+0xc>
 800567a:	4770      	bx	lr
 800567c:	b510      	push	{r4, lr}
 800567e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005682:	4291      	cmp	r1, r2
 8005684:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005688:	d1f9      	bne.n	800567e <memcpy+0xe>
 800568a:	bd10      	pop	{r4, pc}

0800568c <_free_r>:
 800568c:	b538      	push	{r3, r4, r5, lr}
 800568e:	4605      	mov	r5, r0
 8005690:	2900      	cmp	r1, #0
 8005692:	d040      	beq.n	8005716 <_free_r+0x8a>
 8005694:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005698:	1f0c      	subs	r4, r1, #4
 800569a:	2b00      	cmp	r3, #0
 800569c:	bfb8      	it	lt
 800569e:	18e4      	addlt	r4, r4, r3
 80056a0:	f000 f8de 	bl	8005860 <__malloc_lock>
 80056a4:	4a1c      	ldr	r2, [pc, #112]	@ (8005718 <_free_r+0x8c>)
 80056a6:	6813      	ldr	r3, [r2, #0]
 80056a8:	b933      	cbnz	r3, 80056b8 <_free_r+0x2c>
 80056aa:	6063      	str	r3, [r4, #4]
 80056ac:	6014      	str	r4, [r2, #0]
 80056ae:	4628      	mov	r0, r5
 80056b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80056b4:	f000 b8da 	b.w	800586c <__malloc_unlock>
 80056b8:	42a3      	cmp	r3, r4
 80056ba:	d908      	bls.n	80056ce <_free_r+0x42>
 80056bc:	6820      	ldr	r0, [r4, #0]
 80056be:	1821      	adds	r1, r4, r0
 80056c0:	428b      	cmp	r3, r1
 80056c2:	bf01      	itttt	eq
 80056c4:	6819      	ldreq	r1, [r3, #0]
 80056c6:	685b      	ldreq	r3, [r3, #4]
 80056c8:	1809      	addeq	r1, r1, r0
 80056ca:	6021      	streq	r1, [r4, #0]
 80056cc:	e7ed      	b.n	80056aa <_free_r+0x1e>
 80056ce:	461a      	mov	r2, r3
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	b10b      	cbz	r3, 80056d8 <_free_r+0x4c>
 80056d4:	42a3      	cmp	r3, r4
 80056d6:	d9fa      	bls.n	80056ce <_free_r+0x42>
 80056d8:	6811      	ldr	r1, [r2, #0]
 80056da:	1850      	adds	r0, r2, r1
 80056dc:	42a0      	cmp	r0, r4
 80056de:	d10b      	bne.n	80056f8 <_free_r+0x6c>
 80056e0:	6820      	ldr	r0, [r4, #0]
 80056e2:	4401      	add	r1, r0
 80056e4:	1850      	adds	r0, r2, r1
 80056e6:	4283      	cmp	r3, r0
 80056e8:	6011      	str	r1, [r2, #0]
 80056ea:	d1e0      	bne.n	80056ae <_free_r+0x22>
 80056ec:	6818      	ldr	r0, [r3, #0]
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	4408      	add	r0, r1
 80056f2:	6010      	str	r0, [r2, #0]
 80056f4:	6053      	str	r3, [r2, #4]
 80056f6:	e7da      	b.n	80056ae <_free_r+0x22>
 80056f8:	d902      	bls.n	8005700 <_free_r+0x74>
 80056fa:	230c      	movs	r3, #12
 80056fc:	602b      	str	r3, [r5, #0]
 80056fe:	e7d6      	b.n	80056ae <_free_r+0x22>
 8005700:	6820      	ldr	r0, [r4, #0]
 8005702:	1821      	adds	r1, r4, r0
 8005704:	428b      	cmp	r3, r1
 8005706:	bf01      	itttt	eq
 8005708:	6819      	ldreq	r1, [r3, #0]
 800570a:	685b      	ldreq	r3, [r3, #4]
 800570c:	1809      	addeq	r1, r1, r0
 800570e:	6021      	streq	r1, [r4, #0]
 8005710:	6063      	str	r3, [r4, #4]
 8005712:	6054      	str	r4, [r2, #4]
 8005714:	e7cb      	b.n	80056ae <_free_r+0x22>
 8005716:	bd38      	pop	{r3, r4, r5, pc}
 8005718:	2000034c 	.word	0x2000034c

0800571c <sbrk_aligned>:
 800571c:	b570      	push	{r4, r5, r6, lr}
 800571e:	4e0f      	ldr	r6, [pc, #60]	@ (800575c <sbrk_aligned+0x40>)
 8005720:	460c      	mov	r4, r1
 8005722:	6831      	ldr	r1, [r6, #0]
 8005724:	4605      	mov	r5, r0
 8005726:	b911      	cbnz	r1, 800572e <sbrk_aligned+0x12>
 8005728:	f000 fba8 	bl	8005e7c <_sbrk_r>
 800572c:	6030      	str	r0, [r6, #0]
 800572e:	4621      	mov	r1, r4
 8005730:	4628      	mov	r0, r5
 8005732:	f000 fba3 	bl	8005e7c <_sbrk_r>
 8005736:	1c43      	adds	r3, r0, #1
 8005738:	d103      	bne.n	8005742 <sbrk_aligned+0x26>
 800573a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800573e:	4620      	mov	r0, r4
 8005740:	bd70      	pop	{r4, r5, r6, pc}
 8005742:	1cc4      	adds	r4, r0, #3
 8005744:	f024 0403 	bic.w	r4, r4, #3
 8005748:	42a0      	cmp	r0, r4
 800574a:	d0f8      	beq.n	800573e <sbrk_aligned+0x22>
 800574c:	1a21      	subs	r1, r4, r0
 800574e:	4628      	mov	r0, r5
 8005750:	f000 fb94 	bl	8005e7c <_sbrk_r>
 8005754:	3001      	adds	r0, #1
 8005756:	d1f2      	bne.n	800573e <sbrk_aligned+0x22>
 8005758:	e7ef      	b.n	800573a <sbrk_aligned+0x1e>
 800575a:	bf00      	nop
 800575c:	20000348 	.word	0x20000348

08005760 <_malloc_r>:
 8005760:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005764:	1ccd      	adds	r5, r1, #3
 8005766:	f025 0503 	bic.w	r5, r5, #3
 800576a:	3508      	adds	r5, #8
 800576c:	2d0c      	cmp	r5, #12
 800576e:	bf38      	it	cc
 8005770:	250c      	movcc	r5, #12
 8005772:	2d00      	cmp	r5, #0
 8005774:	4606      	mov	r6, r0
 8005776:	db01      	blt.n	800577c <_malloc_r+0x1c>
 8005778:	42a9      	cmp	r1, r5
 800577a:	d904      	bls.n	8005786 <_malloc_r+0x26>
 800577c:	230c      	movs	r3, #12
 800577e:	6033      	str	r3, [r6, #0]
 8005780:	2000      	movs	r0, #0
 8005782:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005786:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800585c <_malloc_r+0xfc>
 800578a:	f000 f869 	bl	8005860 <__malloc_lock>
 800578e:	f8d8 3000 	ldr.w	r3, [r8]
 8005792:	461c      	mov	r4, r3
 8005794:	bb44      	cbnz	r4, 80057e8 <_malloc_r+0x88>
 8005796:	4629      	mov	r1, r5
 8005798:	4630      	mov	r0, r6
 800579a:	f7ff ffbf 	bl	800571c <sbrk_aligned>
 800579e:	1c43      	adds	r3, r0, #1
 80057a0:	4604      	mov	r4, r0
 80057a2:	d158      	bne.n	8005856 <_malloc_r+0xf6>
 80057a4:	f8d8 4000 	ldr.w	r4, [r8]
 80057a8:	4627      	mov	r7, r4
 80057aa:	2f00      	cmp	r7, #0
 80057ac:	d143      	bne.n	8005836 <_malloc_r+0xd6>
 80057ae:	2c00      	cmp	r4, #0
 80057b0:	d04b      	beq.n	800584a <_malloc_r+0xea>
 80057b2:	6823      	ldr	r3, [r4, #0]
 80057b4:	4639      	mov	r1, r7
 80057b6:	4630      	mov	r0, r6
 80057b8:	eb04 0903 	add.w	r9, r4, r3
 80057bc:	f000 fb5e 	bl	8005e7c <_sbrk_r>
 80057c0:	4581      	cmp	r9, r0
 80057c2:	d142      	bne.n	800584a <_malloc_r+0xea>
 80057c4:	6821      	ldr	r1, [r4, #0]
 80057c6:	4630      	mov	r0, r6
 80057c8:	1a6d      	subs	r5, r5, r1
 80057ca:	4629      	mov	r1, r5
 80057cc:	f7ff ffa6 	bl	800571c <sbrk_aligned>
 80057d0:	3001      	adds	r0, #1
 80057d2:	d03a      	beq.n	800584a <_malloc_r+0xea>
 80057d4:	6823      	ldr	r3, [r4, #0]
 80057d6:	442b      	add	r3, r5
 80057d8:	6023      	str	r3, [r4, #0]
 80057da:	f8d8 3000 	ldr.w	r3, [r8]
 80057de:	685a      	ldr	r2, [r3, #4]
 80057e0:	bb62      	cbnz	r2, 800583c <_malloc_r+0xdc>
 80057e2:	f8c8 7000 	str.w	r7, [r8]
 80057e6:	e00f      	b.n	8005808 <_malloc_r+0xa8>
 80057e8:	6822      	ldr	r2, [r4, #0]
 80057ea:	1b52      	subs	r2, r2, r5
 80057ec:	d420      	bmi.n	8005830 <_malloc_r+0xd0>
 80057ee:	2a0b      	cmp	r2, #11
 80057f0:	d917      	bls.n	8005822 <_malloc_r+0xc2>
 80057f2:	1961      	adds	r1, r4, r5
 80057f4:	42a3      	cmp	r3, r4
 80057f6:	6025      	str	r5, [r4, #0]
 80057f8:	bf18      	it	ne
 80057fa:	6059      	strne	r1, [r3, #4]
 80057fc:	6863      	ldr	r3, [r4, #4]
 80057fe:	bf08      	it	eq
 8005800:	f8c8 1000 	streq.w	r1, [r8]
 8005804:	5162      	str	r2, [r4, r5]
 8005806:	604b      	str	r3, [r1, #4]
 8005808:	4630      	mov	r0, r6
 800580a:	f000 f82f 	bl	800586c <__malloc_unlock>
 800580e:	f104 000b 	add.w	r0, r4, #11
 8005812:	1d23      	adds	r3, r4, #4
 8005814:	f020 0007 	bic.w	r0, r0, #7
 8005818:	1ac2      	subs	r2, r0, r3
 800581a:	bf1c      	itt	ne
 800581c:	1a1b      	subne	r3, r3, r0
 800581e:	50a3      	strne	r3, [r4, r2]
 8005820:	e7af      	b.n	8005782 <_malloc_r+0x22>
 8005822:	6862      	ldr	r2, [r4, #4]
 8005824:	42a3      	cmp	r3, r4
 8005826:	bf0c      	ite	eq
 8005828:	f8c8 2000 	streq.w	r2, [r8]
 800582c:	605a      	strne	r2, [r3, #4]
 800582e:	e7eb      	b.n	8005808 <_malloc_r+0xa8>
 8005830:	4623      	mov	r3, r4
 8005832:	6864      	ldr	r4, [r4, #4]
 8005834:	e7ae      	b.n	8005794 <_malloc_r+0x34>
 8005836:	463c      	mov	r4, r7
 8005838:	687f      	ldr	r7, [r7, #4]
 800583a:	e7b6      	b.n	80057aa <_malloc_r+0x4a>
 800583c:	461a      	mov	r2, r3
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	42a3      	cmp	r3, r4
 8005842:	d1fb      	bne.n	800583c <_malloc_r+0xdc>
 8005844:	2300      	movs	r3, #0
 8005846:	6053      	str	r3, [r2, #4]
 8005848:	e7de      	b.n	8005808 <_malloc_r+0xa8>
 800584a:	230c      	movs	r3, #12
 800584c:	4630      	mov	r0, r6
 800584e:	6033      	str	r3, [r6, #0]
 8005850:	f000 f80c 	bl	800586c <__malloc_unlock>
 8005854:	e794      	b.n	8005780 <_malloc_r+0x20>
 8005856:	6005      	str	r5, [r0, #0]
 8005858:	e7d6      	b.n	8005808 <_malloc_r+0xa8>
 800585a:	bf00      	nop
 800585c:	2000034c 	.word	0x2000034c

08005860 <__malloc_lock>:
 8005860:	4801      	ldr	r0, [pc, #4]	@ (8005868 <__malloc_lock+0x8>)
 8005862:	f7ff bf03 	b.w	800566c <__retarget_lock_acquire_recursive>
 8005866:	bf00      	nop
 8005868:	20000344 	.word	0x20000344

0800586c <__malloc_unlock>:
 800586c:	4801      	ldr	r0, [pc, #4]	@ (8005874 <__malloc_unlock+0x8>)
 800586e:	f7ff befe 	b.w	800566e <__retarget_lock_release_recursive>
 8005872:	bf00      	nop
 8005874:	20000344 	.word	0x20000344

08005878 <__ssputs_r>:
 8005878:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800587c:	461f      	mov	r7, r3
 800587e:	688e      	ldr	r6, [r1, #8]
 8005880:	4682      	mov	sl, r0
 8005882:	42be      	cmp	r6, r7
 8005884:	460c      	mov	r4, r1
 8005886:	4690      	mov	r8, r2
 8005888:	680b      	ldr	r3, [r1, #0]
 800588a:	d82d      	bhi.n	80058e8 <__ssputs_r+0x70>
 800588c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005890:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005894:	d026      	beq.n	80058e4 <__ssputs_r+0x6c>
 8005896:	6965      	ldr	r5, [r4, #20]
 8005898:	6909      	ldr	r1, [r1, #16]
 800589a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800589e:	eba3 0901 	sub.w	r9, r3, r1
 80058a2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80058a6:	1c7b      	adds	r3, r7, #1
 80058a8:	444b      	add	r3, r9
 80058aa:	106d      	asrs	r5, r5, #1
 80058ac:	429d      	cmp	r5, r3
 80058ae:	bf38      	it	cc
 80058b0:	461d      	movcc	r5, r3
 80058b2:	0553      	lsls	r3, r2, #21
 80058b4:	d527      	bpl.n	8005906 <__ssputs_r+0x8e>
 80058b6:	4629      	mov	r1, r5
 80058b8:	f7ff ff52 	bl	8005760 <_malloc_r>
 80058bc:	4606      	mov	r6, r0
 80058be:	b360      	cbz	r0, 800591a <__ssputs_r+0xa2>
 80058c0:	464a      	mov	r2, r9
 80058c2:	6921      	ldr	r1, [r4, #16]
 80058c4:	f7ff fed4 	bl	8005670 <memcpy>
 80058c8:	89a3      	ldrh	r3, [r4, #12]
 80058ca:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80058ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058d2:	81a3      	strh	r3, [r4, #12]
 80058d4:	6126      	str	r6, [r4, #16]
 80058d6:	444e      	add	r6, r9
 80058d8:	6026      	str	r6, [r4, #0]
 80058da:	463e      	mov	r6, r7
 80058dc:	6165      	str	r5, [r4, #20]
 80058de:	eba5 0509 	sub.w	r5, r5, r9
 80058e2:	60a5      	str	r5, [r4, #8]
 80058e4:	42be      	cmp	r6, r7
 80058e6:	d900      	bls.n	80058ea <__ssputs_r+0x72>
 80058e8:	463e      	mov	r6, r7
 80058ea:	4632      	mov	r2, r6
 80058ec:	4641      	mov	r1, r8
 80058ee:	6820      	ldr	r0, [r4, #0]
 80058f0:	f000 faaa 	bl	8005e48 <memmove>
 80058f4:	2000      	movs	r0, #0
 80058f6:	68a3      	ldr	r3, [r4, #8]
 80058f8:	1b9b      	subs	r3, r3, r6
 80058fa:	60a3      	str	r3, [r4, #8]
 80058fc:	6823      	ldr	r3, [r4, #0]
 80058fe:	4433      	add	r3, r6
 8005900:	6023      	str	r3, [r4, #0]
 8005902:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005906:	462a      	mov	r2, r5
 8005908:	f000 fad6 	bl	8005eb8 <_realloc_r>
 800590c:	4606      	mov	r6, r0
 800590e:	2800      	cmp	r0, #0
 8005910:	d1e0      	bne.n	80058d4 <__ssputs_r+0x5c>
 8005912:	4650      	mov	r0, sl
 8005914:	6921      	ldr	r1, [r4, #16]
 8005916:	f7ff feb9 	bl	800568c <_free_r>
 800591a:	230c      	movs	r3, #12
 800591c:	f8ca 3000 	str.w	r3, [sl]
 8005920:	89a3      	ldrh	r3, [r4, #12]
 8005922:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005926:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800592a:	81a3      	strh	r3, [r4, #12]
 800592c:	e7e9      	b.n	8005902 <__ssputs_r+0x8a>
	...

08005930 <_svfiprintf_r>:
 8005930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005934:	4698      	mov	r8, r3
 8005936:	898b      	ldrh	r3, [r1, #12]
 8005938:	4607      	mov	r7, r0
 800593a:	061b      	lsls	r3, r3, #24
 800593c:	460d      	mov	r5, r1
 800593e:	4614      	mov	r4, r2
 8005940:	b09d      	sub	sp, #116	@ 0x74
 8005942:	d510      	bpl.n	8005966 <_svfiprintf_r+0x36>
 8005944:	690b      	ldr	r3, [r1, #16]
 8005946:	b973      	cbnz	r3, 8005966 <_svfiprintf_r+0x36>
 8005948:	2140      	movs	r1, #64	@ 0x40
 800594a:	f7ff ff09 	bl	8005760 <_malloc_r>
 800594e:	6028      	str	r0, [r5, #0]
 8005950:	6128      	str	r0, [r5, #16]
 8005952:	b930      	cbnz	r0, 8005962 <_svfiprintf_r+0x32>
 8005954:	230c      	movs	r3, #12
 8005956:	603b      	str	r3, [r7, #0]
 8005958:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800595c:	b01d      	add	sp, #116	@ 0x74
 800595e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005962:	2340      	movs	r3, #64	@ 0x40
 8005964:	616b      	str	r3, [r5, #20]
 8005966:	2300      	movs	r3, #0
 8005968:	9309      	str	r3, [sp, #36]	@ 0x24
 800596a:	2320      	movs	r3, #32
 800596c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005970:	2330      	movs	r3, #48	@ 0x30
 8005972:	f04f 0901 	mov.w	r9, #1
 8005976:	f8cd 800c 	str.w	r8, [sp, #12]
 800597a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005b14 <_svfiprintf_r+0x1e4>
 800597e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005982:	4623      	mov	r3, r4
 8005984:	469a      	mov	sl, r3
 8005986:	f813 2b01 	ldrb.w	r2, [r3], #1
 800598a:	b10a      	cbz	r2, 8005990 <_svfiprintf_r+0x60>
 800598c:	2a25      	cmp	r2, #37	@ 0x25
 800598e:	d1f9      	bne.n	8005984 <_svfiprintf_r+0x54>
 8005990:	ebba 0b04 	subs.w	fp, sl, r4
 8005994:	d00b      	beq.n	80059ae <_svfiprintf_r+0x7e>
 8005996:	465b      	mov	r3, fp
 8005998:	4622      	mov	r2, r4
 800599a:	4629      	mov	r1, r5
 800599c:	4638      	mov	r0, r7
 800599e:	f7ff ff6b 	bl	8005878 <__ssputs_r>
 80059a2:	3001      	adds	r0, #1
 80059a4:	f000 80a7 	beq.w	8005af6 <_svfiprintf_r+0x1c6>
 80059a8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80059aa:	445a      	add	r2, fp
 80059ac:	9209      	str	r2, [sp, #36]	@ 0x24
 80059ae:	f89a 3000 	ldrb.w	r3, [sl]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	f000 809f 	beq.w	8005af6 <_svfiprintf_r+0x1c6>
 80059b8:	2300      	movs	r3, #0
 80059ba:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80059be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80059c2:	f10a 0a01 	add.w	sl, sl, #1
 80059c6:	9304      	str	r3, [sp, #16]
 80059c8:	9307      	str	r3, [sp, #28]
 80059ca:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80059ce:	931a      	str	r3, [sp, #104]	@ 0x68
 80059d0:	4654      	mov	r4, sl
 80059d2:	2205      	movs	r2, #5
 80059d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059d8:	484e      	ldr	r0, [pc, #312]	@ (8005b14 <_svfiprintf_r+0x1e4>)
 80059da:	f000 fa5f 	bl	8005e9c <memchr>
 80059de:	9a04      	ldr	r2, [sp, #16]
 80059e0:	b9d8      	cbnz	r0, 8005a1a <_svfiprintf_r+0xea>
 80059e2:	06d0      	lsls	r0, r2, #27
 80059e4:	bf44      	itt	mi
 80059e6:	2320      	movmi	r3, #32
 80059e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80059ec:	0711      	lsls	r1, r2, #28
 80059ee:	bf44      	itt	mi
 80059f0:	232b      	movmi	r3, #43	@ 0x2b
 80059f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80059f6:	f89a 3000 	ldrb.w	r3, [sl]
 80059fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80059fc:	d015      	beq.n	8005a2a <_svfiprintf_r+0xfa>
 80059fe:	4654      	mov	r4, sl
 8005a00:	2000      	movs	r0, #0
 8005a02:	f04f 0c0a 	mov.w	ip, #10
 8005a06:	9a07      	ldr	r2, [sp, #28]
 8005a08:	4621      	mov	r1, r4
 8005a0a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a0e:	3b30      	subs	r3, #48	@ 0x30
 8005a10:	2b09      	cmp	r3, #9
 8005a12:	d94b      	bls.n	8005aac <_svfiprintf_r+0x17c>
 8005a14:	b1b0      	cbz	r0, 8005a44 <_svfiprintf_r+0x114>
 8005a16:	9207      	str	r2, [sp, #28]
 8005a18:	e014      	b.n	8005a44 <_svfiprintf_r+0x114>
 8005a1a:	eba0 0308 	sub.w	r3, r0, r8
 8005a1e:	fa09 f303 	lsl.w	r3, r9, r3
 8005a22:	4313      	orrs	r3, r2
 8005a24:	46a2      	mov	sl, r4
 8005a26:	9304      	str	r3, [sp, #16]
 8005a28:	e7d2      	b.n	80059d0 <_svfiprintf_r+0xa0>
 8005a2a:	9b03      	ldr	r3, [sp, #12]
 8005a2c:	1d19      	adds	r1, r3, #4
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	9103      	str	r1, [sp, #12]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	bfbb      	ittet	lt
 8005a36:	425b      	neglt	r3, r3
 8005a38:	f042 0202 	orrlt.w	r2, r2, #2
 8005a3c:	9307      	strge	r3, [sp, #28]
 8005a3e:	9307      	strlt	r3, [sp, #28]
 8005a40:	bfb8      	it	lt
 8005a42:	9204      	strlt	r2, [sp, #16]
 8005a44:	7823      	ldrb	r3, [r4, #0]
 8005a46:	2b2e      	cmp	r3, #46	@ 0x2e
 8005a48:	d10a      	bne.n	8005a60 <_svfiprintf_r+0x130>
 8005a4a:	7863      	ldrb	r3, [r4, #1]
 8005a4c:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a4e:	d132      	bne.n	8005ab6 <_svfiprintf_r+0x186>
 8005a50:	9b03      	ldr	r3, [sp, #12]
 8005a52:	3402      	adds	r4, #2
 8005a54:	1d1a      	adds	r2, r3, #4
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	9203      	str	r2, [sp, #12]
 8005a5a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005a5e:	9305      	str	r3, [sp, #20]
 8005a60:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005b18 <_svfiprintf_r+0x1e8>
 8005a64:	2203      	movs	r2, #3
 8005a66:	4650      	mov	r0, sl
 8005a68:	7821      	ldrb	r1, [r4, #0]
 8005a6a:	f000 fa17 	bl	8005e9c <memchr>
 8005a6e:	b138      	cbz	r0, 8005a80 <_svfiprintf_r+0x150>
 8005a70:	2240      	movs	r2, #64	@ 0x40
 8005a72:	9b04      	ldr	r3, [sp, #16]
 8005a74:	eba0 000a 	sub.w	r0, r0, sl
 8005a78:	4082      	lsls	r2, r0
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	3401      	adds	r4, #1
 8005a7e:	9304      	str	r3, [sp, #16]
 8005a80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a84:	2206      	movs	r2, #6
 8005a86:	4825      	ldr	r0, [pc, #148]	@ (8005b1c <_svfiprintf_r+0x1ec>)
 8005a88:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005a8c:	f000 fa06 	bl	8005e9c <memchr>
 8005a90:	2800      	cmp	r0, #0
 8005a92:	d036      	beq.n	8005b02 <_svfiprintf_r+0x1d2>
 8005a94:	4b22      	ldr	r3, [pc, #136]	@ (8005b20 <_svfiprintf_r+0x1f0>)
 8005a96:	bb1b      	cbnz	r3, 8005ae0 <_svfiprintf_r+0x1b0>
 8005a98:	9b03      	ldr	r3, [sp, #12]
 8005a9a:	3307      	adds	r3, #7
 8005a9c:	f023 0307 	bic.w	r3, r3, #7
 8005aa0:	3308      	adds	r3, #8
 8005aa2:	9303      	str	r3, [sp, #12]
 8005aa4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005aa6:	4433      	add	r3, r6
 8005aa8:	9309      	str	r3, [sp, #36]	@ 0x24
 8005aaa:	e76a      	b.n	8005982 <_svfiprintf_r+0x52>
 8005aac:	460c      	mov	r4, r1
 8005aae:	2001      	movs	r0, #1
 8005ab0:	fb0c 3202 	mla	r2, ip, r2, r3
 8005ab4:	e7a8      	b.n	8005a08 <_svfiprintf_r+0xd8>
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	f04f 0c0a 	mov.w	ip, #10
 8005abc:	4619      	mov	r1, r3
 8005abe:	3401      	adds	r4, #1
 8005ac0:	9305      	str	r3, [sp, #20]
 8005ac2:	4620      	mov	r0, r4
 8005ac4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ac8:	3a30      	subs	r2, #48	@ 0x30
 8005aca:	2a09      	cmp	r2, #9
 8005acc:	d903      	bls.n	8005ad6 <_svfiprintf_r+0x1a6>
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d0c6      	beq.n	8005a60 <_svfiprintf_r+0x130>
 8005ad2:	9105      	str	r1, [sp, #20]
 8005ad4:	e7c4      	b.n	8005a60 <_svfiprintf_r+0x130>
 8005ad6:	4604      	mov	r4, r0
 8005ad8:	2301      	movs	r3, #1
 8005ada:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ade:	e7f0      	b.n	8005ac2 <_svfiprintf_r+0x192>
 8005ae0:	ab03      	add	r3, sp, #12
 8005ae2:	9300      	str	r3, [sp, #0]
 8005ae4:	462a      	mov	r2, r5
 8005ae6:	4638      	mov	r0, r7
 8005ae8:	4b0e      	ldr	r3, [pc, #56]	@ (8005b24 <_svfiprintf_r+0x1f4>)
 8005aea:	a904      	add	r1, sp, #16
 8005aec:	f3af 8000 	nop.w
 8005af0:	1c42      	adds	r2, r0, #1
 8005af2:	4606      	mov	r6, r0
 8005af4:	d1d6      	bne.n	8005aa4 <_svfiprintf_r+0x174>
 8005af6:	89ab      	ldrh	r3, [r5, #12]
 8005af8:	065b      	lsls	r3, r3, #25
 8005afa:	f53f af2d 	bmi.w	8005958 <_svfiprintf_r+0x28>
 8005afe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005b00:	e72c      	b.n	800595c <_svfiprintf_r+0x2c>
 8005b02:	ab03      	add	r3, sp, #12
 8005b04:	9300      	str	r3, [sp, #0]
 8005b06:	462a      	mov	r2, r5
 8005b08:	4638      	mov	r0, r7
 8005b0a:	4b06      	ldr	r3, [pc, #24]	@ (8005b24 <_svfiprintf_r+0x1f4>)
 8005b0c:	a904      	add	r1, sp, #16
 8005b0e:	f000 f87d 	bl	8005c0c <_printf_i>
 8005b12:	e7ed      	b.n	8005af0 <_svfiprintf_r+0x1c0>
 8005b14:	08006872 	.word	0x08006872
 8005b18:	08006878 	.word	0x08006878
 8005b1c:	0800687c 	.word	0x0800687c
 8005b20:	00000000 	.word	0x00000000
 8005b24:	08005879 	.word	0x08005879

08005b28 <_printf_common>:
 8005b28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b2c:	4616      	mov	r6, r2
 8005b2e:	4698      	mov	r8, r3
 8005b30:	688a      	ldr	r2, [r1, #8]
 8005b32:	690b      	ldr	r3, [r1, #16]
 8005b34:	4607      	mov	r7, r0
 8005b36:	4293      	cmp	r3, r2
 8005b38:	bfb8      	it	lt
 8005b3a:	4613      	movlt	r3, r2
 8005b3c:	6033      	str	r3, [r6, #0]
 8005b3e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005b42:	460c      	mov	r4, r1
 8005b44:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005b48:	b10a      	cbz	r2, 8005b4e <_printf_common+0x26>
 8005b4a:	3301      	adds	r3, #1
 8005b4c:	6033      	str	r3, [r6, #0]
 8005b4e:	6823      	ldr	r3, [r4, #0]
 8005b50:	0699      	lsls	r1, r3, #26
 8005b52:	bf42      	ittt	mi
 8005b54:	6833      	ldrmi	r3, [r6, #0]
 8005b56:	3302      	addmi	r3, #2
 8005b58:	6033      	strmi	r3, [r6, #0]
 8005b5a:	6825      	ldr	r5, [r4, #0]
 8005b5c:	f015 0506 	ands.w	r5, r5, #6
 8005b60:	d106      	bne.n	8005b70 <_printf_common+0x48>
 8005b62:	f104 0a19 	add.w	sl, r4, #25
 8005b66:	68e3      	ldr	r3, [r4, #12]
 8005b68:	6832      	ldr	r2, [r6, #0]
 8005b6a:	1a9b      	subs	r3, r3, r2
 8005b6c:	42ab      	cmp	r3, r5
 8005b6e:	dc2b      	bgt.n	8005bc8 <_printf_common+0xa0>
 8005b70:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005b74:	6822      	ldr	r2, [r4, #0]
 8005b76:	3b00      	subs	r3, #0
 8005b78:	bf18      	it	ne
 8005b7a:	2301      	movne	r3, #1
 8005b7c:	0692      	lsls	r2, r2, #26
 8005b7e:	d430      	bmi.n	8005be2 <_printf_common+0xba>
 8005b80:	4641      	mov	r1, r8
 8005b82:	4638      	mov	r0, r7
 8005b84:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005b88:	47c8      	blx	r9
 8005b8a:	3001      	adds	r0, #1
 8005b8c:	d023      	beq.n	8005bd6 <_printf_common+0xae>
 8005b8e:	6823      	ldr	r3, [r4, #0]
 8005b90:	6922      	ldr	r2, [r4, #16]
 8005b92:	f003 0306 	and.w	r3, r3, #6
 8005b96:	2b04      	cmp	r3, #4
 8005b98:	bf14      	ite	ne
 8005b9a:	2500      	movne	r5, #0
 8005b9c:	6833      	ldreq	r3, [r6, #0]
 8005b9e:	f04f 0600 	mov.w	r6, #0
 8005ba2:	bf08      	it	eq
 8005ba4:	68e5      	ldreq	r5, [r4, #12]
 8005ba6:	f104 041a 	add.w	r4, r4, #26
 8005baa:	bf08      	it	eq
 8005bac:	1aed      	subeq	r5, r5, r3
 8005bae:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005bb2:	bf08      	it	eq
 8005bb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	bfc4      	itt	gt
 8005bbc:	1a9b      	subgt	r3, r3, r2
 8005bbe:	18ed      	addgt	r5, r5, r3
 8005bc0:	42b5      	cmp	r5, r6
 8005bc2:	d11a      	bne.n	8005bfa <_printf_common+0xd2>
 8005bc4:	2000      	movs	r0, #0
 8005bc6:	e008      	b.n	8005bda <_printf_common+0xb2>
 8005bc8:	2301      	movs	r3, #1
 8005bca:	4652      	mov	r2, sl
 8005bcc:	4641      	mov	r1, r8
 8005bce:	4638      	mov	r0, r7
 8005bd0:	47c8      	blx	r9
 8005bd2:	3001      	adds	r0, #1
 8005bd4:	d103      	bne.n	8005bde <_printf_common+0xb6>
 8005bd6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005bda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bde:	3501      	adds	r5, #1
 8005be0:	e7c1      	b.n	8005b66 <_printf_common+0x3e>
 8005be2:	2030      	movs	r0, #48	@ 0x30
 8005be4:	18e1      	adds	r1, r4, r3
 8005be6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005bea:	1c5a      	adds	r2, r3, #1
 8005bec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005bf0:	4422      	add	r2, r4
 8005bf2:	3302      	adds	r3, #2
 8005bf4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005bf8:	e7c2      	b.n	8005b80 <_printf_common+0x58>
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	4622      	mov	r2, r4
 8005bfe:	4641      	mov	r1, r8
 8005c00:	4638      	mov	r0, r7
 8005c02:	47c8      	blx	r9
 8005c04:	3001      	adds	r0, #1
 8005c06:	d0e6      	beq.n	8005bd6 <_printf_common+0xae>
 8005c08:	3601      	adds	r6, #1
 8005c0a:	e7d9      	b.n	8005bc0 <_printf_common+0x98>

08005c0c <_printf_i>:
 8005c0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c10:	7e0f      	ldrb	r7, [r1, #24]
 8005c12:	4691      	mov	r9, r2
 8005c14:	2f78      	cmp	r7, #120	@ 0x78
 8005c16:	4680      	mov	r8, r0
 8005c18:	460c      	mov	r4, r1
 8005c1a:	469a      	mov	sl, r3
 8005c1c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005c1e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005c22:	d807      	bhi.n	8005c34 <_printf_i+0x28>
 8005c24:	2f62      	cmp	r7, #98	@ 0x62
 8005c26:	d80a      	bhi.n	8005c3e <_printf_i+0x32>
 8005c28:	2f00      	cmp	r7, #0
 8005c2a:	f000 80d1 	beq.w	8005dd0 <_printf_i+0x1c4>
 8005c2e:	2f58      	cmp	r7, #88	@ 0x58
 8005c30:	f000 80b8 	beq.w	8005da4 <_printf_i+0x198>
 8005c34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c38:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005c3c:	e03a      	b.n	8005cb4 <_printf_i+0xa8>
 8005c3e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005c42:	2b15      	cmp	r3, #21
 8005c44:	d8f6      	bhi.n	8005c34 <_printf_i+0x28>
 8005c46:	a101      	add	r1, pc, #4	@ (adr r1, 8005c4c <_printf_i+0x40>)
 8005c48:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005c4c:	08005ca5 	.word	0x08005ca5
 8005c50:	08005cb9 	.word	0x08005cb9
 8005c54:	08005c35 	.word	0x08005c35
 8005c58:	08005c35 	.word	0x08005c35
 8005c5c:	08005c35 	.word	0x08005c35
 8005c60:	08005c35 	.word	0x08005c35
 8005c64:	08005cb9 	.word	0x08005cb9
 8005c68:	08005c35 	.word	0x08005c35
 8005c6c:	08005c35 	.word	0x08005c35
 8005c70:	08005c35 	.word	0x08005c35
 8005c74:	08005c35 	.word	0x08005c35
 8005c78:	08005db7 	.word	0x08005db7
 8005c7c:	08005ce3 	.word	0x08005ce3
 8005c80:	08005d71 	.word	0x08005d71
 8005c84:	08005c35 	.word	0x08005c35
 8005c88:	08005c35 	.word	0x08005c35
 8005c8c:	08005dd9 	.word	0x08005dd9
 8005c90:	08005c35 	.word	0x08005c35
 8005c94:	08005ce3 	.word	0x08005ce3
 8005c98:	08005c35 	.word	0x08005c35
 8005c9c:	08005c35 	.word	0x08005c35
 8005ca0:	08005d79 	.word	0x08005d79
 8005ca4:	6833      	ldr	r3, [r6, #0]
 8005ca6:	1d1a      	adds	r2, r3, #4
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	6032      	str	r2, [r6, #0]
 8005cac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005cb0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	e09c      	b.n	8005df2 <_printf_i+0x1e6>
 8005cb8:	6833      	ldr	r3, [r6, #0]
 8005cba:	6820      	ldr	r0, [r4, #0]
 8005cbc:	1d19      	adds	r1, r3, #4
 8005cbe:	6031      	str	r1, [r6, #0]
 8005cc0:	0606      	lsls	r6, r0, #24
 8005cc2:	d501      	bpl.n	8005cc8 <_printf_i+0xbc>
 8005cc4:	681d      	ldr	r5, [r3, #0]
 8005cc6:	e003      	b.n	8005cd0 <_printf_i+0xc4>
 8005cc8:	0645      	lsls	r5, r0, #25
 8005cca:	d5fb      	bpl.n	8005cc4 <_printf_i+0xb8>
 8005ccc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005cd0:	2d00      	cmp	r5, #0
 8005cd2:	da03      	bge.n	8005cdc <_printf_i+0xd0>
 8005cd4:	232d      	movs	r3, #45	@ 0x2d
 8005cd6:	426d      	negs	r5, r5
 8005cd8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005cdc:	230a      	movs	r3, #10
 8005cde:	4858      	ldr	r0, [pc, #352]	@ (8005e40 <_printf_i+0x234>)
 8005ce0:	e011      	b.n	8005d06 <_printf_i+0xfa>
 8005ce2:	6821      	ldr	r1, [r4, #0]
 8005ce4:	6833      	ldr	r3, [r6, #0]
 8005ce6:	0608      	lsls	r0, r1, #24
 8005ce8:	f853 5b04 	ldr.w	r5, [r3], #4
 8005cec:	d402      	bmi.n	8005cf4 <_printf_i+0xe8>
 8005cee:	0649      	lsls	r1, r1, #25
 8005cf0:	bf48      	it	mi
 8005cf2:	b2ad      	uxthmi	r5, r5
 8005cf4:	2f6f      	cmp	r7, #111	@ 0x6f
 8005cf6:	6033      	str	r3, [r6, #0]
 8005cf8:	bf14      	ite	ne
 8005cfa:	230a      	movne	r3, #10
 8005cfc:	2308      	moveq	r3, #8
 8005cfe:	4850      	ldr	r0, [pc, #320]	@ (8005e40 <_printf_i+0x234>)
 8005d00:	2100      	movs	r1, #0
 8005d02:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005d06:	6866      	ldr	r6, [r4, #4]
 8005d08:	2e00      	cmp	r6, #0
 8005d0a:	60a6      	str	r6, [r4, #8]
 8005d0c:	db05      	blt.n	8005d1a <_printf_i+0x10e>
 8005d0e:	6821      	ldr	r1, [r4, #0]
 8005d10:	432e      	orrs	r6, r5
 8005d12:	f021 0104 	bic.w	r1, r1, #4
 8005d16:	6021      	str	r1, [r4, #0]
 8005d18:	d04b      	beq.n	8005db2 <_printf_i+0x1a6>
 8005d1a:	4616      	mov	r6, r2
 8005d1c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005d20:	fb03 5711 	mls	r7, r3, r1, r5
 8005d24:	5dc7      	ldrb	r7, [r0, r7]
 8005d26:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005d2a:	462f      	mov	r7, r5
 8005d2c:	42bb      	cmp	r3, r7
 8005d2e:	460d      	mov	r5, r1
 8005d30:	d9f4      	bls.n	8005d1c <_printf_i+0x110>
 8005d32:	2b08      	cmp	r3, #8
 8005d34:	d10b      	bne.n	8005d4e <_printf_i+0x142>
 8005d36:	6823      	ldr	r3, [r4, #0]
 8005d38:	07df      	lsls	r7, r3, #31
 8005d3a:	d508      	bpl.n	8005d4e <_printf_i+0x142>
 8005d3c:	6923      	ldr	r3, [r4, #16]
 8005d3e:	6861      	ldr	r1, [r4, #4]
 8005d40:	4299      	cmp	r1, r3
 8005d42:	bfde      	ittt	le
 8005d44:	2330      	movle	r3, #48	@ 0x30
 8005d46:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005d4a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005d4e:	1b92      	subs	r2, r2, r6
 8005d50:	6122      	str	r2, [r4, #16]
 8005d52:	464b      	mov	r3, r9
 8005d54:	4621      	mov	r1, r4
 8005d56:	4640      	mov	r0, r8
 8005d58:	f8cd a000 	str.w	sl, [sp]
 8005d5c:	aa03      	add	r2, sp, #12
 8005d5e:	f7ff fee3 	bl	8005b28 <_printf_common>
 8005d62:	3001      	adds	r0, #1
 8005d64:	d14a      	bne.n	8005dfc <_printf_i+0x1f0>
 8005d66:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005d6a:	b004      	add	sp, #16
 8005d6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d70:	6823      	ldr	r3, [r4, #0]
 8005d72:	f043 0320 	orr.w	r3, r3, #32
 8005d76:	6023      	str	r3, [r4, #0]
 8005d78:	2778      	movs	r7, #120	@ 0x78
 8005d7a:	4832      	ldr	r0, [pc, #200]	@ (8005e44 <_printf_i+0x238>)
 8005d7c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005d80:	6823      	ldr	r3, [r4, #0]
 8005d82:	6831      	ldr	r1, [r6, #0]
 8005d84:	061f      	lsls	r7, r3, #24
 8005d86:	f851 5b04 	ldr.w	r5, [r1], #4
 8005d8a:	d402      	bmi.n	8005d92 <_printf_i+0x186>
 8005d8c:	065f      	lsls	r7, r3, #25
 8005d8e:	bf48      	it	mi
 8005d90:	b2ad      	uxthmi	r5, r5
 8005d92:	6031      	str	r1, [r6, #0]
 8005d94:	07d9      	lsls	r1, r3, #31
 8005d96:	bf44      	itt	mi
 8005d98:	f043 0320 	orrmi.w	r3, r3, #32
 8005d9c:	6023      	strmi	r3, [r4, #0]
 8005d9e:	b11d      	cbz	r5, 8005da8 <_printf_i+0x19c>
 8005da0:	2310      	movs	r3, #16
 8005da2:	e7ad      	b.n	8005d00 <_printf_i+0xf4>
 8005da4:	4826      	ldr	r0, [pc, #152]	@ (8005e40 <_printf_i+0x234>)
 8005da6:	e7e9      	b.n	8005d7c <_printf_i+0x170>
 8005da8:	6823      	ldr	r3, [r4, #0]
 8005daa:	f023 0320 	bic.w	r3, r3, #32
 8005dae:	6023      	str	r3, [r4, #0]
 8005db0:	e7f6      	b.n	8005da0 <_printf_i+0x194>
 8005db2:	4616      	mov	r6, r2
 8005db4:	e7bd      	b.n	8005d32 <_printf_i+0x126>
 8005db6:	6833      	ldr	r3, [r6, #0]
 8005db8:	6825      	ldr	r5, [r4, #0]
 8005dba:	1d18      	adds	r0, r3, #4
 8005dbc:	6961      	ldr	r1, [r4, #20]
 8005dbe:	6030      	str	r0, [r6, #0]
 8005dc0:	062e      	lsls	r6, r5, #24
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	d501      	bpl.n	8005dca <_printf_i+0x1be>
 8005dc6:	6019      	str	r1, [r3, #0]
 8005dc8:	e002      	b.n	8005dd0 <_printf_i+0x1c4>
 8005dca:	0668      	lsls	r0, r5, #25
 8005dcc:	d5fb      	bpl.n	8005dc6 <_printf_i+0x1ba>
 8005dce:	8019      	strh	r1, [r3, #0]
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	4616      	mov	r6, r2
 8005dd4:	6123      	str	r3, [r4, #16]
 8005dd6:	e7bc      	b.n	8005d52 <_printf_i+0x146>
 8005dd8:	6833      	ldr	r3, [r6, #0]
 8005dda:	2100      	movs	r1, #0
 8005ddc:	1d1a      	adds	r2, r3, #4
 8005dde:	6032      	str	r2, [r6, #0]
 8005de0:	681e      	ldr	r6, [r3, #0]
 8005de2:	6862      	ldr	r2, [r4, #4]
 8005de4:	4630      	mov	r0, r6
 8005de6:	f000 f859 	bl	8005e9c <memchr>
 8005dea:	b108      	cbz	r0, 8005df0 <_printf_i+0x1e4>
 8005dec:	1b80      	subs	r0, r0, r6
 8005dee:	6060      	str	r0, [r4, #4]
 8005df0:	6863      	ldr	r3, [r4, #4]
 8005df2:	6123      	str	r3, [r4, #16]
 8005df4:	2300      	movs	r3, #0
 8005df6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005dfa:	e7aa      	b.n	8005d52 <_printf_i+0x146>
 8005dfc:	4632      	mov	r2, r6
 8005dfe:	4649      	mov	r1, r9
 8005e00:	4640      	mov	r0, r8
 8005e02:	6923      	ldr	r3, [r4, #16]
 8005e04:	47d0      	blx	sl
 8005e06:	3001      	adds	r0, #1
 8005e08:	d0ad      	beq.n	8005d66 <_printf_i+0x15a>
 8005e0a:	6823      	ldr	r3, [r4, #0]
 8005e0c:	079b      	lsls	r3, r3, #30
 8005e0e:	d413      	bmi.n	8005e38 <_printf_i+0x22c>
 8005e10:	68e0      	ldr	r0, [r4, #12]
 8005e12:	9b03      	ldr	r3, [sp, #12]
 8005e14:	4298      	cmp	r0, r3
 8005e16:	bfb8      	it	lt
 8005e18:	4618      	movlt	r0, r3
 8005e1a:	e7a6      	b.n	8005d6a <_printf_i+0x15e>
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	4632      	mov	r2, r6
 8005e20:	4649      	mov	r1, r9
 8005e22:	4640      	mov	r0, r8
 8005e24:	47d0      	blx	sl
 8005e26:	3001      	adds	r0, #1
 8005e28:	d09d      	beq.n	8005d66 <_printf_i+0x15a>
 8005e2a:	3501      	adds	r5, #1
 8005e2c:	68e3      	ldr	r3, [r4, #12]
 8005e2e:	9903      	ldr	r1, [sp, #12]
 8005e30:	1a5b      	subs	r3, r3, r1
 8005e32:	42ab      	cmp	r3, r5
 8005e34:	dcf2      	bgt.n	8005e1c <_printf_i+0x210>
 8005e36:	e7eb      	b.n	8005e10 <_printf_i+0x204>
 8005e38:	2500      	movs	r5, #0
 8005e3a:	f104 0619 	add.w	r6, r4, #25
 8005e3e:	e7f5      	b.n	8005e2c <_printf_i+0x220>
 8005e40:	08006883 	.word	0x08006883
 8005e44:	08006894 	.word	0x08006894

08005e48 <memmove>:
 8005e48:	4288      	cmp	r0, r1
 8005e4a:	b510      	push	{r4, lr}
 8005e4c:	eb01 0402 	add.w	r4, r1, r2
 8005e50:	d902      	bls.n	8005e58 <memmove+0x10>
 8005e52:	4284      	cmp	r4, r0
 8005e54:	4623      	mov	r3, r4
 8005e56:	d807      	bhi.n	8005e68 <memmove+0x20>
 8005e58:	1e43      	subs	r3, r0, #1
 8005e5a:	42a1      	cmp	r1, r4
 8005e5c:	d008      	beq.n	8005e70 <memmove+0x28>
 8005e5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005e62:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005e66:	e7f8      	b.n	8005e5a <memmove+0x12>
 8005e68:	4601      	mov	r1, r0
 8005e6a:	4402      	add	r2, r0
 8005e6c:	428a      	cmp	r2, r1
 8005e6e:	d100      	bne.n	8005e72 <memmove+0x2a>
 8005e70:	bd10      	pop	{r4, pc}
 8005e72:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005e76:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005e7a:	e7f7      	b.n	8005e6c <memmove+0x24>

08005e7c <_sbrk_r>:
 8005e7c:	b538      	push	{r3, r4, r5, lr}
 8005e7e:	2300      	movs	r3, #0
 8005e80:	4d05      	ldr	r5, [pc, #20]	@ (8005e98 <_sbrk_r+0x1c>)
 8005e82:	4604      	mov	r4, r0
 8005e84:	4608      	mov	r0, r1
 8005e86:	602b      	str	r3, [r5, #0]
 8005e88:	f7fc fbd8 	bl	800263c <_sbrk>
 8005e8c:	1c43      	adds	r3, r0, #1
 8005e8e:	d102      	bne.n	8005e96 <_sbrk_r+0x1a>
 8005e90:	682b      	ldr	r3, [r5, #0]
 8005e92:	b103      	cbz	r3, 8005e96 <_sbrk_r+0x1a>
 8005e94:	6023      	str	r3, [r4, #0]
 8005e96:	bd38      	pop	{r3, r4, r5, pc}
 8005e98:	20000340 	.word	0x20000340

08005e9c <memchr>:
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	b510      	push	{r4, lr}
 8005ea0:	b2c9      	uxtb	r1, r1
 8005ea2:	4402      	add	r2, r0
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	d101      	bne.n	8005eae <memchr+0x12>
 8005eaa:	2000      	movs	r0, #0
 8005eac:	e003      	b.n	8005eb6 <memchr+0x1a>
 8005eae:	7804      	ldrb	r4, [r0, #0]
 8005eb0:	3301      	adds	r3, #1
 8005eb2:	428c      	cmp	r4, r1
 8005eb4:	d1f6      	bne.n	8005ea4 <memchr+0x8>
 8005eb6:	bd10      	pop	{r4, pc}

08005eb8 <_realloc_r>:
 8005eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ebc:	4607      	mov	r7, r0
 8005ebe:	4614      	mov	r4, r2
 8005ec0:	460d      	mov	r5, r1
 8005ec2:	b921      	cbnz	r1, 8005ece <_realloc_r+0x16>
 8005ec4:	4611      	mov	r1, r2
 8005ec6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005eca:	f7ff bc49 	b.w	8005760 <_malloc_r>
 8005ece:	b92a      	cbnz	r2, 8005edc <_realloc_r+0x24>
 8005ed0:	f7ff fbdc 	bl	800568c <_free_r>
 8005ed4:	4625      	mov	r5, r4
 8005ed6:	4628      	mov	r0, r5
 8005ed8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005edc:	f000 f81a 	bl	8005f14 <_malloc_usable_size_r>
 8005ee0:	4284      	cmp	r4, r0
 8005ee2:	4606      	mov	r6, r0
 8005ee4:	d802      	bhi.n	8005eec <_realloc_r+0x34>
 8005ee6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005eea:	d8f4      	bhi.n	8005ed6 <_realloc_r+0x1e>
 8005eec:	4621      	mov	r1, r4
 8005eee:	4638      	mov	r0, r7
 8005ef0:	f7ff fc36 	bl	8005760 <_malloc_r>
 8005ef4:	4680      	mov	r8, r0
 8005ef6:	b908      	cbnz	r0, 8005efc <_realloc_r+0x44>
 8005ef8:	4645      	mov	r5, r8
 8005efa:	e7ec      	b.n	8005ed6 <_realloc_r+0x1e>
 8005efc:	42b4      	cmp	r4, r6
 8005efe:	4622      	mov	r2, r4
 8005f00:	4629      	mov	r1, r5
 8005f02:	bf28      	it	cs
 8005f04:	4632      	movcs	r2, r6
 8005f06:	f7ff fbb3 	bl	8005670 <memcpy>
 8005f0a:	4629      	mov	r1, r5
 8005f0c:	4638      	mov	r0, r7
 8005f0e:	f7ff fbbd 	bl	800568c <_free_r>
 8005f12:	e7f1      	b.n	8005ef8 <_realloc_r+0x40>

08005f14 <_malloc_usable_size_r>:
 8005f14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f18:	1f18      	subs	r0, r3, #4
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	bfbc      	itt	lt
 8005f1e:	580b      	ldrlt	r3, [r1, r0]
 8005f20:	18c0      	addlt	r0, r0, r3
 8005f22:	4770      	bx	lr

08005f24 <_init>:
 8005f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f26:	bf00      	nop
 8005f28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f2a:	bc08      	pop	{r3}
 8005f2c:	469e      	mov	lr, r3
 8005f2e:	4770      	bx	lr

08005f30 <_fini>:
 8005f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f32:	bf00      	nop
 8005f34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f36:	bc08      	pop	{r3}
 8005f38:	469e      	mov	lr, r3
 8005f3a:	4770      	bx	lr
