<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="HexTo8SEG.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MC14495_ZJU.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="MC14495_ZJU.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX2T1_64.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX2T1_8.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="OrgLab1.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="OrgLab1.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="OrgLab1.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="OrgLab1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="OrgLab1.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="OrgLab1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="OrgLab1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="OrgLab1.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="OrgLab1.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="OrgLab1.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="OrgLab1.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="OrgLab1.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="OrgLab1.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="OrgLab1.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="OrgLab1.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="OrgLab1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="OrgLab1.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="OrgLab1.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="OrgLab1.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="OrgLab1.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="OrgLab1.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="OrgLab1.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="OrgLab1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="OrgLab1_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="OrgLab1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="OrgLab1_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="OrgLab1_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="OrgLab1_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="OrgLab1_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="OrgLab1_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="OrgLab1_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="OrgLab1_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="OrgLab1_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="OrgLab1_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="OrgLab1_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="OrgLab1_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="OrgLab1_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="OrgLab1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="P2S.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RAM_B.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ROM_D.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="SCPU.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="SSeg7_Dev.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SSeg_map.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Scansync.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Seg7_Dev.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Seg_map.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="orglab1.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="orglab1.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="orglab1.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regs.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="regs.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="regs.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="regs_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regs_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="regs_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="regs_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1553328929" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1553328929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553328929" xil_pn:in_ck="-8826356741645452162" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1553328929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Counter_3_IO.v"/>
      <outfile xil_pn:name="Data_path.v"/>
      <outfile xil_pn:name="HexTo8SEG.v"/>
      <outfile xil_pn:name="HexTo8SEG_test.v"/>
      <outfile xil_pn:name="LED_P2S_IO.v"/>
      <outfile xil_pn:name="MIO_BUS_IO.v"/>
      <outfile xil_pn:name="MUX2T1_64.v"/>
      <outfile xil_pn:name="MUX2T1_8.v"/>
      <outfile xil_pn:name="Multi_8CH32_IO.v"/>
      <outfile xil_pn:name="P2S_IO.v"/>
      <outfile xil_pn:name="PIO_IO.v"/>
      <outfile xil_pn:name="SAnti_jitter_IO.v"/>
      <outfile xil_pn:name="SCPU_ctrl.v"/>
      <outfile xil_pn:name="SEnter_2_32_IO.v"/>
      <outfile xil_pn:name="SPIO.v"/>
      <outfile xil_pn:name="SSeg_map.v"/>
      <outfile xil_pn:name="Scansync.v"/>
      <outfile xil_pn:name="Seg_map.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="alu_test.v"/>
      <outfile xil_pn:name="clk_div.v"/>
      <outfile xil_pn:name="regs.v"/>
      <outfile xil_pn:name="regs_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1553328929" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6527776059584101728" xil_pn:start_ts="1553328929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553328931" xil_pn:in_ck="6292899777706464489" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1702297320371429012" xil_pn:start_ts="1553328929">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553328931" xil_pn:in_ck="911016719092967904" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3975955252911529323" xil_pn:start_ts="1553328931">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="ipcore_dir/ROM_D.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ROM_D.v"/>
    </transform>
    <transform xil_pn:end_ts="1553328931" xil_pn:in_ck="8018521811276634998" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1553328931">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Counter_3_IO.v"/>
      <outfile xil_pn:name="Data_path.v"/>
      <outfile xil_pn:name="HexTo8SEG.v"/>
      <outfile xil_pn:name="HexTo8SEG_test.v"/>
      <outfile xil_pn:name="LED_P2S_IO.v"/>
      <outfile xil_pn:name="MIO_BUS_IO.v"/>
      <outfile xil_pn:name="MUX2T1_64.v"/>
      <outfile xil_pn:name="MUX2T1_8.v"/>
      <outfile xil_pn:name="Multi_8CH32_IO.v"/>
      <outfile xil_pn:name="P2S_IO.v"/>
      <outfile xil_pn:name="PIO_IO.v"/>
      <outfile xil_pn:name="SAnti_jitter_IO.v"/>
      <outfile xil_pn:name="SCPU_ctrl.v"/>
      <outfile xil_pn:name="SEnter_2_32_IO.v"/>
      <outfile xil_pn:name="SPIO.v"/>
      <outfile xil_pn:name="SSeg_map.v"/>
      <outfile xil_pn:name="Scansync.v"/>
      <outfile xil_pn:name="Seg_map.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="alu_test.v"/>
      <outfile xil_pn:name="clk_div.v"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="ipcore_dir/ROM_D.v"/>
      <outfile xil_pn:name="regs.v"/>
      <outfile xil_pn:name="regs_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1553328934" xil_pn:in_ck="8018521811276634998" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7425870477945003937" xil_pn:start_ts="1553328931">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="regs_test_beh.prj"/>
      <outfile xil_pn:name="regs_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1553328934" xil_pn:in_ck="-4450783810542495169" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5706889951919392484" xil_pn:start_ts="1553328934">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="regs_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1553328613" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1553328613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553328618" xil_pn:in_ck="6292899777706464489" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3703447330125031180" xil_pn:start_ts="1553328613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MC14495_ZJU.vf"/>
      <outfile xil_pn:name="OrgLab1.vf"/>
      <outfile xil_pn:name="SCPU.vf"/>
      <outfile xil_pn:name="SSeg7_Dev.vf"/>
      <outfile xil_pn:name="Seg7_Dev.vf"/>
    </transform>
    <transform xil_pn:end_ts="1553328618" xil_pn:in_ck="911016719092967904" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3975955252911529323" xil_pn:start_ts="1553328618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="ipcore_dir/ROM_D.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ROM_D.v"/>
    </transform>
    <transform xil_pn:end_ts="1552715941" xil_pn:in_ck="6324541827786612510" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1552715941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553328618" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8869991010834481256" xil_pn:start_ts="1553328618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553328618" xil_pn:in_ck="6324541827786612510" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238375871736" xil_pn:start_ts="1553328618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553328618" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5468027508845608651" xil_pn:start_ts="1553328618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553591666" xil_pn:in_ck="-730908961733360998" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="7741436784872893132" xil_pn:start_ts="1553591648">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="OrgLab1.jhd"/>
      <outfile xil_pn:name="OrgLab1.lso"/>
      <outfile xil_pn:name="OrgLab1.ngc"/>
      <outfile xil_pn:name="OrgLab1.ngr"/>
      <outfile xil_pn:name="OrgLab1.prj"/>
      <outfile xil_pn:name="OrgLab1.stx"/>
      <outfile xil_pn:name="OrgLab1.syr"/>
      <outfile xil_pn:name="OrgLab1.xst"/>
      <outfile xil_pn:name="OrgLab1_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1553328635" xil_pn:in_ck="5454464379445004768" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981236557527722" xil_pn:start_ts="1553328635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553591678" xil_pn:in_ck="-3805053819275760676" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4203022129242561223" xil_pn:start_ts="1553591666">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="OrgLab1.bld"/>
      <outfile xil_pn:name="OrgLab1.ngd"/>
      <outfile xil_pn:name="OrgLab1_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1553591733" xil_pn:in_ck="-6822014337288921777" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-1239519347495594584" xil_pn:start_ts="1553591678">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="OrgLab1.pcf"/>
      <outfile xil_pn:name="OrgLab1_map.map"/>
      <outfile xil_pn:name="OrgLab1_map.mrp"/>
      <outfile xil_pn:name="OrgLab1_map.ncd"/>
      <outfile xil_pn:name="OrgLab1_map.ngm"/>
      <outfile xil_pn:name="OrgLab1_map.xrpt"/>
      <outfile xil_pn:name="OrgLab1_summary.xml"/>
      <outfile xil_pn:name="OrgLab1_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1553591778" xil_pn:in_ck="4747892940954605480" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-8808472733522092617" xil_pn:start_ts="1553591733">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="OrgLab1.ncd"/>
      <outfile xil_pn:name="OrgLab1.pad"/>
      <outfile xil_pn:name="OrgLab1.par"/>
      <outfile xil_pn:name="OrgLab1.ptwx"/>
      <outfile xil_pn:name="OrgLab1.unroutes"/>
      <outfile xil_pn:name="OrgLab1.xpi"/>
      <outfile xil_pn:name="OrgLab1_pad.csv"/>
      <outfile xil_pn:name="OrgLab1_pad.txt"/>
      <outfile xil_pn:name="OrgLab1_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1553591825" xil_pn:in_ck="126433877314607083" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1553591778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="OrgLab1.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="orglab1.bgn"/>
      <outfile xil_pn:name="orglab1.bit"/>
      <outfile xil_pn:name="orglab1.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1553591926" xil_pn:in_ck="175445768633231861" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="7801172297726357142" xil_pn:start_ts="1553591924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553591778" xil_pn:in_ck="-6822014507762693685" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-3742689831323817468" xil_pn:start_ts="1553591763">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="OrgLab1.twr"/>
      <outfile xil_pn:name="OrgLab1.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
