// Seed: 253124245
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    input wand id_2,
    input wand id_3
);
  assign id_1 = 1'b0;
  supply1 id_5;
  tri0 id_6 = 1;
  assign id_5 = 1 != id_2 > id_2;
endmodule
module module_1 (
    input tri1 id_0
    , id_14,
    input supply1 id_1,
    input tri1 id_2,
    input wor id_3,
    input tri id_4,
    input tri1 id_5,
    input supply0 id_6,
    input wand id_7,
    output uwire id_8,
    input supply1 id_9,
    input tri1 id_10,
    input tri1 id_11,
    output tri id_12
);
  wire id_15;
  module_0(
      id_0, id_8, id_4, id_4
  );
endmodule
