

================================================================
== Vitis HLS Report for 'FIR_HLS'
================================================================
* Date:           Tue Nov  4 00:15:14 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v5
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.870 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|      132|  0.230 us|  1.320 us|   24|  133|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 5 10 13 
2 --> 3 
3 --> 4 
4 --> 18 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 18 
10 --> 11 
11 --> 12 
12 --> 18 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.07>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%y_3_loc = alloca i64 1"   --->   Operation 20 'alloca' 'y_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [FIR_HLS.cpp:13]   --->   Operation 21 'spectopmodule' 'spectopmodule_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln13 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0" [FIR_HLS.cpp:13]   --->   Operation 22 'specinterface' 'specinterface_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.07ns)   --->   "%x_n_1 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r" [FIR_HLS.cpp:19]   --->   Operation 27 'read' 'x_n_1' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mod_value_load = load i2 %mod_value" [FIR_HLS.cpp:21]   --->   Operation 28 'load' 'mod_value_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_n_3 = load i16 %y2" [FIR_HLS.cpp:32]   --->   Operation 29 'load' 'x_n_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.54ns)   --->   "%switch_ln21 = switch i2 %mod_value_load, void %sw.bb, i2 3, void %sw.bb18, i2 1, void %sw.bb8, i2 2, void %sw.bb13" [FIR_HLS.cpp:21]   --->   Operation 30 'switch' 'switch_ln21' <Predicate = true> <Delay = 0.54>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i16 %x_n_1" [FIR_HLS.cpp:81->FIR_HLS.cpp:23]   --->   Operation 31 'sext' 'sext_ln81' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_1 : Operation 32 [3/3] (0.99ns) (grouped into DSP with root node add_ln81_1)   --->   "%mul_ln81 = mul i25 %sext_ln81, i25 436" [FIR_HLS.cpp:81->FIR_HLS.cpp:23]   --->   Operation 32 'mul' 'mul_ln81' <Predicate = (mod_value_load == 0)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 3> <Delay = 3.39>
ST_2 : Operation 33 [2/2] (3.39ns)   --->   "%ref_tmp3 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_dec_42, i15 %b_FIR_dec_int_42, i16 %x_n_1" [FIR_HLS.cpp:37]   --->   Operation 33 'call' 'ref_tmp3' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 4> <Delay = 3.39>
ST_3 : Operation 34 [1/2] (0.00ns)   --->   "%ref_tmp3 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_dec_42, i15 %b_FIR_dec_int_42, i16 %x_n_1" [FIR_HLS.cpp:37]   --->   Operation 34 'call' 'ref_tmp3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln37 = store i16 %ref_tmp3, i16 %y1_phase2" [FIR_HLS.cpp:37]   --->   Operation 35 'store' 'store_ln37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (3.39ns)   --->   "%ref_tmp4 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_int_42, i15 %b_FIR_dec_int_42, i16 %x_n_3" [FIR_HLS.cpp:38]   --->   Operation 36 'call' 'ref_tmp4' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 5> <Delay = 0.52>
ST_4 : Operation 37 [1/2] (0.00ns)   --->   "%ref_tmp4 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_int_42, i15 %b_FIR_dec_int_42, i16 %x_n_3" [FIR_HLS.cpp:38]   --->   Operation 37 'call' 'ref_tmp4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i16 %ref_tmp4" [FIR_HLS.cpp:39]   --->   Operation 38 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.52ns)   --->   "%store_ln39 = store i2 3, i2 %mod_value" [FIR_HLS.cpp:39]   --->   Operation 39 'store' 'store_ln39' <Predicate = true> <Delay = 0.52>
ST_4 : Operation 40 [1/1] (0.52ns)   --->   "%br_ln41 = br void %_ZmlILi16ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [FIR_HLS.cpp:41]   --->   Operation 40 'br' 'br_ln41' <Predicate = true> <Delay = 0.52>

State 5 <SV = 1> <Delay = 0.67>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %x_n_3, i16 0" [FIR_HLS.cpp:62->FIR_HLS.cpp:32]   --->   Operation 41 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln62 = store i32 %shl_ln, i32 4" [FIR_HLS.cpp:62->FIR_HLS.cpp:32]   --->   Operation 42 'store' 'store_ln62' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 6 <SV = 2> <Delay = 3.39>
ST_6 : Operation 43 [2/2] (3.39ns)   --->   "%ref_tmp9 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_dec_43, i15 %b_FIR_dec_int_43, i16 %x_n_1" [FIR_HLS.cpp:31]   --->   Operation 43 'call' 'ref_tmp9' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FIR_HLS_Pipeline_VITIS_LOOP_65_1, i14 %y_3_loc, i32 %H_filter_FIR_int_41, i15 %b_FIR_dec_int_41"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 3> <Delay = 1.52>
ST_7 : Operation 45 [1/2] (0.00ns)   --->   "%ref_tmp9 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_dec_43, i15 %b_FIR_dec_int_43, i16 %x_n_1" [FIR_HLS.cpp:31]   --->   Operation 45 'call' 'ref_tmp9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln31 = store i16 %ref_tmp9, i16 %y1_phase1" [FIR_HLS.cpp:31]   --->   Operation 46 'store' 'store_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/2] (1.52ns)   --->   "%call_ln0 = call void @FIR_HLS_Pipeline_VITIS_LOOP_65_1, i14 %y_3_loc, i32 %H_filter_FIR_int_41, i15 %b_FIR_dec_int_41"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 1.52> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FIR_HLS_Pipeline_VITIS_LOOP_69_2, i32 %H_filter_FIR_int_41"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 5> <Delay = 1.52>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%y_3_loc_load = load i14 %y_3_loc"   --->   Operation 49 'load' 'y_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/2] (1.52ns)   --->   "%call_ln0 = call void @FIR_HLS_Pipeline_VITIS_LOOP_69_2, i32 %H_filter_FIR_int_41"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 1.52> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 51 [1/1] (0.52ns)   --->   "%store_ln33 = store i2 2, i2 %mod_value" [FIR_HLS.cpp:33]   --->   Operation 51 'store' 'store_ln33' <Predicate = true> <Delay = 0.52>
ST_9 : Operation 52 [1/1] (0.52ns)   --->   "%br_ln35 = br void %_ZmlILi16ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [FIR_HLS.cpp:35]   --->   Operation 52 'br' 'br_ln35' <Predicate = true> <Delay = 0.52>

State 10 <SV = 3> <Delay = 3.39>
ST_10 : Operation 53 [2/2] (3.39ns)   --->   "%ref_tmp1 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_dec_41, i15 %b_FIR_dec_int_41, i16 %x_n_1" [FIR_HLS.cpp:43]   --->   Operation 53 'call' 'ref_tmp1' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 4> <Delay = 3.39>
ST_11 : Operation 54 [1/2] (0.00ns)   --->   "%ref_tmp1 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_dec_41, i15 %b_FIR_dec_int_41, i16 %x_n_1" [FIR_HLS.cpp:43]   --->   Operation 54 'call' 'ref_tmp1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln43 = store i16 %ref_tmp1, i16 %y1_phase3" [FIR_HLS.cpp:43]   --->   Operation 55 'store' 'store_ln43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [2/2] (3.39ns)   --->   "%ref_tmp2 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_int_43, i15 %b_FIR_dec_int_43, i16 %x_n_3" [FIR_HLS.cpp:44]   --->   Operation 56 'call' 'ref_tmp2' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 5> <Delay = 0.52>
ST_12 : Operation 57 [1/2] (0.00ns)   --->   "%ref_tmp2 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_int_43, i15 %b_FIR_dec_int_43, i16 %x_n_3" [FIR_HLS.cpp:44]   --->   Operation 57 'call' 'ref_tmp2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i16 %ref_tmp2" [FIR_HLS.cpp:45]   --->   Operation 58 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.52ns)   --->   "%store_ln45 = store i2 0, i2 %mod_value" [FIR_HLS.cpp:45]   --->   Operation 59 'store' 'store_ln45' <Predicate = true> <Delay = 0.52>
ST_12 : Operation 60 [1/1] (0.52ns)   --->   "%br_ln47 = br void %_ZmlILi16ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [FIR_HLS.cpp:47]   --->   Operation 60 'br' 'br_ln47' <Predicate = true> <Delay = 0.52>

State 13 <SV = 1> <Delay = 0.99>
ST_13 : Operation 61 [2/2] (0.67ns)   --->   "%H_filter_FIR_dec_40_load = load i32 0" [FIR_HLS.cpp:81->FIR_HLS.cpp:23]   --->   Operation 61 'load' 'H_filter_FIR_dec_40_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_13 : Operation 62 [2/3] (0.99ns) (grouped into DSP with root node add_ln81_1)   --->   "%mul_ln81 = mul i25 %sext_ln81, i25 436" [FIR_HLS.cpp:81->FIR_HLS.cpp:23]   --->   Operation 62 'mul' 'mul_ln81' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 63 [2/2] (1.23ns)   --->   "%H_filter_FIR_kernel_load = load i32 0" [FIR_HLS.cpp:81->FIR_HLS.cpp:25]   --->   Operation 63 'load' 'H_filter_FIR_kernel_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 117> <RAM>

State 14 <SV = 2> <Delay = 1.32>
ST_14 : Operation 64 [1/2] ( I:0.67ns O:0.67ns )   --->   "%H_filter_FIR_dec_40_load = load i32 0" [FIR_HLS.cpp:81->FIR_HLS.cpp:23]   --->   Operation 64 'load' 'H_filter_FIR_dec_40_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_14 : Operation 65 [1/3] (0.00ns) (grouped into DSP with root node add_ln81_1)   --->   "%mul_ln81 = mul i25 %sext_ln81, i25 436" [FIR_HLS.cpp:81->FIR_HLS.cpp:23]   --->   Operation 65 'mul' 'mul_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 66 [1/1] (0.00ns) (grouped into DSP with root node add_ln81_1)   --->   "%sext_ln81_2 = sext i25 %mul_ln81" [FIR_HLS.cpp:81->FIR_HLS.cpp:23]   --->   Operation 66 'sext' 'sext_ln81_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln81_1 = add i32 %sext_ln81_2, i32 %H_filter_FIR_dec_40_load" [FIR_HLS.cpp:81->FIR_HLS.cpp:23]   --->   Operation 67 'add' 'add_ln81_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 68 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_kernel_load = load i32 0" [FIR_HLS.cpp:81->FIR_HLS.cpp:25]   --->   Operation 68 'load' 'H_filter_FIR_kernel_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 117> <RAM>

State 15 <SV = 3> <Delay = 5.12>
ST_15 : Operation 69 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln81_1 = add i32 %sext_ln81_2, i32 %H_filter_FIR_dec_40_load" [FIR_HLS.cpp:81->FIR_HLS.cpp:23]   --->   Operation 69 'add' 'add_ln81_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 70 [1/1] (0.00ns)   --->   "%y_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_1, i32 16, i32 31" [FIR_HLS.cpp:81->FIR_HLS.cpp:23]   --->   Operation 70 'partselect' 'y_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 71 [2/2] (0.00ns)   --->   "%call_ln19 = call void @FIR_HLS_Pipeline_VITIS_LOOP_83_1, i16 %x_n_1, i14 %b_FIR_dec_int_40, i32 %H_filter_FIR_dec_40" [FIR_HLS.cpp:19]   --->   Operation 71 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 72 [1/1] (0.00ns)   --->   "%y1_phase1_load = load i16 %y1_phase1" [FIR_HLS.cpp:24]   --->   Operation 72 'load' 'y1_phase1_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 73 [1/1] (0.00ns)   --->   "%y1_phase2_load = load i16 %y1_phase2" [FIR_HLS.cpp:24]   --->   Operation 73 'load' 'y1_phase2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 74 [1/1] (0.00ns)   --->   "%y1_phase3_load = load i16 %y1_phase3" [FIR_HLS.cpp:24]   --->   Operation 74 'load' 'y1_phase3_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24 = add i16 %y1_phase2_load, i16 %y1_phase1_load" [FIR_HLS.cpp:24]   --->   Operation 75 'add' 'add_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 76 [1/1] (0.85ns)   --->   "%add_ln24_1 = add i16 %y1_phase3_load, i16 %y_1" [FIR_HLS.cpp:24]   --->   Operation 76 'add' 'add_ln24_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 77 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%x_n = add i16 %add_ln24_1, i16 %add_ln24" [FIR_HLS.cpp:24]   --->   Operation 77 'add' 'x_n' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %x_n, i7 0" [FIR_HLS.cpp:81->FIR_HLS.cpp:25]   --->   Operation 78 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %x_n, i2 0" [FIR_HLS.cpp:81->FIR_HLS.cpp:25]   --->   Operation 79 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln81_3 = sext i18 %tmp" [FIR_HLS.cpp:81->FIR_HLS.cpp:25]   --->   Operation 80 'sext' 'sext_ln81_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (0.92ns)   --->   "%sub_ln81 = sub i23 %p_shl, i23 %sext_ln81_3" [FIR_HLS.cpp:81->FIR_HLS.cpp:25]   --->   Operation 81 'sub' 'sub_ln81' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln81_4 = sext i23 %sub_ln81" [FIR_HLS.cpp:81->FIR_HLS.cpp:25]   --->   Operation 82 'sext' 'sext_ln81_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (1.01ns)   --->   "%add_ln81 = add i32 %sext_ln81_4, i32 %H_filter_FIR_kernel_load" [FIR_HLS.cpp:81->FIR_HLS.cpp:25]   --->   Operation 83 'add' 'add_ln81' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%y_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81, i32 16, i32 31" [FIR_HLS.cpp:81->FIR_HLS.cpp:25]   --->   Operation 84 'partselect' 'y_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 85 [2/2] (0.00ns)   --->   "%call_ln24 = call void @FIR_HLS_Pipeline_VITIS_LOOP_83_11, i16 %x_n, i16 %b_FIR_kernel, i32 %H_filter_FIR_kernel" [FIR_HLS.cpp:24]   --->   Operation 85 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln25 = store i16 %y_3, i16 %y2" [FIR_HLS.cpp:25]   --->   Operation 86 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln81_5 = sext i16 %y_3" [FIR_HLS.cpp:81->FIR_HLS.cpp:26]   --->   Operation 87 'sext' 'sext_ln81_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 88 [2/2] (0.67ns)   --->   "%H_filter_FIR_int_40_load = load i32 0" [FIR_HLS.cpp:81->FIR_HLS.cpp:26]   --->   Operation 88 'load' 'H_filter_FIR_int_40_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_15 : Operation 89 [3/3] (0.99ns) (grouped into DSP with root node add_ln81_2)   --->   "%mul_ln81_1 = mul i25 %sext_ln81_5, i25 436" [FIR_HLS.cpp:81->FIR_HLS.cpp:26]   --->   Operation 89 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 4> <Delay = 1.62>
ST_16 : Operation 90 [1/2] (1.52ns)   --->   "%call_ln19 = call void @FIR_HLS_Pipeline_VITIS_LOOP_83_1, i16 %x_n_1, i14 %b_FIR_dec_int_40, i32 %H_filter_FIR_dec_40" [FIR_HLS.cpp:19]   --->   Operation 90 'call' 'call_ln19' <Predicate = true> <Delay = 1.52> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 91 [1/2] (1.62ns)   --->   "%call_ln24 = call void @FIR_HLS_Pipeline_VITIS_LOOP_83_11, i16 %x_n, i16 %b_FIR_kernel, i32 %H_filter_FIR_kernel" [FIR_HLS.cpp:24]   --->   Operation 91 'call' 'call_ln24' <Predicate = true> <Delay = 1.62> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 92 [1/2] ( I:0.67ns O:0.67ns )   --->   "%H_filter_FIR_int_40_load = load i32 0" [FIR_HLS.cpp:81->FIR_HLS.cpp:26]   --->   Operation 92 'load' 'H_filter_FIR_int_40_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i32 %H_filter_FIR_int_40_load" [FIR_HLS.cpp:81->FIR_HLS.cpp:26]   --->   Operation 93 'trunc' 'trunc_ln81' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 94 [2/3] (0.99ns) (grouped into DSP with root node add_ln81_2)   --->   "%mul_ln81_1 = mul i25 %sext_ln81_5, i25 436" [FIR_HLS.cpp:81->FIR_HLS.cpp:26]   --->   Operation 94 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 5> <Delay = 0.64>
ST_17 : Operation 95 [1/3] (0.00ns) (grouped into DSP with root node add_ln81_2)   --->   "%mul_ln81_1 = mul i25 %sext_ln81_5, i25 436" [FIR_HLS.cpp:81->FIR_HLS.cpp:26]   --->   Operation 95 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 96 [1/1] (0.00ns) (grouped into DSP with root node add_ln81_2)   --->   "%sext_ln81_6 = sext i25 %mul_ln81_1" [FIR_HLS.cpp:81->FIR_HLS.cpp:26]   --->   Operation 96 'sext' 'sext_ln81_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 97 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln81_2 = add i30 %sext_ln81_6, i30 %trunc_ln81" [FIR_HLS.cpp:81->FIR_HLS.cpp:26]   --->   Operation 97 'add' 'add_ln81_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 98 [2/2] (0.00ns)   --->   "%call_ln81 = call void @FIR_HLS_Pipeline_VITIS_LOOP_83_12, i16 %y_3, i14 %b_FIR_dec_int_40, i32 %H_filter_FIR_int_40" [FIR_HLS.cpp:81->FIR_HLS.cpp:25]   --->   Operation 98 'call' 'call_ln81' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 6> <Delay = 1.62>
ST_18 : Operation 99 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln81_2 = add i30 %sext_ln81_6, i30 %trunc_ln81" [FIR_HLS.cpp:81->FIR_HLS.cpp:26]   --->   Operation 99 'add' 'add_ln81_2' <Predicate = (mod_value_load == 0)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "%y = partselect i14 @_ssdm_op_PartSelect.i14.i30.i32.i32, i30 %add_ln81_2, i32 16, i32 29" [FIR_HLS.cpp:81->FIR_HLS.cpp:26]   --->   Operation 100 'partselect' 'y' <Predicate = (mod_value_load == 0)> <Delay = 0.00>
ST_18 : Operation 101 [1/2] (1.52ns)   --->   "%call_ln81 = call void @FIR_HLS_Pipeline_VITIS_LOOP_83_12, i16 %y_3, i14 %b_FIR_dec_int_40, i32 %H_filter_FIR_int_40" [FIR_HLS.cpp:81->FIR_HLS.cpp:25]   --->   Operation 101 'call' 'call_ln81' <Predicate = (mod_value_load == 0)> <Delay = 1.52> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 102 [1/1] (0.52ns)   --->   "%store_ln27 = store i2 1, i2 %mod_value" [FIR_HLS.cpp:27]   --->   Operation 102 'store' 'store_ln27' <Predicate = (mod_value_load == 0)> <Delay = 0.52>
ST_18 : Operation 103 [1/1] (0.52ns)   --->   "%br_ln29 = br void %_ZmlILi16ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit" [FIR_HLS.cpp:29]   --->   Operation 103 'br' 'br_ln29' <Predicate = (mod_value_load == 0)> <Delay = 0.52>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "%data_out_load = phi i14 %trunc_ln45, void %sw.bb18, i14 %trunc_ln39, void %sw.bb13, i14 %y_3_loc_load, void %sw.bb8, i14 %y, void %sw.bb"   --->   Operation 104 'phi' 'data_out_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %data_out_load, i2 0" [FIR_HLS.cpp:50]   --->   Operation 105 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 106 [2/2] (0.45ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %p_0" [FIR_HLS.cpp:50]   --->   Operation 106 'write' 'write_ln50' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>

State 19 <SV = 7> <Delay = 0.45>
ST_19 : Operation 107 [1/2] (0.45ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %p_0" [FIR_HLS.cpp:50]   --->   Operation 107 'write' 'write_ln50' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_19 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln51 = ret" [FIR_HLS.cpp:51]   --->   Operation 108 'ret' 'ret_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.075ns
The critical path consists of the following:
	axis read operation ('x_n', FIR_HLS.cpp:19) on port 'input_r' (FIR_HLS.cpp:19) [29]  (0.079 ns)
	'mul' operation 25 bit of DSP[62] ('mul_ln81', FIR_HLS.cpp:81->FIR_HLS.cpp:23) [60]  (0.996 ns)

 <State 2>: 3.396ns
The critical path consists of the following:
	'call' operation 16 bit ('ref_tmp3', FIR_HLS.cpp:37) to 'FIR_filtertest.2' [34]  (3.396 ns)

 <State 3>: 3.396ns
The critical path consists of the following:
	'call' operation 16 bit ('ref_tmp4', FIR_HLS.cpp:38) to 'FIR_filtertest.2' [36]  (3.396 ns)

 <State 4>: 0.525ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln39', FIR_HLS.cpp:39) of constant 3 on static variable 'mod_value' [38]  (0.525 ns)

 <State 5>: 0.677ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln62', FIR_HLS.cpp:62->FIR_HLS.cpp:32) of variable 'shl_ln', FIR_HLS.cpp:62->FIR_HLS.cpp:32 on array 'H_filter_FIR_int_41' [44]  (0.677 ns)

 <State 6>: 3.396ns
The critical path consists of the following:
	'call' operation 16 bit ('ref_tmp9', FIR_HLS.cpp:31) to 'FIR_filtertest.2' [41]  (3.396 ns)

 <State 7>: 1.527ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'FIR_HLS_Pipeline_VITIS_LOOP_65_1' [45]  (1.527 ns)

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 1.527ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'FIR_HLS_Pipeline_VITIS_LOOP_69_2' [47]  (1.527 ns)

 <State 10>: 3.396ns
The critical path consists of the following:
	'call' operation 16 bit ('ref_tmp1', FIR_HLS.cpp:43) to 'FIR_filtertest.2' [51]  (3.396 ns)

 <State 11>: 3.396ns
The critical path consists of the following:
	'call' operation 16 bit ('ref_tmp2', FIR_HLS.cpp:44) to 'FIR_filtertest.2' [53]  (3.396 ns)

 <State 12>: 0.525ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln45', FIR_HLS.cpp:45) of constant 0 on static variable 'mod_value' [55]  (0.525 ns)

 <State 13>: 0.996ns
The critical path consists of the following:
	'mul' operation 25 bit of DSP[62] ('mul_ln81', FIR_HLS.cpp:81->FIR_HLS.cpp:23) [60]  (0.996 ns)

 <State 14>: 1.322ns
The critical path consists of the following:
	'load' operation 32 bit ('H_filter_FIR_dec_40_load', FIR_HLS.cpp:81->FIR_HLS.cpp:23) on array 'H_filter_FIR_dec_40' [59]  (0.677 ns)
	'add' operation 32 bit of DSP[62] ('add_ln81_1', FIR_HLS.cpp:81->FIR_HLS.cpp:23) [62]  (0.645 ns)

 <State 15>: 5.121ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[62] ('add_ln81_1', FIR_HLS.cpp:81->FIR_HLS.cpp:23) [62]  (0.645 ns)
	'add' operation 16 bit ('add_ln24_1', FIR_HLS.cpp:24) [69]  (0.853 ns)
	'add' operation 16 bit ('x_n', FIR_HLS.cpp:24) [70]  (0.687 ns)
	'sub' operation 23 bit ('sub_ln81', FIR_HLS.cpp:81->FIR_HLS.cpp:25) [75]  (0.924 ns)
	'add' operation 32 bit ('add_ln81', FIR_HLS.cpp:81->FIR_HLS.cpp:25) [77]  (1.016 ns)
	'mul' operation 25 bit of DSP[86] ('mul_ln81_1', FIR_HLS.cpp:81->FIR_HLS.cpp:26) [84]  (0.996 ns)

 <State 16>: 1.627ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln24', FIR_HLS.cpp:24) to 'FIR_HLS_Pipeline_VITIS_LOOP_83_11' [79]  (1.627 ns)

 <State 17>: 0.645ns
The critical path consists of the following:
	'mul' operation 25 bit of DSP[86] ('mul_ln81_1', FIR_HLS.cpp:81->FIR_HLS.cpp:26) [84]  (0.000 ns)
	'add' operation 30 bit of DSP[86] ('add_ln81_2', FIR_HLS.cpp:81->FIR_HLS.cpp:26) [86]  (0.645 ns)

 <State 18>: 1.623ns
The critical path consists of the following:
	'add' operation 30 bit of DSP[86] ('add_ln81_2', FIR_HLS.cpp:81->FIR_HLS.cpp:26) [86]  (0.645 ns)
	multiplexor before 'phi' operation 14 bit ('y') with incoming values : ('trunc_ln39', FIR_HLS.cpp:39) ('y_3_loc_load') ('trunc_ln45', FIR_HLS.cpp:45) ('y', FIR_HLS.cpp:81->FIR_HLS.cpp:26) [92]  (0.525 ns)
	'phi' operation 14 bit ('y') with incoming values : ('trunc_ln39', FIR_HLS.cpp:39) ('y_3_loc_load') ('trunc_ln45', FIR_HLS.cpp:45) ('y', FIR_HLS.cpp:81->FIR_HLS.cpp:26) [92]  (0.000 ns)
	axis write operation ('write_ln50', FIR_HLS.cpp:50) on port 'output_r' (FIR_HLS.cpp:50) [94]  (0.453 ns)

 <State 19>: 0.453ns
The critical path consists of the following:
	axis write operation ('write_ln50', FIR_HLS.cpp:50) on port 'output_r' (FIR_HLS.cpp:50) [94]  (0.453 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
