Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date              : Wed Aug 12 23:21:58 2020
| Host              : prflow-compute-0-15 running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file zcu102_wrapper_timing_summary_routed.rpt -pb zcu102_wrapper_timing_summary_routed.pb -rpx zcu102_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : zcu102_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.541        0.000                      0                78697        0.010        0.000                      0                78697        3.498        0.000                       0                 21315  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_pl_0                         {0.000 5.001}      10.001          99.990          
zcu102_i/clk_wiz_0/inst/clk_in1  {0.000 5.001}      10.001          99.990          
  clk_out2_zcu102_clk_wiz_0_0    {0.000 5.001}      10.001          99.990          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
zcu102_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    4.550        0.000                       0                     1  
  clk_out2_zcu102_clk_wiz_0_0          2.541        0.000                      0                78493        0.010        0.000                      0                78493        3.498        0.000                       0                 21314  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out2_zcu102_clk_wiz_0_0  clk_out2_zcu102_clk_wiz_0_0        8.457        0.000                      0                  204        0.121        0.000                      0                  204  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  zcu102_i/clk_wiz_0/inst/clk_in1
  To Clock:  zcu102_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zcu102_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.001 }
Period(ns):         10.001
Sources:            { zcu102_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.001      8.930      MMCM_X0Y3  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.001       4.550      MMCM_X0Y3  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.001       4.551      MMCM_X0Y3  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.001       4.550      MMCM_X0Y3  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.001       4.550      MMCM_X0Y3  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zcu102_clk_wiz_0_0
  To Clock:  clk_out2_zcu102_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.541ns  (required time - arrival time)
  Source:                 zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/DigitRec_1/inst/knn_set_69_3_reg_14373_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.248ns  (logic 1.325ns (18.281%)  route 5.923ns (81.719%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 14.552 - 10.001 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.620ns (routing 1.293ns, distribution 1.327ns)
  Clock Net Delay (Destination): 2.336ns (routing 1.178ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.620     4.271    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/ap_clk
    RAMB36_X7Y31         RAMB36E2                                     r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTPADOUTP[3])
                                                      0.217     4.488 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg_bram_1/DOUTPADOUTP[3]
                         net (fo=40, routed)          3.752     8.240    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/test_instance_V_reg_13122[35]
    SLICE_X22Y287        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     8.407 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[0]_i_243/O
                         net (fo=5, routed)           0.134     8.541    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_popcount_fu_3595_x_V[35]
    SLICE_X22Y285        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     8.592 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[0]_i_104/O
                         net (fo=2, routed)           0.136     8.728    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[0]_i_104_n_7
    SLICE_X22Y285        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     8.779 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[2]_i_37/O
                         net (fo=2, routed)           0.379     9.158    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[2]_i_37_n_7
    SLICE_X19Y283        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.068     9.226 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[5]_i_16/O
                         net (fo=3, routed)           0.463     9.689    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[5]_i_16_n_7
    SLICE_X21Y271        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     9.839 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[2]_i_19/O
                         net (fo=2, routed)           0.280    10.119    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[2]_i_19_n_7
    SLICE_X21Y275        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066    10.185 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[5]_i_8/O
                         net (fo=2, routed)           0.223    10.408    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[5]_i_8_n_7
    SLICE_X21Y276        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124    10.532 f  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[3]_i_6/O
                         net (fo=2, routed)           0.097    10.629    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[3]_i_6_n_7
    SLICE_X21Y276        LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.133    10.762 f  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[5]_i_3/O
                         net (fo=3, routed)           0.240    11.002    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[5]_i_3_n_7
    SLICE_X21Y275        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149    11.151 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[8]_i_4/O
                         net (fo=3, routed)           0.160    11.311    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[8]_i_4_n_7
    SLICE_X20Y273        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149    11.460 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[7]_i_1/O
                         net (fo=1, routed)           0.059    11.519    zcu102_i/DigitRec_1/inst/knn_set_69_3_popcount_fu_3595_ap_return[7]
    SLICE_X20Y273        FDRE                                         r  zcu102_i/DigitRec_1/inst/knn_set_69_3_reg_14373_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.336    14.552    zcu102_i/DigitRec_1/inst/ap_clk
    SLICE_X20Y273        FDRE                                         r  zcu102_i/DigitRec_1/inst/knn_set_69_3_reg_14373_reg[7]/C
                         clock pessimism             -0.449    14.103    
                         clock uncertainty           -0.068    14.035    
    SLICE_X20Y273        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    14.060    zcu102_i/DigitRec_1/inst/knn_set_69_3_reg_14373_reg[7]
  -------------------------------------------------------------------
                         required time                         14.060    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                  2.541    

Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/DigitRec_1/inst/knn_set_69_3_reg_14373_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 1.343ns (18.568%)  route 5.890ns (81.432%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.551ns = ( 14.552 - 10.001 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.620ns (routing 1.293ns, distribution 1.327ns)
  Clock Net Delay (Destination): 2.336ns (routing 1.178ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.620     4.271    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/ap_clk
    RAMB36_X7Y31         RAMB36E2                                     r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTPADOUTP[3])
                                                      0.217     4.488 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg_bram_1/DOUTPADOUTP[3]
                         net (fo=40, routed)          3.752     8.240    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/test_instance_V_reg_13122[35]
    SLICE_X22Y287        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     8.407 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[0]_i_243/O
                         net (fo=5, routed)           0.134     8.541    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_popcount_fu_3595_x_V[35]
    SLICE_X22Y285        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     8.592 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[0]_i_104/O
                         net (fo=2, routed)           0.136     8.728    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[0]_i_104_n_7
    SLICE_X22Y285        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     8.779 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[2]_i_37/O
                         net (fo=2, routed)           0.379     9.158    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[2]_i_37_n_7
    SLICE_X19Y283        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.068     9.226 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[5]_i_16/O
                         net (fo=3, routed)           0.463     9.689    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[5]_i_16_n_7
    SLICE_X21Y271        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     9.839 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[2]_i_19/O
                         net (fo=2, routed)           0.280    10.119    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[2]_i_19_n_7
    SLICE_X21Y275        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066    10.185 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[5]_i_8/O
                         net (fo=2, routed)           0.223    10.408    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[5]_i_8_n_7
    SLICE_X21Y276        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124    10.532 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[3]_i_6/O
                         net (fo=2, routed)           0.097    10.629    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[3]_i_6_n_7
    SLICE_X21Y276        LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.133    10.762 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[5]_i_3/O
                         net (fo=3, routed)           0.240    11.002    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[5]_i_3_n_7
    SLICE_X21Y275        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149    11.151 f  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[8]_i_4/O
                         net (fo=3, routed)           0.160    11.311    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[8]_i_4_n_7
    SLICE_X20Y273        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.167    11.478 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[8]_i_1/O
                         net (fo=1, routed)           0.026    11.504    zcu102_i/DigitRec_1/inst/knn_set_69_3_popcount_fu_3595_ap_return[8]
    SLICE_X20Y273        FDRE                                         r  zcu102_i/DigitRec_1/inst/knn_set_69_3_reg_14373_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.336    14.552    zcu102_i/DigitRec_1/inst/ap_clk
    SLICE_X20Y273        FDRE                                         r  zcu102_i/DigitRec_1/inst/knn_set_69_3_reg_14373_reg[8]/C
                         clock pessimism             -0.449    14.103    
                         clock uncertainty           -0.068    14.035    
    SLICE_X20Y273        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    14.060    zcu102_i/DigitRec_1/inst/knn_set_69_3_reg_14373_reg[8]
  -------------------------------------------------------------------
                         required time                         14.060    
                         arrival time                         -11.504    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/DigitRec_1/inst/knn_set_57_3_reg_14173_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.216ns  (logic 1.446ns (20.039%)  route 5.770ns (79.961%))
  Logic Levels:           10  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 14.583 - 10.001 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.620ns (routing 1.293ns, distribution 1.327ns)
  Clock Net Delay (Destination): 2.367ns (routing 1.178ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.620     4.271    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/ap_clk
    RAMB36_X7Y31         RAMB36E2                                     r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[17])
                                                      0.211     4.482 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg_bram_1/DOUTADOUT[17]
                         net (fo=40, routed)          3.546     8.028    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/test_instance_V_reg_13122[17]
    SLICE_X19Y293        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     8.189 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[3]_i_62/O
                         net (fo=3, routed)           0.244     8.433    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_popcount_fu_3575_x_V[17]
    SLICE_X20Y290        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     8.555 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[0]_i_109/O
                         net (fo=3, routed)           0.093     8.648    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[0]_i_109_n_7
    SLICE_X21Y290        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     8.745 f  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[2]_i_38/O
                         net (fo=2, routed)           0.606     9.351    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[2]_i_38_n_7
    SLICE_X14Y281        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     9.509 f  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[5]_i_16/O
                         net (fo=3, routed)           0.337     9.846    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[5]_i_16_n_7
    SLICE_X11Y273        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.103     9.949 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[5]_i_9/O
                         net (fo=3, routed)           0.226    10.175    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[5]_i_9_n_7
    SLICE_X12Y274        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    10.272 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[8]_i_24/O
                         net (fo=2, routed)           0.159    10.431    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[8]_i_24_n_7
    SLICE_X14Y274        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.100    10.531 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[8]_i_9/O
                         net (fo=3, routed)           0.223    10.754    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[8]_i_9_n_7
    SLICE_X12Y274        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    10.903 f  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[5]_i_7/O
                         net (fo=2, routed)           0.102    11.005    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[5]_i_7_n_7
    SLICE_X13Y274        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    11.103 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[8]_i_5/O
                         net (fo=3, routed)           0.181    11.284    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[8]_i_5_n_7
    SLICE_X16Y274        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150    11.434 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[7]_i_1/O
                         net (fo=1, routed)           0.053    11.487    zcu102_i/DigitRec_1/inst/knn_set_57_3_popcount_fu_3575_ap_return[7]
    SLICE_X16Y274        FDRE                                         r  zcu102_i/DigitRec_1/inst/knn_set_57_3_reg_14173_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.367    14.583    zcu102_i/DigitRec_1/inst/ap_clk
    SLICE_X16Y274        FDRE                                         r  zcu102_i/DigitRec_1/inst/knn_set_57_3_reg_14173_reg[7]/C
                         clock pessimism             -0.449    14.134    
                         clock uncertainty           -0.068    14.066    
    SLICE_X16Y274        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    14.091    zcu102_i/DigitRec_1/inst/knn_set_57_3_reg_14173_reg[7]
  -------------------------------------------------------------------
                         required time                         14.091    
                         arrival time                         -11.487    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/DigitRec_1/inst/knn_set_69_3_reg_14373_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.183ns  (logic 1.274ns (17.736%)  route 5.909ns (82.264%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 14.550 - 10.001 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.620ns (routing 1.293ns, distribution 1.327ns)
  Clock Net Delay (Destination): 2.334ns (routing 1.178ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.620     4.271    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/ap_clk
    RAMB36_X7Y31         RAMB36E2                                     r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTPADOUTP[3])
                                                      0.217     4.488 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg_bram_1/DOUTPADOUTP[3]
                         net (fo=40, routed)          3.752     8.240    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/test_instance_V_reg_13122[35]
    SLICE_X22Y287        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     8.407 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[0]_i_243/O
                         net (fo=5, routed)           0.134     8.541    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_popcount_fu_3595_x_V[35]
    SLICE_X22Y285        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     8.592 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[0]_i_104/O
                         net (fo=2, routed)           0.136     8.728    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[0]_i_104_n_7
    SLICE_X22Y285        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     8.779 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[2]_i_37/O
                         net (fo=2, routed)           0.379     9.158    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[2]_i_37_n_7
    SLICE_X19Y283        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.068     9.226 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[5]_i_16/O
                         net (fo=3, routed)           0.463     9.689    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[5]_i_16_n_7
    SLICE_X21Y271        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     9.839 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[2]_i_19/O
                         net (fo=2, routed)           0.280    10.119    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[2]_i_19_n_7
    SLICE_X21Y275        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066    10.185 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[5]_i_8/O
                         net (fo=2, routed)           0.223    10.408    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[5]_i_8_n_7
    SLICE_X21Y276        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124    10.532 f  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[3]_i_6/O
                         net (fo=2, routed)           0.097    10.629    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[3]_i_6_n_7
    SLICE_X21Y276        LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.133    10.762 f  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[5]_i_3/O
                         net (fo=3, routed)           0.240    11.002    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[5]_i_3_n_7
    SLICE_X21Y275        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149    11.151 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[8]_i_4/O
                         net (fo=3, routed)           0.156    11.307    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[8]_i_4_n_7
    SLICE_X21Y274        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098    11.405 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_69_3_reg_14373[6]_i_1/O
                         net (fo=1, routed)           0.049    11.454    zcu102_i/DigitRec_1/inst/knn_set_69_3_popcount_fu_3595_ap_return[6]
    SLICE_X21Y274        FDRE                                         r  zcu102_i/DigitRec_1/inst/knn_set_69_3_reg_14373_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.334    14.550    zcu102_i/DigitRec_1/inst/ap_clk
    SLICE_X21Y274        FDRE                                         r  zcu102_i/DigitRec_1/inst/knn_set_69_3_reg_14373_reg[6]/C
                         clock pessimism             -0.449    14.101    
                         clock uncertainty           -0.068    14.033    
    SLICE_X21Y274        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    14.058    zcu102_i/DigitRec_1/inst/knn_set_69_3_reg_14373_reg[6]
  -------------------------------------------------------------------
                         required time                         14.058    
                         arrival time                         -11.454    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.616ns  (required time - arrival time)
  Source:                 zcu102_i/DigitRec_1/inst/vote_list_1_reg_3026_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/DigitRec_1/inst/results_U/a0_DigitRec_results_ram_U/ram_reg_bram_0/DINADIN[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.989ns  (logic 1.606ns (22.979%)  route 5.383ns (77.021%))
  Logic Levels:           18  (CARRY8=6 LUT2=2 LUT3=1 LUT4=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.644ns = ( 14.645 - 10.001 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.654ns (routing 1.293ns, distribution 1.361ns)
  Clock Net Delay (Destination): 2.429ns (routing 1.178ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.654     4.305    zcu102_i/DigitRec_1/inst/ap_clk
    SLICE_X10Y232        FDRE                                         r  zcu102_i/DigitRec_1/inst/vote_list_1_reg_3026_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y232        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     4.384 r  zcu102_i/DigitRec_1/inst/vote_list_1_reg_3026_reg[14]/Q
                         net (fo=12, routed)          0.556     4.940    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/vote_list_1_reg_3026_reg[31][14]
    SLICE_X8Y225         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     5.039 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_380/O
                         net (fo=1, routed)           0.009     5.048    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/mux_2_0__2[14]
    SLICE_X8Y225         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     5.111 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_266/O
                         net (fo=2, routed)           0.489     5.600    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/vote_list_load_2_7_p_fu_12824_p10[14]
    SLICE_X9Y235         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     5.690 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_145/O
                         net (fo=1, routed)           0.010     5.700    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_145_n_7
    SLICE_X9Y235         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.815 f  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_55/CO[7]
                         net (fo=1, routed)           0.026     5.841    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_55_n_7
    SLICE_X9Y236         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     5.863 f  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_19/CO[7]
                         net (fo=38, routed)          0.582     6.445    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/CO[0]
    SLICE_X4Y227         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     6.544 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_379/O
                         net (fo=64, routed)          0.517     7.061    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U10/max_vote_0_i_6_reg_15273_reg[1]
    SLICE_X11Y231        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     7.211 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U10/ram_reg_bram_0_i_368/O
                         net (fo=1, routed)           0.011     7.222    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U10/mux_2_1__1[4]
    SLICE_X11Y231        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.065     7.287 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U10/ram_reg_bram_0_i_227/O
                         net (fo=2, routed)           0.325     7.612    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/vote_list_load_2_8_p_fu_12862_p10[4]
    SLICE_X9Y233         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     7.662 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_118/O
                         net (fo=1, routed)           0.010     7.672    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_118_n_7
    SLICE_X9Y233         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     7.827 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_38/CO[7]
                         net (fo=1, routed)           0.026     7.853    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_38_n_7
    SLICE_X9Y234         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.875 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_18/CO[7]
                         net (fo=37, routed)          0.631     8.506    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_2[0]
    SLICE_X4Y227         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     8.603 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_346/O
                         net (fo=64, routed)          0.723     9.326    zcu102_i/DigitRec_1/inst/DigitRec_mux_164_VhK_U11/max_vote_0_i_8_fu_12890_p3[1]
    SLICE_X13Y229        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     9.378 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_164_VhK_U11/ram_reg_bram_0_i_344/O
                         net (fo=1, routed)           0.090     9.468    zcu102_i/DigitRec_1/inst/DigitRec_mux_164_VhK_U11/mux_2_1__2[1]
    SLICE_X12Y229        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     9.558 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_164_VhK_U11/ram_reg_bram_0_i_184/O
                         net (fo=2, routed)           0.341     9.899    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/vote_list_load_2_9_p_fu_12898_p18[1]
    SLICE_X9Y231         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     9.949 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_88/O
                         net (fo=1, routed)           0.009     9.958    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_88_n_7
    SLICE_X9Y231         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.148 f  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_21/CO[7]
                         net (fo=1, routed)           0.026    10.174    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_21_n_7
    SLICE_X9Y232         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    10.196 f  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_17/CO[7]
                         net (fo=4, routed)           0.430    10.626    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_17_n_7
    SLICE_X5Y225         LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.096    10.722 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_16/O
                         net (fo=1, routed)           0.572    11.294    zcu102_i/DigitRec_1/inst/results_U/a0_DigitRec_results_ram_U/DINADIN[0]
    RAMB18_X0Y76         RAMB18E2                                     r  zcu102_i/DigitRec_1/inst/results_U/a0_DigitRec_results_ram_U/ram_reg_bram_0/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.429    14.645    zcu102_i/DigitRec_1/inst/results_U/a0_DigitRec_results_ram_U/ap_clk
    RAMB18_X0Y76         RAMB18E2                                     r  zcu102_i/DigitRec_1/inst/results_U/a0_DigitRec_results_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.376    14.269    
                         clock uncertainty           -0.068    14.201    
    RAMB18_X0Y76         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[0])
                                                     -0.291    13.910    zcu102_i/DigitRec_1/inst/results_U/a0_DigitRec_results_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         13.910    
                         arrival time                         -11.294    
  -------------------------------------------------------------------
                         slack                                  2.616    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/DigitRec_1/inst/knn_set_57_3_reg_14173_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 1.459ns (20.267%)  route 5.740ns (79.733%))
  Logic Levels:           10  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 14.583 - 10.001 ) 
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.620ns (routing 1.293ns, distribution 1.327ns)
  Clock Net Delay (Destination): 2.367ns (routing 1.178ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.620     4.271    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/ap_clk
    RAMB36_X7Y31         RAMB36E2                                     r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X7Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[17])
                                                      0.211     4.482 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/ram_reg_bram_1/DOUTADOUT[17]
                         net (fo=40, routed)          3.546     8.028    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/test_instance_V_reg_13122[17]
    SLICE_X19Y293        LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     8.189 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[3]_i_62/O
                         net (fo=3, routed)           0.244     8.433    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_popcount_fu_3575_x_V[17]
    SLICE_X20Y290        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     8.555 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[0]_i_109/O
                         net (fo=3, routed)           0.093     8.648    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[0]_i_109_n_7
    SLICE_X21Y290        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     8.745 f  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[2]_i_38/O
                         net (fo=2, routed)           0.606     9.351    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[2]_i_38_n_7
    SLICE_X14Y281        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     9.509 f  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[5]_i_16/O
                         net (fo=3, routed)           0.337     9.846    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[5]_i_16_n_7
    SLICE_X11Y273        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.103     9.949 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[5]_i_9/O
                         net (fo=3, routed)           0.226    10.175    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[5]_i_9_n_7
    SLICE_X12Y274        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097    10.272 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[8]_i_24/O
                         net (fo=2, routed)           0.159    10.431    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[8]_i_24_n_7
    SLICE_X14Y274        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.100    10.531 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[8]_i_9/O
                         net (fo=3, routed)           0.223    10.754    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[8]_i_9_n_7
    SLICE_X12Y274        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    10.903 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[5]_i_7/O
                         net (fo=2, routed)           0.102    11.005    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[5]_i_7_n_7
    SLICE_X13Y274        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098    11.103 f  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[8]_i_5/O
                         net (fo=3, routed)           0.181    11.284    zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[8]_i_5_n_7
    SLICE_X16Y274        LUT5 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.163    11.447 r  zcu102_i/DigitRec_1/inst/test_set_V_U/a0_DigitRec_test_set_V_ram_U/knn_set_57_3_reg_14173[8]_i_2/O
                         net (fo=1, routed)           0.023    11.470    zcu102_i/DigitRec_1/inst/knn_set_57_3_popcount_fu_3575_ap_return[8]
    SLICE_X16Y274        FDRE                                         r  zcu102_i/DigitRec_1/inst/knn_set_57_3_reg_14173_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.367    14.583    zcu102_i/DigitRec_1/inst/ap_clk
    SLICE_X16Y274        FDRE                                         r  zcu102_i/DigitRec_1/inst/knn_set_57_3_reg_14173_reg[8]/C
                         clock pessimism             -0.449    14.134    
                         clock uncertainty           -0.068    14.066    
    SLICE_X16Y274        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025    14.091    zcu102_i/DigitRec_1/inst/knn_set_57_3_reg_14173_reg[8]
  -------------------------------------------------------------------
                         required time                         14.091    
                         arrival time                         -11.470    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/DigitRec_1/inst/training_set_V_0_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6/DINBDIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.935ns  (logic 1.470ns (21.197%)  route 5.465ns (78.803%))
  Logic Levels:           2  (RAMB36E2=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 14.630 - 10.001 ) 
    Source Clock Delay      (SCD):    4.250ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.599ns (routing 1.293ns, distribution 1.306ns)
  Clock Net Delay (Destination): 2.414ns (routing 1.178ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.599     4.250    zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/clka
    RAMB36_X6Y19         RAMB36E2                                     r  zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.143     5.393 r  zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.429    zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_0_n_34
    RAMB36_X6Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.639 r  zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.675    zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_1_n_34
    RAMB36_X6Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     5.792 r  zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_31_bram_2/DOUTADOUT[1]
                         net (fo=40, routed)          5.393    11.185    zcu102_i/DigitRec_1/inst/training_set_V_0_U/a0_DigitRec_trainingbkb_ram_U/global_training_set_V_Dout_A[249]
    RAMB18_X0Y82         RAMB18E2                                     r  zcu102_i/DigitRec_1/inst/training_set_V_0_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6/DINBDIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.414    14.630    zcu102_i/DigitRec_1/inst/training_set_V_0_U/a0_DigitRec_trainingbkb_ram_U/ap_clk
    RAMB18_X0Y82         RAMB18E2                                     r  zcu102_i/DigitRec_1/inst/training_set_V_0_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6/CLKBWRCLK
                         clock pessimism             -0.449    14.181    
                         clock uncertainty           -0.068    14.113    
    RAMB18_X0Y82         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[15])
                                                     -0.303    13.810    zcu102_i/DigitRec_1/inst/training_set_V_0_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                         13.810    
                         arrival time                         -11.185    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 zcu102_i/DigitRec_1/inst/vote_list_1_reg_3026_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/DigitRec_1/inst/results_U/a0_DigitRec_results_ram_U/ram_reg_bram_0/DINADIN[1]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 1.600ns (22.985%)  route 5.361ns (77.015%))
  Logic Levels:           18  (CARRY8=6 LUT2=1 LUT3=1 LUT4=4 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.644ns = ( 14.645 - 10.001 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    -0.376ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.654ns (routing 1.293ns, distribution 1.361ns)
  Clock Net Delay (Destination): 2.429ns (routing 1.178ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.654     4.305    zcu102_i/DigitRec_1/inst/ap_clk
    SLICE_X10Y232        FDRE                                         r  zcu102_i/DigitRec_1/inst/vote_list_1_reg_3026_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y232        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     4.384 r  zcu102_i/DigitRec_1/inst/vote_list_1_reg_3026_reg[14]/Q
                         net (fo=12, routed)          0.556     4.940    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/vote_list_1_reg_3026_reg[31][14]
    SLICE_X8Y225         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     5.039 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_380/O
                         net (fo=1, routed)           0.009     5.048    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/mux_2_0__2[14]
    SLICE_X8Y225         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     5.111 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_266/O
                         net (fo=2, routed)           0.489     5.600    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/vote_list_load_2_7_p_fu_12824_p10[14]
    SLICE_X9Y235         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     5.690 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_145/O
                         net (fo=1, routed)           0.010     5.700    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_145_n_7
    SLICE_X9Y235         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.815 f  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_55/CO[7]
                         net (fo=1, routed)           0.026     5.841    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_55_n_7
    SLICE_X9Y236         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     5.863 f  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_19/CO[7]
                         net (fo=38, routed)          0.582     6.445    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/CO[0]
    SLICE_X4Y227         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     6.544 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_379/O
                         net (fo=64, routed)          0.517     7.061    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U10/max_vote_0_i_6_reg_15273_reg[1]
    SLICE_X11Y231        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     7.211 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U10/ram_reg_bram_0_i_368/O
                         net (fo=1, routed)           0.011     7.222    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U10/mux_2_1__1[4]
    SLICE_X11Y231        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.065     7.287 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U10/ram_reg_bram_0_i_227/O
                         net (fo=2, routed)           0.325     7.612    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/vote_list_load_2_8_p_fu_12862_p10[4]
    SLICE_X9Y233         LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     7.662 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_118/O
                         net (fo=1, routed)           0.010     7.672    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_118_n_7
    SLICE_X9Y233         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     7.827 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_38/CO[7]
                         net (fo=1, routed)           0.026     7.853    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_38_n_7
    SLICE_X9Y234         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     7.875 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_18/CO[7]
                         net (fo=37, routed)          0.631     8.506    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_2[0]
    SLICE_X4Y227         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     8.603 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_346/O
                         net (fo=64, routed)          0.723     9.326    zcu102_i/DigitRec_1/inst/DigitRec_mux_164_VhK_U11/max_vote_0_i_8_fu_12890_p3[1]
    SLICE_X13Y229        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     9.378 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_164_VhK_U11/ram_reg_bram_0_i_344/O
                         net (fo=1, routed)           0.090     9.468    zcu102_i/DigitRec_1/inst/DigitRec_mux_164_VhK_U11/mux_2_1__2[1]
    SLICE_X12Y229        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     9.558 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_164_VhK_U11/ram_reg_bram_0_i_184/O
                         net (fo=2, routed)           0.341     9.899    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/vote_list_load_2_9_p_fu_12898_p18[1]
    SLICE_X9Y231         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     9.949 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_88/O
                         net (fo=1, routed)           0.009     9.958    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_88_n_7
    SLICE_X9Y231         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.148 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_21/CO[7]
                         net (fo=1, routed)           0.026    10.174    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_21_n_7
    SLICE_X9Y232         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    10.196 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_17/CO[7]
                         net (fo=4, routed)           0.428    10.624    zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_17_n_7
    SLICE_X5Y225         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090    10.714 r  zcu102_i/DigitRec_1/inst/DigitRec_mux_83_3UhA_U9/ram_reg_bram_0_i_15/O
                         net (fo=1, routed)           0.552    11.266    zcu102_i/DigitRec_1/inst/results_U/a0_DigitRec_results_ram_U/DINADIN[1]
    RAMB18_X0Y76         RAMB18E2                                     r  zcu102_i/DigitRec_1/inst/results_U/a0_DigitRec_results_ram_U/ram_reg_bram_0/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.429    14.645    zcu102_i/DigitRec_1/inst/results_U/a0_DigitRec_results_ram_U/ap_clk
    RAMB18_X0Y76         RAMB18E2                                     r  zcu102_i/DigitRec_1/inst/results_U/a0_DigitRec_results_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.376    14.269    
                         clock uncertainty           -0.068    14.201    
    RAMB18_X0Y76         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[1])
                                                     -0.276    13.925    zcu102_i/DigitRec_1/inst/results_U/a0_DigitRec_results_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         13.925    
                         arrival time                         -11.266    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/DigitRec_1/inst/training_set_V_21_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1/DINADIN[4]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 1.483ns (21.691%)  route 5.354ns (78.309%))
  Logic Levels:           2  (RAMB36E2=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 14.604 - 10.001 ) 
    Source Clock Delay      (SCD):    4.316ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.665ns (routing 1.293ns, distribution 1.372ns)
  Clock Net Delay (Destination): 2.388ns (routing 1.178ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.665     4.316    zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/clka
    RAMB36_X8Y29         RAMB36E2                                     r  zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y29         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[0])
                                                      1.156     5.472 r  zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0/CASDOUTA[0]
                         net (fo=1, routed)           0.032     5.504    zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_0_n_35
    RAMB36_X8Y30         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_CASDOUTA[0])
                                                      0.210     5.714 r  zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1/CASDOUTA[0]
                         net (fo=1, routed)           0.032     5.746    zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_1_n_35
    RAMB36_X8Y31         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[0]_DOUTADOUT[0])
                                                      0.117     5.863 r  zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_5_bram_2/DOUTADOUT[0]
                         net (fo=40, routed)          5.290    11.153    zcu102_i/DigitRec_1/inst/training_set_V_21_U/a0_DigitRec_trainingbkb_ram_U/global_training_set_V_Dout_A[40]
    RAMB18_X2Y112        RAMB18E2                                     r  zcu102_i/DigitRec_1/inst/training_set_V_21_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.388    14.604    zcu102_i/DigitRec_1/inst/training_set_V_21_U/a0_DigitRec_trainingbkb_ram_U/ap_clk
    RAMB18_X2Y112        RAMB18E2                                     r  zcu102_i/DigitRec_1/inst/training_set_V_21_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism             -0.449    14.155    
                         clock uncertainty           -0.068    14.087    
    RAMB18_X2Y112        RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[4])
                                                     -0.261    13.826    zcu102_i/DigitRec_1/inst/training_set_V_21_U/a0_DigitRec_trainingbkb_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         13.826    
                         arrival time                         -11.153    
  -------------------------------------------------------------------
                         slack                                  2.673    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 zcu102_i/DigitRec_1/inst/ap_enable_reg_pp2_iter8_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/DigitRec_1/inst/knn_set_16_17_reg_13518_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 1.628ns (22.655%)  route 5.558ns (77.345%))
  Logic Levels:           16  (CARRY8=7 LUT2=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.605ns = ( 14.606 - 10.001 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.510ns (routing 1.293ns, distribution 1.217ns)
  Clock Net Delay (Destination): 2.390ns (routing 1.178ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.510     4.161    zcu102_i/DigitRec_1/inst/ap_clk
    SLICE_X36Y235        FDRE                                         r  zcu102_i/DigitRec_1/inst/ap_enable_reg_pp2_iter8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y235        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.240 r  zcu102_i/DigitRec_1/inst/ap_enable_reg_pp2_iter8_reg/Q
                         net (fo=3, routed)           0.416     4.656    zcu102_i/DigitRec_1/inst/ap_enable_reg_pp2_iter8
    SLICE_X35Y246        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.746 r  zcu102_i/DigitRec_1/inst/knn_set_16_8_reg_2622[31]_i_2/O
                         net (fo=450, routed)         1.742     6.488    zcu102_i/DigitRec_1/inst/knn_set_16_8_reg_2622[31]_i_2_n_7
    SLICE_X20Y302        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     6.636 r  zcu102_i/DigitRec_1/inst/sel_tmp11_reg_13503[0]_i_79/O
                         net (fo=1, routed)           0.022     6.658    zcu102_i/DigitRec_1/inst/sel_tmp11_reg_13503[0]_i_79_n_7
    SLICE_X20Y302        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     6.817 r  zcu102_i/DigitRec_1/inst/sel_tmp11_reg_13503_reg[0]_i_21/CO[7]
                         net (fo=1, routed)           0.026     6.843    zcu102_i/DigitRec_1/inst/sel_tmp11_reg_13503_reg[0]_i_21_n_7
    SLICE_X20Y303        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     6.865 r  zcu102_i/DigitRec_1/inst/sel_tmp11_reg_13503_reg[0]_i_3/CO[7]
                         net (fo=69, routed)          0.376     7.241    zcu102_i/DigitRec_1/inst/sel_tmp11_reg_13503_reg[0]_i_3_n_7
    SLICE_X22Y306        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.137     7.378 r  zcu102_i/DigitRec_1/inst/sel_tmp11_reg_13503[0]_i_68/O
                         net (fo=1, routed)           0.301     7.679    zcu102_i/DigitRec_1/inst/sel_tmp11_reg_13503[0]_i_68_n_7
    SLICE_X21Y304        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     7.801 r  zcu102_i/DigitRec_1/inst/sel_tmp11_reg_13503[0]_i_17/O
                         net (fo=1, routed)           0.009     7.810    zcu102_i/DigitRec_1/inst/sel_tmp11_reg_13503[0]_i_17_n_7
    SLICE_X21Y304        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.161     7.971 r  zcu102_i/DigitRec_1/inst/sel_tmp11_reg_13503_reg[0]_i_2/CO[7]
                         net (fo=48, routed)          0.238     8.209    zcu102_i/DigitRec_1/inst/p_0_in79_in
    SLICE_X22Y302        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     8.299 f  zcu102_i/DigitRec_1/inst/tmp_22_5_2_reg_13488[0]_i_42/O
                         net (fo=3, routed)           0.354     8.653    zcu102_i/DigitRec_1/inst/tmp_22_5_2_reg_13488[0]_i_42_n_7
    SLICE_X26Y302        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     8.743 r  zcu102_i/DigitRec_1/inst/tmp_22_5_2_reg_13488[0]_i_26/O
                         net (fo=1, routed)           0.413     9.156    zcu102_i/DigitRec_1/inst/tmp_22_5_2_reg_13488[0]_i_26_n_7
    SLICE_X24Y303        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     9.287 r  zcu102_i/DigitRec_1/inst/tmp_22_5_2_reg_13488_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026     9.313    zcu102_i/DigitRec_1/inst/tmp_22_5_2_reg_13488_reg[0]_i_2_n_7
    SLICE_X24Y304        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.029     9.342 r  zcu102_i/DigitRec_1/inst/tmp_22_5_2_reg_13488_reg[0]_i_1/CO[7]
                         net (fo=64, routed)          0.319     9.661    zcu102_i/DigitRec_1/inst/p_0_in80_in
    SLICE_X26Y303        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     9.727 r  zcu102_i/DigitRec_1/inst/tmp_20_5_reg_13493[0]_i_54/O
                         net (fo=2, routed)           0.197     9.924    zcu102_i/DigitRec_1/inst/tmp_20_5_reg_13493[0]_i_54_n_7
    SLICE_X25Y302        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125    10.049 r  zcu102_i/DigitRec_1/inst/tmp_20_5_reg_13493[0]_i_20/O
                         net (fo=1, routed)           0.182    10.231    zcu102_i/DigitRec_1/inst/tmp_20_5_reg_13493[0]_i_20_n_7
    SLICE_X25Y303        CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.060    10.291 r  zcu102_i/DigitRec_1/inst/tmp_20_5_reg_13493_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.026    10.317    zcu102_i/DigitRec_1/inst/tmp_20_5_reg_13493_reg[0]_i_2_n_7
    SLICE_X25Y304        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.029    10.346 r  zcu102_i/DigitRec_1/inst/tmp_20_5_reg_13493_reg[0]_i_1/CO[7]
                         net (fo=23, routed)          0.433    10.779    zcu102_i/DigitRec_1/inst/tmp_20_5_reg_13493_reg[0]_i_1_n_7
    SLICE_X22Y301        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090    10.869 r  zcu102_i/DigitRec_1/inst/knn_set_16_17_reg_13518[31]_i_1/O
                         net (fo=23, routed)          0.478    11.347    zcu102_i/DigitRec_1/inst/knn_set_16_17_reg_13518[31]_i_1_n_7
    SLICE_X19Y304        FDRE                                         r  zcu102_i/DigitRec_1/inst/knn_set_16_17_reg_13518_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.390    14.606    zcu102_i/DigitRec_1/inst/ap_clk
    SLICE_X19Y304        FDRE                                         r  zcu102_i/DigitRec_1/inst/knn_set_16_17_reg_13518_reg[31]/C
                         clock pessimism             -0.441    14.165    
                         clock uncertainty           -0.068    14.097    
    SLICE_X19Y304        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    14.023    zcu102_i/DigitRec_1/inst/knn_set_16_17_reg_13518_reg[31]
  -------------------------------------------------------------------
                         required time                         14.023    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                  2.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DINBDIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.143%)  route 0.117ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    4.451ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Net Delay (Source):      2.236ns (routing 1.178ns, distribution 1.058ns)
  Clock Net Delay (Destination): 2.613ns (routing 1.293ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.236     4.451    zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X47Y114        FDRE                                         r  zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y114        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.509 r  zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4][2]/Q
                         net (fo=1, routed)           0.117     4.626    zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[34]
    RAMB36_X6Y23         RAMB36E2                                     r  zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DINBDIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.613     4.264    zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X6Y23         RAMB36E2                                     r  zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism              0.380     4.644    
    RAMB36_X6Y23         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[2])
                                                     -0.028     4.616    zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -4.616    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.059ns (36.420%)  route 0.103ns (63.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    -0.378ns
  Clock Net Delay (Source):      2.386ns (routing 1.178ns, distribution 1.208ns)
  Clock Net Delay (Destination): 2.661ns (routing 1.293ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.386     4.601    zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X15Y183        FDRE                                         r  zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.660 r  zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.103     4.763    zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X17Y183        FDRE                                         r  zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.661     4.312    zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X17Y183        FDRE                                         r  zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.378     4.690    
    SLICE_X17Y183        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     4.752    zcu102_i/DigitRec_1_if/inst/out_bram_args_i/IN_FIFO_GEN[0].depth_queue_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -4.752    
                         arrival time                           4.763    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu102_i/axis_dwc_dm_1_tx_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.059ns (40.136%)  route 0.088ns (59.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.307ns
    Source Clock Delay      (SCD):    4.477ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Net Delay (Source):      2.262ns (routing 1.178ns, distribution 1.084ns)
  Clock Net Delay (Destination): 2.656ns (routing 1.293ns, distribution 1.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.262     4.477    zcu102_i/axis_dwc_dm_1_tx_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X33Y198        FDRE                                         r  zcu102_i/axis_dwc_dm_1_tx_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y198        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     4.536 r  zcu102_i/axis_dwc_dm_1_tx_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[79]/Q
                         net (fo=1, routed)           0.088     4.624    zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[79]
    RAMB36_X4Y39         RAMB36E2                                     r  zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.656     4.307    zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y39         RAMB36E2                                     r  zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.334     4.641    
    RAMB36_X4Y39         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[7])
                                                     -0.028     4.613    zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[1].axis_fifo0_i/axis_fifo0_i/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -4.613    
                         arrival time                           4.624    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.060ns (17.241%)  route 0.288ns (82.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.315ns
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    -0.449ns
  Clock Net Delay (Source):      2.184ns (routing 1.178ns, distribution 1.006ns)
  Clock Net Delay (Destination): 2.664ns (routing 1.293ns, distribution 1.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.184     4.399    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice/inst/r.r_pipe/aclk
    SLICE_X38Y158        FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y158        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     4.459 r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_regslice/inst/r.r_pipe/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.288     4.747    zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB36_X4Y36         RAMB36E2                                     r  zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.664     4.315    zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y36         RAMB36E2                                     r  zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism              0.449     4.764    
    RAMB36_X4Y36         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[5])
                                                     -0.028     4.736    zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -4.736    
                         arrival time                           4.747    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu102_i/axis_dwc_dm_2_rx_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[5].acc_data_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.059ns (44.697%)  route 0.073ns (55.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.148ns
    Source Clock Delay      (SCD):    4.429ns
    Clock Pessimism Removal (CPR):    -0.340ns
  Clock Net Delay (Source):      2.214ns (routing 1.178ns, distribution 1.036ns)
  Clock Net Delay (Destination): 2.497ns (routing 1.293ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.214     4.429    zcu102_i/axis_dwc_dm_2_rx_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X45Y125        FDRE                                         r  zcu102_i/axis_dwc_dm_2_rx_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[5].acc_data_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y125        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.488 r  zcu102_i/axis_dwc_dm_2_rx_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[5].acc_data_reg[40]/Q
                         net (fo=2, routed)           0.073     4.561    zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[40]
    SLICE_X45Y124        FDRE                                         r  zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.497     4.148    zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X45Y124        FDRE                                         r  zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[40]/C
                         clock pessimism              0.340     4.488    
    SLICE_X45Y124        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.550    zcu102_i/dm_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         -4.550    
                         arrival time                           4.561    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu102_i/DigitRec_1/inst/knn_set_61_17_reg_14268_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/DigitRec_1/inst/knn_set_61_8_reg_2082_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.059ns (42.446%)  route 0.080ns (57.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    4.480ns
    Clock Pessimism Removal (CPR):    -0.332ns
  Clock Net Delay (Source):      2.265ns (routing 1.178ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.563ns (routing 1.293ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.265     4.480    zcu102_i/DigitRec_1/inst/ap_clk
    SLICE_X39Y299        FDRE                                         r  zcu102_i/DigitRec_1/inst/knn_set_61_17_reg_14268_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y299        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.539 r  zcu102_i/DigitRec_1/inst/knn_set_61_17_reg_14268_reg[17]/Q
                         net (fo=7, routed)           0.080     4.619    zcu102_i/DigitRec_1/inst/knn_set_61_17_reg_14268[17]
    SLICE_X39Y298        FDRE                                         r  zcu102_i/DigitRec_1/inst/knn_set_61_8_reg_2082_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.563     4.214    zcu102_i/DigitRec_1/inst/ap_clk
    SLICE_X39Y298        FDRE                                         r  zcu102_i/DigitRec_1/inst/knn_set_61_8_reg_2082_reg[17]/C
                         clock pessimism              0.332     4.546    
    SLICE_X39Y298        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.608    zcu102_i/DigitRec_1/inst/knn_set_61_8_reg_2082_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.608    
                         arrival time                           4.619    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu102_i/DigitRec_1/inst/knn_set_4_3_reg_13313_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/DigitRec_1/inst/knn_set_4_reg_2754_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.058ns (36.709%)  route 0.100ns (63.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.288ns
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Net Delay (Source):      2.359ns (routing 1.178ns, distribution 1.181ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.293ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.359     4.574    zcu102_i/DigitRec_1/inst/ap_clk
    SLICE_X22Y296        FDRE                                         r  zcu102_i/DigitRec_1/inst/knn_set_4_3_reg_13313_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y296        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.632 r  zcu102_i/DigitRec_1/inst/knn_set_4_3_reg_13313_reg[2]/Q
                         net (fo=2, routed)           0.100     4.732    zcu102_i/DigitRec_1/inst/knn_set_4_3_reg_13313[2]
    SLICE_X20Y296        FDRE                                         r  zcu102_i/DigitRec_1/inst/knn_set_4_reg_2754_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.637     4.288    zcu102_i/DigitRec_1/inst/ap_clk
    SLICE_X20Y296        FDRE                                         r  zcu102_i/DigitRec_1/inst/knn_set_4_reg_2754_reg[2]/C
                         clock pessimism              0.373     4.661    
    SLICE_X20Y296        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     4.721    zcu102_i/DigitRec_1/inst/knn_set_4_reg_2754_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.721    
                         arrival time                           4.732    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice/inst/w.w_pipe/aresetn_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.082ns (46.857%)  route 0.093ns (53.143%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.190ns
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Net Delay (Source):      2.251ns (routing 1.178ns, distribution 1.073ns)
  Clock Net Delay (Destination): 2.539ns (routing 1.293ns, distribution 1.246ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.251     4.466    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X52Y58         FDRE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice/inst/w.w_pipe/aresetn_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     4.526 f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice/inst/w.w_pipe/aresetn_d_reg[1]/Q
                         net (fo=10, routed)          0.069     4.595    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice/inst/w.w_pipe/m_valid_i_reg_1
    SLICE_X51Y58         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022     4.617 r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_i_1__0/O
                         net (fo=1, routed)           0.024     4.641    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_i_1__0_n_0
    SLICE_X51Y58         FDRE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.539     4.190    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X51Y58         FDRE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
                         clock pessimism              0.380     4.570    
    SLICE_X51Y58         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     4.630    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -4.630    
                         arrival time                           4.641    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu102_i/dm_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.059ns (36.196%)  route 0.104ns (63.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.160ns
    Source Clock Delay      (SCD):    4.453ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Net Delay (Source):      2.238ns (routing 1.178ns, distribution 1.060ns)
  Clock Net Delay (Destination): 2.509ns (routing 1.293ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.238     4.453    zcu102_i/dm_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X45Y64         FDRE                                         r  zcu102_i/dm_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.512 r  zcu102_i/dm_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata_reg[2]/Q
                         net (fo=1, routed)           0.104     4.616    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m02_couplers/m02_regslice/inst/r.r_pipe/D[2]
    SLICE_X47Y64         FDRE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.509     4.160    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m02_couplers/m02_regslice/inst/r.r_pipe/aclk
    SLICE_X47Y64         FDRE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[2]/C
                         clock pessimism              0.383     4.543    
    SLICE_X47Y64         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.605    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.605    
                         arrival time                           4.616    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.060ns (39.474%)  route 0.092ns (60.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.143ns
    Source Clock Delay      (SCD):    4.442ns
    Clock Pessimism Removal (CPR):    -0.379ns
  Clock Net Delay (Source):      2.227ns (routing 1.178ns, distribution 1.049ns)
  Clock Net Delay (Destination): 2.492ns (routing 1.293ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.227     4.442    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice/inst/aw.aw_pipe/aclk
    SLICE_X42Y35         FDRE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     4.502 r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=2, routed)           0.092     4.594    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[39]
    SLICE_X43Y35         FDRE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.492     4.143    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X43Y35         FDRE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[39]/C
                         clock pessimism              0.379     4.522    
    SLICE_X43Y35         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     4.582    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[39]
  -------------------------------------------------------------------
                         required time                         -4.582    
                         arrival time                           4.594    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zcu102_clk_wiz_0_0
Waveform(ns):       { 0.000 5.001 }
Period(ns):         10.001
Sources:            { zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.003         10.001      6.998      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.003         10.001      6.998      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.003         10.001      6.998      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.003         10.001      6.998      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK     n/a            3.003         10.001      6.998      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     PS8/SAXIGP4RCLK     n/a            3.003         10.001      6.998      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP4RCLK
Min Period        n/a     PS8/SAXIGP4WCLK     n/a            3.003         10.001      6.998      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP4WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.001      8.432      RAMB36_X8Y53  zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.001      8.432      RAMB36_X8Y53  zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_19_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.001      8.432      RAMB36_X7Y34  zcu102_i/DigitRec_1_if/inst/in_bram_args_i/IN_FIFO_GEN[0].axis2bram_i/BRAM_GEN[0].adapter_bram_i/bram_i/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3_bram_2/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3WCLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Slow    PS8/SAXIGP4RCLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP4RCLK
Low Pulse Width   Slow    PS8/SAXIGP4WCLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP4WCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Fast    PS8/SAXIGP4RCLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP4RCLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/SAXIGP3WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/SAXIGP4RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP4RCLK
High Pulse Width  Fast    PS8/SAXIGP4WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP4WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.001       3.499      PS8_X0Y0      zcu102_i/ps_e/inst/PS8_i/SAXIGP2RCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_zcu102_clk_wiz_0_0
  To Clock:  clk_out2_zcu102_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.457ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.170ns (12.811%)  route 1.157ns (87.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 14.429 - 10.001 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.477ns (routing 1.293ns, distribution 1.184ns)
  Clock Net Delay (Destination): 2.213ns (routing 1.178ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.477     4.128    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X39Y115        FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.209 f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.249     4.458    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X39Y115        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.547 f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.908     5.455    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X37Y104        FDCE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.213    14.429    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X37Y104        FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.382    14.047    
                         clock uncertainty           -0.068    13.978    
    SLICE_X37Y104        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    13.912    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.912    
                         arrival time                          -5.455    
  -------------------------------------------------------------------
                         slack                                  8.457    

Slack (MET) :             8.457ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.170ns (12.811%)  route 1.157ns (87.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 14.429 - 10.001 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.477ns (routing 1.293ns, distribution 1.184ns)
  Clock Net Delay (Destination): 2.213ns (routing 1.178ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.477     4.128    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X39Y115        FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.209 f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.249     4.458    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X39Y115        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.547 f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.908     5.455    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X37Y104        FDCE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.213    14.429    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X37Y104        FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.382    14.047    
                         clock uncertainty           -0.068    13.978    
    SLICE_X37Y104        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    13.912    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.912    
                         arrival time                          -5.455    
  -------------------------------------------------------------------
                         slack                                  8.457    

Slack (MET) :             8.472ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.170ns (12.967%)  route 1.141ns (87.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns = ( 14.427 - 10.001 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.477ns (routing 1.293ns, distribution 1.184ns)
  Clock Net Delay (Destination): 2.211ns (routing 1.178ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.477     4.128    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X39Y115        FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.209 f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.249     4.458    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X39Y115        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.547 f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.892     5.439    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X38Y104        FDCE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.211    14.427    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X38Y104        FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.382    14.045    
                         clock uncertainty           -0.068    13.976    
    SLICE_X38Y104        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    13.910    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                  8.472    

Slack (MET) :             8.472ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.170ns (12.967%)  route 1.141ns (87.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns = ( 14.427 - 10.001 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.477ns (routing 1.293ns, distribution 1.184ns)
  Clock Net Delay (Destination): 2.211ns (routing 1.178ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.477     4.128    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X39Y115        FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.209 f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.249     4.458    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X39Y115        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.547 f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.892     5.439    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X38Y104        FDCE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.211    14.427    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X38Y104        FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.382    14.045    
                         clock uncertainty           -0.068    13.976    
    SLICE_X38Y104        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    13.910    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                  8.472    

Slack (MET) :             8.472ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.170ns (12.967%)  route 1.141ns (87.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns = ( 14.427 - 10.001 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.477ns (routing 1.293ns, distribution 1.184ns)
  Clock Net Delay (Destination): 2.211ns (routing 1.178ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.477     4.128    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X39Y115        FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.209 f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.249     4.458    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X39Y115        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.547 f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.892     5.439    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y104        FDCE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.211    14.427    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X38Y104        FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.382    14.045    
                         clock uncertainty           -0.068    13.976    
    SLICE_X38Y104        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    13.910    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                  8.472    

Slack (MET) :             8.472ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.170ns (12.967%)  route 1.141ns (87.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns = ( 14.427 - 10.001 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.477ns (routing 1.293ns, distribution 1.184ns)
  Clock Net Delay (Destination): 2.211ns (routing 1.178ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.477     4.128    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X39Y115        FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.209 f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.249     4.458    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X39Y115        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.547 f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.892     5.439    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y104        FDCE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.211    14.427    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X38Y104        FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.382    14.045    
                         clock uncertainty           -0.068    13.976    
    SLICE_X38Y104        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    13.910    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                  8.472    

Slack (MET) :             8.472ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.170ns (12.967%)  route 1.141ns (87.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns = ( 14.427 - 10.001 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.477ns (routing 1.293ns, distribution 1.184ns)
  Clock Net Delay (Destination): 2.211ns (routing 1.178ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.477     4.128    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X39Y115        FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.209 f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.249     4.458    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X39Y115        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.547 f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.892     5.439    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y104        FDCE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.211    14.427    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X38Y104        FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.382    14.045    
                         clock uncertainty           -0.068    13.976    
    SLICE_X38Y104        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    13.910    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                  8.472    

Slack (MET) :             8.472ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.311ns  (logic 0.170ns (12.967%)  route 1.141ns (87.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.426ns = ( 14.427 - 10.001 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.477ns (routing 1.293ns, distribution 1.184ns)
  Clock Net Delay (Destination): 2.211ns (routing 1.178ns, distribution 1.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.477     4.128    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X39Y115        FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.209 f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.249     4.458    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X39Y115        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.547 f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.892     5.439    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y104        FDCE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.211    14.427    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X38Y104        FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.382    14.045    
                         clock uncertainty           -0.068    13.976    
    SLICE_X38Y104        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    13.910    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                  8.472    

Slack (MET) :             8.763ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.170ns (16.553%)  route 0.857ns (83.447%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.434ns = ( 14.435 - 10.001 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.477ns (routing 1.293ns, distribution 1.184ns)
  Clock Net Delay (Destination): 2.219ns (routing 1.178ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.477     4.128    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X39Y115        FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.209 f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.249     4.458    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X39Y115        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.547 f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.608     5.155    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X37Y105        FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.219    14.435    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X37Y105        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.382    14.053    
                         clock uncertainty           -0.068    13.984    
    SLICE_X37Y105        FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.066    13.918    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         13.918    
                         arrival time                          -5.155    
  -------------------------------------------------------------------
                         slack                                  8.763    

Slack (MET) :             8.763ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.170ns (16.553%)  route 0.857ns (83.447%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.434ns = ( 14.435 - 10.001 ) 
    Source Clock Delay      (SCD):    4.128ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.477ns (routing 1.293ns, distribution 1.184ns)
  Clock Net Delay (Destination): 2.219ns (routing 1.178ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.477     4.128    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X39Y115        FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y115        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.209 f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=4, routed)           0.249     4.458    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X39Y115        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.547 f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.608     5.155    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X37Y105        FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       2.219    14.435    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X37Y105        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.382    14.053    
                         clock uncertainty           -0.068    13.984    
    SLICE_X37Y105        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.066    13.918    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.918    
                         arrival time                          -5.155    
  -------------------------------------------------------------------
                         slack                                  8.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.040ns (30.303%)  route 0.092ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Net Delay (Source):      1.362ns (routing 0.703ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.781ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       1.362     2.578    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X39Y27         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.618 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.092     2.710    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X39Y26         FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       1.549     2.361    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X39Y26         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.248     2.609    
    SLICE_X39Y26         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.589    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.040ns (30.303%)  route 0.092ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Net Delay (Source):      1.362ns (routing 0.703ns, distribution 0.659ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.781ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       1.362     2.578    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X39Y27         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.618 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.092     2.710    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X39Y26         FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       1.549     2.361    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X39Y26         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.248     2.609    
    SLICE_X39Y26         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.589    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.040ns (29.197%)  route 0.097ns (70.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Net Delay (Source):      1.351ns (routing 0.703ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.781ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       1.351     2.567    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y116        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.607 f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.097     2.704    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y115        FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       1.523     2.335    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X39Y115        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.253     2.588    
    SLICE_X39Y115        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     2.568    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.040ns (29.197%)  route 0.097ns (70.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Net Delay (Source):      1.351ns (routing 0.703ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.781ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       1.351     2.567    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y116        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.607 f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.097     2.704    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y115        FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       1.523     2.335    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X39Y115        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.253     2.588    
    SLICE_X39Y115        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     2.568    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.040ns (29.197%)  route 0.097ns (70.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    2.567ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Net Delay (Source):      1.351ns (routing 0.703ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.781ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       1.351     2.567    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y116        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.607 f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.097     2.704    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y115        FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       1.523     2.335    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X39Y115        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.253     2.588    
    SLICE_X39Y115        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.568    zcu102_i/axi_ic_ps_e_S_AXI_HP2_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.040ns (23.121%)  route 0.133ns (76.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    -0.282ns
  Clock Net Delay (Source):      1.345ns (routing 0.703ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.781ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       1.345     2.561    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X39Y92         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.601 f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.133     2.734    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X40Y90         FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       1.516     2.328    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X40Y90         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.282     2.610    
    SLICE_X40Y90         FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     2.590    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.734    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.040ns (23.121%)  route 0.133ns (76.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    -0.282ns
  Clock Net Delay (Source):      1.345ns (routing 0.703ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.781ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       1.345     2.561    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X39Y92         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.601 f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.133     2.734    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X40Y90         FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       1.516     2.328    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X40Y90         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.282     2.610    
    SLICE_X40Y90         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     2.590    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.590    
                         arrival time                           2.734    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.040ns (19.231%)  route 0.168ns (80.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Net Delay (Source):      1.356ns (routing 0.703ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.781ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       1.356     2.572    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y27         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.612 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.168     2.780    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y26         FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       1.545     2.357    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X39Y26         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.277     2.634    
    SLICE_X39Y26         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.614    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -2.614    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.073ns (40.110%)  route 0.109ns (59.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Net Delay (Source):      1.378ns (routing 0.703ns, distribution 0.675ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.781ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       1.378     2.594    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X46Y45         FDRE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.632 f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     2.662    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X46Y45         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     2.697 f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.079     2.776    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X46Y45         FDPE                                         f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       1.554     2.366    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X46Y45         FDPE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.242     2.608    
    SLICE_X46Y45         FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     2.588    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.776    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.073ns (40.110%)  route 0.109ns (59.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Net Delay (Source):      1.378ns (routing 0.703ns, distribution 0.675ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.781ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       1.378     2.594    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X46Y45         FDRE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.632 f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     2.662    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X46Y45         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.035     2.697 f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.079     2.776    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X46Y45         FDCE                                         f  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=21317, routed)       1.554     2.366    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X46Y45         FDCE                                         r  zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.242     2.608    
    SLICE_X46Y45         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     2.588    zcu102_i/axi_ic_ps_e_M_AXI_HPM0_FPD/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.776    
  -------------------------------------------------------------------
                         slack                                  0.188    





