<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_otg_core_params Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.9.1 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<h1>dwc_otg_core_params Struct Reference</h1>The following parameters may be specified when starting the module.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o0" doxytag="dwc_otg_core_params::opt"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>opt</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o1">otg_cap</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies the OTG capabilities.  <a href="#o1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o2">dma_enable</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether to use slave or DMA mode for accessing the data FIFOs.  <a href="#o2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o3">dma_desc_enable</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">When DMA mode is enabled specifies whether to use address DMA or DMA Descriptor mode for accessing the data FIFOs in device mode.  <a href="#o3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o4">dma_burst_size</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The DMA Burst size (applicable only for External DMA Mode).  <a href="#o4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o5">speed</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies the maximum speed of operation in host and device mode.  <a href="#o5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o6">host_support_fs_ls_low_power</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether low power mode is supported when attached to a Full Speed or Low Speed device in host mode.  <a href="#o6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o7">host_ls_low_power_phy_clk</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies the PHY clock rate in low power mode when connected to a Low Speed device in host mode.  <a href="#o7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o8" doxytag="dwc_otg_core_params::enable_dynamic_fifo"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o8">enable_dynamic_fifo</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">0 - Use cC FIFO size parameters 1 - Allow dynamic FIFO sizing (default) <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o9">data_fifo_size</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total number of 4-byte words in the data FIFO memory.  <a href="#o9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o10">dev_rx_fifo_size</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of 4-byte words in the Rx FIFO in device mode when dynamic FIFO sizing is enabled.  <a href="#o10"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o11">dev_nperio_tx_fifo_size</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of 4-byte words in the non-periodic Tx FIFO in device mode when dynamic FIFO sizing is enabled.  <a href="#o11"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o12">dev_perio_tx_fifo_size</a> [MAX_PERIO_FIFOS]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of 4-byte words in each of the periodic Tx FIFOs in device mode when dynamic FIFO sizing is enabled.  <a href="#o12"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o13">host_rx_fifo_size</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of 4-byte words in the Rx FIFO in host mode when dynamic FIFO sizing is enabled.  <a href="#o13"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o14">host_nperio_tx_fifo_size</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of 4-byte words in the non-periodic Tx FIFO in host mode when Dynamic FIFO sizing is enabled in the core.  <a href="#o14"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o15">host_perio_tx_fifo_size</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of 4-byte words in the host periodic Tx FIFO when dynamic FIFO sizing is enabled.  <a href="#o15"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o16">max_transfer_size</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The maximum transfer size supported in bytes.  <a href="#o16"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o17">max_packet_count</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The maximum number of packets in a transfer.  <a href="#o17"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o18">host_channels</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The number of host channel registers to use.  <a href="#o18"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o19">dev_endpoints</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The number of endpoints in addition to EP0 available for device mode operations.  <a href="#o19"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o20">phy_type</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies the type of PHY interface to use.  <a href="#o20"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o21">phy_utmi_width</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies the UTMI+ Data Width.  <a href="#o21"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o22">phy_ulpi_ddr</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether the ULPI operates at double or single data rate.  <a href="#o22"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o23">phy_ulpi_ext_vbus</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether to use the internal or external supply to drive the vbus with a ULPI phy.  <a href="#o23"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o24">i2c_enable</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether to use the I2Cinterface for full speed PHY.  <a href="#o24"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o25" doxytag="dwc_otg_core_params::ulpi_fs_ls"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>ulpi_fs_ls</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o26" doxytag="dwc_otg_core_params::ts_dline"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>ts_dline</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o27" doxytag="dwc_otg_core_params::en_multiple_tx_fifo"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o27">en_multiple_tx_fifo</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether dedicated transmit FIFOs are enabled for non periodic IN endpoints in device mode 0 - No 1 - Yes. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o28">dev_tx_fifo_size</a> [MAX_TX_FIFOS]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of 4-byte words in each of the Tx FIFOs in device mode when dynamic FIFO sizing is enabled.  <a href="#o28"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o29" doxytag="dwc_otg_core_params::thr_ctl"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o29">thr_ctl</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Thresholding enable flag- bit 0 - enable non-ISO Tx thresholding bit 1 - enable ISO Tx thresholding bit 2 - enable Rx thresholding. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o30" doxytag="dwc_otg_core_params::tx_thr_length"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o30">tx_thr_length</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Thresholding length for Tx FIFOs in 32 bit DWORDs. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o31" doxytag="dwc_otg_core_params::rx_thr_length"></a>
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o31">rx_thr_length</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Thresholding length for Rx FIFOs in 32 bit DWORDs. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o32" doxytag="dwc_otg_core_params::lpm_enable"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o32">lpm_enable</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specifies whether LPM (Link Power Management) support is enabled. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o33" doxytag="dwc_otg_core_params::pti_enable"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o33">pti_enable</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Per Transfer Interrupt mode enable flag 1 - Enabled 0 - Disabled. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o34" doxytag="dwc_otg_core_params::mpi_enable"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o34">mpi_enable</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Multi Processor Interrupt mode enable flag 1 - Enabled 0 - Disabled. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o35" doxytag="dwc_otg_core_params::ic_usb_cap"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o35">ic_usb_cap</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">IS_USB Capability 1 - Enabled 0 - Disabled. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o36" doxytag="dwc_otg_core_params::ahb_thr_ratio"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o36">ahb_thr_ratio</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AHB Threshold Ratio 2'b00 AHB Threshold = MAC Threshold 2'b01 AHB Threshold = 1/2 MAC Threshold 2'b10 AHB Threshold = 1/4 MAC Threshold 2'b11 AHB Threshold = 1/8 MAC Threshold. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o37" doxytag="dwc_otg_core_params::adp_supp_enable"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o37">adp_supp_enable</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADP Support 1 - Enabled 0 - Disabled. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o38">reload_ctl</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">HFIR Reload Control 0 - The HFIR cannot be reloaded dynamically.  <a href="#o38"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o39">dev_out_nak</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DCFG: Enable device Out NAK 0 - The core does not set NAK after Bulk Out transfer complete.  <a href="#o39"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o40">cont_on_bna</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DCFG: Enable Continue on BNA After receiving BNA interrupt the core disables the endpoint,when the endpoint is re-enabled by the application the core starts processing 0 - from the DOEPDMA descriptor 1 - from the descriptor which received the BNA.  <a href="#o40"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o41">ahb_single</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GAHBCFG: AHB Single Support This bit when programmed supports SINGLE transfers for remainder data in a transfer for DMA mode of operation.  <a href="#o41"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o42" doxytag="dwc_otg_core_params::power_down"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o42">power_down</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core Power down mode 0 - No Power Down is enabled 1 - Reserved 2 - Complete Power Down (Hibernation). <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o43" doxytag="dwc_otg_core_params::otg_ver"></a>
int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__params.html#o43">otg_ver</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">OTG revision supported 0 - OTG 1.3 revision 1 - OTG 2.0 revision. <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
The following parameters may be specified when starting the module. 
<p>
These parameters define how the DWC_otg controller should be configured. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00424">424</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.<hr><h2>Field Documentation</h2>
<a class="anchor" name="o1" doxytag="dwc_otg_core_params::otg_cap"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t <a class="el" href="structdwc__otg__core__params.html#o1">dwc_otg_core_params::otg_cap</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Specifies the OTG capabilities. 
<p>
The driver will automatically detect the value for this parameter if none is specified. 0 - HNP and SRP capable (default) 1 - SRP Only capable 2 - No HNP/SRP capable
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00434">434</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o2" doxytag="dwc_otg_core_params::dma_enable"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t <a class="el" href="structdwc__otg__core__params.html#o2">dwc_otg_core_params::dma_enable</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Specifies whether to use slave or DMA mode for accessing the data FIFOs. 
<p>
The driver will automatically detect the value for this parameter if none is specified. 0 - Slave 1 - DMA (default, if available)
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00443">443</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o3" doxytag="dwc_otg_core_params::dma_desc_enable"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t <a class="el" href="structdwc__otg__core__params.html#o3">dwc_otg_core_params::dma_desc_enable</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
When DMA mode is enabled specifies whether to use address DMA or DMA Descriptor mode for accessing the data FIFOs in device mode. 
<p>
The driver will automatically detect the value for this if none is specified. 0 - address DMA 1 - DMA Descriptor(default, if available)
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00452">452</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o4" doxytag="dwc_otg_core_params::dma_burst_size"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t <a class="el" href="structdwc__otg__core__params.html#o4">dwc_otg_core_params::dma_burst_size</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The DMA Burst size (applicable only for External DMA Mode). 
<p>
1, 4, 8 16, 32, 64, 128, 256 (default 32)
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00456">456</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o5" doxytag="dwc_otg_core_params::speed"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t <a class="el" href="structdwc__otg__core__params.html#o5">dwc_otg_core_params::speed</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Specifies the maximum speed of operation in host and device mode. 
<p>
The actual speed depends on the speed of the attached device and the value of phy_type. The actual speed depends on the speed of the attached device. 0 - High Speed (default) 1 - Full Speed
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00466">466</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o6" doxytag="dwc_otg_core_params::host_support_fs_ls_low_power"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t <a class="el" href="structdwc__otg__core__params.html#o6">dwc_otg_core_params::host_support_fs_ls_low_power</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Specifies whether low power mode is supported when attached to a Full Speed or Low Speed device in host mode. 
<p>
0 - Don't support low power mode (default) 1 - Support low power mode
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00472">472</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o7" doxytag="dwc_otg_core_params::host_ls_low_power_phy_clk"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t <a class="el" href="structdwc__otg__core__params.html#o7">dwc_otg_core_params::host_ls_low_power_phy_clk</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Specifies the PHY clock rate in low power mode when connected to a Low Speed device in host mode. 
<p>
This parameter is applicable only if HOST_SUPPORT_FS_LS_LOW_POWER is enabled. If PHY_TYPE is set to FS then defaults to 6 MHZ otherwise 48 MHZ.<p>
0 - 48 MHz 1 - 6 MHz
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00482">482</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o9" doxytag="dwc_otg_core_params::data_fifo_size"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t <a class="el" href="structdwc__otg__core__params.html#o9">dwc_otg_core_params::data_fifo_size</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Total number of 4-byte words in the data FIFO memory. 
<p>
This memory includes the Rx FIFO, non-periodic Tx FIFO, and periodic Tx FIFOs. 32 to 32768 (default 8192) Note: The total FIFO memory depth in the FPGA configuration is 8192.
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00496">496</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o10" doxytag="dwc_otg_core_params::dev_rx_fifo_size"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t <a class="el" href="structdwc__otg__core__params.html#o10">dwc_otg_core_params::dev_rx_fifo_size</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of 4-byte words in the Rx FIFO in device mode when dynamic FIFO sizing is enabled. 
<p>
16 to 32768 (default 1064)
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00502">502</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o11" doxytag="dwc_otg_core_params::dev_nperio_tx_fifo_size"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t <a class="el" href="structdwc__otg__core__params.html#o11">dwc_otg_core_params::dev_nperio_tx_fifo_size</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of 4-byte words in the non-periodic Tx FIFO in device mode when dynamic FIFO sizing is enabled. 
<p>
16 to 32768 (default 1024)
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00508">508</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o12" doxytag="dwc_otg_core_params::dev_perio_tx_fifo_size"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">uint32_t <a class="el" href="structdwc__otg__core__params.html#o12">dwc_otg_core_params::dev_perio_tx_fifo_size</a>[MAX_PERIO_FIFOS]          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of 4-byte words in each of the periodic Tx FIFOs in device mode when dynamic FIFO sizing is enabled. 
<p>
4 to 768 (default 256)
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00514">514</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o13" doxytag="dwc_otg_core_params::host_rx_fifo_size"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t <a class="el" href="structdwc__otg__core__params.html#o13">dwc_otg_core_params::host_rx_fifo_size</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of 4-byte words in the Rx FIFO in host mode when dynamic FIFO sizing is enabled. 
<p>
16 to 32768 (default 1024)
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00520">520</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o14" doxytag="dwc_otg_core_params::host_nperio_tx_fifo_size"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t <a class="el" href="structdwc__otg__core__params.html#o14">dwc_otg_core_params::host_nperio_tx_fifo_size</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of 4-byte words in the non-periodic Tx FIFO in host mode when Dynamic FIFO sizing is enabled in the core. 
<p>
16 to 32768 (default 1024)
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00526">526</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o15" doxytag="dwc_otg_core_params::host_perio_tx_fifo_size"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t <a class="el" href="structdwc__otg__core__params.html#o15">dwc_otg_core_params::host_perio_tx_fifo_size</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of 4-byte words in the host periodic Tx FIFO when dynamic FIFO sizing is enabled. 
<p>
16 to 32768 (default 1024)
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00532">532</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o16" doxytag="dwc_otg_core_params::max_transfer_size"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t <a class="el" href="structdwc__otg__core__params.html#o16">dwc_otg_core_params::max_transfer_size</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The maximum transfer size supported in bytes. 
<p>
2047 to 65,535 (default 65,535)
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00537">537</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o17" doxytag="dwc_otg_core_params::max_packet_count"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t <a class="el" href="structdwc__otg__core__params.html#o17">dwc_otg_core_params::max_packet_count</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The maximum number of packets in a transfer. 
<p>
15 to 511 (default 511)
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00542">542</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o18" doxytag="dwc_otg_core_params::host_channels"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t <a class="el" href="structdwc__otg__core__params.html#o18">dwc_otg_core_params::host_channels</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The number of host channel registers to use. 
<p>
1 to 16 (default 12) Note: The FPGA configuration supports a maximum of 12 host channels.
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00548">548</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o19" doxytag="dwc_otg_core_params::dev_endpoints"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t <a class="el" href="structdwc__otg__core__params.html#o19">dwc_otg_core_params::dev_endpoints</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The number of endpoints in addition to EP0 available for device mode operations. 
<p>
1 to 15 (default 6 IN and OUT) Note: The FPGA configuration supports a maximum of 6 IN and OUT endpoints in addition to EP0.
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00556">556</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o20" doxytag="dwc_otg_core_params::phy_type"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t <a class="el" href="structdwc__otg__core__params.html#o20">dwc_otg_core_params::phy_type</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Specifies the type of PHY interface to use. 
<p>
By default, the driver will automatically detect the phy_type.<p>
0 - Full Speed PHY 1 - UTMI+ (default) 2 - ULPI
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00566">566</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o21" doxytag="dwc_otg_core_params::phy_utmi_width"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t <a class="el" href="structdwc__otg__core__params.html#o21">dwc_otg_core_params::phy_utmi_width</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Specifies the UTMI+ Data Width. 
<p>
This parameter is applicable for a PHY_TYPE of UTMI+ or ULPI. (For a ULPI PHY_TYPE, this parameter indicates the data width between the MAC and the ULPI Wrapper.) Also, this parameter is applicable only if the OTG_HSPHY_WIDTH cC parameter was set to "8 and 16 bits", meaning that the core has been configured to work at either data path width.<p>
8 or 16 bits (default 16)
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00579">579</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o22" doxytag="dwc_otg_core_params::phy_ulpi_ddr"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t <a class="el" href="structdwc__otg__core__params.html#o22">dwc_otg_core_params::phy_ulpi_ddr</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Specifies whether the ULPI operates at double or single data rate. 
<p>
This parameter is only applicable if PHY_TYPE is ULPI.<p>
0 - single data rate ULPI interface with 8 bit wide data bus (default) 1 - double data rate ULPI interface with 4 bit wide data bus
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00591">591</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o23" doxytag="dwc_otg_core_params::phy_ulpi_ext_vbus"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t <a class="el" href="structdwc__otg__core__params.html#o23">dwc_otg_core_params::phy_ulpi_ext_vbus</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Specifies whether to use the internal or external supply to drive the vbus with a ULPI phy. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00597">597</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o24" doxytag="dwc_otg_core_params::i2c_enable"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t <a class="el" href="structdwc__otg__core__params.html#o24">dwc_otg_core_params::i2c_enable</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Specifies whether to use the I2Cinterface for full speed PHY. 
<p>
This parameter is only applicable if PHY_TYPE is FS. 0 - No (default) 1 - Yes
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00605">605</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o28" doxytag="dwc_otg_core_params::dev_tx_fifo_size"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">uint32_t <a class="el" href="structdwc__otg__core__params.html#o28">dwc_otg_core_params::dev_tx_fifo_size</a>[MAX_TX_FIFOS]          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Number of 4-byte words in each of the Tx FIFOs in device mode when dynamic FIFO sizing is enabled. 
<p>
4 to 768 (default 256)
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00623">623</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o38" doxytag="dwc_otg_core_params::reload_ctl"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t <a class="el" href="structdwc__otg__core__params.html#o38">dwc_otg_core_params::reload_ctl</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
HFIR Reload Control 0 - The HFIR cannot be reloaded dynamically. 
<p>
1 - Allow dynamic reloading of the HFIR register during runtime.
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00685">685</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o39" doxytag="dwc_otg_core_params::dev_out_nak"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t <a class="el" href="structdwc__otg__core__params.html#o39">dwc_otg_core_params::dev_out_nak</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
DCFG: Enable device Out NAK 0 - The core does not set NAK after Bulk Out transfer complete. 
<p>
1 - The core sets NAK after Bulk OUT transfer complete.
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00691">691</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o40" doxytag="dwc_otg_core_params::cont_on_bna"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t <a class="el" href="structdwc__otg__core__params.html#o40">dwc_otg_core_params::cont_on_bna</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
DCFG: Enable Continue on BNA After receiving BNA interrupt the core disables the endpoint,when the endpoint is re-enabled by the application the core starts processing 0 - from the DOEPDMA descriptor 1 - from the descriptor which received the BNA. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00699">699</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o41" doxytag="dwc_otg_core_params::ahb_single"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int32_t <a class="el" href="structdwc__otg__core__params.html#o41">dwc_otg_core_params::ahb_single</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
GAHBCFG: AHB Single Support This bit when programmed supports SINGLE transfers for remainder data in a transfer for DMA mode of operation. 
<p>
0 - in this case the remainder data will be sent using INCR burst size. 1 - in this case the remainder data will be sent using SINGLE burst size.
<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00707">707</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.    </td>
  </tr>
</table>
<hr>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Thu Oct 27 03:56:38 2011 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.3.9.1 </small></address>
</body>
</html>
