#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55fe291aec20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55fe291aedb0 .scope module, "Cache_tb" "Cache_tb" 3 5;
 .timescale 0 0;
P_0x55fe2919c580 .param/l "address_count" 0 3 18, +C4<0000000000000000000000000000000000000000000010000000000000000000>;
v0x55fe291fb0d0 .array "RAM", 0 524287, 31 0;
v0x55fe291fb1b0_0 .net "RAM_address", 31 0, v0x55fe291d5590_0;  1 drivers
v0x55fe291fb2a0_0 .net *"_ivl_0", 31 0, L_0x55fe291fc1a0;  1 drivers
L_0x7f610c1ed018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fe291fb370_0 .net *"_ivl_5", 31 0, L_0x7f610c1ed018;  1 drivers
v0x55fe291fb450_0 .var "address", 31 0;
v0x55fe291fb560_0 .net "cache_data_out", 63 0, v0x55fe291fa250_0;  1 drivers
v0x55fe291fb630_0 .var "clock", 0 0;
v0x55fe291fb700_0 .net "data_ready", 0 0, v0x55fe291fa330_0;  1 drivers
v0x55fe291fb7d0_0 .net "hit", 0 0, v0x55fe291fa3f0_0;  1 drivers
v0x55fe291fb8a0_0 .net "main_memory_data", 63 0, L_0x55fe291fc290;  1 drivers
v0x55fe291fb970_0 .var "reset", 0 0;
v0x55fe291fba40_0 .var "search_cache", 0 0;
L_0x55fe291fc1a0 .array/port v0x55fe291fb0d0, v0x55fe291d5590_0;
L_0x55fe291fc290 .concat [ 32 32 0 0], L_0x55fe291fc1a0, L_0x7f610c1ed018;
S_0x55fe291daab0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 66, 3 66 0, S_0x55fe291aedb0;
 .timescale 0 0;
v0x55fe2919de00_0 .var/i "i", 31 0;
S_0x55fe291f9300 .scope module, "Cache" "Cache" 3 54, 4 29 0, S_0x55fe291aedb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "search_cache";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 64 "main_memory_data";
    .port_info 5 /OUTPUT 1 "hit";
    .port_info 6 /OUTPUT 1 "data_ready";
    .port_info 7 /OUTPUT 64 "data";
    .port_info 8 /OUTPUT 32 "RAM_address";
P_0x55fe291f9500 .param/l "block_size" 0 4 48, +C4<00000000000000000000000000000100>;
P_0x55fe291f9540 .param/l "cache_capacity" 0 4 49, +C4<0000000000000000000000000000000000000000000000000000000010001010>;
P_0x55fe291f9580 .param/l "line_count" 0 4 51, +C4<00000000000000000000001000000000>;
P_0x55fe291f95c0 .param/l "ways" 0 4 50, +C4<00000000000000000000000000001000>;
P_0x55fe291f9600 .param/l "word_size" 0 4 47, +C4<00000000000000000000000001000000>;
enum0x55fe29163b80 .enum4 (4)
   "CACHE_IDLE" 4'b0000,
   "CACHE_CHECK_TAGS" 4'b0001,
   "CACHE_MISS_READ_MEM" 4'b0010,
   "CACHE_MISS_WRITE_BLOCK0" 4'b0011,
   "CACHE_MISS_WRITE_BLOCK1" 4'b0100,
   "CACHE_MISS_WRITE_BLOCK2" 4'b0101,
   "CACHE_MISS_WRITE_BLOCK3" 4'b0110,
   "CACHE_MISS_OUTPUT_DATA" 4'b0111
 ;
v0x55fe291d4c80_0 .var "CACHE_STATE", 3 0;
v0x55fe291d5590_0 .var "RAM_address", 31 0;
v0x55fe291d5d60_0 .var "RAM_address_buffer", 63 0;
v0x55fe291cae50_0 .net *"_ivl_11", 1 0, L_0x55fe291fbfd0;  1 drivers
v0x55fe291cf570_0 .net *"_ivl_3", 8 0, L_0x55fe291fbbe0;  1 drivers
v0x55fe291f9d90_0 .net *"_ivl_7", 20 0, L_0x55fe291fbda0;  1 drivers
v0x55fe291f9e70_0 .net "address", 31 0, v0x55fe291fb450_0;  1 drivers
v0x55fe291f9f50_0 .net "block_offset", 0 0, L_0x55fe291fc0b0;  1 drivers
v0x55fe291fa010 .array "cache", 16415 0, 63 0;
v0x55fe291fa0d0 .array "cache_line_word_buf", 0 3, 63 0;
v0x55fe291fa190_0 .net "clock", 0 0, v0x55fe291fb630_0;  1 drivers
v0x55fe291fa250_0 .var "data", 63 0;
v0x55fe291fa330_0 .var "data_ready", 0 0;
v0x55fe291fa3f0_0 .var "hit", 0 0;
v0x55fe291fa4b0_0 .net "main_memory_data", 63 0, L_0x55fe291fc290;  alias, 1 drivers
v0x55fe291fa590_0 .net "request_block", 1 0, L_0x55fe291fbb10;  1 drivers
v0x55fe291fa670_0 .net "request_set", 7 0, L_0x55fe291fbc80;  1 drivers
v0x55fe291fa750_0 .net "request_tag", 17 0, L_0x55fe291fbf00;  1 drivers
v0x55fe291fa830_0 .net "reset", 0 0, v0x55fe291fb970_0;  1 drivers
v0x55fe291fa8f0_0 .net "search_cache", 0 0, v0x55fe291fba40_0;  1 drivers
v0x55fe291fa9b0 .array "tag", 0 511, 26 0;
v0x55fe291faa70 .array "valid", 4103 0, 0 0;
E_0x55fe291a0900/0 .event negedge, v0x55fe291fa830_0;
E_0x55fe291a0900/1 .event posedge, v0x55fe291fa190_0;
E_0x55fe291a0900 .event/or E_0x55fe291a0900/0, E_0x55fe291a0900/1;
L_0x55fe291fbb10 .part v0x55fe291fb450_0, 0, 2;
L_0x55fe291fbbe0 .part v0x55fe291fb450_0, 2, 9;
L_0x55fe291fbc80 .part L_0x55fe291fbbe0, 0, 8;
L_0x55fe291fbda0 .part v0x55fe291fb450_0, 11, 21;
L_0x55fe291fbf00 .part L_0x55fe291fbda0, 0, 18;
L_0x55fe291fbfd0 .part v0x55fe291fb450_0, 0, 2;
L_0x55fe291fc0b0 .part L_0x55fe291fbfd0, 0, 1;
S_0x55fe291f99a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 210, 4 210 0, S_0x55fe291f9300;
 .timescale 0 0;
v0x55fe291d4970_0 .var/i "i", 31 0;
S_0x55fe291fac30 .scope task, "generate_cache_read_request" "generate_cache_read_request" 3 24, 3 24 0, S_0x55fe291aedb0;
 .timescale 0 0;
v0x55fe291fae00_0 .var/2s "block", 31 0;
v0x55fe291faf00_0 .var/2s "set", 31 0;
v0x55fe291fafe0_0 .var/2s "tag", 31 0;
E_0x55fe29163440 .event posedge, v0x55fe291fa330_0;
E_0x55fe29163690 .event posedge, v0x55fe291fa190_0;
TD_Cache_tb.generate_cache_read_request ;
    %load/vec4 v0x55fe291fae00_0;
    %cmpi/s 3, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55fe291fae00_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 25 "$display", "Block size invalid. Only [0,3] allowed, got %0d", v0x55fe291fae00_0 {0 0 0};
T_0.1 ;
    %load/vec4 v0x55fe291fafe0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x55fe291faf00_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %or;
    %load/vec4 v0x55fe291fae00_0;
    %or;
    %assign/vec4 v0x55fe291fb450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe291fba40_0, 0;
    %wait E_0x55fe29163690;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe291fba40_0, 0;
    %wait E_0x55fe29163440;
    %load/vec4 v0x55fe291fb450_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %vpi_call/w 3 33 "$display", "Base address for block %0d ", S<0,vec4,u32> {1 0 0};
    %vpi_call/w 3 34 "$display", "Requesting cache from Tag: %0d, Set: %0d, Block: %0d, Hit: %0d", v0x55fe291fafe0_0, v0x55fe291faf00_0, v0x55fe291fae00_0, v0x55fe291fb7d0_0 {0 0 0};
    %load/vec4 v0x55fe291fb560_0;
    %load/vec4 v0x55fe291fb450_0;
    %pad/u 64;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55fe291fb450_0;
    %load/vec4 v0x55fe291fae00_0;
    %add;
    %vpi_call/w 3 40 "$display", "Error: expected data %0d, got %0d", S<0,vec4,u32>, v0x55fe291fb560_0 {1 0 0};
    %load/vec4 v0x55fe291faf00_0;
    %pad/s 38;
    %pad/s 43;
    %muli 32, 0, 43;
    %ix/vec4/s 4;
    %load/vec4a v0x55fe291fa010, 4;
    %load/vec4 v0x55fe291faf00_0;
    %pad/s 38;
    %pad/s 43;
    %muli 32, 0, 43;
    %pad/s 44;
    %pushi/vec4 1, 0, 2;
    %pad/s 44;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55fe291fa010, 4;
    %load/vec4 v0x55fe291faf00_0;
    %pad/s 38;
    %pad/s 43;
    %muli 32, 0, 43;
    %pad/s 44;
    %pushi/vec4 2, 0, 3;
    %pad/s 44;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55fe291fa010, 4;
    %load/vec4 v0x55fe291faf00_0;
    %pad/s 38;
    %pad/s 43;
    %muli 32, 0, 43;
    %pad/s 44;
    %pushi/vec4 3, 0, 3;
    %pad/s 44;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x55fe291fa010, 4;
    %vpi_call/w 3 41 "$display", "Cache line at %0d is %0d %0d %0d %0d", v0x55fe291fb450_0, S<3,vec4,u64>, S<2,vec4,u64>, S<1,vec4,u64>, S<0,vec4,u64> {4 0 0};
T_0.3 ;
    %load/vec4 v0x55fe291fb7d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x55fe291fa670_0;
    %pad/u 15;
    %pad/u 18;
    %muli 8, 0, 18;
    %ix/vec4 4;
    %load/vec4a v0x55fe291faa70, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x55fe291faf00_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %ix/vec4/s 4;
    %load/vec4a v0x55fe291faa70, 4;
    %vpi_call/w 3 47 "$display", "Error: Hit on invalid block V: %0d, tag: %0d, set: %0d, block: %0d\012", S<0,vec4,u1>, v0x55fe291fafe0_0, v0x55fe291faf00_0, v0x55fe291fae00_0 {1 0 0};
T_0.7 ;
T_0.4 ;
    %vpi_call/w 3 50 "$display", "\000" {0 0 0};
    %end;
    .scope S_0x55fe291f9300;
T_1 ;
    %vpi_call/w 4 43 "$display", "\012Cache running!\012" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55fe291f9300;
T_2 ;
    %wait E_0x55fe291a0900;
    %load/vec4 v0x55fe291fa830_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe291fa3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe291fa330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fe291d5590_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55fe291d5d60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fe291d4c80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55fe291d4c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %jmp T_2.10;
T_2.2 ;
    %load/vec4 v0x55fe291fa8f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55fe291d4c80_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fe291d4c80_0, 0;
T_2.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe291fa3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe291fa330_0, 0;
    %jmp T_2.10;
T_2.3 ;
    %load/vec4 v0x55fe291fa670_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55fe291fa9b0, 4;
    %load/vec4 v0x55fe291fa750_0;
    %pad/u 27;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55fe291fa670_0;
    %pad/u 15;
    %pad/u 18;
    %muli 8, 0, 18;
    %ix/vec4 4;
    %load/vec4a v0x55fe291faa70, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %load/vec4 v0x55fe291fa670_0;
    %pad/u 17;
    %pad/u 22;
    %muli 32, 0, 22;
    %pad/u 23;
    %load/vec4 v0x55fe291fa590_0;
    %pad/u 4;
    %pad/u 23;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55fe291fa010, 4;
    %assign/vec4 v0x55fe291fa250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe291fa3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe291fa330_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fe291d4c80_0, 0;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55fe291d4c80_0, 0;
T_2.14 ;
    %jmp T_2.10;
T_2.4 ;
    %load/vec4 v0x55fe291f9e70_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55fe291d5590_0, 0;
    %load/vec4 v0x55fe291f9e70_0;
    %pad/u 64;
    %assign/vec4 v0x55fe291d5d60_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55fe291d4c80_0, 0;
    %jmp T_2.10;
T_2.5 ;
    %load/vec4 v0x55fe291d5590_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55fe291d5590_0, 0;
    %load/vec4 v0x55fe291fa4b0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe291fa0d0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55fe291d4c80_0, 0;
    %jmp T_2.10;
T_2.6 ;
    %load/vec4 v0x55fe291d5590_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55fe291d5590_0, 0;
    %load/vec4 v0x55fe291fa4b0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe291fa0d0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55fe291d4c80_0, 0;
    %jmp T_2.10;
T_2.7 ;
    %load/vec4 v0x55fe291d5590_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55fe291d5590_0, 0;
    %load/vec4 v0x55fe291fa4b0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe291fa0d0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55fe291d4c80_0, 0;
    %jmp T_2.10;
T_2.8 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55fe291fa0d0, 4;
    %load/vec4 v0x55fe291fa670_0;
    %pad/u 17;
    %pad/u 22;
    %muli 32, 0, 22;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe291fa010, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55fe291fa0d0, 4;
    %load/vec4 v0x55fe291fa670_0;
    %pad/u 17;
    %pad/u 22;
    %muli 32, 0, 22;
    %pad/u 23;
    %pushi/vec4 1, 0, 2;
    %pad/s 23;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe291fa010, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55fe291fa0d0, 4;
    %load/vec4 v0x55fe291fa670_0;
    %pad/u 17;
    %pad/u 22;
    %muli 32, 0, 22;
    %pad/u 23;
    %pushi/vec4 2, 0, 3;
    %pad/s 23;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe291fa010, 0, 4;
    %load/vec4 v0x55fe291fa4b0_0;
    %load/vec4 v0x55fe291fa670_0;
    %pad/u 17;
    %pad/u 22;
    %muli 32, 0, 22;
    %pad/u 23;
    %pushi/vec4 3, 0, 3;
    %pad/s 23;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe291fa010, 0, 4;
    %load/vec4 v0x55fe291fa750_0;
    %pad/u 27;
    %load/vec4 v0x55fe291fa670_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe291fa9b0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55fe291fa670_0;
    %pad/u 15;
    %pad/u 18;
    %muli 8, 0, 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe291faa70, 0, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55fe291d4c80_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v0x55fe291fa670_0;
    %pad/u 17;
    %pad/u 22;
    %muli 32, 0, 22;
    %pad/u 23;
    %load/vec4 v0x55fe291fa590_0;
    %pad/u 4;
    %pad/u 23;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55fe291fa010, 4;
    %assign/vec4 v0x55fe291fa250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe291fa330_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fe291d4c80_0, 0;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55fe291f9300;
T_3 ;
    %wait E_0x55fe291a0900;
    %load/vec4 v0x55fe291fa830_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %fork t_1, S_0x55fe291f99a0;
    %jmp t_0;
    .scope S_0x55fe291f99a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fe291d4970_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x55fe291d4970_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55fe291d4970_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe291faa70, 0, 4;
    %pushi/vec4 0, 0, 27;
    %ix/getv/s 3, v0x55fe291d4970_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe291fa9b0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55fe291d4970_0;
    %pad/s 38;
    %pad/s 43;
    %muli 32, 0, 43;
    %pad/s 44;
    %pushi/vec4 3, 0, 3;
    %pad/s 44;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe291fa010, 0, 4;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55fe291d4970_0;
    %pad/s 38;
    %pad/s 43;
    %muli 32, 0, 43;
    %pad/s 44;
    %pushi/vec4 2, 0, 3;
    %pad/s 44;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe291fa010, 0, 4;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55fe291d4970_0;
    %pad/s 38;
    %pad/s 43;
    %muli 32, 0, 43;
    %pad/s 44;
    %pushi/vec4 1, 0, 2;
    %pad/s 44;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe291fa010, 0, 4;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x55fe291d4970_0;
    %pad/s 38;
    %pad/s 43;
    %muli 32, 0, 43;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fe291fa010, 0, 4;
    %load/vec4 v0x55fe291d4970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fe291d4970_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x55fe291f9300;
t_0 %join;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55fe291aedb0;
T_4 ;
    %vpi_call/w 3 60 "$dumpfile", "vcdDumpFiles/cache.vcd" {0 0 0};
    %vpi_call/w 3 61 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55fe291aedb0;
T_5 ;
    %fork t_3, S_0x55fe291daab0;
    %jmp t_2;
    .scope S_0x55fe291daab0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fe2919de00_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x55fe2919de00_0;
    %pad/s 64;
    %cmpi/s 524288, 0, 64;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0x55fe2919de00_0;
    %ix/getv/s 4, v0x55fe2919de00_0;
    %store/vec4a v0x55fe291fb0d0, 4, 0;
    %load/vec4 v0x55fe2919de00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fe2919de00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_0x55fe291aedb0;
t_2 %join;
    %end;
    .thread T_5;
    .scope S_0x55fe291aedb0;
T_6 ;
    %vpi_call/w 3 76 "$display", "\012Testbench running!\012" {0 0 0};
    %vpi_call/w 3 77 "$display", "Triggering reset..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe291fb970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fe291fb450_0, 0;
    %wait E_0x55fe29163690;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe291fb970_0, 0;
    %wait E_0x55fe29163690;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe291fb970_0, 0;
    %end;
    .thread T_6;
    .scope S_0x55fe291aedb0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fe291fb630_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fe291fb630_0, 0;
    %delay 1, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55fe291aedb0;
T_8 ;
    %pushi/vec4 1500, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55fe29163690;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 94 "$finish" {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x55fe291aedb0;
T_9 ;
    %vpi_call/w 3 103 "$display", "\012Cache conatins 512 lines. Each line contains 4 words." {0 0 0};
    %vpi_call/w 3 104 "$display", "With 8 ways, the cache totals 512*4*8 words." {0 0 0};
    %vpi_call/w 3 105 "$display", "Below are a few hardcoded testcases that demonstrate functionality\012\012" {0 0 0};
    %pushi/vec4 15, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55fe29163690;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55fe291fafe0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55fe291faf00_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55fe291fae00_0, 0, 32;
    %fork TD_Cache_tb.generate_cache_read_request, S_0x55fe291fac30;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55fe291fafe0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55fe291faf00_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55fe291fae00_0, 0, 32;
    %fork TD_Cache_tb.generate_cache_read_request, S_0x55fe291fac30;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fe291fafe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fe291faf00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fe291fae00_0, 0, 32;
    %fork TD_Cache_tb.generate_cache_read_request, S_0x55fe291fac30;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fe291fafe0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fe291faf00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fe291fae00_0, 0, 32;
    %fork TD_Cache_tb.generate_cache_read_request, S_0x55fe291fac30;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55fe291fafe0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55fe291faf00_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55fe291fae00_0, 0, 32;
    %fork TD_Cache_tb.generate_cache_read_request, S_0x55fe291fac30;
    %join;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55fe291fafe0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55fe291faf00_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55fe291fae00_0, 0, 32;
    %fork TD_Cache_tb.generate_cache_read_request, S_0x55fe291fac30;
    %join;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55fe291fafe0_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55fe291faf00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fe291fae00_0, 0, 32;
    %fork TD_Cache_tb.generate_cache_read_request, S_0x55fe291fac30;
    %join;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55fe291fafe0_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55fe291faf00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fe291fae00_0, 0, 32;
    %fork TD_Cache_tb.generate_cache_read_request, S_0x55fe291fac30;
    %join;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55fe291fafe0_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55fe291faf00_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55fe291fae00_0, 0, 32;
    %fork TD_Cache_tb.generate_cache_read_request, S_0x55fe291fac30;
    %join;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55fe291fafe0_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55fe291faf00_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55fe291fae00_0, 0, 32;
    %fork TD_Cache_tb.generate_cache_read_request, S_0x55fe291fac30;
    %join;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55fe291fafe0_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55fe291faf00_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55fe291fae00_0, 0, 32;
    %fork TD_Cache_tb.generate_cache_read_request, S_0x55fe291fac30;
    %join;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/Cache_tb.sv";
    "./rtl/Cache.sv";
