Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue May  9 19:14:56 2023
| Host         : zchliu-lenovo running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_utilization -file test_top_utilization_placed.rpt -pb test_top_utilization_placed.pb
| Design       : test_top
| Device       : xczu9eg-ffvb1156-2-e
| Speed File   : -2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 13655 |     0 |          0 |    274080 |  4.98 |
|   LUT as Logic             | 11160 |     0 |          0 |    274080 |  4.07 |
|   LUT as Memory            |  2495 |     0 |          0 |    144000 |  1.73 |
|     LUT as Distributed RAM |  2068 |     0 |            |           |       |
|     LUT as Shift Register  |   427 |     0 |            |           |       |
| CLB Registers              | 14102 |     0 |          0 |    548160 |  2.57 |
|   Register as Flip Flop    | 14101 |     0 |          0 |    548160 |  2.57 |
|   Register as Latch        |     0 |     0 |          0 |    548160 |  0.00 |
|   Register as AND/OR       |     1 |     0 |          0 |    548160 | <0.01 |
| CARRY8                     |   130 |     0 |          0 |     34260 |  0.38 |
| F7 Muxes                   |   763 |     0 |          0 |    137040 |  0.56 |
| F8 Muxes                   |   302 |     0 |          0 |     68520 |  0.44 |
| F9 Muxes                   |     0 |     0 |          0 |     34260 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 43    |          Yes |           - |          Set |
| 190   |          Yes |           - |        Reset |
| 324   |          Yes |         Set |            - |
| 13544 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  2870 |     0 |          0 |     34260 |  8.38 |
|   CLBL                                     |  1476 |     0 |            |           |       |
|   CLBM                                     |  1394 |     0 |            |           |       |
| LUT as Logic                               | 11160 |     0 |          0 |    274080 |  4.07 |
|   using O5 output only                     |   243 |       |            |           |       |
|   using O6 output only                     |  8392 |       |            |           |       |
|   using O5 and O6                          |  2525 |       |            |           |       |
| LUT as Memory                              |  2495 |     0 |          0 |    144000 |  1.73 |
|   LUT as Distributed RAM                   |  2068 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |  1776 |       |            |           |       |
|     using O5 and O6                        |   292 |       |            |           |       |
|   LUT as Shift Register                    |   427 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |    56 |       |            |           |       |
|     using O5 and O6                        |   371 |       |            |           |       |
| CLB Registers                              | 14102 |     0 |          0 |    548160 |  2.57 |
|   Register driven from within the CLB      |  7739 |       |            |           |       |
|   Register driven from outside the CLB     |  6363 |       |            |           |       |
|     LUT in front of the register is unused |  4396 |       |            |           |       |
|     LUT in front of the register is used   |  1967 |       |            |           |       |
| Unique Control Sets                        |   547 |       |          0 |     68520 |  0.80 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+------------+-----------+-------+
|     Site Type     |  Used | Fixed | Prohibited | Available | Util% |
+-------------------+-------+-------+------------+-----------+-------+
| Block RAM Tile    | 549.5 |     0 |          0 |       912 | 60.25 |
|   RAMB36/FIFO*    |   549 |     0 |          0 |       912 | 60.20 |
|     RAMB36E2 only |   549 |       |            |           |       |
|   RAMB18          |     1 |     0 |          0 |      1824 |  0.05 |
|     RAMB18E2 only |     1 |       |            |           |       |
+-------------------+-------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    3 |     0 |          0 |      2520 |  0.12 |
|   DSP48E2 only |    3 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   51 |    51 |          0 |       328 | 15.55 |
| HPIOB_M          |   24 |    24 |          0 |        96 | 25.00 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |   11 |       |            |           |       |
|   BIDIR          |   12 |       |            |           |       |
| HPIOB_S          |   24 |    24 |          0 |        96 | 25.00 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |   13 |       |            |           |       |
|   BIDIR          |   10 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        60 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        60 |  0.00 |
| HPIOB_SNGL       |    3 |     3 |          0 |        16 | 18.75 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    3 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    3 |     3 |          0 |        96 |  3.13 |
|   DIFFINBUF      |    3 |     3 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        60 |  0.00 |
| BITSLICE_CONTROL |    8 |     0 |          0 |        32 | 25.00 |
| BITSLICE_RX_TX   |   45 |    45 |          0 |      1248 |  3.61 |
|   RXTX_BITSLICE  |   45 |    45 |            |           |       |
| BITSLICE_TX      |    8 |     0 |          0 |        32 | 25.00 |
| RIU_OR           |    4 |     0 |          0 |        16 | 25.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |          0 |       404 |  1.24 |
|   BUFGCE             |    5 |     0 |          0 |       116 |  4.31 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       168 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    1 |     0 |          0 |         8 | 12.50 |
| MMCM                 |    1 |     1 |          0 |         4 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        24 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------------+-------+---------------------+
|     Ref Name     |  Used | Functional Category |
+------------------+-------+---------------------+
| FDRE             | 13544 |            Register |
| LUT6             |  5863 |                 CLB |
| LUT3             |  2616 |                 CLB |
| LUT4             |  2076 |                 CLB |
| RAMD64E          |  1776 |                 CLB |
| LUT5             |  1665 |                 CLB |
| LUT2             |  1119 |                 CLB |
| MUXF7            |   763 |                 CLB |
| SRL16E           |   574 |                 CLB |
| RAMB36E2         |   549 |            BLOCKRAM |
| RAMD32           |   444 |                 CLB |
| LUT1             |   346 |                 CLB |
| FDSE             |   324 |            Register |
| MUXF8            |   302 |                 CLB |
| SRLC32E          |   222 |                 CLB |
| FDCE             |   190 |            Register |
| RAMS32           |   140 |                 CLB |
| CARRY8           |   130 |                 CLB |
| RXTX_BITSLICE    |    45 |                 I/O |
| FDPE             |    43 |            Register |
| OBUF             |    27 |                 I/O |
| IBUFCTRL         |    21 |              Others |
| OBUFT_DCIEN      |    18 |                 I/O |
| INBUF            |    18 |                 I/O |
| TX_BITSLICE_TRI  |     8 |                 I/O |
| BITSLICE_CONTROL |     8 |                 I/O |
| BUFGCE           |     5 |               Clock |
| RIU_OR           |     4 |                 I/O |
| OBUFT            |     4 |                 I/O |
| INV              |     3 |                 CLB |
| DSP48E2          |     3 |          Arithmetic |
| DIFFINBUF        |     3 |                 I/O |
| SRLC16E          |     2 |                 CLB |
| HPIO_VREF        |     2 |                 I/O |
| RAMB18E2         |     1 |            BLOCKRAM |
| PLLE4_ADV        |     1 |               Clock |
| MMCME4_ADV       |     1 |               Clock |
| BSCANE2          |     1 |       Configuration |
| AND2B1L          |     1 |              Others |
+------------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------+------+
|    Ref Name   | Used |
+---------------+------+
| fifo_ddr4_buf |    3 |
| u_ila_0       |    1 |
| ddr4_core_phy |    1 |
| ddr4_core     |    1 |
| dbg_hub       |    1 |
+---------------+------+


