#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Jun 08 16:52:02 2018
# Process ID: 9012
# Log file: E:/Peripheral_Interface_lab/mipsfpga_test2/vivado.log
# Journal file: E:/Peripheral_Interface_lab/mipsfpga_test2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.xpr
INFO: [Project 1-313] Project file moved from 'F:/Users/mipsfpga_test2' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/Peripheral_Interface_lab/MIPSfpga_uart_irq/LED_Soc.srcs/sources_1/new/ram_init.coe', nor could it be found using path 'F:/Users/MIPSfpga_uart_irq/LED_Soc.srcs/sources_1/new/ram_init.coe'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'c:/MIPSfpga_Ucore_Materials - 2016/my_mips_packaged'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'c:/MIPSfpga_Ucore_Materials - 2016/ip_repo'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'E:/Peripheral_Interface_lab/xilinx.com_user_seven_seg_1.0', nor could it be found using path 'F:/Users/xilinx.com_user_seven_seg_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/MIPSfpga_Ucore_Materials - 2016/my_mips_packaged'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/MIPSfpga_Ucore_Materials - 2016/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Peripheral_Interface_lab/xilinx.com_user_seven_seg_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'mipsfpga_test2.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
mipsfpga_test2_MIPS_MicroAptiv_UP_0_0
mipsfpga_test2_PWM_w_Int_0_0

open_project: Time (s): cpu = 00:01:43 ; elapsed = 00:01:08 . Memory (MB): peak = 869.598 ; gain = 322.371
open_bd_design {E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.srcs/sources_1/bd/mipsfpga_test2/mipsfpga_test2.bd}
Adding component instance block -- imgtec.org:user:MIPS_MicroAptiv_UP:1.3.1 - MIPS_MicroAptiv_UP_0
Adding component instance block -- xilinx.com:ip:ahblite_axi_bridge:3.0 - ahblite_axi_bridge_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_1
Adding component instance block -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:user:PWM_w_Int:1.1 - PWM_w_Int_0
Adding component instance block -- xilinx.com:ip:mig_7series:2.3 - mig_7series_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <mipsfpga_test2> from BD file <E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.srcs/sources_1/bd/mipsfpga_test2/mipsfpga_test2.bd>
open_bd_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 933.949 ; gain = 64.352
report_ip_status -name ip_status 
set_property  ip_repo_paths  {{c:/MIPSfpga_Ucore_Materials - 2016/my_mips_packaged} e:/Peripheral_Interface_lab/xilinx.com_user_seven_seg_1.0} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/MIPSfpga_Ucore_Materials - 2016/my_mips_packaged'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Peripheral_Interface_lab/xilinx.com_user_seven_seg_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
update_ip_catalog: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 933.949 ; gain = 0.000
set_property  ip_repo_paths  e:/Peripheral_Interface_lab/xilinx.com_user_seven_seg_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/Peripheral_Interface_lab/xilinx.com_user_seven_seg_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
update_ip_catalog: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 934.094 ; gain = 0.000
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
update_ip_catalog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 962.871 ; gain = 0.000
set_property  ip_repo_paths  E:/Peripheral_Interface_lab/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Peripheral_Interface_lab/ip_repo'.
update_ip_catalog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 962.871 ; gain = 0.000
set_property location {4 1182 959} [get_bd_cells util_vector_logic_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PWM_w_Int:1.1 PWM_w_Int_1
endgroup
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins PWM_w_Int_1/s00_axi_aclk] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins PWM_w_Int_1/s00_axi_aresetn] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
delete_bd_objs [get_bd_nets PWM_w_Int_0_LEDs]
connect_bd_net [get_bd_ports PWMs] [get_bd_pins PWM_w_Int_1/LEDs]
delete_bd_objs [get_bd_nets PWM_w_Int_0_Interrupt_out]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M04_AXI] [get_bd_cells PWM_w_Int_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M04_AXI] [get_bd_intf_pins PWM_w_Int_1/S00_AXI]
set_property location {6 1956 1075} [get_bd_cells PWM_w_Int_1]
connect_bd_net -net [get_bd_nets xlconstant_2_dout] [get_bd_pins xlconcat_0/In5] [get_bd_pins xlconstant_2/dout]
disconnect_bd_net /xlconstant_2_dout [get_bd_pins xlconcat_0/In5]
connect_bd_net [get_bd_pins xlconcat_0/In5] [get_bd_pins PWM_w_Int_1/Interrupt_out]
save_bd_design
Wrote  : <E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.srcs/sources_1/bd/mipsfpga_test2/mipsfpga_test2.bd> 
save_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1070.559 ; gain = 2.598
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
CRITICAL WARNING: [BD 41-1356] Address block </PWM_w_Int_1/S00_AXI/S00_AXI_reg> is not mapped into </MIPS_MicroAptiv_UP_0/ahblite>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTA(OTHER) and /axi_bram_ctrl_1/BRAM_PORTA(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1086.066 ; gain = 15.508
assign_bd_address [get_bd_addr_segs {PWM_w_Int_1/S00_AXI/S00_AXI_reg }]
</PWM_w_Int_1/S00_AXI/S00_AXI_reg> is being mapped into </MIPS_MicroAptiv_UP_0/ahblite> at <0x44A00000[ 64K ]>
set_property offset 0x10C00000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/ahblite/SEG_PWM_w_Int_1_S00_AXI_reg}]
validate_bd_design
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTA(OTHER) and /axi_bram_ctrl_1/BRAM_PORTA(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1153.805 ; gain = 0.000
report_ip_status -name ip_status 
set_property location {2378 1070} [get_bd_ports PWMs]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_tft:2.0 axi_tft_0
endgroup
startgroup
set_property -dict [list CONFIG.NUM_MI {6}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M05_AXI] [get_bd_intf_pins axi_tft_0/S_AXI_MM]
set_property location {6 1886 919} [get_bd_cells axi_tft_0]
set_property location {6 1949 1339} [get_bd_cells axi_tft_0]
set_property location {6 1964 990} [get_bd_cells PWM_w_Int_1]
set_property location {6 1997 1142} [get_bd_cells axi_tft_0]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins axi_interconnect_0/M05_ACLK] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins axi_interconnect_0/M05_ARESETN] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins axi_tft_0/s_axi_aclk] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
expected floating-point number but got ""
expected floating-point number but got ""
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
expected floating-point number but got ""
expected floating-point number but got ""
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
expected floating-point number but got ""
expected floating-point number but got ""
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
expected floating-point number but got ""
expected floating-point number but got ""
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
can't read "p_MMCM_CLKOUT0_DIVIDE": no such variable
expected floating-point number but got ""
expected floating-point number but got ""
expected floating-point number but got ""
startgroup
set_property -dict [list CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {25.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {32} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT3_JITTER {191.696} CONFIG.CLKOUT3_PHASE_ERROR {114.212}] [get_bd_cells clk_wiz_0]
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
INFO: [xilinx.com:ip:clk_wiz:5.1-147] mipsfpga_test2_clk_wiz_0_0: clkphy_en: false , clkphy_freq: 600.000
INFO: [xilinx.com:ip:clk_wiz:5.1-132] mipsfpga_test2_clk_wiz_0_0: mmcm_pll_calc_optimals: GetClosestSolution: errStr: 1
INFO: [xilinx.com:ip:clk_wiz:5.1-137] mipsfpga_test2_clk_wiz_0_0: phyMode: NONE phyFreq: 50.000
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out3] [get_bd_pins axi_tft_0/sys_tft_clk]
startgroup
set_property -dict [list CONFIG.C_TFT_INTERFACE {0} CONFIG.C_M_AXI_DATA_WIDTH {32} CONFIG.C_MAX_BURST_LEN {32} CONFIG.C_EN_I2C_INTF {0}] [get_bd_cells axi_tft_0]
endgroup
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins axi_tft_0/s_axi_aresetn] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
startgroup
set_property -dict [list CONFIG.NUM_SI {2} CONFIG.NUM_MI {6}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S01_AXI] [get_bd_intf_pins axi_tft_0/M_AXI_MM]
set_property location {5 1566 1251} [get_bd_cells axi_tft_0]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins axi_tft_0/m_axi_aclk] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins axi_tft_0/m_axi_aresetn] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
startgroup
create_bd_port -dir O tft_vsync
connect_bd_net [get_bd_pins /axi_tft_0/tft_vsync] [get_bd_ports tft_vsync]
WARNING: [BD 41-1306] The connection to interface pin /axi_tft_0/tft_vsync is being overridden by the user. This pin will not be connected as a part of interface connection VGA_INTF
endgroup
startgroup
create_bd_port -dir O -from 5 -to 0 tft_vga_r
connect_bd_net [get_bd_pins /axi_tft_0/tft_vga_r] [get_bd_ports tft_vga_r]
WARNING: [BD 41-1306] The connection to interface pin /axi_tft_0/tft_vga_r is being overridden by the user. This pin will not be connected as a part of interface connection VGA_INTF
endgroup
startgroup
create_bd_port -dir O tft_hsync
connect_bd_net [get_bd_pins /axi_tft_0/tft_hsync] [get_bd_ports tft_hsync]
WARNING: [BD 41-1306] The connection to interface pin /axi_tft_0/tft_hsync is being overridden by the user. This pin will not be connected as a part of interface connection VGA_INTF
endgroup
startgroup
create_bd_port -dir O -from 5 -to 0 tft_vga_g
connect_bd_net [get_bd_pins /axi_tft_0/tft_vga_g] [get_bd_ports tft_vga_g]
WARNING: [BD 41-1306] The connection to interface pin /axi_tft_0/tft_vga_g is being overridden by the user. This pin will not be connected as a part of interface connection VGA_INTF
endgroup
startgroup
create_bd_port -dir O -from 5 -to 0 tft_vga_b
connect_bd_net [get_bd_pins /axi_tft_0/tft_vga_b] [get_bd_ports tft_vga_b]
WARNING: [BD 41-1306] The connection to interface pin /axi_tft_0/tft_vga_b is being overridden by the user. This pin will not be connected as a part of interface connection VGA_INTF
endgroup
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Address block </axi_tft_0/S_AXI_MM/Reg> is not mapped into </MIPS_MicroAptiv_UP_0/ahblite>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_tft_0/S_AXI_MM/Reg> is not mapped into </axi_tft_0/Video_data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_0/S_AXI/Reg> is not mapped into </axi_tft_0/Video_data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </mig_7series_0/memmap/memaddr> is not mapped into </axi_tft_0/Video_data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_bram_ctrl_1/S_AXI/Mem0> is not mapped into </axi_tft_0/Video_data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_uart16550_0/S_AXI/Reg> is not mapped into </axi_tft_0/Video_data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </PWM_w_Int_1/S00_AXI/S00_AXI_reg> is not mapped into </axi_tft_0/Video_data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTA(OTHER) and /axi_bram_ctrl_1/BRAM_PORTA(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:03 . Memory (MB): peak = 1226.602 ; gain = 0.000
assign_bd_address [get_bd_addr_segs {axi_tft_0/S_AXI_MM/Reg }]
</axi_tft_0/S_AXI_MM/Reg> is being mapped into </MIPS_MicroAptiv_UP_0/ahblite> at <0x44A00000[ 64K ]>
</axi_tft_0/S_AXI_MM/Reg> is being mapped into </axi_tft_0/Video_data> at <0x44A00000[ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </axi_tft_0/S_AXI_MM/Reg> does not match the usage <memory> of master </axi_tft_0/Video_data> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </axi_tft_0/S_AXI_MM/Reg> from </axi_tft_0/Video_data>
assign_bd_address [get_bd_addr_segs {axi_gpio_0/S_AXI/Reg }]
</axi_gpio_0/S_AXI/Reg> is being mapped into </axi_tft_0/Video_data> at <0x10600000[ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </axi_gpio_0/S_AXI/Reg> does not match the usage <memory> of master </axi_tft_0/Video_data> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </axi_gpio_0/S_AXI/Reg> from </axi_tft_0/Video_data>
assign_bd_address [get_bd_addr_segs {mig_7series_0/memmap/memaddr }]
</mig_7series_0/memmap/memaddr> is being mapped into </axi_tft_0/Video_data> at <0x00000000[ 128M ]>
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_1/S_AXI/Mem0 }]
</axi_bram_ctrl_1/S_AXI/Mem0> is being mapped into </axi_tft_0/Video_data> at <0x1FC00000[ 16K ]>
assign_bd_address [get_bd_addr_segs {axi_uart16550_0/S_AXI/Reg }]
</axi_uart16550_0/S_AXI/Reg> is being mapped into </axi_tft_0/Video_data> at <0x10400000[ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </axi_uart16550_0/S_AXI/Reg> does not match the usage <memory> of master </axi_tft_0/Video_data> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </axi_uart16550_0/S_AXI/Reg> from </axi_tft_0/Video_data>
assign_bd_address [get_bd_addr_segs {PWM_w_Int_1/S00_AXI/S00_AXI_reg }]
</PWM_w_Int_1/S00_AXI/S00_AXI_reg> is being mapped into </axi_tft_0/Video_data> at <0x10C00000[ 64K ]>
INFO: [BD 41-1051] The usage <register> of peripheral </PWM_w_Int_1/S00_AXI/S00_AXI_reg> does not match the usage <memory> of master </axi_tft_0/Video_data> and will be excluded using sparse connectivity from its address space. Use the include_bd_addr_seg command to override this precaution and make this peripheral visible within this masters address space.
Excluding </PWM_w_Int_1/S00_AXI/S00_AXI_reg> from </axi_tft_0/Video_data>
include_bd_addr_seg [get_bd_addr_segs -excluded axi_tft_0/Video_data/SEG_PWM_w_Int_1_S00_AXI_reg]
Including </PWM_w_Int_1/S00_AXI/S00_AXI_reg> into </axi_tft_0/Video_data>
include_bd_addr_seg [get_bd_addr_segs -excluded axi_tft_0/Video_data/SEG_axi_uart16550_0_Reg]
Including </axi_uart16550_0/S_AXI/Reg> into </axi_tft_0/Video_data>
include_bd_addr_seg [get_bd_addr_segs -excluded axi_tft_0/Video_data/SEG_axi_gpio_0_Reg]
Including </axi_gpio_0/S_AXI/Reg> into </axi_tft_0/Video_data>
include_bd_addr_seg [get_bd_addr_segs -excluded axi_tft_0/Video_data/SEG_axi_tft_0_Reg]
Including </axi_tft_0/S_AXI_MM/Reg> into </axi_tft_0/Video_data>
set_property offset 0x10F00000 [get_bd_addr_segs {axi_tft_0/Video_data/SEG_axi_tft_0_Reg}]
set_property offset 0x10F00000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/ahblite/SEG_axi_tft_0_Reg}]
validate_bd_design
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_1/BRAM_PORTA(OTHER) and /axi_bram_ctrl_1/BRAM_PORTA(BRAM_CTRL)
validate_bd_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1226.602 ; gain = 0.000
set_property synth_checkpoint_mode Hierarchical [get_files  E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.srcs/sources_1/bd/mipsfpga_test2/mipsfpga_test2.bd]
generate_target all [get_files  E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.srcs/sources_1/bd/mipsfpga_test2/mipsfpga_test2.bd]
INFO: [BD 41-1662] The design 'mipsfpga_test2.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_1/wea'(1) to net 'axi_bram_ctrl_1_BRAM_PORTA_WE'(4) - Only lower order bits will be connected.
Verilog Output written to : E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.srcs/sources_1/bd/mipsfpga_test2/hdl/mipsfpga_test2.v
Verilog Output written to : E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.srcs/sources_1/bd/mipsfpga_test2/hdl/mipsfpga_test2_wrapper.v
Wrote  : <E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.srcs/sources_1/bd/mipsfpga_test2/mipsfpga_test2.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block MIPS_MicroAptiv_UP_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mipsfpga_test2_ahblite_axi_bridge_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mipsfpga_test2_ahblite_axi_bridge_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'mipsfpga_test2_ahblite_axi_bridge_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mipsfpga_test2_ahblite_axi_bridge_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ahblite_axi_bridge_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mipsfpga_test2_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mipsfpga_test2_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mipsfpga_test2_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mipsfpga_test2_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mipsfpga_test2_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mipsfpga_test2_axi_gpio_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'mipsfpga_test2_axi_gpio_0_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mipsfpga_test2_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mipsfpga_test2_axi_bram_ctrl_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mipsfpga_test2_axi_bram_ctrl_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'mipsfpga_test2_axi_bram_ctrl_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mipsfpga_test2_axi_bram_ctrl_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'mipsfpga_test2_axi_bram_ctrl_1_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mipsfpga_test2_axi_bram_ctrl_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mipsfpga_test2_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mipsfpga_test2_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'mipsfpga_test2_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mipsfpga_test2_blk_mem_gen_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mipsfpga_test2_axi_uart16550_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mipsfpga_test2_axi_uart16550_0_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'mipsfpga_test2_axi_uart16550_0_1' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mipsfpga_test2_axi_uart16550_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart16550_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mipsfpga_test2_xlconstant_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mipsfpga_test2_xlconstant_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mipsfpga_test2_xlconstant_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mipsfpga_test2_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mipsfpga_test2_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mipsfpga_test2_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mipsfpga_test2_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mipsfpga_test2_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mipsfpga_test2_xlconstant_0_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mipsfpga_test2_xlconstant_0_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mipsfpga_test2_xlconstant_0_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mipsfpga_test2_mig_7series_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mipsfpga_test2_mig_7series_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mipsfpga_test2_mig_7series_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mipsfpga_test2_mig_7series_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mipsfpga_test2_mig_7series_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mipsfpga_test2_util_vector_logic_2_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mipsfpga_test2_util_vector_logic_2_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'mipsfpga_test2_util_vector_logic_2_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mipsfpga_test2_util_vector_logic_2_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mipsfpga_test2_PWM_w_Int_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mipsfpga_test2_PWM_w_Int_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mipsfpga_test2_PWM_w_Int_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Software Driver' target for IP 'mipsfpga_test2_PWM_w_Int_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_w_Int_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mipsfpga_test2_axi_tft_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mipsfpga_test2_axi_tft_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mipsfpga_test2_axi_tft_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mipsfpga_test2_axi_tft_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_tft_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mipsfpga_test2_auto_ds_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mipsfpga_test2_auto_ds_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mipsfpga_test2_auto_ds_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mipsfpga_test2_auto_ds_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mipsfpga_test2_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mipsfpga_test2_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mipsfpga_test2_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mipsfpga_test2_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mipsfpga_test2_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mipsfpga_test2_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mipsfpga_test2_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mipsfpga_test2_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mipsfpga_test2_auto_ds_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mipsfpga_test2_auto_ds_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mipsfpga_test2_auto_ds_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mipsfpga_test2_auto_ds_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m02_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mipsfpga_test2_auto_ds_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mipsfpga_test2_auto_ds_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mipsfpga_test2_auto_ds_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mipsfpga_test2_auto_ds_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mipsfpga_test2_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mipsfpga_test2_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mipsfpga_test2_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mipsfpga_test2_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m03_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mipsfpga_test2_auto_ds_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mipsfpga_test2_auto_ds_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mipsfpga_test2_auto_ds_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mipsfpga_test2_auto_ds_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mipsfpga_test2_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mipsfpga_test2_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mipsfpga_test2_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mipsfpga_test2_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m04_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mipsfpga_test2_auto_ds_4'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mipsfpga_test2_auto_ds_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mipsfpga_test2_auto_ds_4'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mipsfpga_test2_auto_ds_4'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m05_couplers/auto_ds .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mipsfpga_test2_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mipsfpga_test2_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mipsfpga_test2_auto_pc_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mipsfpga_test2_auto_pc_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m05_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mipsfpga_test2_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mipsfpga_test2_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mipsfpga_test2_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mipsfpga_test2_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mipsfpga_test2_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mipsfpga_test2_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mipsfpga_test2_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mipsfpga_test2_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_us .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.srcs/sources_1/bd/mipsfpga_test2/hw_handoff/mipsfpga_test2.hwh
Generated Block Design Tcl file E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.srcs/sources_1/bd/mipsfpga_test2/hw_handoff/mipsfpga_test2_bd.tcl
Generated Hardware Definition File E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.srcs/sources_1/bd/mipsfpga_test2/hdl/mipsfpga_test2.hwdef
generate_target: Time (s): cpu = 00:00:47 ; elapsed = 00:01:44 . Memory (MB): peak = 1241.926 ; gain = 15.324
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.srcs/sources_1/bd/mipsfpga_test2/mipsfpga_test2.bd]
create_ip_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1241.926 ; gain = 0.000
launch_run -jobs 4 {mipsfpga_test2_MIPS_MicroAptiv_UP_0_0_synth_1 mipsfpga_test2_ahblite_axi_bridge_0_0_synth_1 mipsfpga_test2_xbar_0_synth_1 mipsfpga_test2_axi_gpio_0_0_synth_1 mipsfpga_test2_axi_bram_ctrl_1_0_synth_1 mipsfpga_test2_blk_mem_gen_0_1_synth_1 mipsfpga_test2_axi_uart16550_0_1_synth_1 mipsfpga_test2_xlconcat_0_1_synth_1 mipsfpga_test2_xlconstant_0_0_synth_1 mipsfpga_test2_xlconstant_0_1_synth_1 mipsfpga_test2_xlconstant_0_2_synth_1 mipsfpga_test2_clk_wiz_0_0_synth_1 mipsfpga_test2_util_vector_logic_0_0_synth_1 mipsfpga_test2_util_vector_logic_0_1_synth_1 mipsfpga_test2_util_ds_buf_0_0_synth_1 mipsfpga_test2_xlconstant_0_3_synth_1 mipsfpga_test2_mig_7series_0_0_synth_1 mipsfpga_test2_util_vector_logic_2_0_synth_1 mipsfpga_test2_PWM_w_Int_1_0_synth_1 mipsfpga_test2_axi_tft_0_0_synth_1 mipsfpga_test2_auto_ds_0_synth_1 mipsfpga_test2_auto_pc_0_synth_1 mipsfpga_test2_auto_cc_0_synth_1 mipsfpga_test2_auto_ds_1_synth_1 mipsfpga_test2_auto_ds_2_synth_1 mipsfpga_test2_auto_pc_1_synth_1 mipsfpga_test2_auto_ds_3_synth_1 mipsfpga_test2_auto_pc_2_synth_1 mipsfpga_test2_auto_ds_4_synth_1 mipsfpga_test2_auto_pc_3_synth_1 mipsfpga_test2_auto_us_0_synth_1 mipsfpga_test2_auto_us_1_synth_1}
[Fri Jun 08 17:36:46 2018] Launched mipsfpga_test2_MIPS_MicroAptiv_UP_0_0_synth_1, mipsfpga_test2_ahblite_axi_bridge_0_0_synth_1, mipsfpga_test2_xbar_0_synth_1, mipsfpga_test2_axi_gpio_0_0_synth_1, mipsfpga_test2_axi_bram_ctrl_1_0_synth_1, mipsfpga_test2_blk_mem_gen_0_1_synth_1, mipsfpga_test2_axi_uart16550_0_1_synth_1, mipsfpga_test2_xlconcat_0_1_synth_1, mipsfpga_test2_xlconstant_0_0_synth_1, mipsfpga_test2_xlconstant_0_1_synth_1, mipsfpga_test2_xlconstant_0_2_synth_1, mipsfpga_test2_clk_wiz_0_0_synth_1, mipsfpga_test2_util_vector_logic_0_0_synth_1, mipsfpga_test2_util_vector_logic_0_1_synth_1, mipsfpga_test2_util_ds_buf_0_0_synth_1, mipsfpga_test2_xlconstant_0_3_synth_1, mipsfpga_test2_mig_7series_0_0_synth_1, mipsfpga_test2_util_vector_logic_2_0_synth_1, mipsfpga_test2_PWM_w_Int_1_0_synth_1, mipsfpga_test2_axi_tft_0_0_synth_1, mipsfpga_test2_auto_ds_0_synth_1, mipsfpga_test2_auto_pc_0_synth_1, mipsfpga_test2_auto_cc_0_synth_1, mipsfpga_test2_auto_ds_1_synth_1, mipsfpga_test2_auto_ds_2_synth_1, mipsfpga_test2_auto_pc_1_synth_1, mipsfpga_test2_auto_ds_3_synth_1, mipsfpga_test2_auto_pc_2_synth_1, mipsfpga_test2_auto_ds_4_synth_1, mipsfpga_test2_auto_pc_3_synth_1, mipsfpga_test2_auto_us_0_synth_1, mipsfpga_test2_auto_us_1_synth_1...
Run output will be captured here:
mipsfpga_test2_MIPS_MicroAptiv_UP_0_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_MIPS_MicroAptiv_UP_0_0_synth_1/runme.log
mipsfpga_test2_ahblite_axi_bridge_0_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_ahblite_axi_bridge_0_0_synth_1/runme.log
mipsfpga_test2_xbar_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_xbar_0_synth_1/runme.log
mipsfpga_test2_axi_gpio_0_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_axi_gpio_0_0_synth_1/runme.log
mipsfpga_test2_axi_bram_ctrl_1_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_axi_bram_ctrl_1_0_synth_1/runme.log
mipsfpga_test2_blk_mem_gen_0_1_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_blk_mem_gen_0_1_synth_1/runme.log
mipsfpga_test2_axi_uart16550_0_1_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_axi_uart16550_0_1_synth_1/runme.log
mipsfpga_test2_xlconcat_0_1_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_xlconcat_0_1_synth_1/runme.log
mipsfpga_test2_xlconstant_0_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_xlconstant_0_0_synth_1/runme.log
mipsfpga_test2_xlconstant_0_1_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_xlconstant_0_1_synth_1/runme.log
mipsfpga_test2_xlconstant_0_2_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_xlconstant_0_2_synth_1/runme.log
mipsfpga_test2_clk_wiz_0_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_clk_wiz_0_0_synth_1/runme.log
mipsfpga_test2_util_vector_logic_0_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_util_vector_logic_0_0_synth_1/runme.log
mipsfpga_test2_util_vector_logic_0_1_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_util_vector_logic_0_1_synth_1/runme.log
mipsfpga_test2_util_ds_buf_0_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_util_ds_buf_0_0_synth_1/runme.log
mipsfpga_test2_xlconstant_0_3_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_xlconstant_0_3_synth_1/runme.log
mipsfpga_test2_mig_7series_0_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_mig_7series_0_0_synth_1/runme.log
mipsfpga_test2_util_vector_logic_2_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_util_vector_logic_2_0_synth_1/runme.log
mipsfpga_test2_PWM_w_Int_1_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_PWM_w_Int_1_0_synth_1/runme.log
mipsfpga_test2_axi_tft_0_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_axi_tft_0_0_synth_1/runme.log
mipsfpga_test2_auto_ds_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_auto_ds_0_synth_1/runme.log
mipsfpga_test2_auto_pc_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_auto_pc_0_synth_1/runme.log
mipsfpga_test2_auto_cc_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_auto_cc_0_synth_1/runme.log
mipsfpga_test2_auto_ds_1_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_auto_ds_1_synth_1/runme.log
mipsfpga_test2_auto_ds_2_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_auto_ds_2_synth_1/runme.log
mipsfpga_test2_auto_pc_1_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_auto_pc_1_synth_1/runme.log
mipsfpga_test2_auto_ds_3_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_auto_ds_3_synth_1/runme.log
mipsfpga_test2_auto_pc_2_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_auto_pc_2_synth_1/runme.log
mipsfpga_test2_auto_ds_4_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_auto_ds_4_synth_1/runme.log
mipsfpga_test2_auto_pc_3_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_auto_pc_3_synth_1/runme.log
mipsfpga_test2_auto_us_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_auto_us_0_synth_1/runme.log
mipsfpga_test2_auto_us_1_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_auto_us_1_synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:01 ; elapsed = 00:01:38 . Memory (MB): peak = 1395.410 ; gain = 153.484
reset_run mipsfpga_test2_xlconstant_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 1452.582 ; gain = 0.180
reset_run mipsfpga_test2_xlconstant_0_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run mipsfpga_test2_xlconstant_0_2_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run mipsfpga_test2_clk_wiz_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run mipsfpga_test2_util_vector_logic_0_1_synth_1
reset_run mipsfpga_test2_util_ds_buf_0_0_synth_1
reset_run mipsfpga_test2_xlconstant_0_3_synth_1
reset_run mipsfpga_test2_mig_7series_0_0_synth_1
reset_run mipsfpga_test2_util_vector_logic_2_0_synth_1
reset_run mipsfpga_test2_PWM_w_Int_1_0_synth_1
reset_run mipsfpga_test2_axi_tft_0_0_synth_1
reset_run mipsfpga_test2_auto_ds_0_synth_1
reset_run mipsfpga_test2_auto_pc_0_synth_1
reset_run mipsfpga_test2_auto_cc_0_synth_1
reset_run mipsfpga_test2_auto_ds_1_synth_1
reset_run mipsfpga_test2_auto_ds_2_synth_1
reset_run mipsfpga_test2_auto_pc_1_synth_1
reset_run mipsfpga_test2_auto_ds_3_synth_1
reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1457.797 ; gain = 0.000
reset_run mipsfpga_test2_auto_pc_2_synth_1
reset_run mipsfpga_test2_auto_ds_4_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run mipsfpga_test2_auto_pc_3_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run mipsfpga_test2_auto_us_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run mipsfpga_test2_auto_us_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run mipsfpga_test2_MIPS_MicroAptiv_UP_0_0_synth_1
reset_run mipsfpga_test2_axi_bram_ctrl_1_0_synth_1
reset_run mipsfpga_test2_blk_mem_gen_0_1_synth_1
reset_run mipsfpga_test2_axi_uart16550_0_1_synth_1
reset_run mipsfpga_test2_xlconcat_0_1_synth_1
reset_run mipsfpga_test2_util_vector_logic_0_0_synth_1
save_bd_design
Wrote  : <E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.srcs/sources_1/bd/mipsfpga_test2/mipsfpga_test2.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jun 08 17:48:36 2018] Launched mipsfpga_test2_MIPS_MicroAptiv_UP_0_0_synth_1, mipsfpga_test2_axi_bram_ctrl_1_0_synth_1, mipsfpga_test2_blk_mem_gen_0_1_synth_1, mipsfpga_test2_axi_uart16550_0_1_synth_1, mipsfpga_test2_xlconcat_0_1_synth_1, mipsfpga_test2_xlconstant_0_0_synth_1, mipsfpga_test2_xlconstant_0_1_synth_1, mipsfpga_test2_xlconstant_0_2_synth_1, mipsfpga_test2_clk_wiz_0_0_synth_1, mipsfpga_test2_util_vector_logic_0_0_synth_1, mipsfpga_test2_util_vector_logic_0_1_synth_1, mipsfpga_test2_util_ds_buf_0_0_synth_1, mipsfpga_test2_xlconstant_0_3_synth_1, mipsfpga_test2_mig_7series_0_0_synth_1, mipsfpga_test2_util_vector_logic_2_0_synth_1, mipsfpga_test2_PWM_w_Int_1_0_synth_1, mipsfpga_test2_axi_tft_0_0_synth_1, mipsfpga_test2_auto_ds_0_synth_1, mipsfpga_test2_auto_pc_0_synth_1, mipsfpga_test2_auto_cc_0_synth_1, mipsfpga_test2_auto_ds_1_synth_1, mipsfpga_test2_auto_ds_2_synth_1, mipsfpga_test2_auto_pc_1_synth_1, mipsfpga_test2_auto_ds_3_synth_1, mipsfpga_test2_auto_pc_2_synth_1, mipsfpga_test2_auto_ds_4_synth_1, mipsfpga_test2_auto_pc_3_synth_1, mipsfpga_test2_auto_us_0_synth_1, mipsfpga_test2_auto_us_1_synth_1, synth_1...
Run output will be captured here:
mipsfpga_test2_MIPS_MicroAptiv_UP_0_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_MIPS_MicroAptiv_UP_0_0_synth_1/runme.log
mipsfpga_test2_axi_bram_ctrl_1_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_axi_bram_ctrl_1_0_synth_1/runme.log
mipsfpga_test2_blk_mem_gen_0_1_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_blk_mem_gen_0_1_synth_1/runme.log
mipsfpga_test2_axi_uart16550_0_1_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_axi_uart16550_0_1_synth_1/runme.log
mipsfpga_test2_xlconcat_0_1_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_xlconcat_0_1_synth_1/runme.log
mipsfpga_test2_xlconstant_0_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_xlconstant_0_0_synth_1/runme.log
mipsfpga_test2_xlconstant_0_1_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_xlconstant_0_1_synth_1/runme.log
mipsfpga_test2_xlconstant_0_2_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_xlconstant_0_2_synth_1/runme.log
mipsfpga_test2_clk_wiz_0_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_clk_wiz_0_0_synth_1/runme.log
mipsfpga_test2_util_vector_logic_0_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_util_vector_logic_0_0_synth_1/runme.log
mipsfpga_test2_util_vector_logic_0_1_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_util_vector_logic_0_1_synth_1/runme.log
mipsfpga_test2_util_ds_buf_0_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_util_ds_buf_0_0_synth_1/runme.log
mipsfpga_test2_xlconstant_0_3_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_xlconstant_0_3_synth_1/runme.log
mipsfpga_test2_mig_7series_0_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_mig_7series_0_0_synth_1/runme.log
mipsfpga_test2_util_vector_logic_2_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_util_vector_logic_2_0_synth_1/runme.log
mipsfpga_test2_PWM_w_Int_1_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_PWM_w_Int_1_0_synth_1/runme.log
mipsfpga_test2_axi_tft_0_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_axi_tft_0_0_synth_1/runme.log
mipsfpga_test2_auto_ds_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_auto_ds_0_synth_1/runme.log
mipsfpga_test2_auto_pc_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_auto_pc_0_synth_1/runme.log
mipsfpga_test2_auto_cc_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_auto_cc_0_synth_1/runme.log
mipsfpga_test2_auto_ds_1_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_auto_ds_1_synth_1/runme.log
mipsfpga_test2_auto_ds_2_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_auto_ds_2_synth_1/runme.log
mipsfpga_test2_auto_pc_1_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_auto_pc_1_synth_1/runme.log
mipsfpga_test2_auto_ds_3_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_auto_ds_3_synth_1/runme.log
mipsfpga_test2_auto_pc_2_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_auto_pc_2_synth_1/runme.log
mipsfpga_test2_auto_ds_4_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_auto_ds_4_synth_1/runme.log
mipsfpga_test2_auto_pc_3_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_auto_pc_3_synth_1/runme.log
mipsfpga_test2_auto_us_0_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_auto_us_0_synth_1/runme.log
mipsfpga_test2_auto_us_1_synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/mipsfpga_test2_auto_us_1_synth_1/runme.log
synth_1: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/synth_1/runme.log
[Fri Jun 08 17:48:41 2018] Launched impl_1...
Run output will be captured here: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 1469.504 ; gain = 0.000
update_files -from_files E:/Peripheral_Interface_lab/ram_init.coe -to_files E:/Peripheral_Interface_lab/MIPSfpga_uart_irq/LED_Soc.srcs/sources_1/new/ram_init.coe -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'E:/Peripheral_Interface_lab/MIPSfpga_uart_irq/LED_Soc.srcs/sources_1/new/ram_init.coe' with file 'E:/Peripheral_Interface_lab/ram_init.coe'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jun 08 21:12:17 2018] Launched synth_1...
Run output will be captured here: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/synth_1/runme.log
[Fri Jun 08 21:12:17 2018] Launched impl_1...
Run output will be captured here: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jun 08 21:55:52 2018] Launched synth_1...
Run output will be captured here: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/synth_1/runme.log
[Fri Jun 08 21:55:52 2018] Launched impl_1...
Run output will be captured here: E:/Peripheral_Interface_lab/mipsfpga_test2/mipsfpga_test2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1484.551 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 08 23:05:00 2018...
