/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  reg [4:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [13:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_42z;
  wire [14:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [25:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[141] | in_data[190]);
  assign celloutsig_1_3z = ~(celloutsig_1_1z[1] | celloutsig_1_1z[0]);
  assign celloutsig_1_7z = ~(in_data[138] | celloutsig_1_2z);
  assign celloutsig_1_18z = ~(celloutsig_1_17z | celloutsig_1_15z);
  assign celloutsig_1_19z = ~(celloutsig_1_15z | celloutsig_1_13z);
  assign celloutsig_0_7z = ~(celloutsig_0_27z | celloutsig_0_6z[0]);
  assign celloutsig_0_12z = ~(celloutsig_0_1z | celloutsig_0_6z[0]);
  assign celloutsig_0_17z = ~(celloutsig_0_10z | celloutsig_0_5z[0]);
  assign celloutsig_0_18z = ~(celloutsig_0_6z[1] | celloutsig_0_6z[3]);
  assign celloutsig_0_30z = ~(1'h1 | 1'h1);
  assign celloutsig_0_42z = ~(celloutsig_0_11z ^ celloutsig_0_0z);
  assign celloutsig_1_2z = ~(in_data[116] ^ celloutsig_1_1z[2]);
  assign celloutsig_1_15z = ~(celloutsig_1_1z[2] ^ celloutsig_1_1z[1]);
  assign celloutsig_0_1z = ~(in_data[43] ^ in_data[39]);
  assign celloutsig_0_13z = ~(celloutsig_0_5z[0] ^ celloutsig_0_0z);
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 12'h000;
    else _00_ <= { celloutsig_0_19z[10:2], celloutsig_0_29z, celloutsig_0_35z, celloutsig_0_13z };
  reg [19:0] _18_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _18_ <= 20'h00000;
    else _18_ <= { celloutsig_0_48z[9:5], celloutsig_0_13z, celloutsig_0_13z, 1'h1, celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_42z, celloutsig_0_30z, celloutsig_0_30z, celloutsig_0_34z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_27z, celloutsig_0_7z };
  assign out_data[19:0] = _18_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 5'h00;
    else _01_ <= { celloutsig_0_6z[3:1], celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_33z = { _01_[3:0], celloutsig_0_11z, 1'h1, celloutsig_0_7z } / { 1'h1, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_30z, celloutsig_0_18z, celloutsig_0_4z };
  assign celloutsig_0_48z = { celloutsig_0_19z[13:6], celloutsig_0_38z, celloutsig_0_6z, celloutsig_0_29z, celloutsig_0_27z } / { 1'h1, _00_[10:2], celloutsig_0_1z, celloutsig_0_26z };
  assign celloutsig_0_5z = { in_data[65], celloutsig_0_1z, celloutsig_0_1z } / { 1'h1, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_1z = in_data[105:103] / { 1'h1, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z } / { 1'h1, celloutsig_1_1z[1:0], celloutsig_1_0z };
  assign celloutsig_1_8z = { in_data[187:165], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, in_data[135:116], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_5z } / { 1'h1, in_data[7:5] };
  assign celloutsig_1_11z = { celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_3z } / { 1'h1, in_data[145:144] };
  assign celloutsig_0_19z = { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, _01_ } / { 1'h1, celloutsig_0_11z, 1'h1, celloutsig_0_0z, celloutsig_0_6z, 1'h1, celloutsig_0_12z, celloutsig_0_11z, 1'h1, celloutsig_0_17z, celloutsig_0_27z };
  assign celloutsig_0_26z = celloutsig_0_19z[9:6] / { 2'h3, celloutsig_0_17z, celloutsig_0_13z };
  assign celloutsig_0_0z = in_data[55:19] && in_data[72:36];
  assign celloutsig_0_34z = 1'h1 && { celloutsig_0_19z[9:1], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_35z = { celloutsig_0_33z[2:1], celloutsig_0_17z } && { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_29z };
  assign celloutsig_1_5z = { celloutsig_1_4z[1], celloutsig_1_0z, celloutsig_1_2z } && celloutsig_1_4z[2:0];
  assign celloutsig_1_6z = in_data[118:112] && { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_9z } && { celloutsig_1_8z[6], celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_1_17z = in_data[168:155] && { celloutsig_1_8z[9:1], celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_0_10z = { celloutsig_0_5z[0], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_1z } && { celloutsig_0_6z, celloutsig_0_27z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_6z[1:0], celloutsig_0_10z, celloutsig_0_27z } && { celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_2z = { in_data[33:29], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } && { in_data[85:77], celloutsig_0_1z };
  assign celloutsig_0_29z = in_data[81:57] && 1'h1;
  assign celloutsig_0_27z = celloutsig_0_2z & ~(celloutsig_0_1z);
  assign celloutsig_0_38z = celloutsig_0_24z & ~(celloutsig_0_29z);
  assign celloutsig_0_4z = celloutsig_0_0z & ~(celloutsig_0_1z);
  assign celloutsig_1_9z = celloutsig_1_4z[2] & ~(celloutsig_1_3z);
  assign celloutsig_1_13z = celloutsig_1_2z & ~(celloutsig_1_4z[0]);
  assign celloutsig_0_8z = celloutsig_0_1z & ~(celloutsig_0_4z);
  assign celloutsig_0_24z = celloutsig_0_12z & ~(celloutsig_0_2z);
  assign { out_data[128], out_data[96], out_data[46:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z };
endmodule
