//-----------------------------------------------
// System Verilog run file for lab06
//------------------------------------------------

typedefs.sv
alu.sv // compile src file
alu_test.sv            // compile top level module
