# Real-Time-Clock-Implementation-in-Verilog

This repository contains the dut and testbench codes to implement real time clock in verilog with results.



This image shows the simulation for complete 12hr run of the dut.
![image](https://github.com/user-attachments/assets/625a3578-53cb-431f-bf00-bf46c8132207)


This image shows the updation of minutes counter after seconds counter reach 59sec.
![updation of sec and min counter](https://github.com/user-attachments/assets/0abec180-8265-48fe-9f2b-aaa8bec6bdf5)


This image shows the updation of Hours counter after minutes counter reach 59min.
![updation of hour counter](https://github.com/user-attachments/assets/aea63802-4b63-4f35-9c55-3ca6753d009a)
