* # FILE NAME: /NFS/STAK/STUDENTS/G/GOYNESE/CADENCE/SIMULATION/256SRAM/         
* HSPICES/SCHEMATIC/NETLIST/256SRAM.C.RAW
* NETLIST OUTPUT FOR HSPICES.
* GENERATED ON MAR 18 16:42:00 2014
   
* GLOBAL NET DEFINITIONS
.GLOBAL VDD! 
* FILE NAME: ECE471_256SRAM_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: 256SRAM.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 18 16:42:00 2014.
   
XI309 NET210 NET209 BIT1 SE SUB1 
XI310 NET207 NET206 BIT2 SE SUB1 
XI311 NET222 NET221 BIT3 SE SUB1 
XI312 NET273 NET272 BIT4 SE SUB1 
XI313 NET276 NET275 BIT5 SE SUB1 
XI314 NET261 NET260 BIT6 SE SUB1 
XI315 NET768 NET767 BIT8 SE SUB1 
XI316 NET753 NET752 BIT9 SE SUB1 
XI317 NET702 NET701 BIT10 SE SUB1 
XI318 NET699 NET698 BIT11 SE SUB1 
XI319 NET714 NET713 BIT12 SE SUB1 
XI320 NET6 NET5 BIT13 SE SUB1 
XI321 NET45 NET44 BIT14 SE SUB1 
XI322 NET48 NET47 BIT15 SE SUB1 
XI323 NET33 NET32 BIT16 SE SUB1 
XI324 NET765 NET764 BIT7 SE SUB1 
XI308 NET481 NET484 NET460 NET457 NET568 NET565 NET589 NET592 NET319 NET316 
+NET340 NET343 NET232 NET235 NET211 NET208 S0 S1 S2 S3 DECODERNEW_G2 
XI276 ENW WR1 NET0179 SUB2 
XI277 ENW WR2 NET0177 SUB2 
XI278 ENW WR3 NET0181 SUB2 
XI279 ENW WR4 NET0183 SUB2 
XI280 ENW WR5 NET0185 SUB2 
XI281 ENW WR6 NET0187 SUB2 
XI282 ENW WR7 NET0104 SUB2 
XI283 ENW WR8 NET0175 SUB2 
XI284 ENW WR9 NET0191 SUB2 
XI285 ENW WR10 NET0193 SUB2 
XI286 ENW WR11 NET0113 SUB2 
XI288 ENW WR13 NET0116 SUB2 
XI289 ENW WR14 NET0119 SUB2 
XI290 ENW WR15 NET0122 SUB2 
XI291 ENW WR16 NET0125 SUB2 
XI292 ENW WR16 NET33 SUB2 
XI293 ENW WR15 NET48 SUB2 
XI294 ENW WR14 NET45 SUB2 
XI295 ENW WR13 NET6 SUB2 
XI296 ENW WR12 NET714 SUB2 
XI297 ENW WR11 NET699 SUB2 
XI298 ENW WR10 NET702 SUB2 
XI299 ENW WR9 NET753 SUB2 
XI300 ENW WR8 NET768 SUB2 
XI301 ENW WR7 NET765 SUB2 
XI302 ENW WR6 NET261 SUB2 
XI303 ENW WR5 NET276 SUB2 
XI304 ENW WR4 NET273 SUB2 
XI305 ENW WR3 NET222 SUB2 
XI306 ENW WR2 NET207 SUB2 
XI307 ENW WR1 NET210 SUB2 
XI261 NET0177 NET206 INV_1 
XI260 NET0179 NET209 INV_1 
XI262 NET0181 NET221 INV_1 
XI263 NET0183 NET272 INV_1 
XI264 NET0185 NET275 INV_1 
XI265 NET0187 NET260 INV_1 
XI266 NET0104 NET764 INV_1 
XI267 NET0175 NET767 INV_1 
XI268 NET0191 NET752 INV_1 
XI269 NET0193 NET701 INV_1 
XI270 NET0113 NET698 INV_1 
XI271 WR12 NET713 INV_1 
XI272 NET0116 NET5 INV_1 
XI273 NET0119 NET44 INV_1 
XI274 NET0122 NET47 INV_1 
XI275 NET0125 NET32 INV_1 
XI255 NET6 NET5 NET211 SRAMCELL_G3 
XI254 NET6 NET5 NET208 SRAMCELL_G3 
XI253 NET6 NET5 NET235 SRAMCELL_G3 
XI252 NET6 NET5 NET232 SRAMCELL_G3 
XI251 NET48 NET47 NET235 SRAMCELL_G3 
XI250 NET45 NET44 NET235 SRAMCELL_G3 
XI249 NET45 NET44 NET232 SRAMCELL_G3 
XI248 NET48 NET47 NET232 SRAMCELL_G3 
XI247 NET33 NET32 NET232 SRAMCELL_G3 
XI246 NET33 NET32 NET235 SRAMCELL_G3 
XI245 NET33 NET32 NET208 SRAMCELL_G3 
XI244 NET33 NET32 NET211 SRAMCELL_G3 
XI243 NET48 NET47 NET211 SRAMCELL_G3 
XI242 NET45 NET44 NET211 SRAMCELL_G3 
XI241 NET45 NET44 NET208 SRAMCELL_G3 
XI240 NET48 NET47 NET208 SRAMCELL_G3 
XI239 NET48 NET47 NET343 SRAMCELL_G3 
XI238 NET45 NET44 NET343 SRAMCELL_G3 
XI237 NET45 NET44 NET340 SRAMCELL_G3 
XI236 NET48 NET47 NET340 SRAMCELL_G3 
XI235 NET33 NET32 NET340 SRAMCELL_G3 
XI234 NET33 NET32 NET343 SRAMCELL_G3 
XI233 NET33 NET32 NET316 SRAMCELL_G3 
XI232 NET33 NET32 NET319 SRAMCELL_G3 
XI231 NET48 NET47 NET319 SRAMCELL_G3 
XI230 NET45 NET44 NET319 SRAMCELL_G3 
XI229 NET45 NET44 NET316 SRAMCELL_G3 
XI228 NET48 NET47 NET316 SRAMCELL_G3 
XI227 NET6 NET5 NET319 SRAMCELL_G3 
XI226 NET6 NET5 NET316 SRAMCELL_G3 
XI225 NET6 NET5 NET343 SRAMCELL_G3 
XI224 NET6 NET5 NET340 SRAMCELL_G3 
XI223 NET48 NET47 NET565 SRAMCELL_G3 
XI222 NET6 NET5 NET568 SRAMCELL_G3 
XI221 NET6 NET5 NET565 SRAMCELL_G3 
XI220 NET6 NET5 NET592 SRAMCELL_G3 
XI219 NET6 NET5 NET589 SRAMCELL_G3 
XI218 NET6 NET5 NET460 SRAMCELL_G3 
XI217 NET6 NET5 NET457 SRAMCELL_G3 
XI216 NET6 NET5 NET484 SRAMCELL_G3 
XI215 NET6 NET5 NET481 SRAMCELL_G3 
XI214 NET48 NET47 NET484 SRAMCELL_G3 
XI213 NET45 NET44 NET484 SRAMCELL_G3 
XI212 NET45 NET44 NET481 SRAMCELL_G3 
XI211 NET48 NET47 NET481 SRAMCELL_G3 
XI210 NET33 NET32 NET481 SRAMCELL_G3 
XI209 NET33 NET32 NET484 SRAMCELL_G3 
XI208 NET33 NET32 NET457 SRAMCELL_G3 
XI207 NET33 NET32 NET460 SRAMCELL_G3 
XI206 NET48 NET47 NET460 SRAMCELL_G3 
XI205 NET45 NET44 NET460 SRAMCELL_G3 
XI204 NET45 NET44 NET457 SRAMCELL_G3 
XI203 NET48 NET47 NET457 SRAMCELL_G3 
XI202 NET48 NET47 NET592 SRAMCELL_G3 
XI201 NET45 NET44 NET592 SRAMCELL_G3 
XI200 NET45 NET44 NET589 SRAMCELL_G3 
XI199 NET48 NET47 NET589 SRAMCELL_G3 
XI198 NET33 NET32 NET589 SRAMCELL_G3 
XI197 NET33 NET32 NET592 SRAMCELL_G3 
XI196 NET33 NET32 NET565 SRAMCELL_G3 
XI195 NET33 NET32 NET568 SRAMCELL_G3 
XI194 NET48 NET47 NET568 SRAMCELL_G3 
XI193 NET45 NET44 NET568 SRAMCELL_G3 
XI192 NET45 NET44 NET565 SRAMCELL_G3 
XI191 NET768 NET767 NET592 SRAMCELL_G3 
XI190 NET765 NET764 NET592 SRAMCELL_G3 
XI189 NET765 NET764 NET589 SRAMCELL_G3 
XI188 NET768 NET767 NET589 SRAMCELL_G3 
XI95 NET207 NET206 NET208 SRAMCELL_G3 
XI94 NET210 NET209 NET208 SRAMCELL_G3 
XI93 NET210 NET209 NET211 SRAMCELL_G3 
XI92 NET207 NET206 NET211 SRAMCELL_G3 
XI91 NET222 NET221 NET211 SRAMCELL_G3 
XI90 NET222 NET221 NET208 SRAMCELL_G3 
XI89 NET222 NET221 NET235 SRAMCELL_G3 
XI88 NET222 NET221 NET232 SRAMCELL_G3 
XI87 NET207 NET206 NET232 SRAMCELL_G3 
XI86 NET210 NET209 NET232 SRAMCELL_G3 
XI85 NET210 NET209 NET235 SRAMCELL_G3 
XI84 NET207 NET206 NET235 SRAMCELL_G3 
XI83 NET276 NET275 NET235 SRAMCELL_G3 
XI82 NET273 NET272 NET235 SRAMCELL_G3 
XI81 NET273 NET272 NET232 SRAMCELL_G3 
XI80 NET276 NET275 NET232 SRAMCELL_G3 
XI79 NET261 NET260 NET232 SRAMCELL_G3 
XI78 NET261 NET260 NET235 SRAMCELL_G3 
XI77 NET261 NET260 NET208 SRAMCELL_G3 
XI76 NET261 NET260 NET211 SRAMCELL_G3 
XI75 NET276 NET275 NET211 SRAMCELL_G3 
XI74 NET273 NET272 NET211 SRAMCELL_G3 
XI73 NET273 NET272 NET208 SRAMCELL_G3 
XI72 NET276 NET275 NET208 SRAMCELL_G3 
XI71 NET276 NET275 NET343 SRAMCELL_G3 
XI70 NET273 NET272 NET343 SRAMCELL_G3 
XI69 NET273 NET272 NET340 SRAMCELL_G3 
XI68 NET276 NET275 NET340 SRAMCELL_G3 
XI67 NET261 NET260 NET340 SRAMCELL_G3 
XI66 NET261 NET260 NET343 SRAMCELL_G3 
XI65 NET261 NET260 NET316 SRAMCELL_G3 
XI64 NET261 NET260 NET319 SRAMCELL_G3 
XI63 NET276 NET275 NET319 SRAMCELL_G3 
XI62 NET273 NET272 NET319 SRAMCELL_G3 
XI61 NET273 NET272 NET316 SRAMCELL_G3 
XI60 NET276 NET275 NET316 SRAMCELL_G3 
XI59 NET207 NET206 NET316 SRAMCELL_G3 
XI58 NET210 NET209 NET316 SRAMCELL_G3 
XI57 NET210 NET209 NET319 SRAMCELL_G3 
XI56 NET207 NET206 NET319 SRAMCELL_G3 
XI55 NET222 NET221 NET319 SRAMCELL_G3 
XI54 NET222 NET221 NET316 SRAMCELL_G3 
XI53 NET222 NET221 NET343 SRAMCELL_G3 
XI52 NET222 NET221 NET340 SRAMCELL_G3 
XI51 NET207 NET206 NET340 SRAMCELL_G3 
XI50 NET210 NET209 NET340 SRAMCELL_G3 
XI49 NET210 NET209 NET343 SRAMCELL_G3 
XI48 NET207 NET206 NET343 SRAMCELL_G3 
XI178 NET702 NET701 NET565 SRAMCELL_G3 
XI177 NET702 NET701 NET568 SRAMCELL_G3 
XI176 NET699 NET698 NET568 SRAMCELL_G3 
XI175 NET714 NET713 NET568 SRAMCELL_G3 
XI174 NET714 NET713 NET565 SRAMCELL_G3 
XI173 NET714 NET713 NET592 SRAMCELL_G3 
XI172 NET714 NET713 NET589 SRAMCELL_G3 
XI171 NET699 NET698 NET589 SRAMCELL_G3 
XI170 NET702 NET701 NET589 SRAMCELL_G3 
XI169 NET702 NET701 NET592 SRAMCELL_G3 
XI168 NET699 NET698 NET592 SRAMCELL_G3 
XI167 NET699 NET698 NET457 SRAMCELL_G3 
XI166 NET702 NET701 NET457 SRAMCELL_G3 
XI165 NET702 NET701 NET460 SRAMCELL_G3 
XI164 NET699 NET698 NET460 SRAMCELL_G3 
XI163 NET714 NET713 NET460 SRAMCELL_G3 
XI162 NET714 NET713 NET457 SRAMCELL_G3 
XI161 NET714 NET713 NET484 SRAMCELL_G3 
XI160 NET714 NET713 NET481 SRAMCELL_G3 
XI159 NET699 NET698 NET481 SRAMCELL_G3 
XI158 NET702 NET701 NET481 SRAMCELL_G3 
XI157 NET702 NET701 NET484 SRAMCELL_G3 
XI156 NET699 NET698 NET484 SRAMCELL_G3 
XI155 NET768 NET767 NET484 SRAMCELL_G3 
XI154 NET765 NET764 NET484 SRAMCELL_G3 
XI153 NET765 NET764 NET481 SRAMCELL_G3 
XI152 NET768 NET767 NET481 SRAMCELL_G3 
XI151 NET753 NET752 NET481 SRAMCELL_G3 
XI150 NET753 NET752 NET484 SRAMCELL_G3 
XI149 NET753 NET752 NET457 SRAMCELL_G3 
XI148 NET753 NET752 NET460 SRAMCELL_G3 
XI147 NET768 NET767 NET460 SRAMCELL_G3 
XI146 NET765 NET764 NET460 SRAMCELL_G3 
XI145 NET765 NET764 NET457 SRAMCELL_G3 
XI144 NET768 NET767 NET457 SRAMCELL_G3 
XI143 NET207 NET206 NET457 SRAMCELL_G3 
XI142 NET210 NET209 NET457 SRAMCELL_G3 
XI141 NET210 NET209 NET460 SRAMCELL_G3 
XI140 NET207 NET206 NET460 SRAMCELL_G3 
XI139 NET222 NET221 NET460 SRAMCELL_G3 
XI138 NET222 NET221 NET457 SRAMCELL_G3 
XI137 NET222 NET221 NET484 SRAMCELL_G3 
XI136 NET222 NET221 NET481 SRAMCELL_G3 
XI135 NET207 NET206 NET481 SRAMCELL_G3 
XI134 NET210 NET209 NET481 SRAMCELL_G3 
XI133 NET210 NET209 NET484 SRAMCELL_G3 
XI132 NET207 NET206 NET484 SRAMCELL_G3 
XI131 NET276 NET275 NET484 SRAMCELL_G3 
XI130 NET273 NET272 NET484 SRAMCELL_G3 
XI129 NET273 NET272 NET481 SRAMCELL_G3 
XI128 NET276 NET275 NET481 SRAMCELL_G3 
XI127 NET261 NET260 NET481 SRAMCELL_G3 
XI126 NET261 NET260 NET484 SRAMCELL_G3 
XI125 NET261 NET260 NET457 SRAMCELL_G3 
XI124 NET261 NET260 NET460 SRAMCELL_G3 
XI123 NET276 NET275 NET460 SRAMCELL_G3 
XI122 NET273 NET272 NET460 SRAMCELL_G3 
XI121 NET273 NET272 NET457 SRAMCELL_G3 
XI120 NET276 NET275 NET457 SRAMCELL_G3 
XI119 NET276 NET275 NET592 SRAMCELL_G3 
XI118 NET273 NET272 NET592 SRAMCELL_G3 
XI117 NET273 NET272 NET589 SRAMCELL_G3 
XI116 NET276 NET275 NET589 SRAMCELL_G3 
XI115 NET261 NET260 NET589 SRAMCELL_G3 
XI114 NET261 NET260 NET592 SRAMCELL_G3 
XI113 NET261 NET260 NET565 SRAMCELL_G3 
XI112 NET261 NET260 NET568 SRAMCELL_G3 
XI111 NET276 NET275 NET568 SRAMCELL_G3 
XI110 NET273 NET272 NET568 SRAMCELL_G3 
XI109 NET273 NET272 NET565 SRAMCELL_G3 
XI108 NET276 NET275 NET565 SRAMCELL_G3 
XI107 NET207 NET206 NET565 SRAMCELL_G3 
XI106 NET210 NET209 NET565 SRAMCELL_G3 
XI105 NET210 NET209 NET568 SRAMCELL_G3 
XI104 NET207 NET206 NET568 SRAMCELL_G3 
XI103 NET222 NET221 NET568 SRAMCELL_G3 
XI102 NET222 NET221 NET565 SRAMCELL_G3 
XI101 NET222 NET221 NET592 SRAMCELL_G3 
XI100 NET222 NET221 NET589 SRAMCELL_G3 
XI99 NET207 NET206 NET589 SRAMCELL_G3 
XI98 NET210 NET209 NET589 SRAMCELL_G3 
XI97 NET210 NET209 NET592 SRAMCELL_G3 
XI96 NET207 NET206 NET592 SRAMCELL_G3 
XI187 NET753 NET752 NET589 SRAMCELL_G3 
XI186 NET753 NET752 NET592 SRAMCELL_G3 
XI185 NET753 NET752 NET565 SRAMCELL_G3 
XI184 NET753 NET752 NET568 SRAMCELL_G3 
XI183 NET768 NET767 NET568 SRAMCELL_G3 
XI182 NET765 NET764 NET568 SRAMCELL_G3 
XI181 NET765 NET764 NET565 SRAMCELL_G3 
XI180 NET768 NET767 NET565 SRAMCELL_G3 
XI179 NET699 NET698 NET565 SRAMCELL_G3 
XI47 NET768 NET767 NET343 SRAMCELL_G3 
XI46 NET765 NET764 NET343 SRAMCELL_G3 
XI45 NET765 NET764 NET340 SRAMCELL_G3 
XI44 NET768 NET767 NET340 SRAMCELL_G3 
XI43 NET753 NET752 NET340 SRAMCELL_G3 
XI42 NET753 NET752 NET343 SRAMCELL_G3 
XI41 NET753 NET752 NET316 SRAMCELL_G3 
XI40 NET753 NET752 NET319 SRAMCELL_G3 
XI39 NET768 NET767 NET319 SRAMCELL_G3 
XI38 NET765 NET764 NET319 SRAMCELL_G3 
XI37 NET765 NET764 NET316 SRAMCELL_G3 
XI36 NET768 NET767 NET316 SRAMCELL_G3 
XI35 NET699 NET698 NET316 SRAMCELL_G3 
XI34 NET702 NET701 NET316 SRAMCELL_G3 
XI33 NET702 NET701 NET319 SRAMCELL_G3 
XI32 NET699 NET698 NET319 SRAMCELL_G3 
XI31 NET714 NET713 NET319 SRAMCELL_G3 
XI30 NET714 NET713 NET316 SRAMCELL_G3 
XI29 NET714 NET713 NET343 SRAMCELL_G3 
XI28 NET714 NET713 NET340 SRAMCELL_G3 
XI27 NET699 NET698 NET340 SRAMCELL_G3 
XI26 NET702 NET701 NET340 SRAMCELL_G3 
XI25 NET702 NET701 NET343 SRAMCELL_G3 
XI24 NET699 NET698 NET343 SRAMCELL_G3 
XI23 NET699 NET698 NET208 SRAMCELL_G3 
XI22 NET702 NET701 NET208 SRAMCELL_G3 
XI21 NET702 NET701 NET211 SRAMCELL_G3 
XI20 NET699 NET698 NET211 SRAMCELL_G3 
XI19 NET714 NET713 NET211 SRAMCELL_G3 
XI18 NET714 NET713 NET208 SRAMCELL_G3 
XI17 NET714 NET713 NET235 SRAMCELL_G3 
XI16 NET714 NET713 NET232 SRAMCELL_G3 
XI15 NET699 NET698 NET232 SRAMCELL_G3 
XI14 NET702 NET701 NET232 SRAMCELL_G3 
XI13 NET702 NET701 NET235 SRAMCELL_G3 
XI12 NET699 NET698 NET235 SRAMCELL_G3 
XI11 NET768 NET767 NET235 SRAMCELL_G3 
XI10 NET765 NET764 NET235 SRAMCELL_G3 
XI9 NET765 NET764 NET232 SRAMCELL_G3 
XI8 NET768 NET767 NET232 SRAMCELL_G3 
XI7 NET753 NET752 NET232 SRAMCELL_G3 
XI6 NET753 NET752 NET235 SRAMCELL_G3 
XI5 NET753 NET752 NET208 SRAMCELL_G3 
XI4 NET753 NET752 NET211 SRAMCELL_G3 
XI3 NET768 NET767 NET211 SRAMCELL_G3 
XI2 NET765 NET764 NET211 SRAMCELL_G3 
XI1 NET765 NET764 NET208 SRAMCELL_G3 
XI0 NET768 NET767 NET208 SRAMCELL_G3 
   
* FILE NAME: NCSU_DIGITAL_PARTS_INV_CMOS_SCH.S.
* SUBCIRCUIT FOR CELL: INV.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 18 16:42:00 2014.
   
* TERMINAL MAPPING: A = A
*                   Y = Y
.SUBCKT INV_1 A Y 
M0 Y A 0 0  TSMC25DN  L=(240E-9) W=(360E-9) AD=+2.16000000E-13 
+AS=+2.16000000E-13 PD=+1.92000000E-06 PS=+1.92000000E-06 OFF 
M1 Y A VDD! VDD!  TSMC25DP  L=(240E-9) W=(360E-9) AD=+2.16000000E-13 
+AS=+2.16000000E-13 PD=+1.92000000E-06 PS=+1.92000000E-06 OFF 
   
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dP" PMOS 
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dN" NMOS 
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS INV_1 
   
   
   
* FILE NAME: ECE471_SRAMCELL_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: SRAMCELL.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 18 16:42:00 2014.
   
* TERMINAL MAPPING: BL = BL
*                   BLBAR = BLBAR
*                   WL = WL
.SUBCKT SRAMCELL_G3 BL BLBAR WL 
MN2 BL WL NET030 0  TSMC25DN  L=240E-9 W=360E-9 AD=216E-15 AS=216E-15 
+PD=1.92E-6 PS=1.92E-6 M=1 
MN3 NET049 WL BLBAR 0  TSMC25DN  L=240E-9 W=360E-9 AD=216E-15 AS=216E-15 
+PD=1.92E-6 PS=1.92E-6 M=1 
MN0 NET030 NET049 0 0  TSMC25DN  L=240E-9 W=360E-9 AD=216E-15 AS=216E-15 
+PD=1.92E-6 PS=1.92E-6 M=1 
MN1 0 NET030 NET049 0  TSMC25DN  L=240E-9 W=360E-9 AD=216E-15 AS=216E-15 
+PD=1.92E-6 PS=1.92E-6 M=1 
MP0 NET030 NET049 VDD! VDD!  TSMC25DP  L=240E-9 W=360E-9 AD=216E-15 AS=216E-15 
+PD=1.92E-6 PS=1.92E-6 M=1 
MP1 VDD! NET030 NET049 VDD!  TSMC25DP  L=240E-9 W=360E-9 AD=216E-15 AS=216E-15 
+PD=1.92E-6 PS=1.92E-6 M=1 
   
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS SRAMCELL_G3 
* FILE NAME: ECE471_DECODERNEW_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: DECODERNEW.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 18 16:42:00 2014.
   
* TERMINAL MAPPING: 0O = 5
*                   1O = 16
*                   2O = 4
*                   3O = 15
*                   4O = 13
*                   5O = 14
*                   6O = 11
*                   7O = 12
*                   8O = 10
*                   9O = 9
*                   10O = 8
*                   11O = 7
*                   12O = 1
*                   13O = 6
*                   14O = 2
*                   15O = 3
*                   S0 = S0
*                   S1 = S1
*                   S2 = S2
*                   S3 = S3
.SUBCKT DECODERNEW_G2 5 16 4 15 13 14 11 12 10 9 8 7 1 6 2 3 S0 S1 S2 S3 
XI35 S3 NS3 INVERTER2_G1 
XI34 S2 NS2 INVERTER2_G1 
XI33 S1 NS1 INVERTER2_G1 
XI32 S0 NS0 INVERTER2_G1 
XI31 S0 S1 S2 S3 3 AND4_1 
XI30 NS0 S1 S2 S3 2 AND4_1 
XI29 S0 NS1 S2 S3 6 AND4_1 
XI28 NS0 NS1 S2 S3 1 AND4_1 
XI20 NS0 NS1 S2 NS3 13 AND4_1 
XI19 S0 S1 NS2 NS3 15 AND4_1 
XI18 NS0 S1 NS2 NS3 4 AND4_1 
XI17 S0 NS1 NS2 NS3 16 AND4_1 
XI16 NS0 NS1 NS2 NS3 5 AND4_1 
XI21 S0 NS1 S2 NS3 14 AND4_1 
XI22 NS0 S1 S2 NS3 11 AND4_1 
XI27 S0 S1 NS2 S3 7 AND4_1 
XI26 NS0 S1 NS2 S3 8 AND4_1 
XI25 S0 NS1 NS2 S3 9 AND4_1 
XI24 NS0 NS1 NS2 S3 10 AND4_1 
XI23 S0 S1 S2 NS3 12 AND4_1 
   
   
* FILE NAME: NCSU_DIGITAL_PARTS_AND4_CMOS_SCH.S.
* SUBCIRCUIT FOR CELL: AND4.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 18 16:42:00 2014.
   
* TERMINAL MAPPING: A = A
*                   B = B
*                   C = C
*                   D = D
*                   Y = Y
.SUBCKT AND4_1 A B C D Y 
M7 NET37 NET47 VDD! VDD!  TSMC25DP  L=(240E-9) W=(3.84E-6) AD=+2.30400000E-12 
+AS=+2.30400000E-12 PD=+8.88000000E-06 PS=+8.88000000E-06 OFF 
M6 Y NET44 NET37 VDD!  TSMC25DP  L=(240E-9) W=(3.84E-6) AD=+2.30400000E-12 
+AS=+2.30400000E-12 PD=+8.88000000E-06 PS=+8.88000000E-06 OFF 
M1 NET44 C VDD! VDD!  TSMC25DP  L=(240E-9) W=(3.84E-6) AD=+2.30400000E-12 
+AS=+2.30400000E-12 PD=+8.88000000E-06 PS=+8.88000000E-06 OFF 
M0 NET44 D VDD! VDD!  TSMC25DP  L=(240E-9) W=(3.84E-6) AD=+2.30400000E-12 
+AS=+2.30400000E-12 PD=+8.88000000E-06 PS=+8.88000000E-06 OFF 
M9 NET47 A VDD! VDD!  TSMC25DP  L=(240E-9) W=(3.84E-6) AD=+2.30400000E-12 
+AS=+2.30400000E-12 PD=+8.88000000E-06 PS=+8.88000000E-06 OFF 
M8 NET47 B VDD! VDD!  TSMC25DP  L=(240E-9) W=(3.84E-6) AD=+2.30400000E-12 
+AS=+2.30400000E-12 PD=+8.88000000E-06 PS=+8.88000000E-06 OFF 
M5 Y NET44 0 0  TSMC25DN  L=(240E-9) W=(1.92E-6) AD=+1.15200000E-12 
+AS=+1.15200000E-12 PD=+5.04000000E-06 PS=+5.04000000E-06 OFF 
M4 Y NET47 0 0  TSMC25DN  L=(240E-9) W=(1.92E-6) AD=+1.15200000E-12 
+AS=+1.15200000E-12 PD=+5.04000000E-06 PS=+5.04000000E-06 OFF 
M11 NET68 B 0 0  TSMC25DN  L=(240E-9) W=(1.92E-6) AD=+1.15200000E-12 
+AS=+1.15200000E-12 PD=+5.04000000E-06 PS=+5.04000000E-06 OFF 
M10 NET47 A NET68 0  TSMC25DN  L=(240E-9) W=(1.92E-6) AD=+1.15200000E-12 
+AS=+1.15200000E-12 PD=+5.04000000E-06 PS=+5.04000000E-06 OFF 
M2 NET44 C NET59 0  TSMC25DN  L=(240E-9) W=(1.92E-6) AD=+1.15200000E-12 
+AS=+1.15200000E-12 PD=+5.04000000E-06 PS=+5.04000000E-06 OFF 
M3 NET59 D 0 0  TSMC25DN  L=(240E-9) W=(1.92E-6) AD=+1.15200000E-12 
+AS=+1.15200000E-12 PD=+5.04000000E-06 PS=+5.04000000E-06 OFF 
   
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dN" NMOS 
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dP" PMOS 
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS AND4_1 
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS DECODERNEW_G2 
* FILE NAME: ECE471_SENSEAMPLIFIER_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: SENSEAMPLIFIER.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 18 16:42:00 2014.
   
* TERMINAL MAPPING: IN = IN
*                   INBAR = INBAR
*                   OUT = OUT
*                   SE = SE
.SUBCKT SUB1 IN INBAR OUT SE 
MN1 NET20 INBAR NET16 0  TSMC25DN  L=240E-9 W=960E-9 AD=576E-15 AS=576E-15 
+PD=3.12E-6 PS=3.12E-6 M=1 
MN0 NET17 IN NET20 0  TSMC25DN  L=240E-9 W=960E-9 AD=576E-15 AS=576E-15 
+PD=3.12E-6 PS=3.12E-6 M=1 
MN4 OUT NET9 0 0  TSMC25DN  L=240E-9 W=960E-9 AD=576E-15 AS=576E-15 PD=3.12E-6 
+PS=3.12E-6 M=1 
MN3 NET9 NET16 0 0  TSMC25DN  L=240E-9 W=960E-9 AD=576E-15 AS=576E-15 
+PD=3.12E-6 PS=3.12E-6 M=1 
MN2 NET20 SE 0 0  TSMC25DN  L=240E-9 W=960E-9 AD=576E-15 AS=576E-15 PD=3.12E-6 
+PS=3.12E-6 M=1 
MP1 VDD! NET17 NET17 VDD!  TSMC25DP  L=240E-9 W=1.92E-6 AD=1.152E-12 
+AS=1.152E-12 PD=5.04E-6 PS=5.04E-6 M=1 
MP0 NET16 NET17 VDD! VDD!  TSMC25DP  L=240E-9 W=1.92E-6 AD=1.152E-12 
+AS=1.152E-12 PD=5.04E-6 PS=5.04E-6 M=1 
MP3 OUT NET9 VDD! VDD!  TSMC25DP  L=240E-9 W=1.92E-6 AD=1.152E-12 AS=1.152E-12 
+PD=5.04E-6 PS=5.04E-6 M=1 
MP2 NET9 NET16 VDD! VDD!  TSMC25DP  L=240E-9 W=1.92E-6 AD=1.152E-12 
+AS=1.152E-12 PD=5.04E-6 PS=5.04E-6 M=1 
   
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS SUB1 
* FILE NAME: ECE471_INVERTER2_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: INVERTER2.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 18 16:42:00 2014.
   
* TERMINAL MAPPING: IN = IN
*                   OUT = OUT
.SUBCKT INVERTER2_G1 IN OUT 
MN0 OUT IN 0 0  TSMC25DN  L=240E-9 W=2.4E-6 AD=1.44E-12 AS=1.44E-12 PD=6E-6 
+PS=6E-6 M=1 
MP0 OUT IN VDD! VDD!  TSMC25DP  L=240E-9 W=4.8E-6 AD=2.88E-12 AS=2.88E-12 
+PD=10.8E-6 PS=10.8E-6 M=1 
   
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS INVERTER2_G1 
* FILE NAME: ECE471_TRISTATEBUFFER_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: TRISTATEBUFFER.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 18 16:42:00 2014.
   
* TERMINAL MAPPING: EN = EN
*                   IN = IN
*                   OUT = OUT
.SUBCKT SUB2 EN IN OUT 
XI4 EN ENBAR INV_1 
MP1 OUT ENBAR NET9 VDD!  TSMC25DP  L=240E-9 W=1.92E-6 AD=1.152E-12 
+AS=1.152E-12 PD=5.04E-6 PS=5.04E-6 M=1 
MP0 NET26 IN VDD! VDD!  TSMC25DP  L=240E-9 W=960E-9 AD=576E-15 AS=576E-15 
+PD=3.12E-6 PS=3.12E-6 M=1 
MP2 NET9 NET26 VDD! VDD!  TSMC25DP  L=240E-9 W=1.92E-6 AD=1.152E-12 
+AS=1.152E-12 PD=5.04E-6 PS=5.04E-6 M=1 
MN2 OUT EN NET22 0  TSMC25DN  L=240E-9 W=960E-9 AD=576E-15 AS=576E-15 
+PD=3.12E-6 PS=3.12E-6 M=1 
MN1 NET22 NET26 0 0  TSMC25DN  L=240E-9 W=960E-9 AD=576E-15 AS=576E-15 
+PD=3.12E-6 PS=3.12E-6 M=1 
MN0 NET26 IN 0 0  TSMC25DN  L=240E-9 W=480E-9 AD=288E-15 AS=288E-15 PD=2.16E-6 
+PS=2.16E-6 M=1 
   
   
* FILE NAME: NCSU_DIGITAL_PARTS_INV_CMOS_SCH.S.
* SUBCIRCUIT FOR CELL: INV.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 18 16:42:00 2014.
   
* TERMINAL MAPPING: A = A
*                   Y = Y
.SUBCKT INV_1 A Y 
M0 Y A 0 0  TSMC25DN  L=(240E-9) W=(360E-9) AD=+2.16000000E-13 
+AS=+2.16000000E-13 PD=+1.92000000E-06 PS=+1.92000000E-06 OFF 
M1 Y A VDD! VDD!  TSMC25DP  L=(240E-9) W=(360E-9) AD=+2.16000000E-13 
+AS=+2.16000000E-13 PD=+1.92000000E-06 PS=+1.92000000E-06 OFF 
   
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dP" PMOS 
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dN" NMOS 
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS INV_1 
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS SUB2 
   
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dN" NMOS 
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dP" PMOS 
   
* INCLUDE FILES
   
   
   
   
   
   
* END OF NETLIST
.TEMP    25.0000    
.OP
.save
.OPTION  INGOLD=2 ARTIST=2 PSF=2
+        PROBE=0
.END
