<stg><name>crypto_aead_encrypt_Pipeline_VITIS_LOOP_29_12</name>


<trans_list>

<trans id="51" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %xor_ln80_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %xor_ln80

]]></Node>
<StgValue><ssdm name="xor_ln80_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln28 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc.i48

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.i48:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i48:1 %icmp_ln29 = icmp_eq  i4 %i_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i48:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i48:3 %add_ln29 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i48:4 %br_ln29 = br i1 %icmp_ln29, void %for.inc.i48.split, void %STOREBYTES.exit49.exitStub

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="4">
<![CDATA[
for.inc.i48.split:0 %trunc_ln29 = trunc i4 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="4">
<![CDATA[
for.inc.i48.split:3 %trunc_ln29_1 = trunc i4 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln29_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc.i48.split:4 %shl_ln29_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln29_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln29_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i48.split:5 %sub_ln29 = sub i6 56, i6 %shl_ln29_2

]]></Node>
<StgValue><ssdm name="sub_ln29"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i48.split:6 %zext_ln29 = zext i6 %sub_ln29

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i48.split:7 %lshr_ln29 = lshr i64 %xor_ln80_read, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="lshr_ln29"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="64">
<![CDATA[
for.inc.i48.split:8 %trunc_ln29_2 = trunc i64 %lshr_ln29

]]></Node>
<StgValue><ssdm name="trunc_ln29_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.inc.i48.split:9 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc.i48.split:17 %switch_ln29 = switch i2 %trunc_ln29, void %arrayidx.i455210.case.3, i2 0, void %arrayidx.i455210.case.0, i2 1, void %arrayidx.i455210.case.1, i2 2, void %arrayidx.i455210.case.2

]]></Node>
<StgValue><ssdm name="switch_ln29"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.i455210.exit:0 %store_ln28 = store i4 %add_ln29, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i455210.exit:1 %br_ln29 = br void %for.inc.i48

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0">
<![CDATA[
STOREBYTES.exit49.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i48.split:1 %specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln28"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i48.split:2 %specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.i48.split:10 %or_ln29_2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 1, i1 %tmp

]]></Node>
<StgValue><ssdm name="or_ln29_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="2">
<![CDATA[
for.inc.i48.split:11 %sext_ln29 = sext i2 %or_ln29_2

]]></Node>
<StgValue><ssdm name="sext_ln29"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i48.split:12 %zext_ln29_1 = zext i3 %sext_ln29

]]></Node>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i48.split:13 %c_0_addr = getelementptr i8 %c_0, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="c_0_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i48.split:14 %c_1_addr = getelementptr i8 %c_1, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="c_1_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i48.split:15 %c_2_addr = getelementptr i8 %c_2, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="c_2_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i48.split:16 %c_3_addr = getelementptr i8 %c_3, i64 0, i64 %zext_ln29_1

]]></Node>
<StgValue><ssdm name="c_3_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
arrayidx.i455210.case.2:0 %store_ln29 = store i8 %trunc_ln29_2, i3 %c_2_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i455210.case.2:1 %br_ln29 = br void %arrayidx.i455210.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
arrayidx.i455210.case.1:0 %store_ln29 = store i8 %trunc_ln29_2, i3 %c_1_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i455210.case.1:1 %br_ln29 = br void %arrayidx.i455210.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
arrayidx.i455210.case.0:0 %store_ln29 = store i8 %trunc_ln29_2, i3 %c_0_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i455210.case.0:1 %br_ln29 = br void %arrayidx.i455210.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
arrayidx.i455210.case.3:0 %store_ln29 = store i8 %trunc_ln29_2, i3 %c_3_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln29" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i455210.case.3:1 %br_ln29 = br void %arrayidx.i455210.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="52" name="c_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="c_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="c_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="c_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="c_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="c_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="55" name="c_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="c_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="56" name="xor_ln80" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="xor_ln80"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="58" from="StgValue_57" to="i" fromId="57" toId="5">
</dataflow>
<dataflow id="60" from="_ssdm_op_Read.ap_auto.i64" to="xor_ln80_read" fromId="59" toId="6">
</dataflow>
<dataflow id="61" from="xor_ln80" to="xor_ln80_read" fromId="56" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_62" to="store_ln28" fromId="62" toId="7">
</dataflow>
<dataflow id="64" from="i" to="store_ln28" fromId="5" toId="7">
</dataflow>
<dataflow id="65" from="i" to="i_1" fromId="5" toId="9">
</dataflow>
<dataflow id="66" from="i_1" to="icmp_ln29" fromId="9" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_67" to="icmp_ln29" fromId="67" toId="10">
</dataflow>
<dataflow id="70" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="69" toId="11">
</dataflow>
<dataflow id="72" from="StgValue_71" to="speclooptripcount_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="73" from="StgValue_71" to="speclooptripcount_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="74" from="StgValue_71" to="speclooptripcount_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="75" from="i_1" to="add_ln29" fromId="9" toId="12">
</dataflow>
<dataflow id="77" from="StgValue_76" to="add_ln29" fromId="76" toId="12">
</dataflow>
<dataflow id="78" from="icmp_ln29" to="br_ln29" fromId="10" toId="13">
</dataflow>
<dataflow id="79" from="i_1" to="trunc_ln29" fromId="9" toId="14">
</dataflow>
<dataflow id="80" from="i_1" to="trunc_ln29_1" fromId="9" toId="15">
</dataflow>
<dataflow id="82" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln29_2" fromId="81" toId="16">
</dataflow>
<dataflow id="83" from="trunc_ln29_1" to="shl_ln29_2" fromId="15" toId="16">
</dataflow>
<dataflow id="85" from="StgValue_84" to="shl_ln29_2" fromId="84" toId="16">
</dataflow>
<dataflow id="87" from="StgValue_86" to="sub_ln29" fromId="86" toId="17">
</dataflow>
<dataflow id="88" from="shl_ln29_2" to="sub_ln29" fromId="16" toId="17">
</dataflow>
<dataflow id="89" from="sub_ln29" to="zext_ln29" fromId="17" toId="18">
</dataflow>
<dataflow id="90" from="xor_ln80_read" to="lshr_ln29" fromId="6" toId="19">
</dataflow>
<dataflow id="91" from="zext_ln29" to="lshr_ln29" fromId="18" toId="19">
</dataflow>
<dataflow id="92" from="lshr_ln29" to="trunc_ln29_2" fromId="19" toId="20">
</dataflow>
<dataflow id="94" from="_ssdm_op_BitSelect.i1.i4.i32" to="tmp" fromId="93" toId="21">
</dataflow>
<dataflow id="95" from="i_1" to="tmp" fromId="9" toId="21">
</dataflow>
<dataflow id="97" from="StgValue_96" to="tmp" fromId="96" toId="21">
</dataflow>
<dataflow id="98" from="trunc_ln29" to="switch_ln29" fromId="14" toId="22">
</dataflow>
<dataflow id="100" from="StgValue_99" to="switch_ln29" fromId="99" toId="22">
</dataflow>
<dataflow id="102" from="StgValue_101" to="switch_ln29" fromId="101" toId="22">
</dataflow>
<dataflow id="104" from="StgValue_103" to="switch_ln29" fromId="103" toId="22">
</dataflow>
<dataflow id="105" from="add_ln29" to="store_ln28" fromId="12" toId="23">
</dataflow>
<dataflow id="106" from="i" to="store_ln28" fromId="5" toId="23">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecPipeline" to="specpipeline_ln28" fromId="107" toId="25">
</dataflow>
<dataflow id="110" from="StgValue_109" to="specpipeline_ln28" fromId="109" toId="25">
</dataflow>
<dataflow id="112" from="StgValue_111" to="specpipeline_ln28" fromId="111" toId="25">
</dataflow>
<dataflow id="113" from="StgValue_111" to="specpipeline_ln28" fromId="111" toId="25">
</dataflow>
<dataflow id="114" from="StgValue_111" to="specpipeline_ln28" fromId="111" toId="25">
</dataflow>
<dataflow id="116" from="empty_0" to="specpipeline_ln28" fromId="115" toId="25">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecLoopName" to="specloopname_ln29" fromId="117" toId="26">
</dataflow>
<dataflow id="120" from="empty_16" to="specloopname_ln29" fromId="119" toId="26">
</dataflow>
<dataflow id="122" from="_ssdm_op_BitConcatenate.i2.i1.i1" to="or_ln29_2" fromId="121" toId="27">
</dataflow>
<dataflow id="124" from="StgValue_123" to="or_ln29_2" fromId="123" toId="27">
</dataflow>
<dataflow id="125" from="tmp" to="or_ln29_2" fromId="21" toId="27">
</dataflow>
<dataflow id="126" from="or_ln29_2" to="sext_ln29" fromId="27" toId="28">
</dataflow>
<dataflow id="127" from="sext_ln29" to="zext_ln29_1" fromId="28" toId="29">
</dataflow>
<dataflow id="128" from="c_0" to="c_0_addr" fromId="55" toId="30">
</dataflow>
<dataflow id="130" from="StgValue_129" to="c_0_addr" fromId="129" toId="30">
</dataflow>
<dataflow id="131" from="zext_ln29_1" to="c_0_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="132" from="c_1" to="c_1_addr" fromId="54" toId="31">
</dataflow>
<dataflow id="133" from="StgValue_129" to="c_1_addr" fromId="129" toId="31">
</dataflow>
<dataflow id="134" from="zext_ln29_1" to="c_1_addr" fromId="29" toId="31">
</dataflow>
<dataflow id="135" from="c_2" to="c_2_addr" fromId="53" toId="32">
</dataflow>
<dataflow id="136" from="StgValue_129" to="c_2_addr" fromId="129" toId="32">
</dataflow>
<dataflow id="137" from="zext_ln29_1" to="c_2_addr" fromId="29" toId="32">
</dataflow>
<dataflow id="138" from="c_3" to="c_3_addr" fromId="52" toId="33">
</dataflow>
<dataflow id="139" from="StgValue_129" to="c_3_addr" fromId="129" toId="33">
</dataflow>
<dataflow id="140" from="zext_ln29_1" to="c_3_addr" fromId="29" toId="33">
</dataflow>
<dataflow id="141" from="trunc_ln29_2" to="store_ln29" fromId="20" toId="34">
</dataflow>
<dataflow id="142" from="c_2_addr" to="store_ln29" fromId="32" toId="34">
</dataflow>
<dataflow id="143" from="trunc_ln29_2" to="store_ln29" fromId="20" toId="36">
</dataflow>
<dataflow id="144" from="c_1_addr" to="store_ln29" fromId="31" toId="36">
</dataflow>
<dataflow id="145" from="trunc_ln29_2" to="store_ln29" fromId="20" toId="38">
</dataflow>
<dataflow id="146" from="c_0_addr" to="store_ln29" fromId="30" toId="38">
</dataflow>
<dataflow id="147" from="trunc_ln29_2" to="store_ln29" fromId="20" toId="40">
</dataflow>
<dataflow id="148" from="c_3_addr" to="store_ln29" fromId="33" toId="40">
</dataflow>
<dataflow id="149" from="icmp_ln29" to="StgValue_2" fromId="10" toId="2">
</dataflow>
<dataflow id="150" from="trunc_ln29" to="StgValue_3" fromId="14" toId="3">
</dataflow>
</dataflows>


</stg>
