// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/19/2019 20:27:55"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processor_with_ROM (
	Resetn,
	PClock,
	MClock,
	Run,
	Done,
	BusWires);
input 	Resetn;
input 	PClock;
input 	MClock;
input 	Run;
output 	Done;
output 	[8:0] BusWires;

// Design Ports Information
// Done	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[0]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[1]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[2]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[3]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[4]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[5]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[6]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[7]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[8]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PClock	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Resetn	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MClock	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \PClock~input_o ;
wire \PClock~inputCLKENA0_outclk ;
wire \MClock~input_o ;
wire \MClock~inputCLKENA0_outclk ;
wire \counter|Q[0]~4_combout ;
wire \Resetn~input_o ;
wire \counter|Q[0]~DUPLICATE_q ;
wire \counter|Q[1]~0_combout ;
wire \counter|Q[1]~DUPLICATE_q ;
wire \counter|Q[2]~1_combout ;
wire \counter|Q[2]~DUPLICATE_q ;
wire \counter|Q[3]~2_combout ;
wire \counter|Q[4]~3_combout ;
wire \cpu|cu|Tstep_Q[1]~DUPLICATE_q ;
wire \Run~input_o ;
wire \cpu|cu|Decoder1~0_combout ;
wire \cpu|cu|Mux18~0_combout ;
wire \cpu|cu|Mux19~0_combout ;
wire \cpu|cu|Ain~0_combout ;
wire \cpu|cu|Mux20~0_combout ;
wire \cpu|cu|Mux19~1_combout ;
wire \cpu|cu|Mux21~0_combout ;
wire \cpu|cu|Mux26~0_combout ;
wire \cpu|multiplexers|Equal2~0_combout ;
wire \cpu|cu|Mux22~0_combout ;
wire \cpu|cu|Mux25~0_combout ;
wire \cpu|cu|Mux24~0_combout ;
wire \cpu|cu|Mux23~0_combout ;
wire \cpu|multiplexers|Equal7~0_combout ;
wire \cpu|multiplexers|Selector8~4_combout ;
wire \cpu|multiplexers|Equal2~1_combout ;
wire \cpu|multiplexers|Selector8~1_combout ;
wire \cpu|multiplexers|Selector8~0_combout ;
wire \cpu|reg_3|Q[0]~feeder_combout ;
wire \cpu|multiplexers|Selector8~3_combout ;
wire \cpu|multiplexers|Equal3~0_combout ;
wire \cpu|multiplexers|Equal2~2_combout ;
wire \cpu|multiplexers|Selector8~2_combout ;
wire \cpu|cu|Gout~0_combout ;
wire \cpu|multiplexers|Equal7~1_combout ;
wire \cpu|multiplexers|Equal2~3_combout ;
wire \cpu|cu|DINout~0_combout ;
wire \cpu|cu|Decoder0~0_combout ;
wire \cpu|addsub|Add0~38_cout ;
wire \cpu|addsub|Add0~1_sumout ;
wire \cpu|cu|Gin~0_combout ;
wire \cpu|multiplexers|Selector8~5_combout ;
wire \cpu|multiplexers|Selector8~6_combout ;
wire \cpu|multiplexers|Selector7~2_combout ;
wire \cpu|multiplexers|Selector7~4_combout ;
wire \cpu|multiplexers|Selector7~1_combout ;
wire \cpu|multiplexers|Selector7~0_combout ;
wire \cpu|multiplexers|Selector7~3_combout ;
wire \cpu|addsub|Add0~2 ;
wire \cpu|addsub|Add0~5_sumout ;
wire \cpu|multiplexers|Selector7~5_combout ;
wire \cpu|multiplexers|Selector7~6_combout ;
wire \cpu|multiplexers|Selector6~0_combout ;
wire \cpu|multiplexers|Selector6~4_combout ;
wire \cpu|multiplexers|Selector6~3_combout ;
wire \cpu|multiplexers|Selector6~1_combout ;
wire \cpu|multiplexers|Selector6~2_combout ;
wire \cpu|addsub|Add0~6 ;
wire \cpu|addsub|Add0~9_sumout ;
wire \cpu|multiplexers|Selector6~5_combout ;
wire \cpu|multiplexers|Selector6~6_combout ;
wire \cpu|multiplexers|Selector5~0_combout ;
wire \cpu|multiplexers|Selector5~1_combout ;
wire \cpu|multiplexers|Selector5~2_combout ;
wire \cpu|multiplexers|Selector5~3_combout ;
wire \cpu|multiplexers|Selector5~4_combout ;
wire \cpu|addsub|Add0~10 ;
wire \cpu|addsub|Add0~13_sumout ;
wire \cpu|multiplexers|Selector5~5_combout ;
wire \cpu|multiplexers|Selector5~6_combout ;
wire \cpu|multiplexers|Selector4~1_combout ;
wire \cpu|multiplexers|Selector4~3_combout ;
wire \cpu|multiplexers|Selector4~4_combout ;
wire \cpu|multiplexers|Selector4~2_combout ;
wire \cpu|multiplexers|Selector4~0_combout ;
wire \cpu|addsub|Add0~14 ;
wire \cpu|addsub|Add0~17_sumout ;
wire \cpu|multiplexers|Selector4~5_combout ;
wire \cpu|multiplexers|Selector4~6_combout ;
wire \cpu|multiplexers|Selector3~1_combout ;
wire \cpu|multiplexers|Selector3~0_combout ;
wire \cpu|multiplexers|Selector3~3_combout ;
wire \cpu|multiplexers|Selector3~2_combout ;
wire \cpu|multiplexers|Selector3~4_combout ;
wire \cpu|addsub|Add0~18 ;
wire \cpu|addsub|Add0~21_sumout ;
wire \cpu|multiplexers|Selector3~5_combout ;
wire \cpu|multiplexers|Selector3~6_combout ;
wire \cpu|multiplexers|Selector2~4_combout ;
wire \cpu|multiplexers|Selector2~1_combout ;
wire \cpu|multiplexers|Selector2~2_combout ;
wire \cpu|multiplexers|Selector2~3_combout ;
wire \cpu|multiplexers|Selector2~0_combout ;
wire \cpu|addsub|Add0~22 ;
wire \cpu|addsub|Add0~25_sumout ;
wire \cpu|multiplexers|Selector2~5_combout ;
wire \cpu|multiplexers|Selector2~6_combout ;
wire \cpu|multiplexers|Selector1~4_combout ;
wire \cpu|multiplexers|Selector1~1_combout ;
wire \cpu|multiplexers|Selector1~0_combout ;
wire \cpu|multiplexers|Selector1~3_combout ;
wire \cpu|multiplexers|Selector1~2_combout ;
wire \cpu|addsub|Add0~26 ;
wire \cpu|addsub|Add0~29_sumout ;
wire \cpu|multiplexers|Selector1~5_combout ;
wire \cpu|multiplexers|Selector1~6_combout ;
wire \cpu|multiplexers|Selector0~1_combout ;
wire \cpu|reg_5|Q[8]~feeder_combout ;
wire \cpu|reg_6|Q[8]~feeder_combout ;
wire \cpu|multiplexers|Selector0~2_combout ;
wire \cpu|multiplexers|Selector0~4_combout ;
wire \cpu|multiplexers|Selector0~3_combout ;
wire \cpu|multiplexers|Selector0~0_combout ;
wire \cpu|addsub|Add0~30 ;
wire \cpu|addsub|Add0~33_sumout ;
wire \cpu|multiplexers|Selector0~5_combout ;
wire \cpu|multiplexers|Selector0~6_combout ;
wire [7:0] \cpu|cu|Xreg ;
wire [8:0] \mem|altsyncram_component|auto_generated|q_a ;
wire [1:0] \cpu|cu|Tstep_Q ;
wire [8:0] \cpu|R7 ;
wire [8:0] \cpu|reg_5|Q ;
wire [8:0] \cpu|reg_IR|Q ;
wire [7:0] \cpu|cu|Yreg ;
wire [8:0] \cpu|reg_6|Q ;
wire [8:0] \cpu|reg_2|Q ;
wire [8:0] \cpu|reg_4|Q ;
wire [8:0] \cpu|reg_3|Q ;
wire [8:0] \cpu|reg_0|Q ;
wire [8:0] \cpu|reg_7|Q ;
wire [8:0] \cpu|reg_1|Q ;
wire [8:0] \cpu|reg_G|Q ;
wire [1:0] \cpu|cu|Tstep_D ;
wire [2:0] \cpu|cu|I ;
wire [7:0] \cpu|Rin ;
wire [8:0] \cpu|G ;
wire [4:0] \counter|Q ;
wire [8:0] \cpu|reg_A|Q ;
wire [8:0] \cpu|R2 ;
wire [8:0] \cpu|R4 ;
wire [4:0] counter_addr;
wire [8:0] \cpu|R5 ;
wire [8:0] mem_q;
wire [8:0] \cpu|R6 ;
wire [8:0] \cpu|R3 ;
wire [8:0] \cpu|R0 ;
wire [8:0] \cpu|R1 ;
wire [8:0] \cpu|A ;

wire [19:0] \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \mem|altsyncram_component|auto_generated|q_a [0] = \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \mem|altsyncram_component|auto_generated|q_a [1] = \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \mem|altsyncram_component|auto_generated|q_a [2] = \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \mem|altsyncram_component|auto_generated|q_a [3] = \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \mem|altsyncram_component|auto_generated|q_a [4] = \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \mem|altsyncram_component|auto_generated|q_a [5] = \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \mem|altsyncram_component|auto_generated|q_a [6] = \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \mem|altsyncram_component|auto_generated|q_a [7] = \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \mem|altsyncram_component|auto_generated|q_a [8] = \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \Done~output (
	.i(\cpu|cu|Mux18~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Done),
	.obar());
// synopsys translate_off
defparam \Done~output .bus_hold = "false";
defparam \Done~output .open_drain_output = "false";
defparam \Done~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \BusWires[0]~output (
	.i(\cpu|multiplexers|Selector8~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[0]),
	.obar());
// synopsys translate_off
defparam \BusWires[0]~output .bus_hold = "false";
defparam \BusWires[0]~output .open_drain_output = "false";
defparam \BusWires[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \BusWires[1]~output (
	.i(\cpu|multiplexers|Selector7~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[1]),
	.obar());
// synopsys translate_off
defparam \BusWires[1]~output .bus_hold = "false";
defparam \BusWires[1]~output .open_drain_output = "false";
defparam \BusWires[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \BusWires[2]~output (
	.i(\cpu|multiplexers|Selector6~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[2]),
	.obar());
// synopsys translate_off
defparam \BusWires[2]~output .bus_hold = "false";
defparam \BusWires[2]~output .open_drain_output = "false";
defparam \BusWires[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \BusWires[3]~output (
	.i(\cpu|multiplexers|Selector5~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[3]),
	.obar());
// synopsys translate_off
defparam \BusWires[3]~output .bus_hold = "false";
defparam \BusWires[3]~output .open_drain_output = "false";
defparam \BusWires[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \BusWires[4]~output (
	.i(\cpu|multiplexers|Selector4~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[4]),
	.obar());
// synopsys translate_off
defparam \BusWires[4]~output .bus_hold = "false";
defparam \BusWires[4]~output .open_drain_output = "false";
defparam \BusWires[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \BusWires[5]~output (
	.i(\cpu|multiplexers|Selector3~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[5]),
	.obar());
// synopsys translate_off
defparam \BusWires[5]~output .bus_hold = "false";
defparam \BusWires[5]~output .open_drain_output = "false";
defparam \BusWires[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \BusWires[6]~output (
	.i(\cpu|multiplexers|Selector2~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[6]),
	.obar());
// synopsys translate_off
defparam \BusWires[6]~output .bus_hold = "false";
defparam \BusWires[6]~output .open_drain_output = "false";
defparam \BusWires[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \BusWires[7]~output (
	.i(\cpu|multiplexers|Selector1~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[7]),
	.obar());
// synopsys translate_off
defparam \BusWires[7]~output .bus_hold = "false";
defparam \BusWires[7]~output .open_drain_output = "false";
defparam \BusWires[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \BusWires[8]~output (
	.i(\cpu|multiplexers|Selector0~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[8]),
	.obar());
// synopsys translate_off
defparam \BusWires[8]~output .bus_hold = "false";
defparam \BusWires[8]~output .open_drain_output = "false";
defparam \BusWires[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \PClock~input (
	.i(PClock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PClock~input_o ));
// synopsys translate_off
defparam \PClock~input .bus_hold = "false";
defparam \PClock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \PClock~inputCLKENA0 (
	.inclk(\PClock~input_o ),
	.ena(vcc),
	.outclk(\PClock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \PClock~inputCLKENA0 .clock_type = "global clock";
defparam \PClock~inputCLKENA0 .disable_mode = "low";
defparam \PClock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \PClock~inputCLKENA0 .ena_register_power_up = "high";
defparam \PClock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \MClock~input (
	.i(MClock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MClock~input_o ));
// synopsys translate_off
defparam \MClock~input .bus_hold = "false";
defparam \MClock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \MClock~inputCLKENA0 (
	.inclk(\MClock~input_o ),
	.ena(vcc),
	.outclk(\MClock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \MClock~inputCLKENA0 .clock_type = "global clock";
defparam \MClock~inputCLKENA0 .disable_mode = "low";
defparam \MClock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \MClock~inputCLKENA0 .ena_register_power_up = "high";
defparam \MClock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N15
cyclonev_lcell_comb \counter|Q[0]~4 (
// Equation(s):
// \counter|Q[0]~4_combout  = ( !\counter|Q [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\counter|Q [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter|Q[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter|Q[0]~4 .extended_lut = "off";
defparam \counter|Q[0]~4 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \counter|Q[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \Resetn~input (
	.i(Resetn),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Resetn~input_o ));
// synopsys translate_off
defparam \Resetn~input .bus_hold = "false";
defparam \Resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X77_Y2_N17
dffeas \counter|Q[0] (
	.clk(\MClock~inputCLKENA0_outclk ),
	.d(\counter|Q[0]~4_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter|Q[0] .is_wysiwyg = "true";
defparam \counter|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N48
cyclonev_lcell_comb \counter_addr[0] (
// Equation(s):
// counter_addr[0] = LCELL(( \counter|Q [0] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\counter|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(counter_addr[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter_addr[0] .extended_lut = "off";
defparam \counter_addr[0] .lut_mask = 64'h00000000FFFFFFFF;
defparam \counter_addr[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N16
dffeas \counter|Q[0]~DUPLICATE (
	.clk(\MClock~inputCLKENA0_outclk ),
	.d(\counter|Q[0]~4_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|Q[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \counter|Q[0]~DUPLICATE .is_wysiwyg = "true";
defparam \counter|Q[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N24
cyclonev_lcell_comb \counter|Q[1]~0 (
// Equation(s):
// \counter|Q[1]~0_combout  = ( !\counter|Q [1] & ( \counter|Q[0]~DUPLICATE_q  ) ) # ( \counter|Q [1] & ( !\counter|Q[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\counter|Q [1]),
	.dataf(!\counter|Q[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter|Q[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter|Q[1]~0 .extended_lut = "off";
defparam \counter|Q[1]~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \counter|Q[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N26
dffeas \counter|Q[1] (
	.clk(\MClock~inputCLKENA0_outclk ),
	.d(\counter|Q[1]~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter|Q[1] .is_wysiwyg = "true";
defparam \counter|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N57
cyclonev_lcell_comb \counter_addr[1] (
// Equation(s):
// counter_addr[1] = LCELL(( \counter|Q [1] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\counter|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(counter_addr[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter_addr[1] .extended_lut = "off";
defparam \counter_addr[1] .lut_mask = 64'h00000000FFFFFFFF;
defparam \counter_addr[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N25
dffeas \counter|Q[1]~DUPLICATE (
	.clk(\MClock~inputCLKENA0_outclk ),
	.d(\counter|Q[1]~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|Q[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \counter|Q[1]~DUPLICATE .is_wysiwyg = "true";
defparam \counter|Q[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N18
cyclonev_lcell_comb \counter|Q[2]~1 (
// Equation(s):
// \counter|Q[2]~1_combout  = ( \counter|Q [2] & ( \counter|Q[0]~DUPLICATE_q  & ( !\counter|Q[1]~DUPLICATE_q  ) ) ) # ( !\counter|Q [2] & ( \counter|Q[0]~DUPLICATE_q  & ( \counter|Q[1]~DUPLICATE_q  ) ) ) # ( \counter|Q [2] & ( !\counter|Q[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counter|Q[1]~DUPLICATE_q ),
	.datae(!\counter|Q [2]),
	.dataf(!\counter|Q[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter|Q[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter|Q[2]~1 .extended_lut = "off";
defparam \counter|Q[2]~1 .lut_mask = 64'h0000FFFF00FFFF00;
defparam \counter|Q[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N20
dffeas \counter|Q[2] (
	.clk(\MClock~inputCLKENA0_outclk ),
	.d(\counter|Q[2]~1_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter|Q[2] .is_wysiwyg = "true";
defparam \counter|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N39
cyclonev_lcell_comb \counter_addr[2] (
// Equation(s):
// counter_addr[2] = LCELL(( \counter|Q [2] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\counter|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(counter_addr[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter_addr[2] .extended_lut = "off";
defparam \counter_addr[2] .lut_mask = 64'h00000000FFFFFFFF;
defparam \counter_addr[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N19
dffeas \counter|Q[2]~DUPLICATE (
	.clk(\MClock~inputCLKENA0_outclk ),
	.d(\counter|Q[2]~1_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|Q[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \counter|Q[2]~DUPLICATE .is_wysiwyg = "true";
defparam \counter|Q[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N42
cyclonev_lcell_comb \counter|Q[3]~2 (
// Equation(s):
// \counter|Q[3]~2_combout  = ( \counter|Q[0]~DUPLICATE_q  & ( !\counter|Q [3] $ (((!\counter|Q[1]~DUPLICATE_q ) # (!\counter|Q[2]~DUPLICATE_q ))) ) ) # ( !\counter|Q[0]~DUPLICATE_q  & ( \counter|Q [3] ) )

	.dataa(gnd),
	.datab(!\counter|Q[1]~DUPLICATE_q ),
	.datac(!\counter|Q[2]~DUPLICATE_q ),
	.datad(!\counter|Q [3]),
	.datae(gnd),
	.dataf(!\counter|Q[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter|Q[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter|Q[3]~2 .extended_lut = "off";
defparam \counter|Q[3]~2 .lut_mask = 64'h00FF00FF03FC03FC;
defparam \counter|Q[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N44
dffeas \counter|Q[3] (
	.clk(\MClock~inputCLKENA0_outclk ),
	.d(\counter|Q[3]~2_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter|Q[3] .is_wysiwyg = "true";
defparam \counter|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N33
cyclonev_lcell_comb \counter_addr[3] (
// Equation(s):
// counter_addr[3] = LCELL(( \counter|Q [3] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\counter|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(counter_addr[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter_addr[3] .extended_lut = "off";
defparam \counter_addr[3] .lut_mask = 64'h00000000FFFFFFFF;
defparam \counter_addr[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N6
cyclonev_lcell_comb \counter|Q[4]~3 (
// Equation(s):
// \counter|Q[4]~3_combout  = ( \counter|Q [4] & ( \counter|Q[1]~DUPLICATE_q  & ( (!\counter|Q[0]~DUPLICATE_q ) # ((!\counter|Q [3]) # (!\counter|Q[2]~DUPLICATE_q )) ) ) ) # ( !\counter|Q [4] & ( \counter|Q[1]~DUPLICATE_q  & ( (\counter|Q[0]~DUPLICATE_q  & 
// (\counter|Q [3] & \counter|Q[2]~DUPLICATE_q )) ) ) ) # ( \counter|Q [4] & ( !\counter|Q[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\counter|Q[0]~DUPLICATE_q ),
	.datac(!\counter|Q [3]),
	.datad(!\counter|Q[2]~DUPLICATE_q ),
	.datae(!\counter|Q [4]),
	.dataf(!\counter|Q[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter|Q[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter|Q[4]~3 .extended_lut = "off";
defparam \counter|Q[4]~3 .lut_mask = 64'h0000FFFF0003FFFC;
defparam \counter|Q[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N8
dffeas \counter|Q[4] (
	.clk(\MClock~inputCLKENA0_outclk ),
	.d(\counter|Q[4]~3_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter|Q[4] .is_wysiwyg = "true";
defparam \counter|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N3
cyclonev_lcell_comb \counter_addr[4] (
// Equation(s):
// counter_addr[4] = LCELL(( \counter|Q [4] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\counter|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(counter_addr[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter_addr[4] .extended_lut = "off";
defparam \counter_addr[4] .lut_mask = 64'h00000000FFFFFFFF;
defparam \counter_addr[4] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y2_N0
cyclonev_ram_block \mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MClock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(20'b00000000000000000000),
	.portaaddr({counter_addr[4],counter_addr[3],counter_addr[2],counter_addr[1],counter_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "inst_mem.mif";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "inst_mem:mem|altsyncram:altsyncram_component|altsyncram_7ag1:auto_generated|ALTSYNCRAM";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000081000080000500040";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N33
cyclonev_lcell_comb \mem_q[8] (
// Equation(s):
// mem_q[8] = LCELL(( \mem|altsyncram_component|auto_generated|q_a [8] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mem_q[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_q[8] .extended_lut = "off";
defparam \mem_q[8] .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_q[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N10
dffeas \cpu|cu|Tstep_Q[1] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\cpu|cu|Tstep_D [1]),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cu|Tstep_Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cu|Tstep_Q[1] .is_wysiwyg = "true";
defparam \cpu|cu|Tstep_Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N9
cyclonev_lcell_comb \cpu|cu|Tstep_D[1] (
// Equation(s):
// \cpu|cu|Tstep_D [1] = LCELL(( \cpu|cu|Tstep_Q [0] & ( (!\cpu|cu|Mux18~0_combout  & !\cpu|cu|Tstep_Q [1]) ) ) # ( !\cpu|cu|Tstep_Q [0] & ( (!\cpu|cu|Mux18~0_combout  & \cpu|cu|Tstep_Q [1]) ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cu|Mux18~0_combout ),
	.datad(!\cpu|cu|Tstep_Q [1]),
	.datae(gnd),
	.dataf(!\cpu|cu|Tstep_Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Tstep_D [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Tstep_D[1] .extended_lut = "off";
defparam \cpu|cu|Tstep_D[1] .lut_mask = 64'h00F000F0F000F000;
defparam \cpu|cu|Tstep_D[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N11
dffeas \cpu|cu|Tstep_Q[1]~DUPLICATE (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\cpu|cu|Tstep_D [1]),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cu|Tstep_Q[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cu|Tstep_Q[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|cu|Tstep_Q[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N51
cyclonev_lcell_comb \cpu|cu|Tstep_D[0] (
// Equation(s):
// \cpu|cu|Tstep_D [0] = LCELL(( \Run~input_o  & ( !\cpu|cu|Tstep_Q [0] ) ) # ( !\Run~input_o  & ( (\cpu|cu|Tstep_Q[1]~DUPLICATE_q  & !\cpu|cu|Tstep_Q [0]) ) ))

	.dataa(!\cpu|cu|Tstep_Q[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|cu|Tstep_Q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Run~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Tstep_D [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Tstep_D[0] .extended_lut = "off";
defparam \cpu|cu|Tstep_D[0] .lut_mask = 64'h50505050F0F0F0F0;
defparam \cpu|cu|Tstep_D[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N47
dffeas \cpu|cu|Tstep_Q[0] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cu|Tstep_D [0]),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cu|Tstep_Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cu|Tstep_Q[0] .is_wysiwyg = "true";
defparam \cpu|cu|Tstep_Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N27
cyclonev_lcell_comb \cpu|cu|Decoder1~0 (
// Equation(s):
// \cpu|cu|Decoder1~0_combout  = (!\cpu|cu|Tstep_Q [0] & !\cpu|cu|Tstep_Q[1]~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cu|Tstep_Q [0]),
	.datad(!\cpu|cu|Tstep_Q[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Decoder1~0 .extended_lut = "off";
defparam \cpu|cu|Decoder1~0 .lut_mask = 64'hF000F000F000F000;
defparam \cpu|cu|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N17
dffeas \cpu|reg_IR|Q[8] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(mem_q[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_IR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_IR|Q[8] .is_wysiwyg = "true";
defparam \cpu|reg_IR|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N36
cyclonev_lcell_comb \cpu|cu|I[2] (
// Equation(s):
// \cpu|cu|I [2] = LCELL(( \cpu|reg_IR|Q [8] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_IR|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|I [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|I[2] .extended_lut = "off";
defparam \cpu|cu|I[2] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|cu|I[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N15
cyclonev_lcell_comb \mem_q[7] (
// Equation(s):
// mem_q[7] = LCELL(( \mem|altsyncram_component|auto_generated|q_a [7] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mem_q[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_q[7] .extended_lut = "off";
defparam \mem_q[7] .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_q[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N53
dffeas \cpu|reg_IR|Q[7] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(mem_q[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_IR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_IR|Q[7] .is_wysiwyg = "true";
defparam \cpu|reg_IR|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N30
cyclonev_lcell_comb \cpu|cu|I[1] (
// Equation(s):
// \cpu|cu|I [1] = LCELL(( \cpu|reg_IR|Q [7] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_IR|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|I [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|I[1] .extended_lut = "off";
defparam \cpu|cu|I[1] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|cu|I[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N36
cyclonev_lcell_comb \cpu|cu|Mux18~0 (
// Equation(s):
// \cpu|cu|Mux18~0_combout  = ( \cpu|cu|I [1] & ( (!\cpu|cu|I [2] & (\cpu|cu|Tstep_Q[1]~DUPLICATE_q  & \cpu|cu|Tstep_Q [0])) ) ) # ( !\cpu|cu|I [1] & ( (!\cpu|cu|I [2] & (!\cpu|cu|Tstep_Q[1]~DUPLICATE_q  & \cpu|cu|Tstep_Q [0])) ) )

	.dataa(gnd),
	.datab(!\cpu|cu|I [2]),
	.datac(!\cpu|cu|Tstep_Q[1]~DUPLICATE_q ),
	.datad(!\cpu|cu|Tstep_Q [0]),
	.datae(gnd),
	.dataf(!\cpu|cu|I [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Mux18~0 .extended_lut = "off";
defparam \cpu|cu|Mux18~0 .lut_mask = 64'h00C000C0000C000C;
defparam \cpu|cu|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N12
cyclonev_lcell_comb \mem_q[5] (
// Equation(s):
// mem_q[5] = LCELL(( \mem|altsyncram_component|auto_generated|q_a [5] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mem_q[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_q[5] .extended_lut = "off";
defparam \mem_q[5] .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_q[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N50
dffeas \cpu|reg_IR|Q[5] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(mem_q[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_IR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_IR|Q[5] .is_wysiwyg = "true";
defparam \cpu|reg_IR|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N57
cyclonev_lcell_comb \mem_q[4] (
// Equation(s):
// mem_q[4] = LCELL(( \mem|altsyncram_component|auto_generated|q_a [4] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mem_q[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_q[4] .extended_lut = "off";
defparam \mem_q[4] .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_q[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N23
dffeas \cpu|reg_IR|Q[4] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(mem_q[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_IR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_IR|Q[4] .is_wysiwyg = "true";
defparam \cpu|reg_IR|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N54
cyclonev_lcell_comb \mem_q[3] (
// Equation(s):
// mem_q[3] = LCELL(( \mem|altsyncram_component|auto_generated|q_a [3] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mem_q[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_q[3] .extended_lut = "off";
defparam \mem_q[3] .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_q[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N20
dffeas \cpu|reg_IR|Q[3] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(mem_q[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_IR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_IR|Q[3] .is_wysiwyg = "true";
defparam \cpu|reg_IR|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N45
cyclonev_lcell_comb \cpu|cu|Xreg[6] (
// Equation(s):
// \cpu|cu|Xreg [6] = LCELL(( \cpu|reg_IR|Q [3] & ( (!\cpu|reg_IR|Q [5] & !\cpu|reg_IR|Q [4]) ) ))

	.dataa(!\cpu|reg_IR|Q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|reg_IR|Q [4]),
	.datae(gnd),
	.dataf(!\cpu|reg_IR|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Xreg [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Xreg[6] .extended_lut = "off";
defparam \cpu|cu|Xreg[6] .lut_mask = 64'h00000000AA00AA00;
defparam \cpu|cu|Xreg[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N9
cyclonev_lcell_comb \cpu|Rin[6] (
// Equation(s):
// \cpu|Rin [6] = LCELL(( \cpu|cu|Mux18~0_combout  & ( \cpu|cu|Xreg [6] ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cu|Xreg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cu|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Rin [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Rin[6] .extended_lut = "off";
defparam \cpu|Rin[6] .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|Rin[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N29
dffeas \cpu|reg_1|Q[0] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_1|Q[0] .is_wysiwyg = "true";
defparam \cpu|reg_1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N27
cyclonev_lcell_comb \cpu|R1[0] (
// Equation(s):
// \cpu|R1 [0] = LCELL(( \cpu|reg_1|Q [0] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_1|Q [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R1 [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R1[0] .extended_lut = "off";
defparam \cpu|R1[0] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R1[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N39
cyclonev_lcell_comb \mem_q[6] (
// Equation(s):
// mem_q[6] = LCELL(( \mem|altsyncram_component|auto_generated|q_a [6] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mem_q[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_q[6] .extended_lut = "off";
defparam \mem_q[6] .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_q[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N11
dffeas \cpu|reg_IR|Q[6] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(mem_q[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_IR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_IR|Q[6] .is_wysiwyg = "true";
defparam \cpu|reg_IR|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N18
cyclonev_lcell_comb \cpu|cu|I[0] (
// Equation(s):
// \cpu|cu|I [0] = LCELL(( \cpu|reg_IR|Q [6] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_IR|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|I [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|I[0] .extended_lut = "off";
defparam \cpu|cu|I[0] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|cu|I[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N39
cyclonev_lcell_comb \cpu|cu|Mux19~0 (
// Equation(s):
// \cpu|cu|Mux19~0_combout  = ( \cpu|cu|I [0] & ( (\cpu|cu|Tstep_Q [1] & (!\cpu|cu|Tstep_Q [0] & (\cpu|cu|I [1] & !\cpu|cu|I [2]))) ) ) # ( !\cpu|cu|I [0] & ( (!\cpu|cu|I [2] & ((!\cpu|cu|Tstep_Q [1] & (\cpu|cu|Tstep_Q [0] & !\cpu|cu|I [1])) # 
// (\cpu|cu|Tstep_Q [1] & (!\cpu|cu|Tstep_Q [0] & \cpu|cu|I [1])))) ) )

	.dataa(!\cpu|cu|Tstep_Q [1]),
	.datab(!\cpu|cu|Tstep_Q [0]),
	.datac(!\cpu|cu|I [1]),
	.datad(!\cpu|cu|I [2]),
	.datae(gnd),
	.dataf(!\cpu|cu|I [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Mux19~0 .extended_lut = "off";
defparam \cpu|cu|Mux19~0 .lut_mask = 64'h2400240004000400;
defparam \cpu|cu|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N3
cyclonev_lcell_comb \cpu|cu|Ain~0 (
// Equation(s):
// \cpu|cu|Ain~0_combout  = ( \cpu|cu|I [1] & ( (\cpu|cu|Tstep_Q [0] & (!\cpu|cu|Tstep_Q[1]~DUPLICATE_q  & !\cpu|cu|I [2])) ) )

	.dataa(gnd),
	.datab(!\cpu|cu|Tstep_Q [0]),
	.datac(!\cpu|cu|Tstep_Q[1]~DUPLICATE_q ),
	.datad(!\cpu|cu|I [2]),
	.datae(gnd),
	.dataf(!\cpu|cu|I [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Ain~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Ain~0 .extended_lut = "off";
defparam \cpu|cu|Ain~0 .lut_mask = 64'h0000000030003000;
defparam \cpu|cu|Ain~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N57
cyclonev_lcell_comb \mem_q[0] (
// Equation(s):
// mem_q[0] = LCELL(( \mem|altsyncram_component|auto_generated|q_a [0] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mem_q[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_q[0] .extended_lut = "off";
defparam \mem_q[0] .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_q[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N14
dffeas \cpu|reg_IR|Q[0] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(mem_q[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_IR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_IR|Q[0] .is_wysiwyg = "true";
defparam \cpu|reg_IR|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N21
cyclonev_lcell_comb \mem_q[2] (
// Equation(s):
// mem_q[2] = LCELL(( \mem|altsyncram_component|auto_generated|q_a [2] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mem_q[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_q[2] .extended_lut = "off";
defparam \mem_q[2] .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_q[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N47
dffeas \cpu|reg_IR|Q[2] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(mem_q[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_IR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_IR|Q[2] .is_wysiwyg = "true";
defparam \cpu|reg_IR|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N21
cyclonev_lcell_comb \mem_q[1] (
// Equation(s):
// mem_q[1] = LCELL(( \mem|altsyncram_component|auto_generated|q_a [1] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(mem_q[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_q[1] .extended_lut = "off";
defparam \mem_q[1] .lut_mask = 64'h00000000FFFFFFFF;
defparam \mem_q[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N59
dffeas \cpu|reg_IR|Q[1] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(mem_q[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|cu|Decoder1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_IR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_IR|Q[1] .is_wysiwyg = "true";
defparam \cpu|reg_IR|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N6
cyclonev_lcell_comb \cpu|cu|Yreg[6] (
// Equation(s):
// \cpu|cu|Yreg [6] = LCELL(( !\cpu|reg_IR|Q [1] & ( (\cpu|reg_IR|Q [0] & !\cpu|reg_IR|Q [2]) ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|reg_IR|Q [0]),
	.datad(!\cpu|reg_IR|Q [2]),
	.datae(gnd),
	.dataf(!\cpu|reg_IR|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Yreg [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Yreg[6] .extended_lut = "off";
defparam \cpu|cu|Yreg[6] .lut_mask = 64'h0F000F0000000000;
defparam \cpu|cu|Yreg[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N57
cyclonev_lcell_comb \cpu|cu|Mux20~0 (
// Equation(s):
// \cpu|cu|Mux20~0_combout  = ( \cpu|cu|Yreg [6] & ( ((\cpu|cu|Xreg [6] & \cpu|cu|Ain~0_combout )) # (\cpu|cu|Mux19~0_combout ) ) ) # ( !\cpu|cu|Yreg [6] & ( (!\cpu|cu|Mux19~0_combout  & (\cpu|cu|Xreg [6] & \cpu|cu|Ain~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|cu|Mux19~0_combout ),
	.datac(!\cpu|cu|Xreg [6]),
	.datad(!\cpu|cu|Ain~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cu|Yreg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Mux20~0 .extended_lut = "off";
defparam \cpu|cu|Mux20~0 .lut_mask = 64'h000C000C333F333F;
defparam \cpu|cu|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N3
cyclonev_lcell_comb \cpu|cu|Xreg[7] (
// Equation(s):
// \cpu|cu|Xreg [7] = LCELL(( !\cpu|reg_IR|Q [5] & ( (!\cpu|reg_IR|Q [3] & !\cpu|reg_IR|Q [4]) ) ))

	.dataa(!\cpu|reg_IR|Q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|reg_IR|Q [4]),
	.datae(gnd),
	.dataf(!\cpu|reg_IR|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Xreg [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Xreg[7] .extended_lut = "off";
defparam \cpu|cu|Xreg[7] .lut_mask = 64'hAA00AA0000000000;
defparam \cpu|cu|Xreg[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N42
cyclonev_lcell_comb \cpu|Rin[7] (
// Equation(s):
// \cpu|Rin [7] = LCELL(( \cpu|cu|Mux18~0_combout  & ( \cpu|cu|Xreg [7] ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cu|Xreg [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cu|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Rin [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Rin[7] .extended_lut = "off";
defparam \cpu|Rin[7] .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|Rin[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N47
dffeas \cpu|reg_0|Q[0] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_0|Q[0] .is_wysiwyg = "true";
defparam \cpu|reg_0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N45
cyclonev_lcell_comb \cpu|R0[0] (
// Equation(s):
// \cpu|R0 [0] = LCELL(( \cpu|reg_0|Q [0] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_0|Q [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R0 [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R0[0] .extended_lut = "off";
defparam \cpu|R0[0] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R0[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N15
cyclonev_lcell_comb \cpu|cu|Yreg[7] (
// Equation(s):
// \cpu|cu|Yreg [7] = LCELL(( !\cpu|reg_IR|Q [0] & ( (!\cpu|reg_IR|Q [1] & !\cpu|reg_IR|Q [2]) ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|reg_IR|Q [1]),
	.datad(!\cpu|reg_IR|Q [2]),
	.datae(gnd),
	.dataf(!\cpu|reg_IR|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Yreg [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Yreg[7] .extended_lut = "off";
defparam \cpu|cu|Yreg[7] .lut_mask = 64'hF000F00000000000;
defparam \cpu|cu|Yreg[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N27
cyclonev_lcell_comb \cpu|cu|Mux19~1 (
// Equation(s):
// \cpu|cu|Mux19~1_combout  = ( \cpu|cu|Mux19~0_combout  & ( \cpu|cu|Yreg [7] ) ) # ( !\cpu|cu|Mux19~0_combout  & ( (\cpu|cu|Xreg [7] & \cpu|cu|Ain~0_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|cu|Xreg [7]),
	.datac(!\cpu|cu|Yreg [7]),
	.datad(!\cpu|cu|Ain~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cu|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Mux19~1 .extended_lut = "off";
defparam \cpu|cu|Mux19~1 .lut_mask = 64'h003300330F0F0F0F;
defparam \cpu|cu|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N30
cyclonev_lcell_comb \cpu|cu|Xreg[5] (
// Equation(s):
// \cpu|cu|Xreg [5] = LCELL(( !\cpu|reg_IR|Q [3] & ( (!\cpu|reg_IR|Q [5] & \cpu|reg_IR|Q [4]) ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|reg_IR|Q [5]),
	.datad(!\cpu|reg_IR|Q [4]),
	.datae(gnd),
	.dataf(!\cpu|reg_IR|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Xreg [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Xreg[5] .extended_lut = "off";
defparam \cpu|cu|Xreg[5] .lut_mask = 64'h00F000F000000000;
defparam \cpu|cu|Xreg[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N3
cyclonev_lcell_comb \cpu|cu|Yreg[5] (
// Equation(s):
// \cpu|cu|Yreg [5] = LCELL(( !\cpu|reg_IR|Q [0] & ( (!\cpu|reg_IR|Q [2] & \cpu|reg_IR|Q [1]) ) ))

	.dataa(gnd),
	.datab(!\cpu|reg_IR|Q [2]),
	.datac(!\cpu|reg_IR|Q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_IR|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Yreg [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Yreg[5] .extended_lut = "off";
defparam \cpu|cu|Yreg[5] .lut_mask = 64'h0C0C0C0C00000000;
defparam \cpu|cu|Yreg[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N18
cyclonev_lcell_comb \cpu|cu|Mux21~0 (
// Equation(s):
// \cpu|cu|Mux21~0_combout  = ( \cpu|cu|Mux19~0_combout  & ( \cpu|cu|Yreg [5] ) ) # ( !\cpu|cu|Mux19~0_combout  & ( (\cpu|cu|Xreg [5] & \cpu|cu|Ain~0_combout ) ) )

	.dataa(!\cpu|cu|Xreg [5]),
	.datab(gnd),
	.datac(!\cpu|cu|Yreg [5]),
	.datad(!\cpu|cu|Ain~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cu|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Mux21~0 .extended_lut = "off";
defparam \cpu|cu|Mux21~0 .lut_mask = 64'h005500550F0F0F0F;
defparam \cpu|cu|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N39
cyclonev_lcell_comb \cpu|cu|Xreg[0] (
// Equation(s):
// \cpu|cu|Xreg [0] = LCELL(( \cpu|reg_IR|Q [5] & ( (\cpu|reg_IR|Q [3] & \cpu|reg_IR|Q [4]) ) ))

	.dataa(!\cpu|reg_IR|Q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|reg_IR|Q [4]),
	.datae(gnd),
	.dataf(!\cpu|reg_IR|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Xreg [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Xreg[0] .extended_lut = "off";
defparam \cpu|cu|Xreg[0] .lut_mask = 64'h0000000000550055;
defparam \cpu|cu|Xreg[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N51
cyclonev_lcell_comb \cpu|cu|Yreg[0] (
// Equation(s):
// \cpu|cu|Yreg [0] = LCELL(( \cpu|reg_IR|Q [0] & ( (\cpu|reg_IR|Q [1] & \cpu|reg_IR|Q [2]) ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|reg_IR|Q [1]),
	.datad(!\cpu|reg_IR|Q [2]),
	.datae(gnd),
	.dataf(!\cpu|reg_IR|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Yreg [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Yreg[0] .extended_lut = "off";
defparam \cpu|cu|Yreg[0] .lut_mask = 64'h00000000000F000F;
defparam \cpu|cu|Yreg[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N54
cyclonev_lcell_comb \cpu|cu|Mux26~0 (
// Equation(s):
// \cpu|cu|Mux26~0_combout  = ( \cpu|cu|Yreg [0] & ( ((\cpu|cu|Xreg [0] & \cpu|cu|Ain~0_combout )) # (\cpu|cu|Mux19~0_combout ) ) ) # ( !\cpu|cu|Yreg [0] & ( (!\cpu|cu|Mux19~0_combout  & (\cpu|cu|Xreg [0] & \cpu|cu|Ain~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|cu|Mux19~0_combout ),
	.datac(!\cpu|cu|Xreg [0]),
	.datad(!\cpu|cu|Ain~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cu|Yreg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Mux26~0 .extended_lut = "off";
defparam \cpu|cu|Mux26~0 .lut_mask = 64'h000C000C333F333F;
defparam \cpu|cu|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N24
cyclonev_lcell_comb \cpu|multiplexers|Equal2~0 (
// Equation(s):
// \cpu|multiplexers|Equal2~0_combout  = ( !\cpu|cu|I [2] & ( \cpu|cu|I [0] & ( (\cpu|cu|Tstep_Q [0] & (!\cpu|cu|Tstep_Q[1]~DUPLICATE_q  $ (\cpu|cu|I [1]))) ) ) ) # ( !\cpu|cu|I [2] & ( !\cpu|cu|I [0] & ( (\cpu|cu|Tstep_Q[1]~DUPLICATE_q  & (\cpu|cu|I [1] & 
// \cpu|cu|Tstep_Q [0])) ) ) )

	.dataa(!\cpu|cu|Tstep_Q[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|cu|I [1]),
	.datad(!\cpu|cu|Tstep_Q [0]),
	.datae(!\cpu|cu|I [2]),
	.dataf(!\cpu|cu|I [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Equal2~0 .extended_lut = "off";
defparam \cpu|multiplexers|Equal2~0 .lut_mask = 64'h0005000000A50000;
defparam \cpu|multiplexers|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N21
cyclonev_lcell_comb \cpu|cu|Xreg[4] (
// Equation(s):
// \cpu|cu|Xreg [4] = LCELL(( !\cpu|reg_IR|Q [5] & ( \cpu|reg_IR|Q [3] & ( \cpu|reg_IR|Q [4] ) ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|reg_IR|Q [4]),
	.datae(!\cpu|reg_IR|Q [5]),
	.dataf(!\cpu|reg_IR|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Xreg [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Xreg[4] .extended_lut = "off";
defparam \cpu|cu|Xreg[4] .lut_mask = 64'h0000000000FF0000;
defparam \cpu|cu|Xreg[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N39
cyclonev_lcell_comb \cpu|cu|Yreg[4] (
// Equation(s):
// \cpu|cu|Yreg [4] = LCELL(( \cpu|reg_IR|Q [0] & ( (\cpu|reg_IR|Q [1] & !\cpu|reg_IR|Q [2]) ) ))

	.dataa(gnd),
	.datab(!\cpu|reg_IR|Q [1]),
	.datac(!\cpu|reg_IR|Q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_IR|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Yreg [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Yreg[4] .extended_lut = "off";
defparam \cpu|cu|Yreg[4] .lut_mask = 64'h0000000030303030;
defparam \cpu|cu|Yreg[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N24
cyclonev_lcell_comb \cpu|cu|Mux22~0 (
// Equation(s):
// \cpu|cu|Mux22~0_combout  = ( \cpu|cu|Mux19~0_combout  & ( \cpu|cu|Yreg [4] ) ) # ( !\cpu|cu|Mux19~0_combout  & ( (\cpu|cu|Xreg [4] & \cpu|cu|Ain~0_combout ) ) )

	.dataa(!\cpu|cu|Xreg [4]),
	.datab(gnd),
	.datac(!\cpu|cu|Yreg [4]),
	.datad(!\cpu|cu|Ain~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cu|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Mux22~0 .extended_lut = "off";
defparam \cpu|cu|Mux22~0 .lut_mask = 64'h005500550F0F0F0F;
defparam \cpu|cu|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N54
cyclonev_lcell_comb \cpu|cu|Xreg[1] (
// Equation(s):
// \cpu|cu|Xreg [1] = LCELL(( !\cpu|reg_IR|Q [3] & ( (\cpu|reg_IR|Q [4] & \cpu|reg_IR|Q [5]) ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|reg_IR|Q [4]),
	.datad(!\cpu|reg_IR|Q [5]),
	.datae(gnd),
	.dataf(!\cpu|reg_IR|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Xreg [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Xreg[1] .extended_lut = "off";
defparam \cpu|cu|Xreg[1] .lut_mask = 64'h000F000F00000000;
defparam \cpu|cu|Xreg[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N54
cyclonev_lcell_comb \cpu|cu|Yreg[1] (
// Equation(s):
// \cpu|cu|Yreg [1] = LCELL(( !\cpu|reg_IR|Q [0] & ( (\cpu|reg_IR|Q [1] & \cpu|reg_IR|Q [2]) ) ))

	.dataa(gnd),
	.datab(!\cpu|reg_IR|Q [1]),
	.datac(gnd),
	.datad(!\cpu|reg_IR|Q [2]),
	.datae(gnd),
	.dataf(!\cpu|reg_IR|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Yreg [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Yreg[1] .extended_lut = "off";
defparam \cpu|cu|Yreg[1] .lut_mask = 64'h0033003300000000;
defparam \cpu|cu|Yreg[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N21
cyclonev_lcell_comb \cpu|cu|Mux25~0 (
// Equation(s):
// \cpu|cu|Mux25~0_combout  = ( \cpu|cu|Yreg [1] & ( ((\cpu|cu|Xreg [1] & \cpu|cu|Ain~0_combout )) # (\cpu|cu|Mux19~0_combout ) ) ) # ( !\cpu|cu|Yreg [1] & ( (\cpu|cu|Xreg [1] & (!\cpu|cu|Mux19~0_combout  & \cpu|cu|Ain~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|cu|Xreg [1]),
	.datac(!\cpu|cu|Mux19~0_combout ),
	.datad(!\cpu|cu|Ain~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cu|Yreg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Mux25~0 .extended_lut = "off";
defparam \cpu|cu|Mux25~0 .lut_mask = 64'h003000300F3F0F3F;
defparam \cpu|cu|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N36
cyclonev_lcell_comb \cpu|cu|Yreg[2] (
// Equation(s):
// \cpu|cu|Yreg [2] = LCELL(( \cpu|reg_IR|Q [0] & ( (!\cpu|reg_IR|Q [1] & \cpu|reg_IR|Q [2]) ) ))

	.dataa(gnd),
	.datab(!\cpu|reg_IR|Q [1]),
	.datac(gnd),
	.datad(!\cpu|reg_IR|Q [2]),
	.datae(gnd),
	.dataf(!\cpu|reg_IR|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Yreg [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Yreg[2] .extended_lut = "off";
defparam \cpu|cu|Yreg[2] .lut_mask = 64'h0000000000CC00CC;
defparam \cpu|cu|Yreg[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N6
cyclonev_lcell_comb \cpu|cu|Xreg[2] (
// Equation(s):
// \cpu|cu|Xreg [2] = LCELL(( \cpu|reg_IR|Q [5] & ( (\cpu|reg_IR|Q [3] & !\cpu|reg_IR|Q [4]) ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|reg_IR|Q [3]),
	.datad(!\cpu|reg_IR|Q [4]),
	.datae(gnd),
	.dataf(!\cpu|reg_IR|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Xreg [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Xreg[2] .extended_lut = "off";
defparam \cpu|cu|Xreg[2] .lut_mask = 64'h000000000F000F00;
defparam \cpu|cu|Xreg[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N0
cyclonev_lcell_comb \cpu|cu|Mux24~0 (
// Equation(s):
// \cpu|cu|Mux24~0_combout  = ( \cpu|cu|Mux19~0_combout  & ( \cpu|cu|Yreg [2] ) ) # ( !\cpu|cu|Mux19~0_combout  & ( (\cpu|cu|Xreg [2] & \cpu|cu|Ain~0_combout ) ) )

	.dataa(!\cpu|cu|Yreg [2]),
	.datab(gnd),
	.datac(!\cpu|cu|Xreg [2]),
	.datad(!\cpu|cu|Ain~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cu|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Mux24~0 .extended_lut = "off";
defparam \cpu|cu|Mux24~0 .lut_mask = 64'h000F000F55555555;
defparam \cpu|cu|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N27
cyclonev_lcell_comb \cpu|cu|Xreg[3] (
// Equation(s):
// \cpu|cu|Xreg [3] = LCELL(( \cpu|reg_IR|Q [5] & ( (!\cpu|reg_IR|Q [3] & !\cpu|reg_IR|Q [4]) ) ))

	.dataa(!\cpu|reg_IR|Q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|reg_IR|Q [4]),
	.datae(gnd),
	.dataf(!\cpu|reg_IR|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Xreg [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Xreg[3] .extended_lut = "off";
defparam \cpu|cu|Xreg[3] .lut_mask = 64'h00000000AA00AA00;
defparam \cpu|cu|Xreg[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N42
cyclonev_lcell_comb \cpu|cu|Yreg[3] (
// Equation(s):
// \cpu|cu|Yreg [3] = LCELL(( !\cpu|reg_IR|Q [0] & ( (\cpu|reg_IR|Q [2] & !\cpu|reg_IR|Q [1]) ) ))

	.dataa(gnd),
	.datab(!\cpu|reg_IR|Q [2]),
	.datac(gnd),
	.datad(!\cpu|reg_IR|Q [1]),
	.datae(gnd),
	.dataf(!\cpu|reg_IR|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Yreg [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Yreg[3] .extended_lut = "off";
defparam \cpu|cu|Yreg[3] .lut_mask = 64'h3300330000000000;
defparam \cpu|cu|Yreg[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N24
cyclonev_lcell_comb \cpu|cu|Mux23~0 (
// Equation(s):
// \cpu|cu|Mux23~0_combout  = ( \cpu|cu|Ain~0_combout  & ( (!\cpu|cu|Mux19~0_combout  & (\cpu|cu|Xreg [3])) # (\cpu|cu|Mux19~0_combout  & ((\cpu|cu|Yreg [3]))) ) ) # ( !\cpu|cu|Ain~0_combout  & ( (\cpu|cu|Mux19~0_combout  & \cpu|cu|Yreg [3]) ) )

	.dataa(!\cpu|cu|Xreg [3]),
	.datab(gnd),
	.datac(!\cpu|cu|Mux19~0_combout ),
	.datad(!\cpu|cu|Yreg [3]),
	.datae(gnd),
	.dataf(!\cpu|cu|Ain~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Mux23~0 .extended_lut = "off";
defparam \cpu|cu|Mux23~0 .lut_mask = 64'h000F000F505F505F;
defparam \cpu|cu|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N12
cyclonev_lcell_comb \cpu|multiplexers|Equal7~0 (
// Equation(s):
// \cpu|multiplexers|Equal7~0_combout  = ( !\cpu|cu|Mux24~0_combout  & ( !\cpu|cu|Mux23~0_combout  & ( (!\cpu|cu|Mux26~0_combout  & (!\cpu|multiplexers|Equal2~0_combout  & (!\cpu|cu|Mux22~0_combout  & !\cpu|cu|Mux25~0_combout ))) ) ) )

	.dataa(!\cpu|cu|Mux26~0_combout ),
	.datab(!\cpu|multiplexers|Equal2~0_combout ),
	.datac(!\cpu|cu|Mux22~0_combout ),
	.datad(!\cpu|cu|Mux25~0_combout ),
	.datae(!\cpu|cu|Mux24~0_combout ),
	.dataf(!\cpu|cu|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Equal7~0 .extended_lut = "off";
defparam \cpu|multiplexers|Equal7~0 .lut_mask = 64'h8000000000000000;
defparam \cpu|multiplexers|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N6
cyclonev_lcell_comb \cpu|multiplexers|Selector8~4 (
// Equation(s):
// \cpu|multiplexers|Selector8~4_combout  = ( !\cpu|cu|Mux21~0_combout  & ( \cpu|multiplexers|Equal7~0_combout  & ( (!\cpu|cu|Mux20~0_combout  & (((\cpu|R0 [0] & \cpu|cu|Mux19~1_combout )))) # (\cpu|cu|Mux20~0_combout  & (\cpu|R1 [0] & 
// ((!\cpu|cu|Mux19~1_combout )))) ) ) )

	.dataa(!\cpu|R1 [0]),
	.datab(!\cpu|cu|Mux20~0_combout ),
	.datac(!\cpu|R0 [0]),
	.datad(!\cpu|cu|Mux19~1_combout ),
	.datae(!\cpu|cu|Mux21~0_combout ),
	.dataf(!\cpu|multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector8~4 .extended_lut = "off";
defparam \cpu|multiplexers|Selector8~4 .lut_mask = 64'h00000000110C0000;
defparam \cpu|multiplexers|Selector8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N51
cyclonev_lcell_comb \cpu|Rin[4] (
// Equation(s):
// \cpu|Rin [4] = LCELL((\cpu|cu|Mux18~0_combout  & \cpu|cu|Xreg [4]))

	.dataa(!\cpu|cu|Mux18~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|cu|Xreg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Rin [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Rin[4] .extended_lut = "off";
defparam \cpu|Rin[4] .lut_mask = 64'h0055005500550055;
defparam \cpu|Rin[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N55
dffeas \cpu|reg_4|Q[0] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_4|Q[0] .is_wysiwyg = "true";
defparam \cpu|reg_4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N6
cyclonev_lcell_comb \cpu|R4[0] (
// Equation(s):
// \cpu|R4 [0] = LCELL(\cpu|reg_4|Q [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|reg_4|Q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R4 [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R4[0] .extended_lut = "off";
defparam \cpu|R4[0] .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|R4[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N42
cyclonev_lcell_comb \cpu|multiplexers|Equal2~1 (
// Equation(s):
// \cpu|multiplexers|Equal2~1_combout  = ( !\cpu|cu|Mux20~0_combout  & ( !\cpu|cu|Mux25~0_combout  & ( (!\cpu|cu|Mux24~0_combout  & (!\cpu|cu|Mux19~1_combout  & (!\cpu|cu|Mux21~0_combout  & !\cpu|multiplexers|Equal2~0_combout ))) ) ) )

	.dataa(!\cpu|cu|Mux24~0_combout ),
	.datab(!\cpu|cu|Mux19~1_combout ),
	.datac(!\cpu|cu|Mux21~0_combout ),
	.datad(!\cpu|multiplexers|Equal2~0_combout ),
	.datae(!\cpu|cu|Mux20~0_combout ),
	.dataf(!\cpu|cu|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Equal2~1 .extended_lut = "off";
defparam \cpu|multiplexers|Equal2~1 .lut_mask = 64'h8000000000000000;
defparam \cpu|multiplexers|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N48
cyclonev_lcell_comb \cpu|multiplexers|Selector8~1 (
// Equation(s):
// \cpu|multiplexers|Selector8~1_combout  = ( \cpu|multiplexers|Equal2~1_combout  & ( (!\cpu|cu|Mux22~0_combout  & (\cpu|cu|Mux23~0_combout  & (\cpu|R4 [0] & !\cpu|cu|Mux26~0_combout ))) ) )

	.dataa(!\cpu|cu|Mux22~0_combout ),
	.datab(!\cpu|cu|Mux23~0_combout ),
	.datac(!\cpu|R4 [0]),
	.datad(!\cpu|cu|Mux26~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|multiplexers|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector8~1 .extended_lut = "off";
defparam \cpu|multiplexers|Selector8~1 .lut_mask = 64'h0000000002000200;
defparam \cpu|multiplexers|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N48
cyclonev_lcell_comb \cpu|Rin[5] (
// Equation(s):
// \cpu|Rin [5] = LCELL(( \cpu|cu|Xreg [5] & ( \cpu|cu|Mux18~0_combout  ) ))

	.dataa(!\cpu|cu|Mux18~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cu|Xreg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Rin [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Rin[5] .extended_lut = "off";
defparam \cpu|Rin[5] .lut_mask = 64'h0000000055555555;
defparam \cpu|Rin[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N17
dffeas \cpu|reg_2|Q[0] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_2|Q[0] .is_wysiwyg = "true";
defparam \cpu|reg_2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N30
cyclonev_lcell_comb \cpu|R2[0] (
// Equation(s):
// \cpu|R2 [0] = LCELL(( \cpu|reg_2|Q [0] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_2|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R2 [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R2[0] .extended_lut = "off";
defparam \cpu|R2[0] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|R2[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N12
cyclonev_lcell_comb \cpu|multiplexers|Selector8~0 (
// Equation(s):
// \cpu|multiplexers|Selector8~0_combout  = ( !\cpu|cu|Mux20~0_combout  & ( \cpu|multiplexers|Equal7~0_combout  & ( (\cpu|R2 [0] & (\cpu|cu|Mux21~0_combout  & !\cpu|cu|Mux19~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\cpu|R2 [0]),
	.datac(!\cpu|cu|Mux21~0_combout ),
	.datad(!\cpu|cu|Mux19~1_combout ),
	.datae(!\cpu|cu|Mux20~0_combout ),
	.dataf(!\cpu|multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector8~0 .extended_lut = "off";
defparam \cpu|multiplexers|Selector8~0 .lut_mask = 64'h0000000003000000;
defparam \cpu|multiplexers|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N48
cyclonev_lcell_comb \cpu|reg_3|Q[0]~feeder (
// Equation(s):
// \cpu|reg_3|Q[0]~feeder_combout  = ( \cpu|multiplexers|Selector8~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|multiplexers|Selector8~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|reg_3|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|reg_3|Q[0]~feeder .extended_lut = "off";
defparam \cpu|reg_3|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|reg_3|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N36
cyclonev_lcell_comb \cpu|Rin[3] (
// Equation(s):
// \cpu|Rin [3] = LCELL(( \cpu|cu|Mux18~0_combout  & ( \cpu|cu|Xreg [3] ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cu|Xreg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cu|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Rin [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Rin[3] .extended_lut = "off";
defparam \cpu|Rin[3] .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|Rin[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N50
dffeas \cpu|reg_3|Q[0] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\cpu|reg_3|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Rin [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_3|Q[0] .is_wysiwyg = "true";
defparam \cpu|reg_3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N0
cyclonev_lcell_comb \cpu|R3[0] (
// Equation(s):
// \cpu|R3 [0] = LCELL(( \cpu|reg_3|Q [0] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_3|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R3 [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R3[0] .extended_lut = "off";
defparam \cpu|R3[0] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|R3[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N36
cyclonev_lcell_comb \cpu|Rin[0] (
// Equation(s):
// \cpu|Rin [0] = LCELL(( \cpu|cu|Xreg [0] & ( \cpu|cu|Mux18~0_combout  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|cu|Xreg [0]),
	.dataf(!\cpu|cu|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Rin [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Rin[0] .extended_lut = "off";
defparam \cpu|Rin[0] .lut_mask = 64'h000000000000FFFF;
defparam \cpu|Rin[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N23
dffeas \cpu|reg_7|Q[0] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_7|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_7|Q[0] .is_wysiwyg = "true";
defparam \cpu|reg_7|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N54
cyclonev_lcell_comb \cpu|R7[0] (
// Equation(s):
// \cpu|R7 [0] = LCELL(\cpu|reg_7|Q [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|reg_7|Q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R7 [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R7[0] .extended_lut = "off";
defparam \cpu|R7[0] .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|R7[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N21
cyclonev_lcell_comb \cpu|multiplexers|Selector8~3 (
// Equation(s):
// \cpu|multiplexers|Selector8~3_combout  = ( \cpu|cu|Mux26~0_combout  & ( \cpu|multiplexers|Equal2~1_combout  & ( (!\cpu|cu|Mux23~0_combout  & (\cpu|R7 [0] & !\cpu|cu|Mux22~0_combout )) ) ) ) # ( !\cpu|cu|Mux26~0_combout  & ( 
// \cpu|multiplexers|Equal2~1_combout  & ( (\cpu|R3 [0] & (!\cpu|cu|Mux23~0_combout  & \cpu|cu|Mux22~0_combout )) ) ) )

	.dataa(!\cpu|R3 [0]),
	.datab(!\cpu|cu|Mux23~0_combout ),
	.datac(!\cpu|R7 [0]),
	.datad(!\cpu|cu|Mux22~0_combout ),
	.datae(!\cpu|cu|Mux26~0_combout ),
	.dataf(!\cpu|multiplexers|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector8~3 .extended_lut = "off";
defparam \cpu|multiplexers|Selector8~3 .lut_mask = 64'h0000000000440C00;
defparam \cpu|multiplexers|Selector8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N39
cyclonev_lcell_comb \cpu|multiplexers|Equal3~0 (
// Equation(s):
// \cpu|multiplexers|Equal3~0_combout  = ( !\cpu|cu|Mux26~0_combout  & ( (!\cpu|cu|Mux23~0_combout  & !\cpu|cu|Mux22~0_combout ) ) )

	.dataa(!\cpu|cu|Mux23~0_combout ),
	.datab(gnd),
	.datac(!\cpu|cu|Mux22~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cu|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Equal3~0 .extended_lut = "off";
defparam \cpu|multiplexers|Equal3~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \cpu|multiplexers|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N48
cyclonev_lcell_comb \cpu|multiplexers|Equal2~2 (
// Equation(s):
// \cpu|multiplexers|Equal2~2_combout  = ( !\cpu|cu|Mux21~0_combout  & ( (!\cpu|multiplexers|Equal2~0_combout  & (!\cpu|cu|Mux19~1_combout  & !\cpu|cu|Mux20~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|multiplexers|Equal2~0_combout ),
	.datac(!\cpu|cu|Mux19~1_combout ),
	.datad(!\cpu|cu|Mux20~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cu|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Equal2~2 .extended_lut = "off";
defparam \cpu|multiplexers|Equal2~2 .lut_mask = 64'hC000C00000000000;
defparam \cpu|multiplexers|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N18
cyclonev_lcell_comb \cpu|Rin[2] (
// Equation(s):
// \cpu|Rin [2] = LCELL(( \cpu|cu|Xreg [2] & ( \cpu|cu|Mux18~0_combout  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|cu|Xreg [2]),
	.dataf(!\cpu|cu|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Rin [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Rin[2] .extended_lut = "off";
defparam \cpu|Rin[2] .lut_mask = 64'h000000000000FFFF;
defparam \cpu|Rin[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N4
dffeas \cpu|reg_5|Q[0] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_5|Q[0] .is_wysiwyg = "true";
defparam \cpu|reg_5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N3
cyclonev_lcell_comb \cpu|R5[0] (
// Equation(s):
// \cpu|R5 [0] = LCELL(( \cpu|reg_5|Q [0] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_5|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R5 [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R5[0] .extended_lut = "off";
defparam \cpu|R5[0] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|R5[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N33
cyclonev_lcell_comb \cpu|Rin[1] (
// Equation(s):
// \cpu|Rin [1] = LCELL(( \cpu|cu|Mux18~0_combout  & ( \cpu|cu|Xreg [1] ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cu|Xreg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cu|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Rin [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Rin[1] .extended_lut = "off";
defparam \cpu|Rin[1] .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|Rin[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N47
dffeas \cpu|reg_6|Q[0] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector8~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_6|Q[0] .is_wysiwyg = "true";
defparam \cpu|reg_6|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N45
cyclonev_lcell_comb \cpu|R6[0] (
// Equation(s):
// \cpu|R6 [0] = LCELL(( \cpu|reg_6|Q [0] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_6|Q [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R6 [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R6[0] .extended_lut = "off";
defparam \cpu|R6[0] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R6[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N48
cyclonev_lcell_comb \cpu|multiplexers|Selector8~2 (
// Equation(s):
// \cpu|multiplexers|Selector8~2_combout  = ( \cpu|R5 [0] & ( \cpu|R6 [0] & ( (\cpu|multiplexers|Equal3~0_combout  & (\cpu|multiplexers|Equal2~2_combout  & (!\cpu|cu|Mux25~0_combout  $ (!\cpu|cu|Mux24~0_combout )))) ) ) ) # ( !\cpu|R5 [0] & ( \cpu|R6 [0] & ( 
// (\cpu|cu|Mux25~0_combout  & (\cpu|multiplexers|Equal3~0_combout  & (!\cpu|cu|Mux24~0_combout  & \cpu|multiplexers|Equal2~2_combout ))) ) ) ) # ( \cpu|R5 [0] & ( !\cpu|R6 [0] & ( (!\cpu|cu|Mux25~0_combout  & (\cpu|multiplexers|Equal3~0_combout  & 
// (\cpu|cu|Mux24~0_combout  & \cpu|multiplexers|Equal2~2_combout ))) ) ) )

	.dataa(!\cpu|cu|Mux25~0_combout ),
	.datab(!\cpu|multiplexers|Equal3~0_combout ),
	.datac(!\cpu|cu|Mux24~0_combout ),
	.datad(!\cpu|multiplexers|Equal2~2_combout ),
	.datae(!\cpu|R5 [0]),
	.dataf(!\cpu|R6 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector8~2 .extended_lut = "off";
defparam \cpu|multiplexers|Selector8~2 .lut_mask = 64'h0000000200100012;
defparam \cpu|multiplexers|Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N21
cyclonev_lcell_comb \cpu|cu|Gout~0 (
// Equation(s):
// \cpu|cu|Gout~0_combout  = ( \cpu|cu|I [1] & ( (\cpu|cu|Tstep_Q[1]~DUPLICATE_q  & (\cpu|cu|Tstep_Q [0] & !\cpu|cu|I [2])) ) )

	.dataa(!\cpu|cu|Tstep_Q[1]~DUPLICATE_q ),
	.datab(!\cpu|cu|Tstep_Q [0]),
	.datac(!\cpu|cu|I [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cu|I [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Gout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Gout~0 .extended_lut = "off";
defparam \cpu|cu|Gout~0 .lut_mask = 64'h0000000010101010;
defparam \cpu|cu|Gout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N30
cyclonev_lcell_comb \cpu|multiplexers|Equal7~1 (
// Equation(s):
// \cpu|multiplexers|Equal7~1_combout  = ( !\cpu|cu|Mux26~0_combout  & ( (!\cpu|cu|Mux24~0_combout  & (!\cpu|cu|Mux22~0_combout  & (!\cpu|cu|Mux23~0_combout  & !\cpu|cu|Mux25~0_combout ))) ) )

	.dataa(!\cpu|cu|Mux24~0_combout ),
	.datab(!\cpu|cu|Mux22~0_combout ),
	.datac(!\cpu|cu|Mux23~0_combout ),
	.datad(!\cpu|cu|Mux25~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cu|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Equal7~1 .extended_lut = "off";
defparam \cpu|multiplexers|Equal7~1 .lut_mask = 64'h8000800000000000;
defparam \cpu|multiplexers|Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N0
cyclonev_lcell_comb \cpu|multiplexers|Equal2~3 (
// Equation(s):
// \cpu|multiplexers|Equal2~3_combout  = ( !\cpu|cu|Mux20~0_combout  & ( (!\cpu|cu|Mux19~1_combout  & !\cpu|cu|Mux21~0_combout ) ) )

	.dataa(!\cpu|cu|Mux19~1_combout ),
	.datab(gnd),
	.datac(!\cpu|cu|Mux21~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cu|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Equal2~3 .extended_lut = "off";
defparam \cpu|multiplexers|Equal2~3 .lut_mask = 64'hA0A0A0A000000000;
defparam \cpu|multiplexers|Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N6
cyclonev_lcell_comb \cpu|cu|DINout~0 (
// Equation(s):
// \cpu|cu|DINout~0_combout  = ( \cpu|cu|Tstep_Q [0] & ( (!\cpu|cu|I [1] & (\cpu|cu|I [0] & (!\cpu|cu|Tstep_Q[1]~DUPLICATE_q  & !\cpu|cu|I [2]))) ) )

	.dataa(!\cpu|cu|I [1]),
	.datab(!\cpu|cu|I [0]),
	.datac(!\cpu|cu|Tstep_Q[1]~DUPLICATE_q ),
	.datad(!\cpu|cu|I [2]),
	.datae(gnd),
	.dataf(!\cpu|cu|Tstep_Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|DINout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|DINout~0 .extended_lut = "off";
defparam \cpu|cu|DINout~0 .lut_mask = 64'h0000000020002000;
defparam \cpu|cu|DINout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N6
cyclonev_lcell_comb \cpu|cu|Decoder0~0 (
// Equation(s):
// \cpu|cu|Decoder0~0_combout  = ( \cpu|cu|I [1] & ( !\cpu|cu|I [2] & ( \cpu|cu|I [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cu|I [0]),
	.datad(gnd),
	.datae(!\cpu|cu|I [1]),
	.dataf(!\cpu|cu|I [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Decoder0~0 .extended_lut = "off";
defparam \cpu|cu|Decoder0~0 .lut_mask = 64'h00000F0F00000000;
defparam \cpu|cu|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N14
dffeas \cpu|reg_A|Q[0] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\cpu|multiplexers|Selector8~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cu|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_A|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_A|Q[0] .is_wysiwyg = "true";
defparam \cpu|reg_A|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N9
cyclonev_lcell_comb \cpu|A[0] (
// Equation(s):
// \cpu|A [0] = LCELL(\cpu|reg_A|Q [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|reg_A|Q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|A [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|A[0] .extended_lut = "off";
defparam \cpu|A[0] .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|A[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N30
cyclonev_lcell_comb \cpu|addsub|Add0~38 (
// Equation(s):
// \cpu|addsub|Add0~38_cout  = CARRY(( (!\cpu|cu|Tstep_Q [0] & (\cpu|cu|Tstep_Q [1] & \cpu|cu|Decoder0~0_combout )) ) + ( VCC ) + ( !VCC ))

	.dataa(!\cpu|cu|Tstep_Q [0]),
	.datab(!\cpu|cu|Tstep_Q [1]),
	.datac(!\cpu|cu|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\cpu|addsub|Add0~38_cout ),
	.shareout());
// synopsys translate_off
defparam \cpu|addsub|Add0~38 .extended_lut = "off";
defparam \cpu|addsub|Add0~38 .lut_mask = 64'h0000000000000202;
defparam \cpu|addsub|Add0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N33
cyclonev_lcell_comb \cpu|addsub|Add0~1 (
// Equation(s):
// \cpu|addsub|Add0~1_sumout  = SUM(( !\cpu|multiplexers|Selector8~6_combout  $ ((((!\cpu|cu|Tstep_Q [1]) # (!\cpu|cu|Decoder0~0_combout )) # (\cpu|cu|Tstep_Q [0]))) ) + ( \cpu|A [0] ) + ( \cpu|addsub|Add0~38_cout  ))
// \cpu|addsub|Add0~2  = CARRY(( !\cpu|multiplexers|Selector8~6_combout  $ ((((!\cpu|cu|Tstep_Q [1]) # (!\cpu|cu|Decoder0~0_combout )) # (\cpu|cu|Tstep_Q [0]))) ) + ( \cpu|A [0] ) + ( \cpu|addsub|Add0~38_cout  ))

	.dataa(!\cpu|cu|Tstep_Q [0]),
	.datab(!\cpu|cu|Tstep_Q [1]),
	.datac(!\cpu|cu|Decoder0~0_combout ),
	.datad(!\cpu|multiplexers|Selector8~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|A [0]),
	.datag(gnd),
	.cin(\cpu|addsub|Add0~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|addsub|Add0~1_sumout ),
	.cout(\cpu|addsub|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|addsub|Add0~1 .extended_lut = "off";
defparam \cpu|addsub|Add0~1 .lut_mask = 64'h0000FF00000002FD;
defparam \cpu|addsub|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N45
cyclonev_lcell_comb \cpu|cu|Gin~0 (
// Equation(s):
// \cpu|cu|Gin~0_combout  = ( \cpu|cu|I [1] & ( (!\cpu|cu|Tstep_Q [0] & (!\cpu|cu|I [2] & \cpu|cu|Tstep_Q[1]~DUPLICATE_q )) ) )

	.dataa(!\cpu|cu|Tstep_Q [0]),
	.datab(gnd),
	.datac(!\cpu|cu|I [2]),
	.datad(!\cpu|cu|Tstep_Q[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|cu|I [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cu|Gin~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cu|Gin~0 .extended_lut = "off";
defparam \cpu|cu|Gin~0 .lut_mask = 64'h0000000000A000A0;
defparam \cpu|cu|Gin~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N35
dffeas \cpu|reg_G|Q[0] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\cpu|addsub|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cu|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_G|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_G|Q[0] .is_wysiwyg = "true";
defparam \cpu|reg_G|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N6
cyclonev_lcell_comb \cpu|G[0] (
// Equation(s):
// \cpu|G [0] = LCELL(( \cpu|reg_G|Q [0] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_G|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|G [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|G[0] .extended_lut = "off";
defparam \cpu|G[0] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|G[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N24
cyclonev_lcell_comb \cpu|multiplexers|Selector8~5 (
// Equation(s):
// \cpu|multiplexers|Selector8~5_combout  = ( mem_q[0] & ( \cpu|G [0] & ( (\cpu|multiplexers|Equal7~1_combout  & (\cpu|multiplexers|Equal2~3_combout  & ((\cpu|cu|DINout~0_combout ) # (\cpu|cu|Gout~0_combout )))) ) ) ) # ( !mem_q[0] & ( \cpu|G [0] & ( 
// (\cpu|cu|Gout~0_combout  & (\cpu|multiplexers|Equal7~1_combout  & \cpu|multiplexers|Equal2~3_combout )) ) ) ) # ( mem_q[0] & ( !\cpu|G [0] & ( (\cpu|multiplexers|Equal7~1_combout  & (\cpu|multiplexers|Equal2~3_combout  & \cpu|cu|DINout~0_combout )) ) ) )

	.dataa(!\cpu|cu|Gout~0_combout ),
	.datab(!\cpu|multiplexers|Equal7~1_combout ),
	.datac(!\cpu|multiplexers|Equal2~3_combout ),
	.datad(!\cpu|cu|DINout~0_combout ),
	.datae(!mem_q[0]),
	.dataf(!\cpu|G [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector8~5 .extended_lut = "off";
defparam \cpu|multiplexers|Selector8~5 .lut_mask = 64'h0000000301010103;
defparam \cpu|multiplexers|Selector8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N12
cyclonev_lcell_comb \cpu|multiplexers|Selector8~6 (
// Equation(s):
// \cpu|multiplexers|Selector8~6_combout  = ( \cpu|multiplexers|Selector8~2_combout  & ( \cpu|multiplexers|Selector8~5_combout  ) ) # ( !\cpu|multiplexers|Selector8~2_combout  & ( \cpu|multiplexers|Selector8~5_combout  ) ) # ( 
// \cpu|multiplexers|Selector8~2_combout  & ( !\cpu|multiplexers|Selector8~5_combout  ) ) # ( !\cpu|multiplexers|Selector8~2_combout  & ( !\cpu|multiplexers|Selector8~5_combout  & ( (((\cpu|multiplexers|Selector8~3_combout ) # 
// (\cpu|multiplexers|Selector8~0_combout )) # (\cpu|multiplexers|Selector8~1_combout )) # (\cpu|multiplexers|Selector8~4_combout ) ) ) )

	.dataa(!\cpu|multiplexers|Selector8~4_combout ),
	.datab(!\cpu|multiplexers|Selector8~1_combout ),
	.datac(!\cpu|multiplexers|Selector8~0_combout ),
	.datad(!\cpu|multiplexers|Selector8~3_combout ),
	.datae(!\cpu|multiplexers|Selector8~2_combout ),
	.dataf(!\cpu|multiplexers|Selector8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector8~6 .extended_lut = "off";
defparam \cpu|multiplexers|Selector8~6 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \cpu|multiplexers|Selector8~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N41
dffeas \cpu|reg_5|Q[1] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_5|Q[1] .is_wysiwyg = "true";
defparam \cpu|reg_5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N48
cyclonev_lcell_comb \cpu|R5[1] (
// Equation(s):
// \cpu|R5 [1] = LCELL(( \cpu|reg_5|Q [1] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_5|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R5 [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R5[1] .extended_lut = "off";
defparam \cpu|R5[1] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|R5[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N8
dffeas \cpu|reg_6|Q[1] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_6|Q[1] .is_wysiwyg = "true";
defparam \cpu|reg_6|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N6
cyclonev_lcell_comb \cpu|R6[1] (
// Equation(s):
// \cpu|R6 [1] = LCELL(( \cpu|reg_6|Q [1] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_6|Q [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R6 [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R6[1] .extended_lut = "off";
defparam \cpu|R6[1] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R6[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N15
cyclonev_lcell_comb \cpu|multiplexers|Selector7~2 (
// Equation(s):
// \cpu|multiplexers|Selector7~2_combout  = ( \cpu|R5 [1] & ( \cpu|R6 [1] & ( (\cpu|multiplexers|Equal3~0_combout  & (\cpu|multiplexers|Equal2~2_combout  & (!\cpu|cu|Mux24~0_combout  $ (!\cpu|cu|Mux25~0_combout )))) ) ) ) # ( !\cpu|R5 [1] & ( \cpu|R6 [1] & ( 
// (!\cpu|cu|Mux24~0_combout  & (\cpu|multiplexers|Equal3~0_combout  & (\cpu|multiplexers|Equal2~2_combout  & \cpu|cu|Mux25~0_combout ))) ) ) ) # ( \cpu|R5 [1] & ( !\cpu|R6 [1] & ( (\cpu|cu|Mux24~0_combout  & (\cpu|multiplexers|Equal3~0_combout  & 
// (\cpu|multiplexers|Equal2~2_combout  & !\cpu|cu|Mux25~0_combout ))) ) ) )

	.dataa(!\cpu|cu|Mux24~0_combout ),
	.datab(!\cpu|multiplexers|Equal3~0_combout ),
	.datac(!\cpu|multiplexers|Equal2~2_combout ),
	.datad(!\cpu|cu|Mux25~0_combout ),
	.datae(!\cpu|R5 [1]),
	.dataf(!\cpu|R6 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector7~2 .extended_lut = "off";
defparam \cpu|multiplexers|Selector7~2 .lut_mask = 64'h0000010000020102;
defparam \cpu|multiplexers|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N2
dffeas \cpu|reg_0|Q[1] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_0|Q[1] .is_wysiwyg = "true";
defparam \cpu|reg_0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N0
cyclonev_lcell_comb \cpu|R0[1] (
// Equation(s):
// \cpu|R0 [1] = LCELL(( \cpu|reg_0|Q [1] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_0|Q [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R0 [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R0[1] .extended_lut = "off";
defparam \cpu|R0[1] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R0[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N14
dffeas \cpu|reg_1|Q[1] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_1|Q[1] .is_wysiwyg = "true";
defparam \cpu|reg_1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N12
cyclonev_lcell_comb \cpu|R1[1] (
// Equation(s):
// \cpu|R1 [1] = LCELL(( \cpu|reg_1|Q [1] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_1|Q [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R1 [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R1[1] .extended_lut = "off";
defparam \cpu|R1[1] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R1[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N33
cyclonev_lcell_comb \cpu|multiplexers|Selector7~4 (
// Equation(s):
// \cpu|multiplexers|Selector7~4_combout  = ( \cpu|R0 [1] & ( \cpu|R1 [1] & ( (!\cpu|cu|Mux21~0_combout  & (\cpu|multiplexers|Equal7~0_combout  & (!\cpu|cu|Mux20~0_combout  $ (!\cpu|cu|Mux19~1_combout )))) ) ) ) # ( !\cpu|R0 [1] & ( \cpu|R1 [1] & ( 
// (!\cpu|cu|Mux21~0_combout  & (\cpu|cu|Mux20~0_combout  & (\cpu|multiplexers|Equal7~0_combout  & !\cpu|cu|Mux19~1_combout ))) ) ) ) # ( \cpu|R0 [1] & ( !\cpu|R1 [1] & ( (!\cpu|cu|Mux21~0_combout  & (!\cpu|cu|Mux20~0_combout  & 
// (\cpu|multiplexers|Equal7~0_combout  & \cpu|cu|Mux19~1_combout ))) ) ) )

	.dataa(!\cpu|cu|Mux21~0_combout ),
	.datab(!\cpu|cu|Mux20~0_combout ),
	.datac(!\cpu|multiplexers|Equal7~0_combout ),
	.datad(!\cpu|cu|Mux19~1_combout ),
	.datae(!\cpu|R0 [1]),
	.dataf(!\cpu|R1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector7~4 .extended_lut = "off";
defparam \cpu|multiplexers|Selector7~4 .lut_mask = 64'h0000000802000208;
defparam \cpu|multiplexers|Selector7~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N41
dffeas \cpu|reg_4|Q[1] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_4|Q[1] .is_wysiwyg = "true";
defparam \cpu|reg_4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N39
cyclonev_lcell_comb \cpu|R4[1] (
// Equation(s):
// \cpu|R4 [1] = LCELL(\cpu|reg_4|Q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|reg_4|Q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R4 [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R4[1] .extended_lut = "off";
defparam \cpu|R4[1] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|R4[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N36
cyclonev_lcell_comb \cpu|multiplexers|Selector7~1 (
// Equation(s):
// \cpu|multiplexers|Selector7~1_combout  = ( \cpu|cu|Mux23~0_combout  & ( (\cpu|R4 [1] & (!\cpu|cu|Mux26~0_combout  & (\cpu|multiplexers|Equal2~1_combout  & !\cpu|cu|Mux22~0_combout ))) ) )

	.dataa(!\cpu|R4 [1]),
	.datab(!\cpu|cu|Mux26~0_combout ),
	.datac(!\cpu|multiplexers|Equal2~1_combout ),
	.datad(!\cpu|cu|Mux22~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|cu|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector7~1 .extended_lut = "off";
defparam \cpu|multiplexers|Selector7~1 .lut_mask = 64'h0000000004000400;
defparam \cpu|multiplexers|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N20
dffeas \cpu|reg_2|Q[1] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_2|Q[1] .is_wysiwyg = "true";
defparam \cpu|reg_2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N48
cyclonev_lcell_comb \cpu|R2[1] (
// Equation(s):
// \cpu|R2 [1] = LCELL(\cpu|reg_2|Q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|reg_2|Q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R2 [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R2[1] .extended_lut = "off";
defparam \cpu|R2[1] .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|R2[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N18
cyclonev_lcell_comb \cpu|multiplexers|Selector7~0 (
// Equation(s):
// \cpu|multiplexers|Selector7~0_combout  = ( \cpu|multiplexers|Equal7~0_combout  & ( (\cpu|R2 [1] & (!\cpu|cu|Mux19~1_combout  & (!\cpu|cu|Mux20~0_combout  & \cpu|cu|Mux21~0_combout ))) ) )

	.dataa(!\cpu|R2 [1]),
	.datab(!\cpu|cu|Mux19~1_combout ),
	.datac(!\cpu|cu|Mux20~0_combout ),
	.datad(!\cpu|cu|Mux21~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector7~0 .extended_lut = "off";
defparam \cpu|multiplexers|Selector7~0 .lut_mask = 64'h0000000000400040;
defparam \cpu|multiplexers|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N56
dffeas \cpu|reg_3|Q[1] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_3|Q[1] .is_wysiwyg = "true";
defparam \cpu|reg_3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N54
cyclonev_lcell_comb \cpu|R3[1] (
// Equation(s):
// \cpu|R3 [1] = LCELL(( \cpu|reg_3|Q [1] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_3|Q [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R3 [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R3[1] .extended_lut = "off";
defparam \cpu|R3[1] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R3[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N5
dffeas \cpu|reg_7|Q[1] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector7~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_7|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_7|Q[1] .is_wysiwyg = "true";
defparam \cpu|reg_7|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N42
cyclonev_lcell_comb \cpu|R7[1] (
// Equation(s):
// \cpu|R7 [1] = LCELL(\cpu|reg_7|Q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|reg_7|Q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R7 [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R7[1] .extended_lut = "off";
defparam \cpu|R7[1] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|R7[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N42
cyclonev_lcell_comb \cpu|multiplexers|Selector7~3 (
// Equation(s):
// \cpu|multiplexers|Selector7~3_combout  = ( \cpu|R3 [1] & ( \cpu|R7 [1] & ( (!\cpu|cu|Mux23~0_combout  & (\cpu|multiplexers|Equal2~1_combout  & (!\cpu|cu|Mux26~0_combout  $ (!\cpu|cu|Mux22~0_combout )))) ) ) ) # ( !\cpu|R3 [1] & ( \cpu|R7 [1] & ( 
// (\cpu|cu|Mux26~0_combout  & (!\cpu|cu|Mux22~0_combout  & (!\cpu|cu|Mux23~0_combout  & \cpu|multiplexers|Equal2~1_combout ))) ) ) ) # ( \cpu|R3 [1] & ( !\cpu|R7 [1] & ( (!\cpu|cu|Mux26~0_combout  & (\cpu|cu|Mux22~0_combout  & (!\cpu|cu|Mux23~0_combout  & 
// \cpu|multiplexers|Equal2~1_combout ))) ) ) )

	.dataa(!\cpu|cu|Mux26~0_combout ),
	.datab(!\cpu|cu|Mux22~0_combout ),
	.datac(!\cpu|cu|Mux23~0_combout ),
	.datad(!\cpu|multiplexers|Equal2~1_combout ),
	.datae(!\cpu|R3 [1]),
	.dataf(!\cpu|R7 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector7~3 .extended_lut = "off";
defparam \cpu|multiplexers|Selector7~3 .lut_mask = 64'h0000002000400060;
defparam \cpu|multiplexers|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N26
dffeas \cpu|reg_A|Q[1] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\cpu|multiplexers|Selector7~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cu|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_A|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_A|Q[1] .is_wysiwyg = "true";
defparam \cpu|reg_A|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N18
cyclonev_lcell_comb \cpu|A[1] (
// Equation(s):
// \cpu|A [1] = LCELL(\cpu|reg_A|Q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|reg_A|Q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|A [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|A[1] .extended_lut = "off";
defparam \cpu|A[1] .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|A[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N36
cyclonev_lcell_comb \cpu|addsub|Add0~5 (
// Equation(s):
// \cpu|addsub|Add0~5_sumout  = SUM(( !\cpu|multiplexers|Selector7~6_combout  $ ((((!\cpu|cu|Tstep_Q [1]) # (!\cpu|cu|Decoder0~0_combout )) # (\cpu|cu|Tstep_Q [0]))) ) + ( \cpu|A [1] ) + ( \cpu|addsub|Add0~2  ))
// \cpu|addsub|Add0~6  = CARRY(( !\cpu|multiplexers|Selector7~6_combout  $ ((((!\cpu|cu|Tstep_Q [1]) # (!\cpu|cu|Decoder0~0_combout )) # (\cpu|cu|Tstep_Q [0]))) ) + ( \cpu|A [1] ) + ( \cpu|addsub|Add0~2  ))

	.dataa(!\cpu|cu|Tstep_Q [0]),
	.datab(!\cpu|cu|Tstep_Q [1]),
	.datac(!\cpu|cu|Decoder0~0_combout ),
	.datad(!\cpu|multiplexers|Selector7~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|A [1]),
	.datag(gnd),
	.cin(\cpu|addsub|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|addsub|Add0~5_sumout ),
	.cout(\cpu|addsub|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|addsub|Add0~5 .extended_lut = "off";
defparam \cpu|addsub|Add0~5 .lut_mask = 64'h0000FF00000002FD;
defparam \cpu|addsub|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N37
dffeas \cpu|reg_G|Q[1] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\cpu|addsub|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cu|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_G|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_G|Q[1] .is_wysiwyg = "true";
defparam \cpu|reg_G|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N18
cyclonev_lcell_comb \cpu|G[1] (
// Equation(s):
// \cpu|G [1] = LCELL(( \cpu|reg_G|Q [1] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_G|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|G [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|G[1] .extended_lut = "off";
defparam \cpu|G[1] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|G[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N30
cyclonev_lcell_comb \cpu|multiplexers|Selector7~5 (
// Equation(s):
// \cpu|multiplexers|Selector7~5_combout  = ( mem_q[1] & ( \cpu|G [1] & ( (\cpu|multiplexers|Equal2~3_combout  & (\cpu|multiplexers|Equal7~1_combout  & ((\cpu|cu|DINout~0_combout ) # (\cpu|cu|Gout~0_combout )))) ) ) ) # ( !mem_q[1] & ( \cpu|G [1] & ( 
// (\cpu|cu|Gout~0_combout  & (\cpu|multiplexers|Equal2~3_combout  & \cpu|multiplexers|Equal7~1_combout )) ) ) ) # ( mem_q[1] & ( !\cpu|G [1] & ( (\cpu|cu|DINout~0_combout  & (\cpu|multiplexers|Equal2~3_combout  & \cpu|multiplexers|Equal7~1_combout )) ) ) )

	.dataa(!\cpu|cu|Gout~0_combout ),
	.datab(!\cpu|cu|DINout~0_combout ),
	.datac(!\cpu|multiplexers|Equal2~3_combout ),
	.datad(!\cpu|multiplexers|Equal7~1_combout ),
	.datae(!mem_q[1]),
	.dataf(!\cpu|G [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector7~5 .extended_lut = "off";
defparam \cpu|multiplexers|Selector7~5 .lut_mask = 64'h0000000300050007;
defparam \cpu|multiplexers|Selector7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N24
cyclonev_lcell_comb \cpu|multiplexers|Selector7~6 (
// Equation(s):
// \cpu|multiplexers|Selector7~6_combout  = ( \cpu|multiplexers|Selector7~3_combout  & ( \cpu|multiplexers|Selector7~5_combout  ) ) # ( !\cpu|multiplexers|Selector7~3_combout  & ( \cpu|multiplexers|Selector7~5_combout  ) ) # ( 
// \cpu|multiplexers|Selector7~3_combout  & ( !\cpu|multiplexers|Selector7~5_combout  ) ) # ( !\cpu|multiplexers|Selector7~3_combout  & ( !\cpu|multiplexers|Selector7~5_combout  & ( (((\cpu|multiplexers|Selector7~0_combout ) # 
// (\cpu|multiplexers|Selector7~1_combout )) # (\cpu|multiplexers|Selector7~4_combout )) # (\cpu|multiplexers|Selector7~2_combout ) ) ) )

	.dataa(!\cpu|multiplexers|Selector7~2_combout ),
	.datab(!\cpu|multiplexers|Selector7~4_combout ),
	.datac(!\cpu|multiplexers|Selector7~1_combout ),
	.datad(!\cpu|multiplexers|Selector7~0_combout ),
	.datae(!\cpu|multiplexers|Selector7~3_combout ),
	.dataf(!\cpu|multiplexers|Selector7~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector7~6 .extended_lut = "off";
defparam \cpu|multiplexers|Selector7~6 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \cpu|multiplexers|Selector7~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N41
dffeas \cpu|reg_2|Q[2] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_2|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_2|Q[2] .is_wysiwyg = "true";
defparam \cpu|reg_2|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N39
cyclonev_lcell_comb \cpu|R2[2] (
// Equation(s):
// \cpu|R2 [2] = LCELL(\cpu|reg_2|Q [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|reg_2|Q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R2 [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R2[2] .extended_lut = "off";
defparam \cpu|R2[2] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|R2[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N36
cyclonev_lcell_comb \cpu|multiplexers|Selector6~0 (
// Equation(s):
// \cpu|multiplexers|Selector6~0_combout  = ( \cpu|multiplexers|Equal7~0_combout  & ( (\cpu|cu|Mux21~0_combout  & (\cpu|R2 [2] & (!\cpu|cu|Mux19~1_combout  & !\cpu|cu|Mux20~0_combout ))) ) )

	.dataa(!\cpu|cu|Mux21~0_combout ),
	.datab(!\cpu|R2 [2]),
	.datac(!\cpu|cu|Mux19~1_combout ),
	.datad(!\cpu|cu|Mux20~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector6~0 .extended_lut = "off";
defparam \cpu|multiplexers|Selector6~0 .lut_mask = 64'h0000000010001000;
defparam \cpu|multiplexers|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N22
dffeas \cpu|reg_1|Q[2] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_1|Q[2] .is_wysiwyg = "true";
defparam \cpu|reg_1|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N12
cyclonev_lcell_comb \cpu|R1[2] (
// Equation(s):
// \cpu|R1 [2] = LCELL(( \cpu|reg_1|Q [2] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_1|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R1 [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R1[2] .extended_lut = "off";
defparam \cpu|R1[2] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|R1[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N49
dffeas \cpu|reg_0|Q[2] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_0|Q[2] .is_wysiwyg = "true";
defparam \cpu|reg_0|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N51
cyclonev_lcell_comb \cpu|R0[2] (
// Equation(s):
// \cpu|R0 [2] = LCELL(( \cpu|reg_0|Q [2] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_0|Q [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R0 [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R0[2] .extended_lut = "off";
defparam \cpu|R0[2] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R0[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N15
cyclonev_lcell_comb \cpu|multiplexers|Selector6~4 (
// Equation(s):
// \cpu|multiplexers|Selector6~4_combout  = ( \cpu|cu|Mux20~0_combout  & ( \cpu|multiplexers|Equal7~0_combout  & ( (!\cpu|cu|Mux19~1_combout  & (\cpu|R1 [2] & !\cpu|cu|Mux21~0_combout )) ) ) ) # ( !\cpu|cu|Mux20~0_combout  & ( 
// \cpu|multiplexers|Equal7~0_combout  & ( (\cpu|cu|Mux19~1_combout  & (!\cpu|cu|Mux21~0_combout  & \cpu|R0 [2])) ) ) )

	.dataa(!\cpu|cu|Mux19~1_combout ),
	.datab(!\cpu|R1 [2]),
	.datac(!\cpu|cu|Mux21~0_combout ),
	.datad(!\cpu|R0 [2]),
	.datae(!\cpu|cu|Mux20~0_combout ),
	.dataf(!\cpu|multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector6~4 .extended_lut = "off";
defparam \cpu|multiplexers|Selector6~4 .lut_mask = 64'h0000000000502020;
defparam \cpu|multiplexers|Selector6~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N14
dffeas \cpu|reg_3|Q[2] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_3|Q[2] .is_wysiwyg = "true";
defparam \cpu|reg_3|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N12
cyclonev_lcell_comb \cpu|R3[2] (
// Equation(s):
// \cpu|R3 [2] = LCELL(( \cpu|reg_3|Q [2] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_3|Q [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R3 [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R3[2] .extended_lut = "off";
defparam \cpu|R3[2] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R3[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N47
dffeas \cpu|reg_7|Q[2] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_7|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_7|Q[2] .is_wysiwyg = "true";
defparam \cpu|reg_7|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N45
cyclonev_lcell_comb \cpu|R7[2] (
// Equation(s):
// \cpu|R7 [2] = LCELL(\cpu|reg_7|Q [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|reg_7|Q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R7 [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R7[2] .extended_lut = "off";
defparam \cpu|R7[2] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|R7[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N30
cyclonev_lcell_comb \cpu|multiplexers|Selector6~3 (
// Equation(s):
// \cpu|multiplexers|Selector6~3_combout  = ( \cpu|R3 [2] & ( \cpu|R7 [2] & ( (!\cpu|cu|Mux23~0_combout  & (\cpu|multiplexers|Equal2~1_combout  & (!\cpu|cu|Mux26~0_combout  $ (!\cpu|cu|Mux22~0_combout )))) ) ) ) # ( !\cpu|R3 [2] & ( \cpu|R7 [2] & ( 
// (!\cpu|cu|Mux23~0_combout  & (\cpu|cu|Mux26~0_combout  & (\cpu|multiplexers|Equal2~1_combout  & !\cpu|cu|Mux22~0_combout ))) ) ) ) # ( \cpu|R3 [2] & ( !\cpu|R7 [2] & ( (!\cpu|cu|Mux23~0_combout  & (!\cpu|cu|Mux26~0_combout  & 
// (\cpu|multiplexers|Equal2~1_combout  & \cpu|cu|Mux22~0_combout ))) ) ) )

	.dataa(!\cpu|cu|Mux23~0_combout ),
	.datab(!\cpu|cu|Mux26~0_combout ),
	.datac(!\cpu|multiplexers|Equal2~1_combout ),
	.datad(!\cpu|cu|Mux22~0_combout ),
	.datae(!\cpu|R3 [2]),
	.dataf(!\cpu|R7 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector6~3 .extended_lut = "off";
defparam \cpu|multiplexers|Selector6~3 .lut_mask = 64'h0000000802000208;
defparam \cpu|multiplexers|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N47
dffeas \cpu|reg_4|Q[2] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_4|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_4|Q[2] .is_wysiwyg = "true";
defparam \cpu|reg_4|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N45
cyclonev_lcell_comb \cpu|R4[2] (
// Equation(s):
// \cpu|R4 [2] = LCELL(( \cpu|reg_4|Q [2] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_4|Q [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R4 [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R4[2] .extended_lut = "off";
defparam \cpu|R4[2] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R4[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N9
cyclonev_lcell_comb \cpu|multiplexers|Selector6~1 (
// Equation(s):
// \cpu|multiplexers|Selector6~1_combout  = ( !\cpu|cu|Mux22~0_combout  & ( (!\cpu|cu|Mux26~0_combout  & (\cpu|cu|Mux23~0_combout  & (\cpu|multiplexers|Equal2~1_combout  & \cpu|R4 [2]))) ) )

	.dataa(!\cpu|cu|Mux26~0_combout ),
	.datab(!\cpu|cu|Mux23~0_combout ),
	.datac(!\cpu|multiplexers|Equal2~1_combout ),
	.datad(!\cpu|R4 [2]),
	.datae(gnd),
	.dataf(!\cpu|cu|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector6~1 .extended_lut = "off";
defparam \cpu|multiplexers|Selector6~1 .lut_mask = 64'h0002000200000000;
defparam \cpu|multiplexers|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N2
dffeas \cpu|reg_5|Q[2] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_5|Q[2] .is_wysiwyg = "true";
defparam \cpu|reg_5|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N45
cyclonev_lcell_comb \cpu|R5[2] (
// Equation(s):
// \cpu|R5 [2] = LCELL(\cpu|reg_5|Q [2])

	.dataa(!\cpu|reg_5|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R5 [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R5[2] .extended_lut = "off";
defparam \cpu|R5[2] .lut_mask = 64'h5555555555555555;
defparam \cpu|R5[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N32
dffeas \cpu|reg_6|Q[2] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector6~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_6|Q[2] .is_wysiwyg = "true";
defparam \cpu|reg_6|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N30
cyclonev_lcell_comb \cpu|R6[2] (
// Equation(s):
// \cpu|R6 [2] = LCELL(( \cpu|reg_6|Q [2] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_6|Q [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R6 [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R6[2] .extended_lut = "off";
defparam \cpu|R6[2] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R6[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N12
cyclonev_lcell_comb \cpu|multiplexers|Selector6~2 (
// Equation(s):
// \cpu|multiplexers|Selector6~2_combout  = ( \cpu|R5 [2] & ( \cpu|R6 [2] & ( (\cpu|multiplexers|Equal3~0_combout  & (\cpu|multiplexers|Equal2~2_combout  & (!\cpu|cu|Mux24~0_combout  $ (!\cpu|cu|Mux25~0_combout )))) ) ) ) # ( !\cpu|R5 [2] & ( \cpu|R6 [2] & ( 
// (!\cpu|cu|Mux24~0_combout  & (\cpu|multiplexers|Equal3~0_combout  & (\cpu|cu|Mux25~0_combout  & \cpu|multiplexers|Equal2~2_combout ))) ) ) ) # ( \cpu|R5 [2] & ( !\cpu|R6 [2] & ( (\cpu|cu|Mux24~0_combout  & (\cpu|multiplexers|Equal3~0_combout  & 
// (!\cpu|cu|Mux25~0_combout  & \cpu|multiplexers|Equal2~2_combout ))) ) ) )

	.dataa(!\cpu|cu|Mux24~0_combout ),
	.datab(!\cpu|multiplexers|Equal3~0_combout ),
	.datac(!\cpu|cu|Mux25~0_combout ),
	.datad(!\cpu|multiplexers|Equal2~2_combout ),
	.datae(!\cpu|R5 [2]),
	.dataf(!\cpu|R6 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector6~2 .extended_lut = "off";
defparam \cpu|multiplexers|Selector6~2 .lut_mask = 64'h0000001000020012;
defparam \cpu|multiplexers|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N2
dffeas \cpu|reg_A|Q[2] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\cpu|multiplexers|Selector6~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cu|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_A|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_A|Q[2] .is_wysiwyg = "true";
defparam \cpu|reg_A|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N21
cyclonev_lcell_comb \cpu|A[2] (
// Equation(s):
// \cpu|A [2] = LCELL(\cpu|reg_A|Q [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|reg_A|Q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|A [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|A[2] .extended_lut = "off";
defparam \cpu|A[2] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|A[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N39
cyclonev_lcell_comb \cpu|addsub|Add0~9 (
// Equation(s):
// \cpu|addsub|Add0~9_sumout  = SUM(( !\cpu|multiplexers|Selector6~6_combout  $ ((((!\cpu|cu|Tstep_Q [1]) # (!\cpu|cu|Decoder0~0_combout )) # (\cpu|cu|Tstep_Q [0]))) ) + ( \cpu|A [2] ) + ( \cpu|addsub|Add0~6  ))
// \cpu|addsub|Add0~10  = CARRY(( !\cpu|multiplexers|Selector6~6_combout  $ ((((!\cpu|cu|Tstep_Q [1]) # (!\cpu|cu|Decoder0~0_combout )) # (\cpu|cu|Tstep_Q [0]))) ) + ( \cpu|A [2] ) + ( \cpu|addsub|Add0~6  ))

	.dataa(!\cpu|cu|Tstep_Q [0]),
	.datab(!\cpu|cu|Tstep_Q [1]),
	.datac(!\cpu|cu|Decoder0~0_combout ),
	.datad(!\cpu|multiplexers|Selector6~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|A [2]),
	.datag(gnd),
	.cin(\cpu|addsub|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|addsub|Add0~9_sumout ),
	.cout(\cpu|addsub|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|addsub|Add0~9 .extended_lut = "off";
defparam \cpu|addsub|Add0~9 .lut_mask = 64'h0000FF00000002FD;
defparam \cpu|addsub|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N40
dffeas \cpu|reg_G|Q[2] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\cpu|addsub|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cu|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_G|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_G|Q[2] .is_wysiwyg = "true";
defparam \cpu|reg_G|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N24
cyclonev_lcell_comb \cpu|G[2] (
// Equation(s):
// \cpu|G [2] = LCELL(( \cpu|reg_G|Q [2] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_G|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|G [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|G[2] .extended_lut = "off";
defparam \cpu|G[2] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|G[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N27
cyclonev_lcell_comb \cpu|multiplexers|Selector6~5 (
// Equation(s):
// \cpu|multiplexers|Selector6~5_combout  = ( mem_q[2] & ( \cpu|G [2] & ( (\cpu|multiplexers|Equal7~1_combout  & (\cpu|multiplexers|Equal2~3_combout  & ((\cpu|cu|DINout~0_combout ) # (\cpu|cu|Gout~0_combout )))) ) ) ) # ( !mem_q[2] & ( \cpu|G [2] & ( 
// (\cpu|cu|Gout~0_combout  & (\cpu|multiplexers|Equal7~1_combout  & \cpu|multiplexers|Equal2~3_combout )) ) ) ) # ( mem_q[2] & ( !\cpu|G [2] & ( (\cpu|multiplexers|Equal7~1_combout  & (\cpu|cu|DINout~0_combout  & \cpu|multiplexers|Equal2~3_combout )) ) ) )

	.dataa(!\cpu|cu|Gout~0_combout ),
	.datab(!\cpu|multiplexers|Equal7~1_combout ),
	.datac(!\cpu|cu|DINout~0_combout ),
	.datad(!\cpu|multiplexers|Equal2~3_combout ),
	.datae(!mem_q[2]),
	.dataf(!\cpu|G [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector6~5 .extended_lut = "off";
defparam \cpu|multiplexers|Selector6~5 .lut_mask = 64'h0000000300110013;
defparam \cpu|multiplexers|Selector6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N0
cyclonev_lcell_comb \cpu|multiplexers|Selector6~6 (
// Equation(s):
// \cpu|multiplexers|Selector6~6_combout  = ( \cpu|multiplexers|Selector6~2_combout  & ( \cpu|multiplexers|Selector6~5_combout  ) ) # ( !\cpu|multiplexers|Selector6~2_combout  & ( \cpu|multiplexers|Selector6~5_combout  ) ) # ( 
// \cpu|multiplexers|Selector6~2_combout  & ( !\cpu|multiplexers|Selector6~5_combout  ) ) # ( !\cpu|multiplexers|Selector6~2_combout  & ( !\cpu|multiplexers|Selector6~5_combout  & ( (((\cpu|multiplexers|Selector6~1_combout ) # 
// (\cpu|multiplexers|Selector6~3_combout )) # (\cpu|multiplexers|Selector6~4_combout )) # (\cpu|multiplexers|Selector6~0_combout ) ) ) )

	.dataa(!\cpu|multiplexers|Selector6~0_combout ),
	.datab(!\cpu|multiplexers|Selector6~4_combout ),
	.datac(!\cpu|multiplexers|Selector6~3_combout ),
	.datad(!\cpu|multiplexers|Selector6~1_combout ),
	.datae(!\cpu|multiplexers|Selector6~2_combout ),
	.dataf(!\cpu|multiplexers|Selector6~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector6~6 .extended_lut = "off";
defparam \cpu|multiplexers|Selector6~6 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \cpu|multiplexers|Selector6~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N38
dffeas \cpu|reg_2|Q[3] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_2|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_2|Q[3] .is_wysiwyg = "true";
defparam \cpu|reg_2|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N51
cyclonev_lcell_comb \cpu|R2[3] (
// Equation(s):
// \cpu|R2 [3] = LCELL(( \cpu|reg_2|Q [3] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_2|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R2 [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R2[3] .extended_lut = "off";
defparam \cpu|R2[3] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|R2[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N6
cyclonev_lcell_comb \cpu|multiplexers|Selector5~0 (
// Equation(s):
// \cpu|multiplexers|Selector5~0_combout  = ( \cpu|multiplexers|Equal7~0_combout  & ( (!\cpu|cu|Mux19~1_combout  & (!\cpu|cu|Mux20~0_combout  & (\cpu|cu|Mux21~0_combout  & \cpu|R2 [3]))) ) )

	.dataa(!\cpu|cu|Mux19~1_combout ),
	.datab(!\cpu|cu|Mux20~0_combout ),
	.datac(!\cpu|cu|Mux21~0_combout ),
	.datad(!\cpu|R2 [3]),
	.datae(gnd),
	.dataf(!\cpu|multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector5~0 .extended_lut = "off";
defparam \cpu|multiplexers|Selector5~0 .lut_mask = 64'h0000000000080008;
defparam \cpu|multiplexers|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y1_N50
dffeas \cpu|reg_4|Q[3] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_4|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_4|Q[3] .is_wysiwyg = "true";
defparam \cpu|reg_4|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N0
cyclonev_lcell_comb \cpu|R4[3] (
// Equation(s):
// \cpu|R4 [3] = LCELL(( \cpu|reg_4|Q [3] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_4|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R4 [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R4[3] .extended_lut = "off";
defparam \cpu|R4[3] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|R4[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N57
cyclonev_lcell_comb \cpu|multiplexers|Selector5~1 (
// Equation(s):
// \cpu|multiplexers|Selector5~1_combout  = ( \cpu|multiplexers|Equal2~1_combout  & ( (\cpu|cu|Mux23~0_combout  & (!\cpu|cu|Mux22~0_combout  & (!\cpu|cu|Mux26~0_combout  & \cpu|R4 [3]))) ) )

	.dataa(!\cpu|cu|Mux23~0_combout ),
	.datab(!\cpu|cu|Mux22~0_combout ),
	.datac(!\cpu|cu|Mux26~0_combout ),
	.datad(!\cpu|R4 [3]),
	.datae(gnd),
	.dataf(!\cpu|multiplexers|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector5~1 .extended_lut = "off";
defparam \cpu|multiplexers|Selector5~1 .lut_mask = 64'h0000000000400040;
defparam \cpu|multiplexers|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N25
dffeas \cpu|reg_5|Q[3] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_5|Q[3] .is_wysiwyg = "true";
defparam \cpu|reg_5|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N36
cyclonev_lcell_comb \cpu|R5[3] (
// Equation(s):
// \cpu|R5 [3] = LCELL(( \cpu|reg_5|Q [3] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_5|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R5 [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R5[3] .extended_lut = "off";
defparam \cpu|R5[3] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|R5[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N34
dffeas \cpu|reg_6|Q[3] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_6|Q[3] .is_wysiwyg = "true";
defparam \cpu|reg_6|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N33
cyclonev_lcell_comb \cpu|R6[3] (
// Equation(s):
// \cpu|R6 [3] = LCELL(\cpu|reg_6|Q [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|reg_6|Q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R6 [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R6[3] .extended_lut = "off";
defparam \cpu|R6[3] .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|R6[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N51
cyclonev_lcell_comb \cpu|multiplexers|Selector5~2 (
// Equation(s):
// \cpu|multiplexers|Selector5~2_combout  = ( \cpu|R5 [3] & ( \cpu|R6 [3] & ( (\cpu|multiplexers|Equal3~0_combout  & (\cpu|multiplexers|Equal2~2_combout  & (!\cpu|cu|Mux25~0_combout  $ (!\cpu|cu|Mux24~0_combout )))) ) ) ) # ( !\cpu|R5 [3] & ( \cpu|R6 [3] & ( 
// (\cpu|cu|Mux25~0_combout  & (\cpu|multiplexers|Equal3~0_combout  & (\cpu|multiplexers|Equal2~2_combout  & !\cpu|cu|Mux24~0_combout ))) ) ) ) # ( \cpu|R5 [3] & ( !\cpu|R6 [3] & ( (!\cpu|cu|Mux25~0_combout  & (\cpu|multiplexers|Equal3~0_combout  & 
// (\cpu|multiplexers|Equal2~2_combout  & \cpu|cu|Mux24~0_combout ))) ) ) )

	.dataa(!\cpu|cu|Mux25~0_combout ),
	.datab(!\cpu|multiplexers|Equal3~0_combout ),
	.datac(!\cpu|multiplexers|Equal2~2_combout ),
	.datad(!\cpu|cu|Mux24~0_combout ),
	.datae(!\cpu|R5 [3]),
	.dataf(!\cpu|R6 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector5~2 .extended_lut = "off";
defparam \cpu|multiplexers|Selector5~2 .lut_mask = 64'h0000000201000102;
defparam \cpu|multiplexers|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N31
dffeas \cpu|reg_3|Q[3] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_3|Q[3] .is_wysiwyg = "true";
defparam \cpu|reg_3|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N0
cyclonev_lcell_comb \cpu|R3[3] (
// Equation(s):
// \cpu|R3 [3] = LCELL(( \cpu|reg_3|Q [3] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_3|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R3 [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R3[3] .extended_lut = "off";
defparam \cpu|R3[3] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|R3[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N26
dffeas \cpu|reg_7|Q[3] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_7|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_7|Q[3] .is_wysiwyg = "true";
defparam \cpu|reg_7|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N24
cyclonev_lcell_comb \cpu|R7[3] (
// Equation(s):
// \cpu|R7 [3] = LCELL(\cpu|reg_7|Q [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|reg_7|Q [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R7 [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R7[3] .extended_lut = "off";
defparam \cpu|R7[3] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|R7[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N45
cyclonev_lcell_comb \cpu|multiplexers|Selector5~3 (
// Equation(s):
// \cpu|multiplexers|Selector5~3_combout  = ( \cpu|R3 [3] & ( \cpu|R7 [3] & ( (\cpu|multiplexers|Equal2~1_combout  & (!\cpu|cu|Mux23~0_combout  & (!\cpu|cu|Mux26~0_combout  $ (!\cpu|cu|Mux22~0_combout )))) ) ) ) # ( !\cpu|R3 [3] & ( \cpu|R7 [3] & ( 
// (\cpu|cu|Mux26~0_combout  & (!\cpu|cu|Mux22~0_combout  & (\cpu|multiplexers|Equal2~1_combout  & !\cpu|cu|Mux23~0_combout ))) ) ) ) # ( \cpu|R3 [3] & ( !\cpu|R7 [3] & ( (!\cpu|cu|Mux26~0_combout  & (\cpu|cu|Mux22~0_combout  & 
// (\cpu|multiplexers|Equal2~1_combout  & !\cpu|cu|Mux23~0_combout ))) ) ) )

	.dataa(!\cpu|cu|Mux26~0_combout ),
	.datab(!\cpu|cu|Mux22~0_combout ),
	.datac(!\cpu|multiplexers|Equal2~1_combout ),
	.datad(!\cpu|cu|Mux23~0_combout ),
	.datae(!\cpu|R3 [3]),
	.dataf(!\cpu|R7 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector5~3 .extended_lut = "off";
defparam \cpu|multiplexers|Selector5~3 .lut_mask = 64'h0000020004000600;
defparam \cpu|multiplexers|Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N59
dffeas \cpu|reg_1|Q[3] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_1|Q[3] .is_wysiwyg = "true";
defparam \cpu|reg_1|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N21
cyclonev_lcell_comb \cpu|R1[3] (
// Equation(s):
// \cpu|R1 [3] = LCELL(( \cpu|reg_1|Q [3] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_1|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R1 [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R1[3] .extended_lut = "off";
defparam \cpu|R1[3] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|R1[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y1_N20
dffeas \cpu|reg_0|Q[3] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector5~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_0|Q[3] .is_wysiwyg = "true";
defparam \cpu|reg_0|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N18
cyclonev_lcell_comb \cpu|R0[3] (
// Equation(s):
// \cpu|R0 [3] = LCELL(( \cpu|reg_0|Q [3] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_0|Q [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R0 [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R0[3] .extended_lut = "off";
defparam \cpu|R0[3] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R0[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N21
cyclonev_lcell_comb \cpu|multiplexers|Selector5~4 (
// Equation(s):
// \cpu|multiplexers|Selector5~4_combout  = ( !\cpu|cu|Mux21~0_combout  & ( \cpu|multiplexers|Equal7~0_combout  & ( (!\cpu|cu|Mux19~1_combout  & (\cpu|R1 [3] & ((\cpu|cu|Mux20~0_combout )))) # (\cpu|cu|Mux19~1_combout  & (((\cpu|R0 [3] & 
// !\cpu|cu|Mux20~0_combout )))) ) ) )

	.dataa(!\cpu|R1 [3]),
	.datab(!\cpu|R0 [3]),
	.datac(!\cpu|cu|Mux19~1_combout ),
	.datad(!\cpu|cu|Mux20~0_combout ),
	.datae(!\cpu|cu|Mux21~0_combout ),
	.dataf(!\cpu|multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector5~4 .extended_lut = "off";
defparam \cpu|multiplexers|Selector5~4 .lut_mask = 64'h0000000003500000;
defparam \cpu|multiplexers|Selector5~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N2
dffeas \cpu|reg_A|Q[3] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\cpu|multiplexers|Selector5~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cu|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_A|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_A|Q[3] .is_wysiwyg = "true";
defparam \cpu|reg_A|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N36
cyclonev_lcell_comb \cpu|A[3] (
// Equation(s):
// \cpu|A [3] = LCELL(( \cpu|reg_A|Q [3] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_A|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|A [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|A[3] .extended_lut = "off";
defparam \cpu|A[3] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|A[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N42
cyclonev_lcell_comb \cpu|addsub|Add0~13 (
// Equation(s):
// \cpu|addsub|Add0~13_sumout  = SUM(( !\cpu|multiplexers|Selector5~6_combout  $ ((((!\cpu|cu|Tstep_Q [1]) # (!\cpu|cu|Decoder0~0_combout )) # (\cpu|cu|Tstep_Q [0]))) ) + ( \cpu|A [3] ) + ( \cpu|addsub|Add0~10  ))
// \cpu|addsub|Add0~14  = CARRY(( !\cpu|multiplexers|Selector5~6_combout  $ ((((!\cpu|cu|Tstep_Q [1]) # (!\cpu|cu|Decoder0~0_combout )) # (\cpu|cu|Tstep_Q [0]))) ) + ( \cpu|A [3] ) + ( \cpu|addsub|Add0~10  ))

	.dataa(!\cpu|cu|Tstep_Q [0]),
	.datab(!\cpu|cu|Tstep_Q [1]),
	.datac(!\cpu|cu|Decoder0~0_combout ),
	.datad(!\cpu|multiplexers|Selector5~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|A [3]),
	.datag(gnd),
	.cin(\cpu|addsub|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|addsub|Add0~13_sumout ),
	.cout(\cpu|addsub|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|addsub|Add0~13 .extended_lut = "off";
defparam \cpu|addsub|Add0~13 .lut_mask = 64'h0000FF00000002FD;
defparam \cpu|addsub|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N43
dffeas \cpu|reg_G|Q[3] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\cpu|addsub|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cu|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_G|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_G|Q[3] .is_wysiwyg = "true";
defparam \cpu|reg_G|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N18
cyclonev_lcell_comb \cpu|G[3] (
// Equation(s):
// \cpu|G [3] = LCELL(( \cpu|reg_G|Q [3] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_G|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|G [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|G[3] .extended_lut = "off";
defparam \cpu|G[3] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|G[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N6
cyclonev_lcell_comb \cpu|multiplexers|Selector5~5 (
// Equation(s):
// \cpu|multiplexers|Selector5~5_combout  = ( \cpu|multiplexers|Equal2~3_combout  & ( mem_q[3] & ( (\cpu|multiplexers|Equal7~1_combout  & (((\cpu|cu|Gout~0_combout  & \cpu|G [3])) # (\cpu|cu|DINout~0_combout ))) ) ) ) # ( \cpu|multiplexers|Equal2~3_combout  
// & ( !mem_q[3] & ( (\cpu|multiplexers|Equal7~1_combout  & (\cpu|cu|Gout~0_combout  & \cpu|G [3])) ) ) )

	.dataa(!\cpu|cu|DINout~0_combout ),
	.datab(!\cpu|multiplexers|Equal7~1_combout ),
	.datac(!\cpu|cu|Gout~0_combout ),
	.datad(!\cpu|G [3]),
	.datae(!\cpu|multiplexers|Equal2~3_combout ),
	.dataf(!mem_q[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector5~5 .extended_lut = "off";
defparam \cpu|multiplexers|Selector5~5 .lut_mask = 64'h0000000300001113;
defparam \cpu|multiplexers|Selector5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N0
cyclonev_lcell_comb \cpu|multiplexers|Selector5~6 (
// Equation(s):
// \cpu|multiplexers|Selector5~6_combout  = ( \cpu|multiplexers|Selector5~4_combout  & ( \cpu|multiplexers|Selector5~5_combout  ) ) # ( !\cpu|multiplexers|Selector5~4_combout  & ( \cpu|multiplexers|Selector5~5_combout  ) ) # ( 
// \cpu|multiplexers|Selector5~4_combout  & ( !\cpu|multiplexers|Selector5~5_combout  ) ) # ( !\cpu|multiplexers|Selector5~4_combout  & ( !\cpu|multiplexers|Selector5~5_combout  & ( (((\cpu|multiplexers|Selector5~3_combout ) # 
// (\cpu|multiplexers|Selector5~2_combout )) # (\cpu|multiplexers|Selector5~1_combout )) # (\cpu|multiplexers|Selector5~0_combout ) ) ) )

	.dataa(!\cpu|multiplexers|Selector5~0_combout ),
	.datab(!\cpu|multiplexers|Selector5~1_combout ),
	.datac(!\cpu|multiplexers|Selector5~2_combout ),
	.datad(!\cpu|multiplexers|Selector5~3_combout ),
	.datae(!\cpu|multiplexers|Selector5~4_combout ),
	.dataf(!\cpu|multiplexers|Selector5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector5~6 .extended_lut = "off";
defparam \cpu|multiplexers|Selector5~6 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \cpu|multiplexers|Selector5~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N5
dffeas \cpu|reg_4|Q[4] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_4|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_4|Q[4] .is_wysiwyg = "true";
defparam \cpu|reg_4|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N3
cyclonev_lcell_comb \cpu|R4[4] (
// Equation(s):
// \cpu|R4 [4] = LCELL(\cpu|reg_4|Q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|reg_4|Q [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R4 [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R4[4] .extended_lut = "off";
defparam \cpu|R4[4] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|R4[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N51
cyclonev_lcell_comb \cpu|multiplexers|Selector4~1 (
// Equation(s):
// \cpu|multiplexers|Selector4~1_combout  = ( \cpu|multiplexers|Equal2~1_combout  & ( (\cpu|R4 [4] & (!\cpu|cu|Mux26~0_combout  & (\cpu|cu|Mux23~0_combout  & !\cpu|cu|Mux22~0_combout ))) ) )

	.dataa(!\cpu|R4 [4]),
	.datab(!\cpu|cu|Mux26~0_combout ),
	.datac(!\cpu|cu|Mux23~0_combout ),
	.datad(!\cpu|cu|Mux22~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|multiplexers|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector4~1 .extended_lut = "off";
defparam \cpu|multiplexers|Selector4~1 .lut_mask = 64'h0000000004000400;
defparam \cpu|multiplexers|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N38
dffeas \cpu|reg_7|Q[4] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_7|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_7|Q[4] .is_wysiwyg = "true";
defparam \cpu|reg_7|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N36
cyclonev_lcell_comb \cpu|R7[4] (
// Equation(s):
// \cpu|R7 [4] = LCELL(( \cpu|reg_7|Q [4] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_7|Q [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R7 [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R7[4] .extended_lut = "off";
defparam \cpu|R7[4] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R7[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N35
dffeas \cpu|reg_3|Q[4] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_3|Q[4] .is_wysiwyg = "true";
defparam \cpu|reg_3|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N33
cyclonev_lcell_comb \cpu|R3[4] (
// Equation(s):
// \cpu|R3 [4] = LCELL(\cpu|reg_3|Q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|reg_3|Q [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R3 [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R3[4] .extended_lut = "off";
defparam \cpu|R3[4] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|R3[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N57
cyclonev_lcell_comb \cpu|multiplexers|Selector4~3 (
// Equation(s):
// \cpu|multiplexers|Selector4~3_combout  = ( \cpu|R3 [4] & ( \cpu|multiplexers|Equal2~1_combout  & ( (!\cpu|cu|Mux23~0_combout  & ((!\cpu|cu|Mux22~0_combout  & (\cpu|R7 [4] & \cpu|cu|Mux26~0_combout )) # (\cpu|cu|Mux22~0_combout  & 
// ((!\cpu|cu|Mux26~0_combout ))))) ) ) ) # ( !\cpu|R3 [4] & ( \cpu|multiplexers|Equal2~1_combout  & ( (\cpu|R7 [4] & (!\cpu|cu|Mux22~0_combout  & (\cpu|cu|Mux26~0_combout  & !\cpu|cu|Mux23~0_combout ))) ) ) )

	.dataa(!\cpu|R7 [4]),
	.datab(!\cpu|cu|Mux22~0_combout ),
	.datac(!\cpu|cu|Mux26~0_combout ),
	.datad(!\cpu|cu|Mux23~0_combout ),
	.datae(!\cpu|R3 [4]),
	.dataf(!\cpu|multiplexers|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector4~3 .extended_lut = "off";
defparam \cpu|multiplexers|Selector4~3 .lut_mask = 64'h0000000004003400;
defparam \cpu|multiplexers|Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N35
dffeas \cpu|reg_0|Q[4] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_0|Q[4] .is_wysiwyg = "true";
defparam \cpu|reg_0|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N33
cyclonev_lcell_comb \cpu|R0[4] (
// Equation(s):
// \cpu|R0 [4] = LCELL(( \cpu|reg_0|Q [4] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_0|Q [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R0 [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R0[4] .extended_lut = "off";
defparam \cpu|R0[4] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R0[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N38
dffeas \cpu|reg_1|Q[4] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_1|Q[4] .is_wysiwyg = "true";
defparam \cpu|reg_1|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N36
cyclonev_lcell_comb \cpu|R1[4] (
// Equation(s):
// \cpu|R1 [4] = LCELL(( \cpu|reg_1|Q [4] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_1|Q [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R1 [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R1[4] .extended_lut = "off";
defparam \cpu|R1[4] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R1[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N24
cyclonev_lcell_comb \cpu|multiplexers|Selector4~4 (
// Equation(s):
// \cpu|multiplexers|Selector4~4_combout  = ( \cpu|R0 [4] & ( \cpu|R1 [4] & ( (!\cpu|cu|Mux21~0_combout  & (\cpu|multiplexers|Equal7~0_combout  & (!\cpu|cu|Mux19~1_combout  $ (!\cpu|cu|Mux20~0_combout )))) ) ) ) # ( !\cpu|R0 [4] & ( \cpu|R1 [4] & ( 
// (!\cpu|cu|Mux21~0_combout  & (!\cpu|cu|Mux19~1_combout  & (\cpu|multiplexers|Equal7~0_combout  & \cpu|cu|Mux20~0_combout ))) ) ) ) # ( \cpu|R0 [4] & ( !\cpu|R1 [4] & ( (!\cpu|cu|Mux21~0_combout  & (\cpu|cu|Mux19~1_combout  & 
// (\cpu|multiplexers|Equal7~0_combout  & !\cpu|cu|Mux20~0_combout ))) ) ) )

	.dataa(!\cpu|cu|Mux21~0_combout ),
	.datab(!\cpu|cu|Mux19~1_combout ),
	.datac(!\cpu|multiplexers|Equal7~0_combout ),
	.datad(!\cpu|cu|Mux20~0_combout ),
	.datae(!\cpu|R0 [4]),
	.dataf(!\cpu|R1 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector4~4 .extended_lut = "off";
defparam \cpu|multiplexers|Selector4~4 .lut_mask = 64'h0000020000080208;
defparam \cpu|multiplexers|Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N26
dffeas \cpu|reg_5|Q[4] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_5|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_5|Q[4] .is_wysiwyg = "true";
defparam \cpu|reg_5|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N24
cyclonev_lcell_comb \cpu|R5[4] (
// Equation(s):
// \cpu|R5 [4] = LCELL(( \cpu|reg_5|Q [4] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_5|Q [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R5 [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R5[4] .extended_lut = "off";
defparam \cpu|R5[4] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R5[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N50
dffeas \cpu|reg_6|Q[4] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_6|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_6|Q[4] .is_wysiwyg = "true";
defparam \cpu|reg_6|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N48
cyclonev_lcell_comb \cpu|R6[4] (
// Equation(s):
// \cpu|R6 [4] = LCELL(( \cpu|reg_6|Q [4] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_6|Q [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R6 [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R6[4] .extended_lut = "off";
defparam \cpu|R6[4] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R6[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N42
cyclonev_lcell_comb \cpu|multiplexers|Selector4~2 (
// Equation(s):
// \cpu|multiplexers|Selector4~2_combout  = ( \cpu|R5 [4] & ( \cpu|R6 [4] & ( (\cpu|multiplexers|Equal2~2_combout  & (\cpu|multiplexers|Equal3~0_combout  & (!\cpu|cu|Mux24~0_combout  $ (!\cpu|cu|Mux25~0_combout )))) ) ) ) # ( !\cpu|R5 [4] & ( \cpu|R6 [4] & ( 
// (!\cpu|cu|Mux24~0_combout  & (\cpu|cu|Mux25~0_combout  & (\cpu|multiplexers|Equal2~2_combout  & \cpu|multiplexers|Equal3~0_combout ))) ) ) ) # ( \cpu|R5 [4] & ( !\cpu|R6 [4] & ( (\cpu|cu|Mux24~0_combout  & (!\cpu|cu|Mux25~0_combout  & 
// (\cpu|multiplexers|Equal2~2_combout  & \cpu|multiplexers|Equal3~0_combout ))) ) ) )

	.dataa(!\cpu|cu|Mux24~0_combout ),
	.datab(!\cpu|cu|Mux25~0_combout ),
	.datac(!\cpu|multiplexers|Equal2~2_combout ),
	.datad(!\cpu|multiplexers|Equal3~0_combout ),
	.datae(!\cpu|R5 [4]),
	.dataf(!\cpu|R6 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector4~2 .extended_lut = "off";
defparam \cpu|multiplexers|Selector4~2 .lut_mask = 64'h0000000400020006;
defparam \cpu|multiplexers|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N53
dffeas \cpu|reg_2|Q[4] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector4~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_2|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_2|Q[4] .is_wysiwyg = "true";
defparam \cpu|reg_2|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N30
cyclonev_lcell_comb \cpu|R2[4] (
// Equation(s):
// \cpu|R2 [4] = LCELL(\cpu|reg_2|Q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|reg_2|Q [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R2 [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R2[4] .extended_lut = "off";
defparam \cpu|R2[4] .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|R2[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N0
cyclonev_lcell_comb \cpu|multiplexers|Selector4~0 (
// Equation(s):
// \cpu|multiplexers|Selector4~0_combout  = ( \cpu|multiplexers|Equal7~0_combout  & ( (\cpu|R2 [4] & (!\cpu|cu|Mux19~1_combout  & (!\cpu|cu|Mux20~0_combout  & \cpu|cu|Mux21~0_combout ))) ) )

	.dataa(!\cpu|R2 [4]),
	.datab(!\cpu|cu|Mux19~1_combout ),
	.datac(!\cpu|cu|Mux20~0_combout ),
	.datad(!\cpu|cu|Mux21~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector4~0 .extended_lut = "off";
defparam \cpu|multiplexers|Selector4~0 .lut_mask = 64'h0000000000400040;
defparam \cpu|multiplexers|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N14
dffeas \cpu|reg_A|Q[4] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\cpu|multiplexers|Selector4~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cu|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_A|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_A|Q[4] .is_wysiwyg = "true";
defparam \cpu|reg_A|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N57
cyclonev_lcell_comb \cpu|A[4] (
// Equation(s):
// \cpu|A [4] = LCELL(\cpu|reg_A|Q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|reg_A|Q [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|A [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|A[4] .extended_lut = "off";
defparam \cpu|A[4] .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|A[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N45
cyclonev_lcell_comb \cpu|addsub|Add0~17 (
// Equation(s):
// \cpu|addsub|Add0~17_sumout  = SUM(( !\cpu|multiplexers|Selector4~6_combout  $ ((((!\cpu|cu|Tstep_Q [1]) # (!\cpu|cu|Decoder0~0_combout )) # (\cpu|cu|Tstep_Q [0]))) ) + ( \cpu|A [4] ) + ( \cpu|addsub|Add0~14  ))
// \cpu|addsub|Add0~18  = CARRY(( !\cpu|multiplexers|Selector4~6_combout  $ ((((!\cpu|cu|Tstep_Q [1]) # (!\cpu|cu|Decoder0~0_combout )) # (\cpu|cu|Tstep_Q [0]))) ) + ( \cpu|A [4] ) + ( \cpu|addsub|Add0~14  ))

	.dataa(!\cpu|cu|Tstep_Q [0]),
	.datab(!\cpu|cu|Tstep_Q [1]),
	.datac(!\cpu|cu|Decoder0~0_combout ),
	.datad(!\cpu|multiplexers|Selector4~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|A [4]),
	.datag(gnd),
	.cin(\cpu|addsub|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|addsub|Add0~17_sumout ),
	.cout(\cpu|addsub|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|addsub|Add0~17 .extended_lut = "off";
defparam \cpu|addsub|Add0~17 .lut_mask = 64'h0000FF00000002FD;
defparam \cpu|addsub|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N46
dffeas \cpu|reg_G|Q[4] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\cpu|addsub|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cu|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_G|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_G|Q[4] .is_wysiwyg = "true";
defparam \cpu|reg_G|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N39
cyclonev_lcell_comb \cpu|G[4] (
// Equation(s):
// \cpu|G [4] = LCELL(( \cpu|reg_G|Q [4] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_G|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|G [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|G[4] .extended_lut = "off";
defparam \cpu|G[4] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|G[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N33
cyclonev_lcell_comb \cpu|multiplexers|Selector4~5 (
// Equation(s):
// \cpu|multiplexers|Selector4~5_combout  = ( mem_q[4] & ( \cpu|G [4] & ( (\cpu|multiplexers|Equal7~1_combout  & (\cpu|multiplexers|Equal2~3_combout  & ((\cpu|cu|DINout~0_combout ) # (\cpu|cu|Gout~0_combout )))) ) ) ) # ( !mem_q[4] & ( \cpu|G [4] & ( 
// (\cpu|cu|Gout~0_combout  & (\cpu|multiplexers|Equal7~1_combout  & \cpu|multiplexers|Equal2~3_combout )) ) ) ) # ( mem_q[4] & ( !\cpu|G [4] & ( (\cpu|cu|DINout~0_combout  & (\cpu|multiplexers|Equal7~1_combout  & \cpu|multiplexers|Equal2~3_combout )) ) ) )

	.dataa(!\cpu|cu|Gout~0_combout ),
	.datab(!\cpu|cu|DINout~0_combout ),
	.datac(!\cpu|multiplexers|Equal7~1_combout ),
	.datad(!\cpu|multiplexers|Equal2~3_combout ),
	.datae(!mem_q[4]),
	.dataf(!\cpu|G [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector4~5 .extended_lut = "off";
defparam \cpu|multiplexers|Selector4~5 .lut_mask = 64'h0000000300050007;
defparam \cpu|multiplexers|Selector4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N12
cyclonev_lcell_comb \cpu|multiplexers|Selector4~6 (
// Equation(s):
// \cpu|multiplexers|Selector4~6_combout  = ( \cpu|multiplexers|Selector4~0_combout  & ( \cpu|multiplexers|Selector4~5_combout  ) ) # ( !\cpu|multiplexers|Selector4~0_combout  & ( \cpu|multiplexers|Selector4~5_combout  ) ) # ( 
// \cpu|multiplexers|Selector4~0_combout  & ( !\cpu|multiplexers|Selector4~5_combout  ) ) # ( !\cpu|multiplexers|Selector4~0_combout  & ( !\cpu|multiplexers|Selector4~5_combout  & ( (((\cpu|multiplexers|Selector4~2_combout ) # 
// (\cpu|multiplexers|Selector4~4_combout )) # (\cpu|multiplexers|Selector4~3_combout )) # (\cpu|multiplexers|Selector4~1_combout ) ) ) )

	.dataa(!\cpu|multiplexers|Selector4~1_combout ),
	.datab(!\cpu|multiplexers|Selector4~3_combout ),
	.datac(!\cpu|multiplexers|Selector4~4_combout ),
	.datad(!\cpu|multiplexers|Selector4~2_combout ),
	.datae(!\cpu|multiplexers|Selector4~0_combout ),
	.dataf(!\cpu|multiplexers|Selector4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector4~6 .extended_lut = "off";
defparam \cpu|multiplexers|Selector4~6 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \cpu|multiplexers|Selector4~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N38
dffeas \cpu|reg_4|Q[5] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_4|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_4|Q[5] .is_wysiwyg = "true";
defparam \cpu|reg_4|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N36
cyclonev_lcell_comb \cpu|R4[5] (
// Equation(s):
// \cpu|R4 [5] = LCELL(\cpu|reg_4|Q [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|reg_4|Q [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R4 [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R4[5] .extended_lut = "off";
defparam \cpu|R4[5] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|R4[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N21
cyclonev_lcell_comb \cpu|multiplexers|Selector3~1 (
// Equation(s):
// \cpu|multiplexers|Selector3~1_combout  = ( \cpu|cu|Mux23~0_combout  & ( (\cpu|multiplexers|Equal2~1_combout  & (!\cpu|cu|Mux22~0_combout  & (!\cpu|cu|Mux26~0_combout  & \cpu|R4 [5]))) ) )

	.dataa(!\cpu|multiplexers|Equal2~1_combout ),
	.datab(!\cpu|cu|Mux22~0_combout ),
	.datac(!\cpu|cu|Mux26~0_combout ),
	.datad(!\cpu|R4 [5]),
	.datae(gnd),
	.dataf(!\cpu|cu|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector3~1 .extended_lut = "off";
defparam \cpu|multiplexers|Selector3~1 .lut_mask = 64'h0000000000400040;
defparam \cpu|multiplexers|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N8
dffeas \cpu|reg_2|Q[5] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_2|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_2|Q[5] .is_wysiwyg = "true";
defparam \cpu|reg_2|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N6
cyclonev_lcell_comb \cpu|R2[5] (
// Equation(s):
// \cpu|R2 [5] = LCELL(\cpu|reg_2|Q [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|reg_2|Q [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R2 [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R2[5] .extended_lut = "off";
defparam \cpu|R2[5] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|R2[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N9
cyclonev_lcell_comb \cpu|multiplexers|Selector3~0 (
// Equation(s):
// \cpu|multiplexers|Selector3~0_combout  = ( \cpu|multiplexers|Equal7~0_combout  & ( (!\cpu|cu|Mux20~0_combout  & (\cpu|R2 [5] & (!\cpu|cu|Mux19~1_combout  & \cpu|cu|Mux21~0_combout ))) ) )

	.dataa(!\cpu|cu|Mux20~0_combout ),
	.datab(!\cpu|R2 [5]),
	.datac(!\cpu|cu|Mux19~1_combout ),
	.datad(!\cpu|cu|Mux21~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector3~0 .extended_lut = "off";
defparam \cpu|multiplexers|Selector3~0 .lut_mask = 64'h0000000000200020;
defparam \cpu|multiplexers|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N14
dffeas \cpu|reg_3|Q[5] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_3|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_3|Q[5] .is_wysiwyg = "true";
defparam \cpu|reg_3|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N12
cyclonev_lcell_comb \cpu|R3[5] (
// Equation(s):
// \cpu|R3 [5] = LCELL(( \cpu|reg_3|Q [5] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_3|Q [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R3 [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R3[5] .extended_lut = "off";
defparam \cpu|R3[5] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R3[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N11
dffeas \cpu|reg_7|Q[5] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_7|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_7|Q[5] .is_wysiwyg = "true";
defparam \cpu|reg_7|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N9
cyclonev_lcell_comb \cpu|R7[5] (
// Equation(s):
// \cpu|R7 [5] = LCELL(\cpu|reg_7|Q [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|reg_7|Q [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R7 [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R7[5] .extended_lut = "off";
defparam \cpu|R7[5] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|R7[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N33
cyclonev_lcell_comb \cpu|multiplexers|Selector3~3 (
// Equation(s):
// \cpu|multiplexers|Selector3~3_combout  = ( \cpu|R3 [5] & ( \cpu|R7 [5] & ( (!\cpu|cu|Mux23~0_combout  & (\cpu|multiplexers|Equal2~1_combout  & (!\cpu|cu|Mux26~0_combout  $ (!\cpu|cu|Mux22~0_combout )))) ) ) ) # ( !\cpu|R3 [5] & ( \cpu|R7 [5] & ( 
// (!\cpu|cu|Mux23~0_combout  & (\cpu|cu|Mux26~0_combout  & (!\cpu|cu|Mux22~0_combout  & \cpu|multiplexers|Equal2~1_combout ))) ) ) ) # ( \cpu|R3 [5] & ( !\cpu|R7 [5] & ( (!\cpu|cu|Mux23~0_combout  & (!\cpu|cu|Mux26~0_combout  & (\cpu|cu|Mux22~0_combout  & 
// \cpu|multiplexers|Equal2~1_combout ))) ) ) )

	.dataa(!\cpu|cu|Mux23~0_combout ),
	.datab(!\cpu|cu|Mux26~0_combout ),
	.datac(!\cpu|cu|Mux22~0_combout ),
	.datad(!\cpu|multiplexers|Equal2~1_combout ),
	.datae(!\cpu|R3 [5]),
	.dataf(!\cpu|R7 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector3~3 .extended_lut = "off";
defparam \cpu|multiplexers|Selector3~3 .lut_mask = 64'h0000000800200028;
defparam \cpu|multiplexers|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N56
dffeas \cpu|reg_5|Q[5] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_5|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_5|Q[5] .is_wysiwyg = "true";
defparam \cpu|reg_5|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N21
cyclonev_lcell_comb \cpu|R5[5] (
// Equation(s):
// \cpu|R5 [5] = LCELL(( \cpu|reg_5|Q [5] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_5|Q [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R5 [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R5[5] .extended_lut = "off";
defparam \cpu|R5[5] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R5[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N20
dffeas \cpu|reg_6|Q[5] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_6|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_6|Q[5] .is_wysiwyg = "true";
defparam \cpu|reg_6|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N18
cyclonev_lcell_comb \cpu|R6[5] (
// Equation(s):
// \cpu|R6 [5] = LCELL(( \cpu|reg_6|Q [5] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_6|Q [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R6 [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R6[5] .extended_lut = "off";
defparam \cpu|R6[5] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R6[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N45
cyclonev_lcell_comb \cpu|multiplexers|Selector3~2 (
// Equation(s):
// \cpu|multiplexers|Selector3~2_combout  = ( \cpu|R5 [5] & ( \cpu|R6 [5] & ( (\cpu|multiplexers|Equal3~0_combout  & (\cpu|multiplexers|Equal2~2_combout  & (!\cpu|cu|Mux24~0_combout  $ (!\cpu|cu|Mux25~0_combout )))) ) ) ) # ( !\cpu|R5 [5] & ( \cpu|R6 [5] & ( 
// (!\cpu|cu|Mux24~0_combout  & (\cpu|cu|Mux25~0_combout  & (\cpu|multiplexers|Equal3~0_combout  & \cpu|multiplexers|Equal2~2_combout ))) ) ) ) # ( \cpu|R5 [5] & ( !\cpu|R6 [5] & ( (\cpu|cu|Mux24~0_combout  & (!\cpu|cu|Mux25~0_combout  & 
// (\cpu|multiplexers|Equal3~0_combout  & \cpu|multiplexers|Equal2~2_combout ))) ) ) )

	.dataa(!\cpu|cu|Mux24~0_combout ),
	.datab(!\cpu|cu|Mux25~0_combout ),
	.datac(!\cpu|multiplexers|Equal3~0_combout ),
	.datad(!\cpu|multiplexers|Equal2~2_combout ),
	.datae(!\cpu|R5 [5]),
	.dataf(!\cpu|R6 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector3~2 .extended_lut = "off";
defparam \cpu|multiplexers|Selector3~2 .lut_mask = 64'h0000000400020006;
defparam \cpu|multiplexers|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N17
dffeas \cpu|reg_0|Q[5] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_0|Q[5] .is_wysiwyg = "true";
defparam \cpu|reg_0|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N15
cyclonev_lcell_comb \cpu|R0[5] (
// Equation(s):
// \cpu|R0 [5] = LCELL(( \cpu|reg_0|Q [5] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_0|Q [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R0 [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R0[5] .extended_lut = "off";
defparam \cpu|R0[5] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R0[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N44
dffeas \cpu|reg_1|Q[5] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector3~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_1|Q[5] .is_wysiwyg = "true";
defparam \cpu|reg_1|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N42
cyclonev_lcell_comb \cpu|R1[5] (
// Equation(s):
// \cpu|R1 [5] = LCELL(( \cpu|reg_1|Q [5] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_1|Q [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R1 [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R1[5] .extended_lut = "off";
defparam \cpu|R1[5] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R1[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N27
cyclonev_lcell_comb \cpu|multiplexers|Selector3~4 (
// Equation(s):
// \cpu|multiplexers|Selector3~4_combout  = ( \cpu|R0 [5] & ( \cpu|R1 [5] & ( (!\cpu|cu|Mux21~0_combout  & (\cpu|multiplexers|Equal7~0_combout  & (!\cpu|cu|Mux19~1_combout  $ (!\cpu|cu|Mux20~0_combout )))) ) ) ) # ( !\cpu|R0 [5] & ( \cpu|R1 [5] & ( 
// (!\cpu|cu|Mux21~0_combout  & (!\cpu|cu|Mux19~1_combout  & (\cpu|cu|Mux20~0_combout  & \cpu|multiplexers|Equal7~0_combout ))) ) ) ) # ( \cpu|R0 [5] & ( !\cpu|R1 [5] & ( (!\cpu|cu|Mux21~0_combout  & (\cpu|cu|Mux19~1_combout  & (!\cpu|cu|Mux20~0_combout  & 
// \cpu|multiplexers|Equal7~0_combout ))) ) ) )

	.dataa(!\cpu|cu|Mux21~0_combout ),
	.datab(!\cpu|cu|Mux19~1_combout ),
	.datac(!\cpu|cu|Mux20~0_combout ),
	.datad(!\cpu|multiplexers|Equal7~0_combout ),
	.datae(!\cpu|R0 [5]),
	.dataf(!\cpu|R1 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector3~4 .extended_lut = "off";
defparam \cpu|multiplexers|Selector3~4 .lut_mask = 64'h0000002000080028;
defparam \cpu|multiplexers|Selector3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N8
dffeas \cpu|reg_A|Q[5] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\cpu|multiplexers|Selector3~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cu|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_A|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_A|Q[5] .is_wysiwyg = "true";
defparam \cpu|reg_A|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N6
cyclonev_lcell_comb \cpu|A[5] (
// Equation(s):
// \cpu|A [5] = LCELL(( \cpu|reg_A|Q [5] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_A|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|A [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|A[5] .extended_lut = "off";
defparam \cpu|A[5] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|A[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N48
cyclonev_lcell_comb \cpu|addsub|Add0~21 (
// Equation(s):
// \cpu|addsub|Add0~21_sumout  = SUM(( !\cpu|multiplexers|Selector3~6_combout  $ (((!\cpu|cu|Tstep_Q [1]) # ((!\cpu|cu|Decoder0~0_combout ) # (\cpu|cu|Tstep_Q [0])))) ) + ( \cpu|A [5] ) + ( \cpu|addsub|Add0~18  ))
// \cpu|addsub|Add0~22  = CARRY(( !\cpu|multiplexers|Selector3~6_combout  $ (((!\cpu|cu|Tstep_Q [1]) # ((!\cpu|cu|Decoder0~0_combout ) # (\cpu|cu|Tstep_Q [0])))) ) + ( \cpu|A [5] ) + ( \cpu|addsub|Add0~18  ))

	.dataa(!\cpu|cu|Tstep_Q [1]),
	.datab(!\cpu|cu|Decoder0~0_combout ),
	.datac(!\cpu|cu|Tstep_Q [0]),
	.datad(!\cpu|multiplexers|Selector3~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|A [5]),
	.datag(gnd),
	.cin(\cpu|addsub|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|addsub|Add0~21_sumout ),
	.cout(\cpu|addsub|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|addsub|Add0~21 .extended_lut = "off";
defparam \cpu|addsub|Add0~21 .lut_mask = 64'h0000FF00000010EF;
defparam \cpu|addsub|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N50
dffeas \cpu|reg_G|Q[5] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\cpu|addsub|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cu|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_G|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_G|Q[5] .is_wysiwyg = "true";
defparam \cpu|reg_G|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N18
cyclonev_lcell_comb \cpu|G[5] (
// Equation(s):
// \cpu|G [5] = LCELL(( \cpu|reg_G|Q [5] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_G|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|G [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|G[5] .extended_lut = "off";
defparam \cpu|G[5] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|G[5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N51
cyclonev_lcell_comb \cpu|multiplexers|Selector3~5 (
// Equation(s):
// \cpu|multiplexers|Selector3~5_combout  = ( mem_q[5] & ( \cpu|G [5] & ( (\cpu|multiplexers|Equal7~1_combout  & (\cpu|multiplexers|Equal2~3_combout  & ((\cpu|cu|DINout~0_combout ) # (\cpu|cu|Gout~0_combout )))) ) ) ) # ( !mem_q[5] & ( \cpu|G [5] & ( 
// (\cpu|cu|Gout~0_combout  & (\cpu|multiplexers|Equal7~1_combout  & \cpu|multiplexers|Equal2~3_combout )) ) ) ) # ( mem_q[5] & ( !\cpu|G [5] & ( (\cpu|multiplexers|Equal7~1_combout  & (\cpu|multiplexers|Equal2~3_combout  & \cpu|cu|DINout~0_combout )) ) ) )

	.dataa(!\cpu|cu|Gout~0_combout ),
	.datab(!\cpu|multiplexers|Equal7~1_combout ),
	.datac(!\cpu|multiplexers|Equal2~3_combout ),
	.datad(!\cpu|cu|DINout~0_combout ),
	.datae(!mem_q[5]),
	.dataf(!\cpu|G [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector3~5 .extended_lut = "off";
defparam \cpu|multiplexers|Selector3~5 .lut_mask = 64'h0000000301010103;
defparam \cpu|multiplexers|Selector3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N6
cyclonev_lcell_comb \cpu|multiplexers|Selector3~6 (
// Equation(s):
// \cpu|multiplexers|Selector3~6_combout  = ( \cpu|multiplexers|Selector3~4_combout  & ( \cpu|multiplexers|Selector3~5_combout  ) ) # ( !\cpu|multiplexers|Selector3~4_combout  & ( \cpu|multiplexers|Selector3~5_combout  ) ) # ( 
// \cpu|multiplexers|Selector3~4_combout  & ( !\cpu|multiplexers|Selector3~5_combout  ) ) # ( !\cpu|multiplexers|Selector3~4_combout  & ( !\cpu|multiplexers|Selector3~5_combout  & ( (((\cpu|multiplexers|Selector3~2_combout ) # 
// (\cpu|multiplexers|Selector3~3_combout )) # (\cpu|multiplexers|Selector3~0_combout )) # (\cpu|multiplexers|Selector3~1_combout ) ) ) )

	.dataa(!\cpu|multiplexers|Selector3~1_combout ),
	.datab(!\cpu|multiplexers|Selector3~0_combout ),
	.datac(!\cpu|multiplexers|Selector3~3_combout ),
	.datad(!\cpu|multiplexers|Selector3~2_combout ),
	.datae(!\cpu|multiplexers|Selector3~4_combout ),
	.dataf(!\cpu|multiplexers|Selector3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector3~6 .extended_lut = "off";
defparam \cpu|multiplexers|Selector3~6 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \cpu|multiplexers|Selector3~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N38
dffeas \cpu|reg_1|Q[6] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_1|Q[6] .is_wysiwyg = "true";
defparam \cpu|reg_1|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N36
cyclonev_lcell_comb \cpu|R1[6] (
// Equation(s):
// \cpu|R1 [6] = LCELL(( \cpu|reg_1|Q [6] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_1|Q [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R1 [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R1[6] .extended_lut = "off";
defparam \cpu|R1[6] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R1[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N35
dffeas \cpu|reg_0|Q[6] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_0|Q[6] .is_wysiwyg = "true";
defparam \cpu|reg_0|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N33
cyclonev_lcell_comb \cpu|R0[6] (
// Equation(s):
// \cpu|R0 [6] = LCELL(( \cpu|reg_0|Q [6] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_0|Q [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R0 [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R0[6] .extended_lut = "off";
defparam \cpu|R0[6] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R0[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N0
cyclonev_lcell_comb \cpu|multiplexers|Selector2~4 (
// Equation(s):
// \cpu|multiplexers|Selector2~4_combout  = ( \cpu|R0 [6] & ( \cpu|multiplexers|Equal7~0_combout  & ( (!\cpu|cu|Mux21~0_combout  & ((!\cpu|cu|Mux20~0_combout  & ((\cpu|cu|Mux19~1_combout ))) # (\cpu|cu|Mux20~0_combout  & (\cpu|R1 [6] & 
// !\cpu|cu|Mux19~1_combout )))) ) ) ) # ( !\cpu|R0 [6] & ( \cpu|multiplexers|Equal7~0_combout  & ( (\cpu|cu|Mux20~0_combout  & (!\cpu|cu|Mux21~0_combout  & (\cpu|R1 [6] & !\cpu|cu|Mux19~1_combout ))) ) ) )

	.dataa(!\cpu|cu|Mux20~0_combout ),
	.datab(!\cpu|cu|Mux21~0_combout ),
	.datac(!\cpu|R1 [6]),
	.datad(!\cpu|cu|Mux19~1_combout ),
	.datae(!\cpu|R0 [6]),
	.dataf(!\cpu|multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector2~4 .extended_lut = "off";
defparam \cpu|multiplexers|Selector2~4 .lut_mask = 64'h0000000004000488;
defparam \cpu|multiplexers|Selector2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N29
dffeas \cpu|reg_4|Q[6] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_4|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_4|Q[6] .is_wysiwyg = "true";
defparam \cpu|reg_4|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N27
cyclonev_lcell_comb \cpu|R4[6] (
// Equation(s):
// \cpu|R4 [6] = LCELL(\cpu|reg_4|Q [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|reg_4|Q [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R4 [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R4[6] .extended_lut = "off";
defparam \cpu|R4[6] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|R4[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N24
cyclonev_lcell_comb \cpu|multiplexers|Selector2~1 (
// Equation(s):
// \cpu|multiplexers|Selector2~1_combout  = ( \cpu|multiplexers|Equal2~1_combout  & ( (\cpu|R4 [6] & (!\cpu|cu|Mux22~0_combout  & (\cpu|cu|Mux23~0_combout  & !\cpu|cu|Mux26~0_combout ))) ) )

	.dataa(!\cpu|R4 [6]),
	.datab(!\cpu|cu|Mux22~0_combout ),
	.datac(!\cpu|cu|Mux23~0_combout ),
	.datad(!\cpu|cu|Mux26~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|multiplexers|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector2~1 .extended_lut = "off";
defparam \cpu|multiplexers|Selector2~1 .lut_mask = 64'h0000000004000400;
defparam \cpu|multiplexers|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N31
dffeas \cpu|reg_6|Q[6] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_6|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_6|Q[6] .is_wysiwyg = "true";
defparam \cpu|reg_6|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N9
cyclonev_lcell_comb \cpu|R6[6] (
// Equation(s):
// \cpu|R6 [6] = LCELL(( \cpu|reg_6|Q [6] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_6|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R6 [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R6[6] .extended_lut = "off";
defparam \cpu|R6[6] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|R6[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N50
dffeas \cpu|reg_5|Q[6] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_5|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_5|Q[6] .is_wysiwyg = "true";
defparam \cpu|reg_5|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N48
cyclonev_lcell_comb \cpu|R5[6] (
// Equation(s):
// \cpu|R5 [6] = LCELL(( \cpu|reg_5|Q [6] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_5|Q [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R5 [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R5[6] .extended_lut = "off";
defparam \cpu|R5[6] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R5[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N54
cyclonev_lcell_comb \cpu|multiplexers|Selector2~2 (
// Equation(s):
// \cpu|multiplexers|Selector2~2_combout  = ( \cpu|multiplexers|Equal2~2_combout  & ( \cpu|multiplexers|Equal3~0_combout  & ( (!\cpu|cu|Mux25~0_combout  & (((\cpu|cu|Mux24~0_combout  & \cpu|R5 [6])))) # (\cpu|cu|Mux25~0_combout  & (\cpu|R6 [6] & 
// (!\cpu|cu|Mux24~0_combout ))) ) ) )

	.dataa(!\cpu|cu|Mux25~0_combout ),
	.datab(!\cpu|R6 [6]),
	.datac(!\cpu|cu|Mux24~0_combout ),
	.datad(!\cpu|R5 [6]),
	.datae(!\cpu|multiplexers|Equal2~2_combout ),
	.dataf(!\cpu|multiplexers|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector2~2 .extended_lut = "off";
defparam \cpu|multiplexers|Selector2~2 .lut_mask = 64'h000000000000101A;
defparam \cpu|multiplexers|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N8
dffeas \cpu|reg_3|Q[6] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_3|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_3|Q[6] .is_wysiwyg = "true";
defparam \cpu|reg_3|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N6
cyclonev_lcell_comb \cpu|R3[6] (
// Equation(s):
// \cpu|R3 [6] = LCELL(( \cpu|reg_3|Q [6] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_3|Q [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R3 [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R3[6] .extended_lut = "off";
defparam \cpu|R3[6] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R3[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N29
dffeas \cpu|reg_7|Q[6] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_7|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_7|Q[6] .is_wysiwyg = "true";
defparam \cpu|reg_7|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N27
cyclonev_lcell_comb \cpu|R7[6] (
// Equation(s):
// \cpu|R7 [6] = LCELL(( \cpu|reg_7|Q [6] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_7|Q [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R7 [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R7[6] .extended_lut = "off";
defparam \cpu|R7[6] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R7[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N42
cyclonev_lcell_comb \cpu|multiplexers|Selector2~3 (
// Equation(s):
// \cpu|multiplexers|Selector2~3_combout  = ( \cpu|multiplexers|Equal2~1_combout  & ( \cpu|cu|Mux22~0_combout  & ( (\cpu|R3 [6] & (!\cpu|cu|Mux26~0_combout  & !\cpu|cu|Mux23~0_combout )) ) ) ) # ( \cpu|multiplexers|Equal2~1_combout  & ( 
// !\cpu|cu|Mux22~0_combout  & ( (\cpu|cu|Mux26~0_combout  & (\cpu|R7 [6] & !\cpu|cu|Mux23~0_combout )) ) ) )

	.dataa(!\cpu|R3 [6]),
	.datab(!\cpu|cu|Mux26~0_combout ),
	.datac(!\cpu|R7 [6]),
	.datad(!\cpu|cu|Mux23~0_combout ),
	.datae(!\cpu|multiplexers|Equal2~1_combout ),
	.dataf(!\cpu|cu|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector2~3 .extended_lut = "off";
defparam \cpu|multiplexers|Selector2~3 .lut_mask = 64'h0000030000004400;
defparam \cpu|multiplexers|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N23
dffeas \cpu|reg_2|Q[6] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_2|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_2|Q[6] .is_wysiwyg = "true";
defparam \cpu|reg_2|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N12
cyclonev_lcell_comb \cpu|R2[6] (
// Equation(s):
// \cpu|R2 [6] = LCELL(( \cpu|reg_2|Q [6] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_2|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R2 [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R2[6] .extended_lut = "off";
defparam \cpu|R2[6] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|R2[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N36
cyclonev_lcell_comb \cpu|multiplexers|Selector2~0 (
// Equation(s):
// \cpu|multiplexers|Selector2~0_combout  = ( \cpu|multiplexers|Equal7~0_combout  & ( (\cpu|R2 [6] & (\cpu|cu|Mux21~0_combout  & (!\cpu|cu|Mux19~1_combout  & !\cpu|cu|Mux20~0_combout ))) ) )

	.dataa(!\cpu|R2 [6]),
	.datab(!\cpu|cu|Mux21~0_combout ),
	.datac(!\cpu|cu|Mux19~1_combout ),
	.datad(!\cpu|cu|Mux20~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector2~0 .extended_lut = "off";
defparam \cpu|multiplexers|Selector2~0 .lut_mask = 64'h0000000010001000;
defparam \cpu|multiplexers|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N32
dffeas \cpu|reg_A|Q[6] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\cpu|multiplexers|Selector2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cu|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_A|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_A|Q[6] .is_wysiwyg = "true";
defparam \cpu|reg_A|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N6
cyclonev_lcell_comb \cpu|A[6] (
// Equation(s):
// \cpu|A [6] = LCELL(( \cpu|reg_A|Q [6] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_A|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|A [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|A[6] .extended_lut = "off";
defparam \cpu|A[6] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|A[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N51
cyclonev_lcell_comb \cpu|addsub|Add0~25 (
// Equation(s):
// \cpu|addsub|Add0~25_sumout  = SUM(( !\cpu|multiplexers|Selector2~6_combout  $ (((!\cpu|cu|Tstep_Q [1]) # ((!\cpu|cu|Decoder0~0_combout ) # (\cpu|cu|Tstep_Q [0])))) ) + ( \cpu|A [6] ) + ( \cpu|addsub|Add0~22  ))
// \cpu|addsub|Add0~26  = CARRY(( !\cpu|multiplexers|Selector2~6_combout  $ (((!\cpu|cu|Tstep_Q [1]) # ((!\cpu|cu|Decoder0~0_combout ) # (\cpu|cu|Tstep_Q [0])))) ) + ( \cpu|A [6] ) + ( \cpu|addsub|Add0~22  ))

	.dataa(!\cpu|cu|Tstep_Q [1]),
	.datab(!\cpu|cu|Decoder0~0_combout ),
	.datac(!\cpu|cu|Tstep_Q [0]),
	.datad(!\cpu|multiplexers|Selector2~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|A [6]),
	.datag(gnd),
	.cin(\cpu|addsub|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|addsub|Add0~25_sumout ),
	.cout(\cpu|addsub|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|addsub|Add0~25 .extended_lut = "off";
defparam \cpu|addsub|Add0~25 .lut_mask = 64'h0000FF00000010EF;
defparam \cpu|addsub|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N52
dffeas \cpu|reg_G|Q[6] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\cpu|addsub|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cu|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_G|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_G|Q[6] .is_wysiwyg = "true";
defparam \cpu|reg_G|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N0
cyclonev_lcell_comb \cpu|G[6] (
// Equation(s):
// \cpu|G [6] = LCELL(( \cpu|reg_G|Q [6] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_G|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|G [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|G[6] .extended_lut = "off";
defparam \cpu|G[6] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|G[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N48
cyclonev_lcell_comb \cpu|multiplexers|Selector2~5 (
// Equation(s):
// \cpu|multiplexers|Selector2~5_combout  = ( mem_q[6] & ( \cpu|G [6] & ( (\cpu|multiplexers|Equal7~1_combout  & (\cpu|multiplexers|Equal2~3_combout  & ((\cpu|cu|DINout~0_combout ) # (\cpu|cu|Gout~0_combout )))) ) ) ) # ( !mem_q[6] & ( \cpu|G [6] & ( 
// (\cpu|cu|Gout~0_combout  & (\cpu|multiplexers|Equal7~1_combout  & \cpu|multiplexers|Equal2~3_combout )) ) ) ) # ( mem_q[6] & ( !\cpu|G [6] & ( (\cpu|multiplexers|Equal7~1_combout  & (\cpu|cu|DINout~0_combout  & \cpu|multiplexers|Equal2~3_combout )) ) ) )

	.dataa(!\cpu|cu|Gout~0_combout ),
	.datab(!\cpu|multiplexers|Equal7~1_combout ),
	.datac(!\cpu|cu|DINout~0_combout ),
	.datad(!\cpu|multiplexers|Equal2~3_combout ),
	.datae(!mem_q[6]),
	.dataf(!\cpu|G [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector2~5 .extended_lut = "off";
defparam \cpu|multiplexers|Selector2~5 .lut_mask = 64'h0000000300110013;
defparam \cpu|multiplexers|Selector2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N30
cyclonev_lcell_comb \cpu|multiplexers|Selector2~6 (
// Equation(s):
// \cpu|multiplexers|Selector2~6_combout  = ( \cpu|multiplexers|Selector2~0_combout  & ( \cpu|multiplexers|Selector2~5_combout  ) ) # ( !\cpu|multiplexers|Selector2~0_combout  & ( \cpu|multiplexers|Selector2~5_combout  ) ) # ( 
// \cpu|multiplexers|Selector2~0_combout  & ( !\cpu|multiplexers|Selector2~5_combout  ) ) # ( !\cpu|multiplexers|Selector2~0_combout  & ( !\cpu|multiplexers|Selector2~5_combout  & ( (((\cpu|multiplexers|Selector2~3_combout ) # 
// (\cpu|multiplexers|Selector2~2_combout )) # (\cpu|multiplexers|Selector2~1_combout )) # (\cpu|multiplexers|Selector2~4_combout ) ) ) )

	.dataa(!\cpu|multiplexers|Selector2~4_combout ),
	.datab(!\cpu|multiplexers|Selector2~1_combout ),
	.datac(!\cpu|multiplexers|Selector2~2_combout ),
	.datad(!\cpu|multiplexers|Selector2~3_combout ),
	.datae(!\cpu|multiplexers|Selector2~0_combout ),
	.dataf(!\cpu|multiplexers|Selector2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector2~6 .extended_lut = "off";
defparam \cpu|multiplexers|Selector2~6 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \cpu|multiplexers|Selector2~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N17
dffeas \cpu|reg_1|Q[7] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_1|Q[7] .is_wysiwyg = "true";
defparam \cpu|reg_1|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N15
cyclonev_lcell_comb \cpu|R1[7] (
// Equation(s):
// \cpu|R1 [7] = LCELL(( \cpu|reg_1|Q [7] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_1|Q [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R1 [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R1[7] .extended_lut = "off";
defparam \cpu|R1[7] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R1[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N59
dffeas \cpu|reg_0|Q[7] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_0|Q[7] .is_wysiwyg = "true";
defparam \cpu|reg_0|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N57
cyclonev_lcell_comb \cpu|R0[7] (
// Equation(s):
// \cpu|R0 [7] = LCELL(( \cpu|reg_0|Q [7] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_0|Q [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R0 [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R0[7] .extended_lut = "off";
defparam \cpu|R0[7] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R0[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N54
cyclonev_lcell_comb \cpu|multiplexers|Selector1~4 (
// Equation(s):
// \cpu|multiplexers|Selector1~4_combout  = ( \cpu|cu|Mux19~1_combout  & ( \cpu|multiplexers|Equal7~0_combout  & ( (\cpu|R0 [7] & (!\cpu|cu|Mux21~0_combout  & !\cpu|cu|Mux20~0_combout )) ) ) ) # ( !\cpu|cu|Mux19~1_combout  & ( 
// \cpu|multiplexers|Equal7~0_combout  & ( (\cpu|R1 [7] & (!\cpu|cu|Mux21~0_combout  & \cpu|cu|Mux20~0_combout )) ) ) )

	.dataa(!\cpu|R1 [7]),
	.datab(!\cpu|R0 [7]),
	.datac(!\cpu|cu|Mux21~0_combout ),
	.datad(!\cpu|cu|Mux20~0_combout ),
	.datae(!\cpu|cu|Mux19~1_combout ),
	.dataf(!\cpu|multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector1~4 .extended_lut = "off";
defparam \cpu|multiplexers|Selector1~4 .lut_mask = 64'h0000000000503000;
defparam \cpu|multiplexers|Selector1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N20
dffeas \cpu|reg_4|Q[7] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_4|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_4|Q[7] .is_wysiwyg = "true";
defparam \cpu|reg_4|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N18
cyclonev_lcell_comb \cpu|R4[7] (
// Equation(s):
// \cpu|R4 [7] = LCELL(\cpu|reg_4|Q [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|reg_4|Q [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R4 [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R4[7] .extended_lut = "off";
defparam \cpu|R4[7] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|R4[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N15
cyclonev_lcell_comb \cpu|multiplexers|Selector1~1 (
// Equation(s):
// \cpu|multiplexers|Selector1~1_combout  = ( \cpu|multiplexers|Equal2~1_combout  & ( !\cpu|cu|Mux26~0_combout  & ( (\cpu|R4 [7] & (!\cpu|cu|Mux22~0_combout  & \cpu|cu|Mux23~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\cpu|R4 [7]),
	.datac(!\cpu|cu|Mux22~0_combout ),
	.datad(!\cpu|cu|Mux23~0_combout ),
	.datae(!\cpu|multiplexers|Equal2~1_combout ),
	.dataf(!\cpu|cu|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector1~1 .extended_lut = "off";
defparam \cpu|multiplexers|Selector1~1 .lut_mask = 64'h0000003000000000;
defparam \cpu|multiplexers|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N5
dffeas \cpu|reg_2|Q[7] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_2|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_2|Q[7] .is_wysiwyg = "true";
defparam \cpu|reg_2|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N3
cyclonev_lcell_comb \cpu|R2[7] (
// Equation(s):
// \cpu|R2 [7] = LCELL(\cpu|reg_2|Q [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|reg_2|Q [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R2 [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R2[7] .extended_lut = "off";
defparam \cpu|R2[7] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|R2[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N0
cyclonev_lcell_comb \cpu|multiplexers|Selector1~0 (
// Equation(s):
// \cpu|multiplexers|Selector1~0_combout  = ( \cpu|multiplexers|Equal7~0_combout  & ( (\cpu|R2 [7] & (!\cpu|cu|Mux20~0_combout  & (\cpu|cu|Mux21~0_combout  & !\cpu|cu|Mux19~1_combout ))) ) )

	.dataa(!\cpu|R2 [7]),
	.datab(!\cpu|cu|Mux20~0_combout ),
	.datac(!\cpu|cu|Mux21~0_combout ),
	.datad(!\cpu|cu|Mux19~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector1~0 .extended_lut = "off";
defparam \cpu|multiplexers|Selector1~0 .lut_mask = 64'h0000000004000400;
defparam \cpu|multiplexers|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N38
dffeas \cpu|reg_7|Q[7] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_7|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_7|Q[7] .is_wysiwyg = "true";
defparam \cpu|reg_7|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N36
cyclonev_lcell_comb \cpu|R7[7] (
// Equation(s):
// \cpu|R7 [7] = LCELL(( \cpu|reg_7|Q [7] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_7|Q [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R7 [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R7[7] .extended_lut = "off";
defparam \cpu|R7[7] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R7[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N20
dffeas \cpu|reg_3|Q[7] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_3|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_3|Q[7] .is_wysiwyg = "true";
defparam \cpu|reg_3|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N18
cyclonev_lcell_comb \cpu|R3[7] (
// Equation(s):
// \cpu|R3 [7] = LCELL(( \cpu|reg_3|Q [7] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_3|Q [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R3 [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R3[7] .extended_lut = "off";
defparam \cpu|R3[7] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R3[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N6
cyclonev_lcell_comb \cpu|multiplexers|Selector1~3 (
// Equation(s):
// \cpu|multiplexers|Selector1~3_combout  = ( \cpu|multiplexers|Equal2~1_combout  & ( \cpu|R3 [7] & ( (!\cpu|cu|Mux23~0_combout  & ((!\cpu|cu|Mux22~0_combout  & (\cpu|cu|Mux26~0_combout  & \cpu|R7 [7])) # (\cpu|cu|Mux22~0_combout  & (!\cpu|cu|Mux26~0_combout 
// )))) ) ) ) # ( \cpu|multiplexers|Equal2~1_combout  & ( !\cpu|R3 [7] & ( (!\cpu|cu|Mux23~0_combout  & (!\cpu|cu|Mux22~0_combout  & (\cpu|cu|Mux26~0_combout  & \cpu|R7 [7]))) ) ) )

	.dataa(!\cpu|cu|Mux23~0_combout ),
	.datab(!\cpu|cu|Mux22~0_combout ),
	.datac(!\cpu|cu|Mux26~0_combout ),
	.datad(!\cpu|R7 [7]),
	.datae(!\cpu|multiplexers|Equal2~1_combout ),
	.dataf(!\cpu|R3 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector1~3 .extended_lut = "off";
defparam \cpu|multiplexers|Selector1~3 .lut_mask = 64'h0000000800002028;
defparam \cpu|multiplexers|Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N47
dffeas \cpu|reg_6|Q[7] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_6|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_6|Q[7] .is_wysiwyg = "true";
defparam \cpu|reg_6|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N45
cyclonev_lcell_comb \cpu|R6[7] (
// Equation(s):
// \cpu|R6 [7] = LCELL(( \cpu|reg_6|Q [7] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_6|Q [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R6 [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R6[7] .extended_lut = "off";
defparam \cpu|R6[7] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R6[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N5
dffeas \cpu|reg_5|Q[7] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_5|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_5|Q[7] .is_wysiwyg = "true";
defparam \cpu|reg_5|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N3
cyclonev_lcell_comb \cpu|R5[7] (
// Equation(s):
// \cpu|R5 [7] = LCELL(( \cpu|reg_5|Q [7] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_5|Q [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R5 [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R5[7] .extended_lut = "off";
defparam \cpu|R5[7] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R5[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N36
cyclonev_lcell_comb \cpu|multiplexers|Selector1~2 (
// Equation(s):
// \cpu|multiplexers|Selector1~2_combout  = ( \cpu|multiplexers|Equal3~0_combout  & ( \cpu|cu|Mux24~0_combout  & ( (\cpu|multiplexers|Equal2~2_combout  & (!\cpu|cu|Mux25~0_combout  & \cpu|R5 [7])) ) ) ) # ( \cpu|multiplexers|Equal3~0_combout  & ( 
// !\cpu|cu|Mux24~0_combout  & ( (\cpu|multiplexers|Equal2~2_combout  & (\cpu|cu|Mux25~0_combout  & \cpu|R6 [7])) ) ) )

	.dataa(!\cpu|multiplexers|Equal2~2_combout ),
	.datab(!\cpu|cu|Mux25~0_combout ),
	.datac(!\cpu|R6 [7]),
	.datad(!\cpu|R5 [7]),
	.datae(!\cpu|multiplexers|Equal3~0_combout ),
	.dataf(!\cpu|cu|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector1~2 .extended_lut = "off";
defparam \cpu|multiplexers|Selector1~2 .lut_mask = 64'h0000010100000044;
defparam \cpu|multiplexers|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N44
dffeas \cpu|reg_A|Q[7] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\cpu|multiplexers|Selector1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cu|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_A|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_A|Q[7] .is_wysiwyg = "true";
defparam \cpu|reg_A|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N21
cyclonev_lcell_comb \cpu|A[7] (
// Equation(s):
// \cpu|A [7] = LCELL(\cpu|reg_A|Q [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|reg_A|Q [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|A [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|A[7] .extended_lut = "off";
defparam \cpu|A[7] .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|A[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N54
cyclonev_lcell_comb \cpu|addsub|Add0~29 (
// Equation(s):
// \cpu|addsub|Add0~29_sumout  = SUM(( !\cpu|multiplexers|Selector1~6_combout  $ (((!\cpu|cu|Tstep_Q [1]) # ((!\cpu|cu|Decoder0~0_combout ) # (\cpu|cu|Tstep_Q [0])))) ) + ( \cpu|A [7] ) + ( \cpu|addsub|Add0~26  ))
// \cpu|addsub|Add0~30  = CARRY(( !\cpu|multiplexers|Selector1~6_combout  $ (((!\cpu|cu|Tstep_Q [1]) # ((!\cpu|cu|Decoder0~0_combout ) # (\cpu|cu|Tstep_Q [0])))) ) + ( \cpu|A [7] ) + ( \cpu|addsub|Add0~26  ))

	.dataa(!\cpu|cu|Tstep_Q [1]),
	.datab(!\cpu|cu|Decoder0~0_combout ),
	.datac(!\cpu|cu|Tstep_Q [0]),
	.datad(!\cpu|multiplexers|Selector1~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|A [7]),
	.datag(gnd),
	.cin(\cpu|addsub|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|addsub|Add0~29_sumout ),
	.cout(\cpu|addsub|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|addsub|Add0~29 .extended_lut = "off";
defparam \cpu|addsub|Add0~29 .lut_mask = 64'h0000FF00000010EF;
defparam \cpu|addsub|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N55
dffeas \cpu|reg_G|Q[7] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\cpu|addsub|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cu|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_G|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_G|Q[7] .is_wysiwyg = "true";
defparam \cpu|reg_G|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N24
cyclonev_lcell_comb \cpu|G[7] (
// Equation(s):
// \cpu|G [7] = LCELL(( \cpu|reg_G|Q [7] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_G|Q [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|G [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|G[7] .extended_lut = "off";
defparam \cpu|G[7] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|G[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N30
cyclonev_lcell_comb \cpu|multiplexers|Selector1~5 (
// Equation(s):
// \cpu|multiplexers|Selector1~5_combout  = ( \cpu|multiplexers|Equal2~3_combout  & ( mem_q[7] & ( (\cpu|multiplexers|Equal7~1_combout  & (((\cpu|cu|Gout~0_combout  & \cpu|G [7])) # (\cpu|cu|DINout~0_combout ))) ) ) ) # ( \cpu|multiplexers|Equal2~3_combout  
// & ( !mem_q[7] & ( (\cpu|cu|Gout~0_combout  & (\cpu|G [7] & \cpu|multiplexers|Equal7~1_combout )) ) ) )

	.dataa(!\cpu|cu|DINout~0_combout ),
	.datab(!\cpu|cu|Gout~0_combout ),
	.datac(!\cpu|G [7]),
	.datad(!\cpu|multiplexers|Equal7~1_combout ),
	.datae(!\cpu|multiplexers|Equal2~3_combout ),
	.dataf(!mem_q[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector1~5 .extended_lut = "off";
defparam \cpu|multiplexers|Selector1~5 .lut_mask = 64'h0000000300000057;
defparam \cpu|multiplexers|Selector1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N42
cyclonev_lcell_comb \cpu|multiplexers|Selector1~6 (
// Equation(s):
// \cpu|multiplexers|Selector1~6_combout  = ( \cpu|multiplexers|Selector1~2_combout  & ( \cpu|multiplexers|Selector1~5_combout  ) ) # ( !\cpu|multiplexers|Selector1~2_combout  & ( \cpu|multiplexers|Selector1~5_combout  ) ) # ( 
// \cpu|multiplexers|Selector1~2_combout  & ( !\cpu|multiplexers|Selector1~5_combout  ) ) # ( !\cpu|multiplexers|Selector1~2_combout  & ( !\cpu|multiplexers|Selector1~5_combout  & ( (((\cpu|multiplexers|Selector1~3_combout ) # 
// (\cpu|multiplexers|Selector1~0_combout )) # (\cpu|multiplexers|Selector1~1_combout )) # (\cpu|multiplexers|Selector1~4_combout ) ) ) )

	.dataa(!\cpu|multiplexers|Selector1~4_combout ),
	.datab(!\cpu|multiplexers|Selector1~1_combout ),
	.datac(!\cpu|multiplexers|Selector1~0_combout ),
	.datad(!\cpu|multiplexers|Selector1~3_combout ),
	.datae(!\cpu|multiplexers|Selector1~2_combout ),
	.dataf(!\cpu|multiplexers|Selector1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector1~6 .extended_lut = "off";
defparam \cpu|multiplexers|Selector1~6 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \cpu|multiplexers|Selector1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N41
dffeas \cpu|reg_4|Q[8] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_4|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_4|Q[8] .is_wysiwyg = "true";
defparam \cpu|reg_4|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N39
cyclonev_lcell_comb \cpu|R4[8] (
// Equation(s):
// \cpu|R4 [8] = LCELL(\cpu|reg_4|Q [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|reg_4|Q [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R4 [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R4[8] .extended_lut = "off";
defparam \cpu|R4[8] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|R4[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N48
cyclonev_lcell_comb \cpu|multiplexers|Selector0~1 (
// Equation(s):
// \cpu|multiplexers|Selector0~1_combout  = ( \cpu|multiplexers|Equal2~1_combout  & ( (!\cpu|cu|Mux22~0_combout  & (\cpu|R4 [8] & (\cpu|cu|Mux23~0_combout  & !\cpu|cu|Mux26~0_combout ))) ) )

	.dataa(!\cpu|cu|Mux22~0_combout ),
	.datab(!\cpu|R4 [8]),
	.datac(!\cpu|cu|Mux23~0_combout ),
	.datad(!\cpu|cu|Mux26~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|multiplexers|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector0~1 .extended_lut = "off";
defparam \cpu|multiplexers|Selector0~1 .lut_mask = 64'h0000000002000200;
defparam \cpu|multiplexers|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N33
cyclonev_lcell_comb \cpu|reg_5|Q[8]~feeder (
// Equation(s):
// \cpu|reg_5|Q[8]~feeder_combout  = ( \cpu|multiplexers|Selector0~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|multiplexers|Selector0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|reg_5|Q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|reg_5|Q[8]~feeder .extended_lut = "off";
defparam \cpu|reg_5|Q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|reg_5|Q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N35
dffeas \cpu|reg_5|Q[8] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\cpu|reg_5|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Rin [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_5|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_5|Q[8] .is_wysiwyg = "true";
defparam \cpu|reg_5|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N18
cyclonev_lcell_comb \cpu|R5[8] (
// Equation(s):
// \cpu|R5 [8] = LCELL(( \cpu|reg_5|Q [8] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_5|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R5 [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R5[8] .extended_lut = "off";
defparam \cpu|R5[8] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|R5[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N24
cyclonev_lcell_comb \cpu|reg_6|Q[8]~feeder (
// Equation(s):
// \cpu|reg_6|Q[8]~feeder_combout  = ( \cpu|multiplexers|Selector0~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|multiplexers|Selector0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|reg_6|Q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|reg_6|Q[8]~feeder .extended_lut = "off";
defparam \cpu|reg_6|Q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|reg_6|Q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N26
dffeas \cpu|reg_6|Q[8] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\cpu|reg_6|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Rin [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_6|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_6|Q[8] .is_wysiwyg = "true";
defparam \cpu|reg_6|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N48
cyclonev_lcell_comb \cpu|R6[8] (
// Equation(s):
// \cpu|R6 [8] = LCELL(( \cpu|reg_6|Q [8] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_6|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R6 [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R6[8] .extended_lut = "off";
defparam \cpu|R6[8] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|R6[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N30
cyclonev_lcell_comb \cpu|multiplexers|Selector0~2 (
// Equation(s):
// \cpu|multiplexers|Selector0~2_combout  = ( \cpu|cu|Mux24~0_combout  & ( \cpu|multiplexers|Equal3~0_combout  & ( (!\cpu|cu|Mux25~0_combout  & (\cpu|R5 [8] & \cpu|multiplexers|Equal2~2_combout )) ) ) ) # ( !\cpu|cu|Mux24~0_combout  & ( 
// \cpu|multiplexers|Equal3~0_combout  & ( (\cpu|cu|Mux25~0_combout  & (\cpu|multiplexers|Equal2~2_combout  & \cpu|R6 [8])) ) ) )

	.dataa(!\cpu|cu|Mux25~0_combout ),
	.datab(!\cpu|R5 [8]),
	.datac(!\cpu|multiplexers|Equal2~2_combout ),
	.datad(!\cpu|R6 [8]),
	.datae(!\cpu|cu|Mux24~0_combout ),
	.dataf(!\cpu|multiplexers|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector0~2 .extended_lut = "off";
defparam \cpu|multiplexers|Selector0~2 .lut_mask = 64'h0000000000050202;
defparam \cpu|multiplexers|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N56
dffeas \cpu|reg_0|Q[8] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_0|Q[8] .is_wysiwyg = "true";
defparam \cpu|reg_0|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N54
cyclonev_lcell_comb \cpu|R0[8] (
// Equation(s):
// \cpu|R0 [8] = LCELL(( \cpu|reg_0|Q [8] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_0|Q [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R0 [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R0[8] .extended_lut = "off";
defparam \cpu|R0[8] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R0[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N8
dffeas \cpu|reg_1|Q[8] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_1|Q[8] .is_wysiwyg = "true";
defparam \cpu|reg_1|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N6
cyclonev_lcell_comb \cpu|R1[8] (
// Equation(s):
// \cpu|R1 [8] = LCELL(( \cpu|reg_1|Q [8] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_1|Q [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R1 [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R1[8] .extended_lut = "off";
defparam \cpu|R1[8] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R1[8] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N30
cyclonev_lcell_comb \cpu|multiplexers|Selector0~4 (
// Equation(s):
// \cpu|multiplexers|Selector0~4_combout  = ( \cpu|R0 [8] & ( \cpu|R1 [8] & ( (!\cpu|cu|Mux21~0_combout  & (\cpu|multiplexers|Equal7~0_combout  & (!\cpu|cu|Mux20~0_combout  $ (!\cpu|cu|Mux19~1_combout )))) ) ) ) # ( !\cpu|R0 [8] & ( \cpu|R1 [8] & ( 
// (!\cpu|cu|Mux21~0_combout  & (\cpu|cu|Mux20~0_combout  & (!\cpu|cu|Mux19~1_combout  & \cpu|multiplexers|Equal7~0_combout ))) ) ) ) # ( \cpu|R0 [8] & ( !\cpu|R1 [8] & ( (!\cpu|cu|Mux21~0_combout  & (!\cpu|cu|Mux20~0_combout  & (\cpu|cu|Mux19~1_combout  & 
// \cpu|multiplexers|Equal7~0_combout ))) ) ) )

	.dataa(!\cpu|cu|Mux21~0_combout ),
	.datab(!\cpu|cu|Mux20~0_combout ),
	.datac(!\cpu|cu|Mux19~1_combout ),
	.datad(!\cpu|multiplexers|Equal7~0_combout ),
	.datae(!\cpu|R0 [8]),
	.dataf(!\cpu|R1 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector0~4 .extended_lut = "off";
defparam \cpu|multiplexers|Selector0~4 .lut_mask = 64'h0000000800200028;
defparam \cpu|multiplexers|Selector0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N38
dffeas \cpu|reg_3|Q[8] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_3|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_3|Q[8] .is_wysiwyg = "true";
defparam \cpu|reg_3|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N36
cyclonev_lcell_comb \cpu|R3[8] (
// Equation(s):
// \cpu|R3 [8] = LCELL(( \cpu|reg_3|Q [8] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_3|Q [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R3 [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R3[8] .extended_lut = "off";
defparam \cpu|R3[8] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R3[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N26
dffeas \cpu|reg_7|Q[8] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_7|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_7|Q[8] .is_wysiwyg = "true";
defparam \cpu|reg_7|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N24
cyclonev_lcell_comb \cpu|R7[8] (
// Equation(s):
// \cpu|R7 [8] = LCELL(( \cpu|reg_7|Q [8] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|reg_7|Q [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R7 [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R7[8] .extended_lut = "off";
defparam \cpu|R7[8] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \cpu|R7[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N12
cyclonev_lcell_comb \cpu|multiplexers|Selector0~3 (
// Equation(s):
// \cpu|multiplexers|Selector0~3_combout  = ( !\cpu|cu|Mux23~0_combout  & ( \cpu|multiplexers|Equal2~1_combout  & ( (!\cpu|cu|Mux22~0_combout  & (\cpu|cu|Mux26~0_combout  & ((\cpu|R7 [8])))) # (\cpu|cu|Mux22~0_combout  & (!\cpu|cu|Mux26~0_combout  & (\cpu|R3 
// [8]))) ) ) )

	.dataa(!\cpu|cu|Mux22~0_combout ),
	.datab(!\cpu|cu|Mux26~0_combout ),
	.datac(!\cpu|R3 [8]),
	.datad(!\cpu|R7 [8]),
	.datae(!\cpu|cu|Mux23~0_combout ),
	.dataf(!\cpu|multiplexers|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector0~3 .extended_lut = "off";
defparam \cpu|multiplexers|Selector0~3 .lut_mask = 64'h0000000004260000;
defparam \cpu|multiplexers|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N53
dffeas \cpu|reg_2|Q[8] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|multiplexers|Selector0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Rin [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_2|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_2|Q[8] .is_wysiwyg = "true";
defparam \cpu|reg_2|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N51
cyclonev_lcell_comb \cpu|R2[8] (
// Equation(s):
// \cpu|R2 [8] = LCELL(\cpu|reg_2|Q [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|reg_2|Q [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|R2 [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|R2[8] .extended_lut = "off";
defparam \cpu|R2[8] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|R2[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N36
cyclonev_lcell_comb \cpu|multiplexers|Selector0~0 (
// Equation(s):
// \cpu|multiplexers|Selector0~0_combout  = ( \cpu|multiplexers|Equal7~0_combout  & ( (\cpu|R2 [8] & (!\cpu|cu|Mux19~1_combout  & (\cpu|cu|Mux21~0_combout  & !\cpu|cu|Mux20~0_combout ))) ) )

	.dataa(!\cpu|R2 [8]),
	.datab(!\cpu|cu|Mux19~1_combout ),
	.datac(!\cpu|cu|Mux21~0_combout ),
	.datad(!\cpu|cu|Mux20~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|multiplexers|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector0~0 .extended_lut = "off";
defparam \cpu|multiplexers|Selector0~0 .lut_mask = 64'h0000000004000400;
defparam \cpu|multiplexers|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N55
dffeas \cpu|reg_A|Q[8] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\cpu|multiplexers|Selector0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cu|Ain~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_A|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_A|Q[8] .is_wysiwyg = "true";
defparam \cpu|reg_A|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N48
cyclonev_lcell_comb \cpu|A[8] (
// Equation(s):
// \cpu|A [8] = LCELL(( \cpu|reg_A|Q [8] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_A|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|A [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|A[8] .extended_lut = "off";
defparam \cpu|A[8] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|A[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N57
cyclonev_lcell_comb \cpu|addsub|Add0~33 (
// Equation(s):
// \cpu|addsub|Add0~33_sumout  = SUM(( !\cpu|multiplexers|Selector0~6_combout  $ (((!\cpu|cu|Tstep_Q [1]) # ((!\cpu|cu|Decoder0~0_combout ) # (\cpu|cu|Tstep_Q [0])))) ) + ( \cpu|A [8] ) + ( \cpu|addsub|Add0~30  ))

	.dataa(!\cpu|cu|Tstep_Q [1]),
	.datab(!\cpu|cu|Decoder0~0_combout ),
	.datac(!\cpu|cu|Tstep_Q [0]),
	.datad(!\cpu|multiplexers|Selector0~6_combout ),
	.datae(gnd),
	.dataf(!\cpu|A [8]),
	.datag(gnd),
	.cin(\cpu|addsub|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|addsub|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|addsub|Add0~33 .extended_lut = "off";
defparam \cpu|addsub|Add0~33 .lut_mask = 64'h0000FF00000010EF;
defparam \cpu|addsub|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N58
dffeas \cpu|reg_G|Q[8] (
	.clk(\PClock~inputCLKENA0_outclk ),
	.d(\cpu|addsub|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cu|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|reg_G|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|reg_G|Q[8] .is_wysiwyg = "true";
defparam \cpu|reg_G|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N42
cyclonev_lcell_comb \cpu|G[8] (
// Equation(s):
// \cpu|G [8] = LCELL(( \cpu|reg_G|Q [8] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|reg_G|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|G [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|G[8] .extended_lut = "off";
defparam \cpu|G[8] .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|G[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N24
cyclonev_lcell_comb \cpu|multiplexers|Selector0~5 (
// Equation(s):
// \cpu|multiplexers|Selector0~5_combout  = ( \cpu|cu|DINout~0_combout  & ( mem_q[8] & ( (\cpu|multiplexers|Equal2~3_combout  & \cpu|multiplexers|Equal7~1_combout ) ) ) ) # ( !\cpu|cu|DINout~0_combout  & ( mem_q[8] & ( (\cpu|multiplexers|Equal2~3_combout  & 
// (\cpu|G [8] & (\cpu|multiplexers|Equal7~1_combout  & \cpu|cu|Gout~0_combout ))) ) ) ) # ( \cpu|cu|DINout~0_combout  & ( !mem_q[8] & ( (\cpu|multiplexers|Equal2~3_combout  & (\cpu|G [8] & (\cpu|multiplexers|Equal7~1_combout  & \cpu|cu|Gout~0_combout ))) ) 
// ) ) # ( !\cpu|cu|DINout~0_combout  & ( !mem_q[8] & ( (\cpu|multiplexers|Equal2~3_combout  & (\cpu|G [8] & (\cpu|multiplexers|Equal7~1_combout  & \cpu|cu|Gout~0_combout ))) ) ) )

	.dataa(!\cpu|multiplexers|Equal2~3_combout ),
	.datab(!\cpu|G [8]),
	.datac(!\cpu|multiplexers|Equal7~1_combout ),
	.datad(!\cpu|cu|Gout~0_combout ),
	.datae(!\cpu|cu|DINout~0_combout ),
	.dataf(!mem_q[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector0~5 .extended_lut = "off";
defparam \cpu|multiplexers|Selector0~5 .lut_mask = 64'h0001000100010505;
defparam \cpu|multiplexers|Selector0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N54
cyclonev_lcell_comb \cpu|multiplexers|Selector0~6 (
// Equation(s):
// \cpu|multiplexers|Selector0~6_combout  = ( \cpu|multiplexers|Selector0~0_combout  & ( \cpu|multiplexers|Selector0~5_combout  ) ) # ( !\cpu|multiplexers|Selector0~0_combout  & ( \cpu|multiplexers|Selector0~5_combout  ) ) # ( 
// \cpu|multiplexers|Selector0~0_combout  & ( !\cpu|multiplexers|Selector0~5_combout  ) ) # ( !\cpu|multiplexers|Selector0~0_combout  & ( !\cpu|multiplexers|Selector0~5_combout  & ( (((\cpu|multiplexers|Selector0~3_combout ) # 
// (\cpu|multiplexers|Selector0~4_combout )) # (\cpu|multiplexers|Selector0~2_combout )) # (\cpu|multiplexers|Selector0~1_combout ) ) ) )

	.dataa(!\cpu|multiplexers|Selector0~1_combout ),
	.datab(!\cpu|multiplexers|Selector0~2_combout ),
	.datac(!\cpu|multiplexers|Selector0~4_combout ),
	.datad(!\cpu|multiplexers|Selector0~3_combout ),
	.datae(!\cpu|multiplexers|Selector0~0_combout ),
	.dataf(!\cpu|multiplexers|Selector0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|multiplexers|Selector0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|multiplexers|Selector0~6 .extended_lut = "off";
defparam \cpu|multiplexers|Selector0~6 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \cpu|multiplexers|Selector0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
