[SCL] 11/24/2024 03:42:18 PID:18941 Client:sfalvsd Authorization failed Synopsys-Release 2022.03
[SCL] 11/24/2024 03:42:19 PID:18941 Client:sfalvsd Server:2021@3.7.156.91 Authorization succeeded Design-Compiler 2022.03
[SCL] 11/24/2024 03:42:19 Checking status for feature Design-Compiler
[SCL] 11/24/2024 03:42:19 PID:18941 Client:sfalvsd Server:2021@3.7.156.91 Checkout succeeded Design-Compiler 2022.03
[SCL] 11/24/2024 03:42:19 PID:18941 Client:sfalvsd Authorization failed Synopsys 2022.03
[SCL] 11/24/2024 03:42:19 PID:18941 Client:sfalvsd Authorization failed DC-Debug 2022.03
[SCL] 11/24/2024 03:42:20 PID:18941 Client:sfalvsd Authorization failed DC-NXT-DPX-Beta 2022.03

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version T-2022.03-SP5-6 for linux64 - Sep 20, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
[SCL] 11/24/2024 03:42:20 PID:18941 Client:sfalvsd Server:2021@3.7.156.91 Authorization succeeded DC-Expert 2022.03
Initializing gui preferences from file  /home/yatharth/.synopsys_dc_gui/preferences.tcl
# Define the target and link libraries
set target_library "/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.db"
/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.db
# set link_library "/path/to/link_library.lib"
# Specify the input Verilog directory and output paths
set verilog_folder "/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl"
/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl
set verilog_folder_wrapper "/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180"
/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180
set output_file "/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/out/synth/output_file.v"
/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/out/synth/output_file.v
set report_file "/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/out/synth/qor_report.rpt"
/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/out/synth/qor_report.rpt
# Define the top-level module name
set top_module "caravel" ;# Replace with your top module name
caravel
# Load the target and link libraries
set_app_var target_library $target_library
/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.db
# set_app_var link_library "* $link_library"
set_app_var link_library "* $target_library"
* /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.db
# Collect all Verilog files for analysis
set verilog_files [concat [glob -nocomplain "$verilog_folder_wrapper/*.v"] [glob -nocomplain "$verilog_folder/*.v"]]
/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/pc3d01_wrapper.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/pt3b02_wrapper.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/RAM128.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/RAM256.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebug.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/buff_flash_clkrst.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_clocking.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_logo.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_motto.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_netlists.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_openframe.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_power_routing.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/chip_io.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/clock_div.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/constant_block.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/copyright_block.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/copyright_block_a.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/defines.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/digital_pll.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/digital_pll_controller.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/dummy_scl180_conb_1.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/empty_macro.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/gpio_control_block.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/gpio_defaults_block.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/gpio_logic_high.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/gpio_signal_buffering.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/gpio_signal_buffering_alt.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/housekeeping_spi.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/ibex_all.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/manual_power_connections.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core.w_rst_init_modification.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_core_wrapper.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_protect.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mgmt_protect_hv.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj2_logic_high.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj_io.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj_logic_high.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/open_source.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/pads.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/picorv32.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/ring_osc2x13.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/scl180_macro_sparecell.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/simple_por.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/spare_logic_block.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/spiflash.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/user_defines.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/user_id_programming.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/user_id_textblock.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/xres_buf.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/primitives.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/sky130_fd_sc_hvl.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj_io_buffer.v /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/__user_project_gpio_example.v
# Set the include search path for files with `include` directives
set search_path "/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero"
/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero
# Analyze all Verilog files (parsing only)
analyze -format verilog $verilog_files
Running PRESTO HDLC
[SCL] 11/24/2024 03:42:21 Checking status for feature HDL-Compiler
[SCL] 11/24/2024 03:42:21 PID:18941 Client:sfalvsd Server:2021@3.7.156.91 Checkout succeeded HDL-Compiler 2022.03
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/pc3d01_wrapper.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:24: The '`suppress_faults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:25: The '`enable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:33: The '`delay_mode_path' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:46: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:56: The '`disable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:57: The '`nosuppress_faults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pc3d01.v:42: The delay specification for gate instantiation is ignored. (VER-970)
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/pt3b02_wrapper.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:24: The '`suppress_faults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:25: The '`enable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:33: The '`delay_mode_path' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:48: The construct 'specify' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:61: The '`disable_portfaults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:62: The '`nosuppress_faults' directive is not supported and will be ignored. (VER-939)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:43: The delay specification for gate instantiation is ignored. (VER-970)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/iolib/cio150/verilog/tsl18cio150/zero/pt3b02.v:44: The delay specification for tri-state gate instantiation is ignored. (VER-971)
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/RAM128.v
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/RAM256.v
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebug.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebug.v:718: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebug.v:719: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v:46: Overwriting existing design element 'VexRiscv' with newer version. (VER-64)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v:749: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/VexRiscv_MinDebugCache.v:750: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/buff_flash_clkrst.v
Compiling source file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/copyright_block.v
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/copyright_block.v:1: List () of one, unnamed, port is ignored. (VER-988)
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_logo.v
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_logo.v:1: List () of one, unnamed, port is ignored. (VER-988)
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_motto.v
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_motto.v:1: List () of one, unnamed, port is ignored. (VER-988)
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/open_source.v
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/open_source.v:1: List () of one, unnamed, port is ignored. (VER-988)
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/user_id_textblock.v
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/user_id_textblock.v:1: List () of one, unnamed, port is ignored. (VER-988)
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_netlists.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/mprj_io_buffer.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/defines.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/manual_power_connections.v
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/manual_power_connections.v:1: List () of one, unnamed, port is ignored. (VER-988)
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/empty_macro.v
Information:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/empty_macro.v:1: List () of one, unnamed, port is ignored. (VER-988)
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/user_defines.v
Opening include file /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/defines.v
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:340: Implicit net declaration for 'qspi_enabled' prohibited by '`default_nettype none' compiler directive. (VER-943)
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:341: Implicit net declaration for 'uart_enabled' prohibited by '`default_nettype none' compiler directive. (VER-943)
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:342: Implicit net declaration for 'spi_enabled' prohibited by '`default_nettype none' compiler directive. (VER-943)
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:343: Implicit net declaration for 'debug_mode' prohibited by '`default_nettype none' compiler directive. (VER-943)
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:347: Implicit net declaration for 'ser_tx' prohibited by '`default_nettype none' compiler directive. (VER-943)
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:348: Implicit net declaration for 'ser_rx' prohibited by '`default_nettype none' compiler directive. (VER-943)
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:350: Implicit net declaration for 'spi_sdi' prohibited by '`default_nettype none' compiler directive. (VER-943)
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:351: Implicit net declaration for 'spi_csb' prohibited by '`default_nettype none' compiler directive. (VER-943)
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:352: Implicit net declaration for 'spi_sck' prohibited by '`default_nettype none' compiler directive. (VER-943)
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:353: Implicit net declaration for 'spi_sdo' prohibited by '`default_nettype none' compiler directive. (VER-943)
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:354: Implicit net declaration for 'spi_sdoenb' prohibited by '`default_nettype none' compiler directive. (VER-943)
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:356: Implicit net declaration for 'debug_in' prohibited by '`default_nettype none' compiler directive. (VER-943)
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:357: Implicit net declaration for 'debug_out' prohibited by '`default_nettype none' compiler directive. (VER-943)
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:358: Implicit net declaration for 'debug_oeb' prohibited by '`default_nettype none' compiler directive. (VER-943)
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:374: Implicit net declaration for 'trap' prohibited by '`default_nettype none' compiler directive. (VER-943)
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:534: Implicit net declaration for 'porb_l' prohibited by '`default_nettype none' compiler directive. (VER-943)
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:535: Implicit net declaration for 'ext_clk_sel' prohibited by '`default_nettype none' compiler directive. (VER-943)
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:537: Implicit net declaration for 'pll_clk' prohibited by '`default_nettype none' compiler directive. (VER-943)
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:538: Implicit net declaration for 'pll_clk90' prohibited by '`default_nettype none' compiler directive. (VER-943)
Error:  /home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/verilog/rtl/caravel_core.v:542: Implicit net declaration for 'ext_reset' prohibited by '`default_nettype none' compiler directive. (VER-943)
Error:  Too many errors; can't continue. (VER-40)
Error:  Too many errors; can't continue. (VER-40)
*** Presto compilation terminated with 21 errors. ***
Loading db file '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/pdk/scl180/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.db'
0
# Elaborate and link the design
elaborate $top_module
Loading db file '/usr/synopsys/syn/T-2022.03-SP5-6/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/syn/T-2022.03-SP5-6/libraries/syn/standard.sldb'
  Loading link library 'tsl18fs120_scl_ff'
  Loading link library 'gtech'
Error: Cannot find the design 'caravel' in the library 'WORK'. (LBR-0)
0
link
Error: Current design is not defined. (UID-4)
0
# Run compile_ultra for optimization
compile_ultra -gate_clock
Error: Current design is not defined. (UID-4)
0
# Write out the synthesized netlist
write -format verilog -hierarchy -output $output_file
Error: No files or designs were specified. (UID-22)
0
# Generate and save the QoR (Quality of Results) report
report_qor -hierarchical -output $report_file
Error: unknown option '-hierarchical' (CMD-010)
Error: unknown option '-output' (CMD-010)
Error: extra positional option '/home/yatharth/vsd_sfal/Synopsys_RTL2GDSII_SFAL/caravel/out/synth/qor_report.rpt' (CMD-012)
# Exit the DC Shell
quit

Memory usage for this session 156 Mbytes.
Memory usage for this session including child processes 156 Mbytes.
CPU usage for this session 5 seconds ( 0.00 hours ).
Elapsed time for this session 8 seconds ( 0.00 hours ).

Thank you...
