{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-56-ge9e7dce2)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.cst",
        "packer.partno": "GW2AR-LV18QN88C8/I7",
        "packer.chipdb": "GW2A-18C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:1.1-72.10"
      },
      "ports": {
        "led0": {
          "direction": "output",
          "bits": [ 9201 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 9200 ]
        },
        "btn2": {
          "direction": "input",
          "bits": [ 9199 ]
        },
        "WS2812_TX": {
          "direction": "output",
          "bits": [ 9198 ]
        }
      },
      "cells": {
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12565 ],
            "COUT": [ 12590 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10813 ],
            "CIN": [ 12589 ],
            "COUT": [  ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12565 ],
            "COUT": [ 12588 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y7/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 9429 ],
            "CIN": [ 12587 ],
            "COUT": [  ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y7/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12565 ],
            "COUT": [ 12586 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_8_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12565 ],
            "COUT": [ 12584 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_6_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12565 ],
            "COUT": [ 12583 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_D_LUT2_F_I1_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y3/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_4_D_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12565 ],
            "COUT": [ 12581 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y1/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y1/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11945 ],
            "CIN": [ 12579 ],
            "COUT": [  ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y1/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12565 ],
            "COUT": [ 12578 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_1_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y3/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12565 ],
            "COUT": [ 12576 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y2/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y2/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12565 ],
            "COUT": [ 12574 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y4/ALU5"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 12058 ],
            "CIN": [ 12573 ],
            "COUT": [  ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y4/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12565 ],
            "COUT": [ 12572 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y2/ALU5"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 12074 ],
            "CIN": [ 12571 ],
            "COUT": [  ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y2/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12565 ],
            "COUT": [ 12570 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50Y27/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 12565 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 12545 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 12544 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12084 ],
            "O": [ 12537 ],
            "I1": [ 12545 ],
            "I0": [ 12544 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 12540 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 12539 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12084 ],
            "O": [ 12536 ],
            "I1": [ 12540 ],
            "I0": [ 12539 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12098 ],
            "O": [ 12521 ],
            "I1": [ 12537 ],
            "I0": [ 12536 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12076 ],
            "I1": [ 12046 ],
            "I0": [ 12078 ],
            "F": [ 12532 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12092 ],
            "I2": [ 12076 ],
            "I1": [ 12046 ],
            "I0": [ 12078 ],
            "F": [ 12531 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12084 ],
            "O": [ 12524 ],
            "I1": [ 12532 ],
            "I0": [ 12531 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12076 ],
            "I0": [ 12078 ],
            "F": [ 12527 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12092 ],
            "I2": [ 12076 ],
            "I1": [ 12046 ],
            "I0": [ 12078 ],
            "F": [ 12526 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12084 ],
            "O": [ 12523 ],
            "I1": [ 12527 ],
            "I0": [ 12526 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12098 ],
            "O": [ 12520 ],
            "I1": [ 12524 ],
            "I0": [ 12523 ]
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y1/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12082 ],
            "O": [ 12517 ],
            "I1": [ 12521 ],
            "I0": [ 12520 ]
          }
        },
        "ws2812.tx_DFFRE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y4/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12078 ],
            "I0": [ 11866 ],
            "F": [ 12007 ]
          }
        },
        "ws2812.tx_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y2/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:97.1-154.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9300 ],
            "Q": [ 9204 ],
            "D": [ 12517 ],
            "CLK": [ 9410 ],
            "CE": [ 12007 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y2/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12014 ],
            "I2": [ 12024 ],
            "I1": [ 12046 ],
            "I0": [ 11977 ],
            "F": [ 12513 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y2/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12014 ],
            "I2": [ 12024 ],
            "I1": [ 12046 ],
            "I0": [ 11977 ],
            "F": [ 12512 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y2/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12092 ],
            "O": [ 12505 ],
            "I1": [ 12513 ],
            "I0": [ 12512 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y2/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12014 ],
            "I2": [ 12024 ],
            "I1": [ 12046 ],
            "I0": [ 11977 ],
            "F": [ 12508 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y2/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12024 ],
            "I0": [ 11977 ],
            "F": [ 12507 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y2/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12092 ],
            "O": [ 12504 ],
            "I1": [ 12508 ],
            "I0": [ 12507 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y2/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12084 ],
            "O": [ 12489 ],
            "I1": [ 12505 ],
            "I0": [ 12504 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y2/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12014 ],
            "I1": [ 12024 ],
            "I0": [ 11977 ],
            "F": [ 12500 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y2/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12014 ],
            "I1": [ 12024 ],
            "I0": [ 11977 ],
            "F": [ 12499 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y2/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12092 ],
            "O": [ 12492 ],
            "I1": [ 12500 ],
            "I0": [ 12499 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y2/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12014 ],
            "I1": [ 12024 ],
            "I0": [ 11977 ],
            "F": [ 12495 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y2/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12014 ],
            "I2": [ 12024 ],
            "I1": [ 12046 ],
            "I0": [ 11977 ],
            "F": [ 12494 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y2/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12092 ],
            "O": [ 12491 ],
            "I1": [ 12495 ],
            "I0": [ 12494 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y2/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12084 ],
            "O": [ 12488 ],
            "I1": [ 12492 ],
            "I0": [ 12491 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y2/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12098 ],
            "O": [ 12008 ],
            "I1": [ 12489 ],
            "I0": [ 12488 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11944 ],
            "F": [ 12484 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11944 ],
            "F": [ 12483 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12092 ],
            "O": [ 12476 ],
            "I1": [ 12484 ],
            "I0": [ 12483 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11944 ],
            "F": [ 12479 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11944 ],
            "F": [ 12478 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12092 ],
            "O": [ 12475 ],
            "I1": [ 12479 ],
            "I0": [ 12478 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12084 ],
            "O": [ 12460 ],
            "I1": [ 12476 ],
            "I0": [ 12475 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11944 ],
            "F": [ 12471 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11944 ],
            "F": [ 12470 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12092 ],
            "O": [ 12463 ],
            "I1": [ 12471 ],
            "I0": [ 12470 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11944 ],
            "F": [ 12466 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11944 ],
            "F": [ 12465 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12092 ],
            "O": [ 12462 ],
            "I1": [ 12466 ],
            "I0": [ 12465 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12084 ],
            "O": [ 12459 ],
            "I1": [ 12463 ],
            "I0": [ 12462 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12098 ],
            "O": [ 12428 ],
            "I1": [ 12460 ],
            "I0": [ 12459 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010100010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11985 ],
            "I2": [ 12014 ],
            "I1": [ 12046 ],
            "I0": [ 11944 ],
            "F": [ 12455 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010100010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11985 ],
            "I2": [ 12014 ],
            "I1": [ 12046 ],
            "I0": [ 11944 ],
            "F": [ 12454 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12092 ],
            "O": [ 12447 ],
            "I1": [ 12455 ],
            "I0": [ 12454 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010100010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11985 ],
            "I2": [ 12014 ],
            "I1": [ 12046 ],
            "I0": [ 11944 ],
            "F": [ 12450 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11985 ],
            "I0": [ 11944 ],
            "F": [ 12449 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12092 ],
            "O": [ 12446 ],
            "I1": [ 12450 ],
            "I0": [ 12449 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12084 ],
            "O": [ 12431 ],
            "I1": [ 12447 ],
            "I0": [ 12446 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11985 ],
            "I1": [ 12014 ],
            "I0": [ 11944 ],
            "F": [ 12442 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11985 ],
            "I1": [ 12014 ],
            "I0": [ 11944 ],
            "F": [ 12441 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12092 ],
            "O": [ 12434 ],
            "I1": [ 12442 ],
            "I0": [ 12441 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11985 ],
            "I1": [ 12014 ],
            "I0": [ 11944 ],
            "F": [ 12437 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11985 ],
            "I2": [ 12014 ],
            "I1": [ 12046 ],
            "I0": [ 11944 ],
            "F": [ 12436 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12092 ],
            "O": [ 12433 ],
            "I1": [ 12437 ],
            "I0": [ 12436 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12084 ],
            "O": [ 12430 ],
            "I1": [ 12434 ],
            "I0": [ 12433 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y2/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12098 ],
            "O": [ 12427 ],
            "I1": [ 12431 ],
            "I0": [ 12430 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/MUX7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12054 ],
            "O": [ 12425 ],
            "I1": [ 12428 ],
            "I0": [ 12427 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y2/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:97.1-154.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9300 ],
            "Q": [ 11944 ],
            "D": [ 12425 ],
            "CLK": [ 9410 ],
            "CE": [ 12007 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 12039 ],
            "F": [ 12421 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 12039 ],
            "F": [ 12420 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12092 ],
            "O": [ 12413 ],
            "I1": [ 12421 ],
            "I0": [ 12420 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 12039 ],
            "F": [ 12416 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 12039 ],
            "F": [ 12415 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12092 ],
            "O": [ 12412 ],
            "I1": [ 12416 ],
            "I0": [ 12415 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12084 ],
            "O": [ 12397 ],
            "I1": [ 12413 ],
            "I0": [ 12412 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 12039 ],
            "F": [ 12408 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 12039 ],
            "F": [ 12407 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12092 ],
            "O": [ 12400 ],
            "I1": [ 12408 ],
            "I0": [ 12407 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 12039 ],
            "F": [ 12403 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 12039 ],
            "F": [ 12402 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12092 ],
            "O": [ 12399 ],
            "I1": [ 12403 ],
            "I0": [ 12402 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12084 ],
            "O": [ 12396 ],
            "I1": [ 12400 ],
            "I0": [ 12399 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12098 ],
            "O": [ 12365 ],
            "I1": [ 12397 ],
            "I0": [ 12396 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12014 ],
            "I2": [ 12039 ],
            "I1": [ 12046 ],
            "I0": [ 11977 ],
            "F": [ 12392 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12014 ],
            "I2": [ 12039 ],
            "I1": [ 12046 ],
            "I0": [ 11977 ],
            "F": [ 12391 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12092 ],
            "O": [ 12384 ],
            "I1": [ 12392 ],
            "I0": [ 12391 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12014 ],
            "I2": [ 12039 ],
            "I1": [ 12046 ],
            "I0": [ 11977 ],
            "F": [ 12387 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12039 ],
            "I0": [ 11977 ],
            "F": [ 12386 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12092 ],
            "O": [ 12383 ],
            "I1": [ 12387 ],
            "I0": [ 12386 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12084 ],
            "O": [ 12368 ],
            "I1": [ 12384 ],
            "I0": [ 12383 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12014 ],
            "I1": [ 12039 ],
            "I0": [ 11977 ],
            "F": [ 12379 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12014 ],
            "I1": [ 12039 ],
            "I0": [ 11977 ],
            "F": [ 12378 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12092 ],
            "O": [ 12371 ],
            "I1": [ 12379 ],
            "I0": [ 12378 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12014 ],
            "I1": [ 12039 ],
            "I0": [ 11977 ],
            "F": [ 12374 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12014 ],
            "I2": [ 12039 ],
            "I1": [ 12046 ],
            "I0": [ 11977 ],
            "F": [ 12373 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12092 ],
            "O": [ 12370 ],
            "I1": [ 12374 ],
            "I0": [ 12373 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12084 ],
            "O": [ 12367 ],
            "I1": [ 12371 ],
            "I0": [ 12370 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y1/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12098 ],
            "O": [ 12364 ],
            "I1": [ 12368 ],
            "I0": [ 12367 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y1/MUX7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12054 ],
            "O": [ 12362 ],
            "I1": [ 12365 ],
            "I0": [ 12364 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y2/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:97.1-154.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9300 ],
            "Q": [ 11962 ],
            "D": [ 12362 ],
            "CLK": [ 9410 ],
            "CE": [ 12007 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12145 ],
            "I2": [ 12147 ],
            "I1": [ 11912 ],
            "I0": [ 11900 ],
            "F": [ 12358 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110001001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12145 ],
            "I2": [ 12147 ],
            "I1": [ 11912 ],
            "I0": [ 11900 ],
            "F": [ 12357 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9402 ],
            "O": [ 12350 ],
            "I1": [ 12358 ],
            "I0": [ 12357 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 12353 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 12352 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9402 ],
            "O": [ 12349 ],
            "I1": [ 12353 ],
            "I0": [ 12352 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12219 ],
            "O": [ 12334 ],
            "I1": [ 12350 ],
            "I0": [ 12349 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 12345 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 12344 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9402 ],
            "O": [ 12337 ],
            "I1": [ 12345 ],
            "I0": [ 12344 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 12340 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 12339 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9402 ],
            "O": [ 12336 ],
            "I1": [ 12340 ],
            "I0": [ 12339 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12219 ],
            "O": [ 12333 ],
            "I1": [ 12337 ],
            "I0": [ 12336 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12157 ],
            "O": [ 12084 ],
            "I1": [ 12334 ],
            "I0": [ 12333 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11880 ],
            "F": [ 12329 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11912 ],
            "I2": [ 11900 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12328 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9338 ],
            "O": [ 12321 ],
            "I1": [ 12329 ],
            "I0": [ 12328 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11912 ],
            "I2": [ 11900 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12324 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11900 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12323 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9338 ],
            "O": [ 12320 ],
            "I1": [ 12324 ],
            "I0": [ 12323 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9333 ],
            "O": [ 12305 ],
            "I1": [ 12321 ],
            "I0": [ 12320 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11912 ],
            "I2": [ 11900 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12316 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11912 ],
            "I2": [ 11900 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12315 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9338 ],
            "O": [ 12308 ],
            "I1": [ 12316 ],
            "I0": [ 12315 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11912 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12311 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001010100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11912 ],
            "I2": [ 11900 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12310 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9338 ],
            "O": [ 12307 ],
            "I1": [ 12311 ],
            "I0": [ 12310 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9333 ],
            "O": [ 12304 ],
            "I1": [ 12308 ],
            "I0": [ 12307 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12149 ],
            "O": [ 12272 ],
            "I1": [ 12305 ],
            "I0": [ 12304 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 12149 ],
            "D": [ 9397 ],
            "CLK": [ 9304 ],
            "CLEAR": [ 9300 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101000101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11912 ],
            "I2": [ 11900 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12299 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11912 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12298 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9338 ],
            "O": [ 12291 ],
            "I1": [ 12299 ],
            "I0": [ 12298 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001000101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11912 ],
            "I2": [ 11900 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12294 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11912 ],
            "I2": [ 11900 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12293 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9338 ],
            "O": [ 12290 ],
            "I1": [ 12294 ],
            "I0": [ 12293 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9333 ],
            "O": [ 12275 ],
            "I1": [ 12291 ],
            "I0": [ 12290 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11900 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12286 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11912 ],
            "I2": [ 11900 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12285 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9338 ],
            "O": [ 12278 ],
            "I1": [ 12286 ],
            "I0": [ 12285 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001000101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11912 ],
            "I2": [ 11900 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12281 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12280 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9338 ],
            "O": [ 12277 ],
            "I1": [ 12281 ],
            "I0": [ 12280 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9333 ],
            "O": [ 12274 ],
            "I1": [ 12278 ],
            "I0": [ 12277 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12149 ],
            "O": [ 12271 ],
            "I1": [ 12275 ],
            "I0": [ 12274 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/MUX7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9345 ],
            "O": [ 12253 ],
            "I1": [ 12272 ],
            "I0": [ 12271 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010001000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y1/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9383 ],
            "I2": [ 11912 ],
            "I1": [ 11900 ],
            "I0": [ 11889 ],
            "F": [ 12267 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010001010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y1/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9383 ],
            "I2": [ 11912 ],
            "I1": [ 11900 ],
            "I0": [ 11889 ],
            "F": [ 12266 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y1/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9328 ],
            "O": [ 12257 ],
            "I1": [ 12267 ],
            "I0": [ 12266 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9388 ],
            "I2": [ 9323 ],
            "I1": [ 11912 ],
            "I0": [ 11900 ],
            "F": [ 12262 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 12261 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12257 ],
            "O": [ 12252 ],
            "I1": [ 12262 ],
            "I0": [ 12261 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 12256 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 12255 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12257 ],
            "O": [ 12251 ],
            "I1": [ 12256 ],
            "I0": [ 12255 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12253 ],
            "O": [ 12092 ],
            "I1": [ 12252 ],
            "I0": [ 12251 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_S0_DFFP_Q": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y1/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "PRESET": "input",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12151 ],
            "PRESET": [ 9300 ],
            "D": [ 9377 ],
            "CLK": [ 9304 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y2/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12140 ],
            "I2": [ 11912 ],
            "I1": [ 11900 ],
            "I0": [ 11889 ],
            "F": [ 12246 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y2/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12140 ],
            "I2": [ 11912 ],
            "I1": [ 11900 ],
            "I0": [ 11889 ],
            "F": [ 12245 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y2/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9370 ],
            "O": [ 12238 ],
            "I1": [ 12246 ],
            "I0": [ 12245 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y2/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12140 ],
            "I2": [ 11912 ],
            "I1": [ 11900 ],
            "I0": [ 11889 ],
            "F": [ 12241 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y2/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12140 ],
            "I2": [ 11912 ],
            "I1": [ 11900 ],
            "I0": [ 11889 ],
            "F": [ 12240 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y2/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9370 ],
            "O": [ 12237 ],
            "I1": [ 12241 ],
            "I0": [ 12240 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y2/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12151 ],
            "O": [ 12222 ],
            "I1": [ 12238 ],
            "I0": [ 12237 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y2/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12140 ],
            "I2": [ 11912 ],
            "I1": [ 11900 ],
            "I0": [ 11889 ],
            "F": [ 12233 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y2/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12140 ],
            "I2": [ 11912 ],
            "I1": [ 11900 ],
            "I0": [ 11889 ],
            "F": [ 12232 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y2/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9370 ],
            "O": [ 12225 ],
            "I1": [ 12233 ],
            "I0": [ 12232 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y2/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12140 ],
            "I2": [ 11912 ],
            "I1": [ 11900 ],
            "I0": [ 11889 ],
            "F": [ 12228 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y2/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12140 ],
            "I2": [ 11912 ],
            "I1": [ 11900 ],
            "I0": [ 11889 ],
            "F": [ 12227 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y2/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9370 ],
            "O": [ 12224 ],
            "I1": [ 12228 ],
            "I0": [ 12227 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y2/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12151 ],
            "O": [ 12221 ],
            "I1": [ 12225 ],
            "I0": [ 12224 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y2/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9377 ],
            "O": [ 12123 ],
            "I1": [ 12222 ],
            "I0": [ 12221 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_O_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010001010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9397 ],
            "I2": [ 11912 ],
            "I1": [ 11900 ],
            "I0": [ 11889 ],
            "F": [ 12219 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_O_DFFP_Q": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y2/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "PRESET": "input",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12145 ],
            "PRESET": [ 9300 ],
            "D": [ 9402 ],
            "CLK": [ 9304 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_O_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 12147 ],
            "D": [ 12144 ],
            "CLK": [ 9304 ],
            "CLEAR": [ 9300 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11880 ],
            "F": [ 12213 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11912 ],
            "I2": [ 11900 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12212 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9356 ],
            "O": [ 12205 ],
            "I1": [ 12213 ],
            "I0": [ 12212 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11912 ],
            "I2": [ 11900 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12208 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11900 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12207 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9356 ],
            "O": [ 12204 ],
            "I1": [ 12208 ],
            "I0": [ 12207 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9351 ],
            "O": [ 12189 ],
            "I1": [ 12205 ],
            "I0": [ 12204 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010100010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11912 ],
            "I2": [ 11900 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12200 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11912 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12199 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9356 ],
            "O": [ 12192 ],
            "I1": [ 12200 ],
            "I0": [ 12199 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000100010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11912 ],
            "I2": [ 11900 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12195 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000100010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11912 ],
            "I2": [ 11900 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12194 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9356 ],
            "O": [ 12191 ],
            "I1": [ 12195 ],
            "I0": [ 12194 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9351 ],
            "O": [ 12188 ],
            "I1": [ 12192 ],
            "I0": [ 12191 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9363 ],
            "O": [ 12156 ],
            "I1": [ 12189 ],
            "I0": [ 12188 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11912 ],
            "I2": [ 11900 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12184 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010101010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11912 ],
            "I2": [ 11900 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12183 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9356 ],
            "O": [ 12176 ],
            "I1": [ 12184 ],
            "I0": [ 12183 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11912 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12179 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000101010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11912 ],
            "I2": [ 11900 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12178 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9356 ],
            "O": [ 12175 ],
            "I1": [ 12179 ],
            "I0": [ 12178 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9351 ],
            "O": [ 12160 ],
            "I1": [ 12176 ],
            "I0": [ 12175 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11900 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12171 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010100010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11912 ],
            "I2": [ 11900 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12170 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9356 ],
            "O": [ 12163 ],
            "I1": [ 12171 ],
            "I0": [ 12170 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11912 ],
            "I2": [ 11900 ],
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12166 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11889 ],
            "I0": [ 11880 ],
            "F": [ 12165 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9356 ],
            "O": [ 12162 ],
            "I1": [ 12166 ],
            "I0": [ 12165 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9351 ],
            "O": [ 12159 ],
            "I1": [ 12163 ],
            "I0": [ 12162 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9363 ],
            "O": [ 12155 ],
            "I1": [ 12160 ],
            "I0": [ 12159 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/MUX7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12142 ],
            "O": [ 12157 ],
            "I1": [ 12156 ],
            "I0": [ 12155 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y3/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 12142 ],
            "D": [ 9370 ],
            "CLK": [ 9304 ],
            "CLEAR": [ 9300 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_5": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y1/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9370 ],
            "I0": [ 12140 ],
            "F": [ 9368 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_4": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y1/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12151 ],
            "I0": [ 9370 ],
            "F": [ 12139 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y2/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9370 ],
            "I0": [ 12149 ],
            "F": [ 9343 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9370 ],
            "I0": [ 12147 ],
            "F": [ 9395 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9370 ],
            "I0": [ 12145 ],
            "F": [ 12144 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9370 ],
            "I0": [ 12142 ],
            "F": [ 9361 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_DFFC_D": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y1/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 12140 ],
            "D": [ 12139 ],
            "CLK": [ 9304 ],
            "CLEAR": [ 9300 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12135 ],
            "I0": [ 9370 ],
            "F": [ 9309 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_DFFP_Q": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "PRESET": "input",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12135 ],
            "PRESET": [ 9300 ],
            "D": [ 9318 ],
            "CLK": [ 9304 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9311 ],
            "I2": [ 12135 ],
            "I1": [ 11912 ],
            "I0": [ 11900 ],
            "F": [ 12127 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9318 ],
            "I1": [ 11912 ],
            "I0": [ 11900 ],
            "F": [ 12125 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT2_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y2/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12130 ],
            "I0": [ 9370 ],
            "F": [ 9316 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT2_F_I1_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y1/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 12130 ],
            "D": [ 9383 ],
            "CLK": [ 9304 ],
            "CLEAR": [ 9300 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12130 ],
            "I0": [ 11912 ],
            "F": [ 12126 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 12122 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010111110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12127 ],
            "I2": [ 12126 ],
            "I1": [ 12125 ],
            "I0": [ 11889 ],
            "F": [ 12121 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12123 ],
            "O": [ 12098 ],
            "I1": [ 12122 ],
            "I0": [ 12121 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y1/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12098 ],
            "I2": [ 12084 ],
            "I1": [ 12092 ],
            "I0": [ 12046 ],
            "F": [ 11925 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y2/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:128.25-128.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 12118 ],
            "I3": [ 12566 ],
            "I1": [ 11959 ],
            "I0": [ 12566 ],
            "COUT": [ 12115 ],
            "CIN": [ 12570 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y2/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:128.25-128.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 12116 ],
            "I3": [ 12566 ],
            "I1": [ 11939 ],
            "I0": [ 12566 ],
            "COUT": [ 12112 ],
            "CIN": [ 12115 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y2/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:128.25-128.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 12113 ],
            "I3": [ 12566 ],
            "I1": [ 11952 ],
            "I0": [ 12565 ],
            "COUT": [ 12109 ],
            "CIN": [ 12112 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y2/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:128.25-128.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 12110 ],
            "I3": [ 12566 ],
            "I1": [ 11935 ],
            "I0": [ 12566 ],
            "COUT": [ 12571 ],
            "CIN": [ 12109 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y1/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11942 ],
            "I2": [ 11932 ],
            "I1": [ 12046 ],
            "I0": [ 12098 ],
            "F": [ 12105 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y1/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11942 ],
            "I2": [ 11932 ],
            "I1": [ 12046 ],
            "I0": [ 12098 ],
            "F": [ 12104 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y1/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12092 ],
            "O": [ 12081 ],
            "I1": [ 12105 ],
            "I0": [ 12104 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y1/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11942 ],
            "I2": [ 11932 ],
            "I1": [ 12046 ],
            "I0": [ 12098 ],
            "F": [ 12090 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y1/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11942 ],
            "I2": [ 11932 ],
            "I1": [ 12046 ],
            "I0": [ 12098 ],
            "F": [ 12089 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y1/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12092 ],
            "O": [ 12080 ],
            "I1": [ 12090 ],
            "I0": [ 12089 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y1/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12084 ],
            "O": [ 12082 ],
            "I1": [ 12081 ],
            "I0": [ 12080 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11928 ],
            "I0": [ 11977 ],
            "F": [ 12078 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y3/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11967 ],
            "I0": [ 12073 ],
            "F": [ 12076 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y4/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12059 ],
            "I1": [ 12074 ],
            "I0": [ 11952 ],
            "F": [ 12073 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11944 ],
            "I0": [ 11962 ],
            "F": [ 12059 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y4/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:130.34-130.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 12070 ],
            "I3": [ 12566 ],
            "I1": [ 11959 ],
            "I0": [ 12566 ],
            "COUT": [ 12067 ],
            "CIN": [ 12572 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y4/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:130.34-130.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 12068 ],
            "I3": [ 12566 ],
            "I1": [ 11939 ],
            "I0": [ 12566 ],
            "COUT": [ 12064 ],
            "CIN": [ 12067 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y4/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:130.34-130.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 12065 ],
            "I3": [ 12566 ],
            "I1": [ 11952 ],
            "I0": [ 12566 ],
            "COUT": [ 12061 ],
            "CIN": [ 12064 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y4/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:130.34-130.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 12062 ],
            "I3": [ 12566 ],
            "I1": [ 11935 ],
            "I0": [ 12565 ],
            "COUT": [ 12573 ],
            "CIN": [ 12061 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y4/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12059 ],
            "I1": [ 12058 ],
            "I0": [ 11935 ],
            "F": [ 11967 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y4/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11967 ],
            "I0": [ 11866 ],
            "F": [ 12014 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y2/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11932 ],
            "I0": [ 11866 ],
            "F": [ 12054 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y2/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:115.27-115.43|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 12051 ],
            "I3": [ 12566 ],
            "I1": [ 11880 ],
            "I0": [ 12566 ],
            "COUT": [ 12043 ],
            "CIN": [ 12574 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y2/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:115.27-115.43|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 12046 ],
            "I3": [ 12566 ],
            "I1": [ 11863 ],
            "I0": [ 12565 ],
            "COUT": [ 12044 ],
            "CIN": [ 12043 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y3/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:116.37-116.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 12041 ],
            "I3": [ 12565 ],
            "I1": [ 11944 ],
            "I0": [ 12565 ],
            "COUT": [ 12038 ],
            "CIN": [ 12576 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y3/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:116.37-116.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 12039 ],
            "I3": [ 12565 ],
            "I1": [ 11962 ],
            "I0": [ 12566 ],
            "COUT": [ 12036 ],
            "CIN": [ 12038 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y3/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:116.37-116.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 12034 ],
            "I3": [ 12565 ],
            "I1": [ 11959 ],
            "I0": [ 12566 ],
            "COUT": [ 12030 ],
            "CIN": [ 12036 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y4/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12014 ],
            "I1": [ 12034 ],
            "I0": [ 11977 ],
            "F": [ 12032 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y4/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:97.1-154.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9300 ],
            "Q": [ 11959 ],
            "D": [ 12032 ],
            "CLK": [ 9410 ],
            "CE": [ 12007 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_2_D_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y3/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:116.37-116.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 12028 ],
            "I3": [ 12565 ],
            "I1": [ 11939 ],
            "I0": [ 12566 ],
            "COUT": [ 12020 ],
            "CIN": [ 12030 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y3/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12014 ],
            "I1": [ 12028 ],
            "I0": [ 11977 ],
            "F": [ 12026 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y4/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:97.1-154.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9300 ],
            "Q": [ 11939 ],
            "D": [ 12026 ],
            "CLK": [ 9410 ],
            "CE": [ 12007 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_1_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:116.37-116.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 12024 ],
            "I3": [ 12565 ],
            "I1": [ 11935 ],
            "I0": [ 12566 ],
            "COUT": [ 12023 ],
            "CIN": [ 12021 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_1_D_LUT3_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y3/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:116.37-116.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 12012 ],
            "I3": [ 12565 ],
            "I1": [ 11952 ],
            "I0": [ 12566 ],
            "COUT": [ 12021 ],
            "CIN": [ 12020 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y4/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11985 ],
            "I1": [ 12014 ],
            "I0": [ 12012 ],
            "F": [ 12010 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y4/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:97.1-154.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9300 ],
            "Q": [ 11952 ],
            "D": [ 12010 ],
            "CLK": [ 9410 ],
            "CE": [ 12007 ]
          }
        },
        "ws2812.tick_counter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y2/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:97.1-154.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9300 ],
            "Q": [ 11935 ],
            "D": [ 12008 ],
            "CLK": [ 9410 ],
            "CE": [ 12007 ]
          }
        },
        "ws2812.state_DFF_Q_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9304 ],
            "I1": [ 11928 ],
            "I0": [ 9300 ],
            "F": [ 12003 ]
          }
        },
        "ws2812.state_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9304 ],
            "I2": [ 11928 ],
            "I1": [ 11866 ],
            "I0": [ 9300 ],
            "F": [ 12002 ]
          }
        },
        "ws2812.state_DFF_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11983 ],
            "O": [ 11973 ],
            "I1": [ 12003 ],
            "I0": [ 12002 ]
          }
        },
        "ws2812.state_DFF_Q_2_D_MUX2_LUT5_O_S0_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11944 ],
            "I2": [ 11962 ],
            "I1": [ 11959 ],
            "I0": [ 11939 ],
            "F": [ 11999 ]
          }
        },
        "ws2812.state_DFF_Q_2_D_MUX2_LUT5_O_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y4/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11999 ],
            "I1": [ 11952 ],
            "I0": [ 11935 ],
            "F": [ 11994 ]
          }
        },
        "ws2812.state_DFF_Q_2_D_MUX2_LUT5_O_S0_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y3/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11994 ],
            "I0": [ 11977 ],
            "F": [ 11985 ]
          }
        },
        "ws2812.state_DFF_Q_2_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y1/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9304 ],
            "I2": [ 11928 ],
            "I1": [ 11977 ],
            "I0": [ 9300 ],
            "F": [ 11993 ]
          }
        },
        "ws2812.state_DFF_Q_2_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y1/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9304 ],
            "I1": [ 11928 ],
            "I0": [ 9300 ],
            "F": [ 11992 ]
          }
        },
        "ws2812.state_DFF_Q_2_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y1/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11994 ],
            "O": [ 11990 ],
            "I1": [ 11993 ],
            "I0": [ 11992 ]
          }
        },
        "ws2812.state_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y2/DFF0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11928 ],
            "D": [ 11990 ],
            "CLK": [ 9410 ]
          }
        },
        "ws2812.state_DFF_Q_1_D_LUT4_F_I2_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11889 ],
            "I2": [ 11880 ],
            "I1": [ 11863 ],
            "I0": [ 11860 ],
            "F": [ 11987 ]
          }
        },
        "ws2812.state_DFF_Q_1_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11987 ],
            "I1": [ 11912 ],
            "I0": [ 11900 ],
            "F": [ 11983 ]
          }
        },
        "ws2812.state_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11985 ],
            "I2": [ 11983 ],
            "I1": [ 11866 ],
            "I0": [ 9300 ],
            "F": [ 11975 ]
          }
        },
        "ws2812.state_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y4/DFF2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11977 ],
            "D": [ 11975 ],
            "CLK": [ 9410 ]
          }
        },
        "ws2812.state_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y4/DFF1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11866 ],
            "D": [ 11973 ],
            "CLK": [ 9410 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y3/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:123.40-123.55|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11969 ],
            "I3": [ 12565 ],
            "I1": [ 11860 ],
            "I0": [ 12566 ],
            "COUT": [ 11971 ],
            "CIN": [ 11876 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y4/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11969 ],
            "I0": [ 11866 ],
            "F": [ 11859 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000001110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y2/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11932 ],
            "I2": [ 11928 ],
            "I1": [ 11866 ],
            "I0": [ 11967 ],
            "F": [ 11924 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y3/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11944 ],
            "I2": [ 11962 ],
            "I1": [ 11959 ],
            "I0": [ 11952 ],
            "F": [ 11940 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y1/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:117.25-117.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11963 ],
            "I3": [ 12566 ],
            "I1": [ 11962 ],
            "I0": [ 12566 ],
            "COUT": [ 11958 ],
            "CIN": [ 12578 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y1/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:117.25-117.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11960 ],
            "I3": [ 12566 ],
            "I1": [ 11959 ],
            "I0": [ 12566 ],
            "COUT": [ 11955 ],
            "CIN": [ 11958 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y1/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:117.25-117.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11956 ],
            "I3": [ 12566 ],
            "I1": [ 11939 ],
            "I0": [ 12565 ],
            "COUT": [ 11950 ],
            "CIN": [ 11955 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y1/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:117.25-117.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11953 ],
            "I3": [ 12566 ],
            "I1": [ 11952 ],
            "I0": [ 12566 ],
            "COUT": [ 11947 ],
            "CIN": [ 11950 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y1/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:117.25-117.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11948 ],
            "I3": [ 12566 ],
            "I1": [ 11935 ],
            "I0": [ 12566 ],
            "COUT": [ 12579 ],
            "CIN": [ 11947 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y1/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11945 ],
            "I1": [ 11944 ],
            "I0": [ 11939 ],
            "F": [ 11942 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y3/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11940 ],
            "I1": [ 11939 ],
            "I0": [ 11935 ],
            "F": [ 11932 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y2/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11932 ],
            "I1": [ 11928 ],
            "I0": [ 11866 ],
            "F": [ 11923 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y2/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11925 ],
            "O": [ 11858 ],
            "I1": [ 11924 ],
            "I0": [ 11923 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y4/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11912 ],
            "I0": [ 11866 ],
            "F": [ 11920 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y4/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:97.1-154.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9300 ],
            "Q": [ 11912 ],
            "D": [ 11920 ],
            "CLK": [ 9410 ],
            "CE": [ 11858 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_4_D_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:123.40-123.55|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11918 ],
            "I3": [ 12565 ],
            "I1": [ 11912 ],
            "I0": [ 12565 ],
            "COUT": [ 11909 ],
            "CIN": [ 12581 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_4_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:123.40-123.55|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11907 ],
            "I3": [ 12565 ],
            "I1": [ 11900 ],
            "I0": [ 12566 ],
            "COUT": [ 11896 ],
            "CIN": [ 11909 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11907 ],
            "I0": [ 11866 ],
            "F": [ 11898 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:97.1-154.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9300 ],
            "Q": [ 11900 ],
            "D": [ 11898 ],
            "CLK": [ 9410 ],
            "CE": [ 11858 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_3_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:123.40-123.55|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11894 ],
            "I3": [ 12565 ],
            "I1": [ 11889 ],
            "I0": [ 12566 ],
            "COUT": [ 11885 ],
            "CIN": [ 11896 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11894 ],
            "I0": [ 11866 ],
            "F": [ 11887 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:97.1-154.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9300 ],
            "Q": [ 11889 ],
            "D": [ 11887 ],
            "CLK": [ 9410 ],
            "CE": [ 11858 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_2_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:123.40-123.55|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11883 ],
            "I3": [ 12565 ],
            "I1": [ 11880 ],
            "I0": [ 12566 ],
            "COUT": [ 11875 ],
            "CIN": [ 11885 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y3/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11883 ],
            "I0": [ 11866 ],
            "F": [ 11878 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y3/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:97.1-154.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9300 ],
            "Q": [ 11880 ],
            "D": [ 11878 ],
            "CLK": [ 9410 ],
            "CE": [ 11858 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_1_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y3/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:123.40-123.55|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11873 ],
            "I3": [ 12565 ],
            "I1": [ 11863 ],
            "I0": [ 12566 ],
            "COUT": [ 11876 ],
            "CIN": [ 11875 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11873 ],
            "I0": [ 11866 ],
            "F": [ 11862 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:97.1-154.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9300 ],
            "Q": [ 11863 ],
            "D": [ 11862 ],
            "CLK": [ 9410 ],
            "CE": [ 11858 ]
          }
        },
        "ws2812.bit_indexer_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y4/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:97.1-154.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9300 ],
            "Q": [ 11860 ],
            "D": [ 11859 ],
            "CLK": [ 9410 ],
            "CE": [ 11858 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11818 ],
            "I2": [ 11822 ],
            "I1": [ 11669 ],
            "I0": [ 11820 ],
            "F": [ 10893 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11694 ],
            "I2": [ 11755 ],
            "I1": [ 11767 ],
            "I0": [ 11810 ],
            "F": [ 11848 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11847 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11843 ],
            "I2": [ 11752 ],
            "I1": [ 11805 ],
            "I0": [ 11799 ],
            "F": [ 11851 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11850 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11731 ],
            "O": [ 11651 ],
            "I1": [ 11851 ],
            "I0": [ 11850 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11826 ],
            "O": [ 11622 ],
            "I1": [ 11848 ],
            "I0": [ 11847 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM_I1_LUT3_I0_F_DFFC_Q_1": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 11805 ],
            "D": [ 11801 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM_I1_LUT3_I0_F_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 11799 ],
            "D": [ 11795 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM_I1_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y4/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11716 ],
            "I1": [ 11838 ],
            "I0": [ 11707 ],
            "F": [ 11843 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM_I1_DFFC_Q_2": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 11716 ],
            "D": [ 11785 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM_I1_DFFC_Q_1": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y4/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 11838 ],
            "D": [ 11782 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM_I1_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y4/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 11707 ],
            "D": [ 11708 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y4/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11783 ],
            "I3": [ 12565 ],
            "I1": [ 11838 ],
            "I0": [ 12566 ],
            "COUT": [ 11705 ],
            "CIN": [ 11715 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11669 ],
            "I2": [ 11816 ],
            "I1": [ 11676 ],
            "I0": [ 11674 ],
            "F": [ 11637 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_F_I0_DFFC_Q_3": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 11737 ],
            "D": [ 11780 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_F_I0_DFFC_Q_2": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 11734 ],
            "D": [ 11735 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_F_I0_DFFC_Q_1": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 11702 ],
            "D": [ 11703 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_F_I0_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 11698 ],
            "D": [ 11699 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11737 ],
            "I2": [ 11734 ],
            "I1": [ 11702 ],
            "I0": [ 11698 ],
            "F": [ 11669 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F_1_I0_LUT2_I0_F_DFFC_Q_3": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 11694 ],
            "D": [ 11695 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F_1_I0_LUT2_I0_F_DFFC_Q_2": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 11755 ],
            "D": [ 11758 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F_1_I0_LUT2_I0_F_DFFC_Q_1": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y4/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 11767 ],
            "D": [ 11762 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F_1_I0_LUT2_I0_F_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y4/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 11810 ],
            "D": [ 11807 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F_1_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11778 ],
            "I0": [ 11773 ],
            "F": [ 11826 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F_1_I0_DFFC_Q_1": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 11778 ],
            "D": [ 11775 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F_1_I0_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 11773 ],
            "D": [ 11769 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11694 ],
            "I2": [ 11755 ],
            "I1": [ 11778 ],
            "I0": [ 11773 ],
            "F": [ 11822 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11767 ],
            "I2": [ 11810 ],
            "I1": [ 11805 ],
            "I0": [ 11799 ],
            "F": [ 11820 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11816 ],
            "I1": [ 11676 ],
            "I0": [ 11674 ],
            "F": [ 11818 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11678 ],
            "I0": [ 11677 ],
            "F": [ 11816 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_DFFC_Q_3": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 11678 ],
            "D": [ 11691 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_DFFC_Q_2": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 11677 ],
            "D": [ 11688 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_DFFC_Q_1": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 11676 ],
            "D": [ 11685 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 11674 ],
            "D": [ 11760 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_9_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11808 ],
            "I3": [ 12565 ],
            "I1": [ 11810 ],
            "I0": [ 12566 ],
            "COUT": [ 11804 ],
            "CIN": [ 11766 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_9": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11651 ],
            "I2": [ 11637 ],
            "I1": [ 11808 ],
            "I0": [ 11622 ],
            "F": [ 11807 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_8_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11802 ],
            "I3": [ 12565 ],
            "I1": [ 11805 ],
            "I0": [ 12566 ],
            "COUT": [ 11798 ],
            "CIN": [ 11804 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_8": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11651 ],
            "I2": [ 11637 ],
            "I1": [ 11802 ],
            "I0": [ 11622 ],
            "F": [ 11801 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_7_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11796 ],
            "I3": [ 12565 ],
            "I1": [ 11799 ],
            "I0": [ 12566 ],
            "COUT": [ 11793 ],
            "CIN": [ 11798 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11651 ],
            "I2": [ 11637 ],
            "I1": [ 11796 ],
            "I0": [ 11622 ],
            "F": [ 11795 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_6_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11791 ],
            "I3": [ 12565 ],
            "I1": [ 11750 ],
            "I0": [ 12566 ],
            "COUT": [ 11740 ],
            "CIN": [ 11793 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11651 ],
            "I2": [ 11791 ],
            "I1": [ 11637 ],
            "I0": [ 11622 ],
            "F": [ 11749 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11746 ],
            "I2": [ 11651 ],
            "I1": [ 11637 ],
            "I0": [ 11622 ],
            "F": [ 11728 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_4_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11787 ],
            "I3": [ 12565 ],
            "I1": [ 11726 ],
            "I0": [ 12566 ],
            "COUT": [ 11719 ],
            "CIN": [ 11745 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11787 ],
            "I2": [ 11651 ],
            "I1": [ 11637 ],
            "I0": [ 11622 ],
            "F": [ 11725 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11717 ],
            "I2": [ 11651 ],
            "I1": [ 11637 ],
            "I0": [ 11622 ],
            "F": [ 11785 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y4/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11783 ],
            "I2": [ 11651 ],
            "I1": [ 11637 ],
            "I0": [ 11622 ],
            "F": [ 11782 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_13": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11651 ],
            "I2": [ 11637 ],
            "I1": [ 11622 ],
            "I0": [ 11737 ],
            "F": [ 11780 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_12_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11776 ],
            "I3": [ 12565 ],
            "I1": [ 11778 ],
            "I0": [ 12566 ],
            "COUT": [ 11772 ],
            "CIN": [ 11754 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_12": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11651 ],
            "I2": [ 11637 ],
            "I1": [ 11776 ],
            "I0": [ 11622 ],
            "F": [ 11775 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_11_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11770 ],
            "I3": [ 12565 ],
            "I1": [ 11773 ],
            "I0": [ 12566 ],
            "COUT": [ 11765 ],
            "CIN": [ 11772 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_11": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11651 ],
            "I2": [ 11637 ],
            "I1": [ 11770 ],
            "I0": [ 11622 ],
            "F": [ 11769 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_10_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11763 ],
            "I3": [ 12565 ],
            "I1": [ 11767 ],
            "I0": [ 12566 ],
            "COUT": [ 11766 ],
            "CIN": [ 11765 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_10": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y4/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11651 ],
            "I2": [ 11637 ],
            "I1": [ 11763 ],
            "I0": [ 11622 ],
            "F": [ 11762 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11651 ],
            "I2": [ 11637 ],
            "I1": [ 11622 ],
            "I0": [ 11682 ],
            "F": [ 11760 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11651 ],
            "I2": [ 11637 ],
            "I1": [ 11756 ],
            "I0": [ 11622 ],
            "F": [ 11758 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11756 ],
            "I3": [ 12565 ],
            "I1": [ 11755 ],
            "I0": [ 12566 ],
            "COUT": [ 11754 ],
            "CIN": [ 11693 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_7_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11750 ],
            "I0": [ 11742 ],
            "F": [ 11752 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_7_I1_DFFC_Q_1": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 11750 ],
            "D": [ 11749 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_7_I1_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 11742 ],
            "D": [ 11743 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_7_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11746 ],
            "I3": [ 12565 ],
            "I1": [ 11729 ],
            "I0": [ 12566 ],
            "COUT": [ 11745 ],
            "CIN": [ 11741 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11743 ],
            "I3": [ 12565 ],
            "I1": [ 11742 ],
            "I0": [ 12566 ],
            "COUT": [ 11741 ],
            "CIN": [ 11740 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_6_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11738 ],
            "I3": [ 12565 ],
            "I1": [ 11737 ],
            "I0": [ 12565 ],
            "COUT": [ 11733 ],
            "CIN": [ 12583 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11735 ],
            "I3": [ 12565 ],
            "I1": [ 11734 ],
            "I0": [ 12566 ],
            "COUT": [ 11701 ],
            "CIN": [ 11733 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_5_I1_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y4/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11729 ],
            "I2": [ 11726 ],
            "I1": [ 11720 ],
            "I0": [ 11712 ],
            "F": [ 11731 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_5_I1_DFFC_Q_3": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y5/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 11729 ],
            "D": [ 11728 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_5_I1_DFFC_Q_2": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y5/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 11726 ],
            "D": [ 11725 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_5_I1_DFFC_Q_1": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 11720 ],
            "D": [ 11721 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_5_I1_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 11712 ],
            "D": [ 11713 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11721 ],
            "I3": [ 12565 ],
            "I1": [ 11720 ],
            "I0": [ 12566 ],
            "COUT": [ 11710 ],
            "CIN": [ 11719 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_4_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11717 ],
            "I3": [ 12565 ],
            "I1": [ 11716 ],
            "I0": [ 12566 ],
            "COUT": [ 11715 ],
            "CIN": [ 11711 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11713 ],
            "I3": [ 12565 ],
            "I1": [ 11712 ],
            "I0": [ 12566 ],
            "COUT": [ 11711 ],
            "CIN": [ 11710 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y4/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11708 ],
            "I3": [ 12565 ],
            "I1": [ 11707 ],
            "I0": [ 12566 ],
            "COUT": [ 11706 ],
            "CIN": [ 11705 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11703 ],
            "I3": [ 12565 ],
            "I1": [ 11702 ],
            "I0": [ 12566 ],
            "COUT": [ 11697 ],
            "CIN": [ 11701 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11699 ],
            "I3": [ 12565 ],
            "I1": [ 11698 ],
            "I0": [ 12566 ],
            "COUT": [ 11690 ],
            "CIN": [ 11697 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11695 ],
            "I3": [ 12565 ],
            "I1": [ 11694 ],
            "I0": [ 12566 ],
            "COUT": [ 11693 ],
            "CIN": [ 11681 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11691 ],
            "I3": [ 12565 ],
            "I1": [ 11678 ],
            "I0": [ 12566 ],
            "COUT": [ 11687 ],
            "CIN": [ 11690 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11688 ],
            "I3": [ 12565 ],
            "I1": [ 11677 ],
            "I0": [ 12566 ],
            "COUT": [ 11684 ],
            "CIN": [ 11687 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11685 ],
            "I3": [ 12565 ],
            "I1": [ 11676 ],
            "I0": [ 12566 ],
            "COUT": [ 11680 ],
            "CIN": [ 11684 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11682 ],
            "I3": [ 12565 ],
            "I1": [ 11674 ],
            "I0": [ 12566 ],
            "COUT": [ 11681 ],
            "CIN": [ 11680 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11678 ],
            "I2": [ 11677 ],
            "I1": [ 11676 ],
            "I0": [ 11674 ],
            "F": [ 11667 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11666 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11669 ],
            "O": [ 11635 ],
            "I1": [ 11667 ],
            "I0": [ 11666 ]
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11651 ],
            "I1": [ 11635 ],
            "I0": [ 11622 ],
            "F": [ 11619 ]
          }
        },
        "rdy_DFFCE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11651 ],
            "I2": [ 11637 ],
            "I1": [ 11635 ],
            "I0": [ 11622 ],
            "F": [ 11618 ]
          }
        },
        "rdy_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9304 ],
            "D": [ 11619 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 11618 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 11600 ],
            "I0": [ 9463 ],
            "F": [ 11614 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11600 ],
            "F": [ 11613 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11606 ],
            "I1": [ 11614 ],
            "I0": [ 11613 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11609 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11608 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11605 ],
            "I1": [ 11609 ],
            "I0": [ 11608 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 11587 ],
            "I1": [ 11606 ],
            "I0": [ 11605 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11600 ],
            "F": [ 11598 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11600 ],
            "I3": [ 12565 ],
            "I1": [ 9628 ],
            "I0": [ 12566 ],
            "COUT": [ 11602 ],
            "CIN": [ 10012 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11600 ],
            "F": [ 11597 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11590 ],
            "I1": [ 11598 ],
            "I0": [ 11597 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11593 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11592 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11589 ],
            "I1": [ 11593 ],
            "I0": [ 11592 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 11586 ],
            "I1": [ 11590 ],
            "I0": [ 11589 ]
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 9627 ],
            "I1": [ 11587 ],
            "I0": [ 11586 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 11569 ],
            "I0": [ 9463 ],
            "F": [ 11582 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11569 ],
            "F": [ 11581 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11574 ],
            "I1": [ 11582 ],
            "I0": [ 11581 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11577 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11576 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11573 ],
            "I1": [ 11577 ],
            "I0": [ 11576 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 11556 ],
            "I1": [ 11574 ],
            "I0": [ 11573 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11569 ],
            "F": [ 11567 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11569 ],
            "I3": [ 12565 ],
            "I1": [ 10775 ],
            "I0": [ 12566 ],
            "COUT": [ 11537 ],
            "CIN": [ 9655 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11569 ],
            "F": [ 11566 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11559 ],
            "I1": [ 11567 ],
            "I0": [ 11566 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11562 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11561 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11558 ],
            "I1": [ 11562 ],
            "I0": [ 11561 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 11555 ],
            "I1": [ 11559 ],
            "I0": [ 11558 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 11553 ],
            "I1": [ 11556 ],
            "I0": [ 11555 ]
          }
        },
        "pwm.tick_counter_DFF_Q_9": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y6/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10775 ],
            "D": [ 11553 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 11535 ],
            "I0": [ 9463 ],
            "F": [ 11549 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11535 ],
            "F": [ 11548 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11541 ],
            "I1": [ 11549 ],
            "I0": [ 11548 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11544 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11543 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11540 ],
            "I1": [ 11544 ],
            "I0": [ 11543 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 11522 ],
            "I1": [ 11541 ],
            "I0": [ 11540 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11535 ],
            "F": [ 11533 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y8/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11535 ],
            "I3": [ 12565 ],
            "I1": [ 10780 ],
            "I0": [ 12566 ],
            "COUT": [ 11503 ],
            "CIN": [ 11537 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11535 ],
            "F": [ 11532 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11525 ],
            "I1": [ 11533 ],
            "I0": [ 11532 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11528 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11527 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11524 ],
            "I1": [ 11528 ],
            "I0": [ 11527 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 11521 ],
            "I1": [ 11525 ],
            "I0": [ 11524 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 11519 ],
            "I1": [ 11522 ],
            "I0": [ 11521 ]
          }
        },
        "pwm.tick_counter_DFF_Q_8": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y11/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10780 ],
            "D": [ 11519 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 11501 ],
            "I0": [ 9463 ],
            "F": [ 11515 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11501 ],
            "F": [ 11514 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11507 ],
            "I1": [ 11515 ],
            "I0": [ 11514 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11510 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11509 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11506 ],
            "I1": [ 11510 ],
            "I0": [ 11509 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 11488 ],
            "I1": [ 11507 ],
            "I0": [ 11506 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11501 ],
            "F": [ 11499 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y8/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11501 ],
            "I3": [ 12565 ],
            "I1": [ 10785 ],
            "I0": [ 12566 ],
            "COUT": [ 11469 ],
            "CIN": [ 11503 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11501 ],
            "F": [ 11498 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11491 ],
            "I1": [ 11499 ],
            "I0": [ 11498 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11494 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11493 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11490 ],
            "I1": [ 11494 ],
            "I0": [ 11493 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 11487 ],
            "I1": [ 11491 ],
            "I0": [ 11490 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 11485 ],
            "I1": [ 11488 ],
            "I0": [ 11487 ]
          }
        },
        "pwm.tick_counter_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10785 ],
            "D": [ 11485 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 11467 ],
            "I0": [ 9463 ],
            "F": [ 11481 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11467 ],
            "F": [ 11480 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11473 ],
            "I1": [ 11481 ],
            "I0": [ 11480 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11476 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11475 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11472 ],
            "I1": [ 11476 ],
            "I0": [ 11475 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 11454 ],
            "I1": [ 11473 ],
            "I0": [ 11472 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11467 ],
            "F": [ 11465 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y8/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11467 ],
            "I3": [ 12565 ],
            "I1": [ 10790 ],
            "I0": [ 12566 ],
            "COUT": [ 11435 ],
            "CIN": [ 11469 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11467 ],
            "F": [ 11464 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11457 ],
            "I1": [ 11465 ],
            "I0": [ 11464 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11460 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11459 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11456 ],
            "I1": [ 11460 ],
            "I0": [ 11459 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 11453 ],
            "I1": [ 11457 ],
            "I0": [ 11456 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 11451 ],
            "I1": [ 11454 ],
            "I0": [ 11453 ]
          }
        },
        "pwm.tick_counter_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y5/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10790 ],
            "D": [ 11451 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 11433 ],
            "I0": [ 9463 ],
            "F": [ 11447 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11433 ],
            "F": [ 11446 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11439 ],
            "I1": [ 11447 ],
            "I0": [ 11446 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11442 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11441 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11438 ],
            "I1": [ 11442 ],
            "I0": [ 11441 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 11420 ],
            "I1": [ 11439 ],
            "I0": [ 11438 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11433 ],
            "F": [ 11431 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y8/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11433 ],
            "I3": [ 12565 ],
            "I1": [ 10795 ],
            "I0": [ 12566 ],
            "COUT": [ 11401 ],
            "CIN": [ 11435 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11433 ],
            "F": [ 11430 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11423 ],
            "I1": [ 11431 ],
            "I0": [ 11430 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11426 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11425 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11422 ],
            "I1": [ 11426 ],
            "I0": [ 11425 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 11419 ],
            "I1": [ 11423 ],
            "I0": [ 11422 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 11417 ],
            "I1": [ 11420 ],
            "I0": [ 11419 ]
          }
        },
        "pwm.tick_counter_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y10/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10795 ],
            "D": [ 11417 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y5/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 11399 ],
            "I0": [ 9463 ],
            "F": [ 11413 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y5/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11399 ],
            "F": [ 11412 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y5/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11405 ],
            "I1": [ 11413 ],
            "I0": [ 11412 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y5/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11408 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y5/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11407 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y5/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11404 ],
            "I1": [ 11408 ],
            "I0": [ 11407 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y5/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 11386 ],
            "I1": [ 11405 ],
            "I0": [ 11404 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y5/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11399 ],
            "F": [ 11397 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y8/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11399 ],
            "I3": [ 12565 ],
            "I1": [ 10800 ],
            "I0": [ 12566 ],
            "COUT": [ 11367 ],
            "CIN": [ 11401 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y5/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11399 ],
            "F": [ 11396 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y5/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11389 ],
            "I1": [ 11397 ],
            "I0": [ 11396 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y5/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11392 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y5/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11391 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y5/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11388 ],
            "I1": [ 11392 ],
            "I0": [ 11391 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y5/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 11385 ],
            "I1": [ 11389 ],
            "I0": [ 11388 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y5/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 11383 ],
            "I1": [ 11386 ],
            "I0": [ 11385 ]
          }
        },
        "pwm.tick_counter_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y5/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10800 ],
            "D": [ 11383 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 11365 ],
            "I0": [ 9463 ],
            "F": [ 11379 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11365 ],
            "F": [ 11378 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11371 ],
            "I1": [ 11379 ],
            "I0": [ 11378 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11374 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11373 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11370 ],
            "I1": [ 11374 ],
            "I0": [ 11373 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 11352 ],
            "I1": [ 11371 ],
            "I0": [ 11370 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11365 ],
            "F": [ 11363 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y8/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11365 ],
            "I3": [ 12565 ],
            "I1": [ 10689 ],
            "I0": [ 12566 ],
            "COUT": [ 10671 ],
            "CIN": [ 11367 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11365 ],
            "F": [ 11362 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11355 ],
            "I1": [ 11363 ],
            "I0": [ 11362 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11358 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11357 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11354 ],
            "I1": [ 11358 ],
            "I0": [ 11357 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 11351 ],
            "I1": [ 11355 ],
            "I0": [ 11354 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 10687 ],
            "I1": [ 11352 ],
            "I0": [ 11351 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10134 ],
            "F": [ 11347 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010101010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 9463 ],
            "I0": [ 10134 ],
            "F": [ 11346 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 11339 ],
            "I1": [ 11347 ],
            "I0": [ 11346 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10134 ],
            "F": [ 11342 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10134 ],
            "F": [ 11341 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 11338 ],
            "I1": [ 11342 ],
            "I0": [ 11341 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11323 ],
            "I1": [ 11339 ],
            "I0": [ 11338 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10134 ],
            "F": [ 11334 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11333 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 11326 ],
            "I1": [ 11334 ],
            "I0": [ 11333 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10134 ],
            "F": [ 11329 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11328 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 11325 ],
            "I1": [ 11329 ],
            "I0": [ 11328 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11322 ],
            "I1": [ 11326 ],
            "I0": [ 11325 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 11291 ],
            "I1": [ 11323 ],
            "I0": [ 11322 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10134 ],
            "F": [ 11318 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10134 ],
            "F": [ 11317 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 11310 ],
            "I1": [ 11318 ],
            "I0": [ 11317 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10134 ],
            "F": [ 11313 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10134 ],
            "F": [ 11312 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 11309 ],
            "I1": [ 11313 ],
            "I0": [ 11312 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11294 ],
            "I1": [ 11310 ],
            "I0": [ 11309 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10134 ],
            "F": [ 11305 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11304 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 11297 ],
            "I1": [ 11305 ],
            "I0": [ 11304 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10134 ],
            "F": [ 11300 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11299 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 11296 ],
            "I1": [ 11300 ],
            "I0": [ 11299 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11293 ],
            "I1": [ 11297 ],
            "I0": [ 11296 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 11290 ],
            "I1": [ 11294 ],
            "I0": [ 11293 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/MUX7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 11288 ],
            "I1": [ 11291 ],
            "I0": [ 11290 ]
          }
        },
        "pwm.tick_counter_DFF_Q_31": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10134 ],
            "D": [ 11288 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10706 ],
            "F": [ 11284 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 9463 ],
            "I0": [ 10706 ],
            "F": [ 11283 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 11276 ],
            "I1": [ 11284 ],
            "I0": [ 11283 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10706 ],
            "F": [ 11279 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10706 ],
            "F": [ 11278 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 11275 ],
            "I1": [ 11279 ],
            "I0": [ 11278 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11260 ],
            "I1": [ 11276 ],
            "I0": [ 11275 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10706 ],
            "F": [ 11271 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11270 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 11263 ],
            "I1": [ 11271 ],
            "I0": [ 11270 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10706 ],
            "F": [ 11266 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11265 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 11262 ],
            "I1": [ 11266 ],
            "I0": [ 11265 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 11259 ],
            "I1": [ 11263 ],
            "I0": [ 11262 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 10694 ],
            "I1": [ 11260 ],
            "I0": [ 11259 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10706 ],
            "F": [ 11255 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10706 ],
            "F": [ 11254 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 11247 ],
            "I1": [ 11255 ],
            "I0": [ 11254 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10706 ],
            "F": [ 11250 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10706 ],
            "F": [ 11249 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 11246 ],
            "I1": [ 11250 ],
            "I0": [ 11249 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10697 ],
            "I1": [ 11247 ],
            "I0": [ 11246 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10706 ],
            "F": [ 11242 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11241 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10700 ],
            "I1": [ 11242 ],
            "I0": [ 11241 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10111 ],
            "I2": [ 10106 ],
            "I1": [ 10101 ],
            "I0": [ 10121 ],
            "F": [ 10817 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10096 ],
            "I0": [ 10091 ],
            "F": [ 10816 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11235 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11234 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10914 ],
            "O": [ 11227 ],
            "I1": [ 11235 ],
            "I0": [ 11234 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11230 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11229 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10914 ],
            "O": [ 11226 ],
            "I1": [ 11230 ],
            "I0": [ 11229 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10926 ],
            "O": [ 11211 ],
            "I1": [ 11227 ],
            "I0": [ 11226 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11222 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11221 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10914 ],
            "O": [ 11214 ],
            "I1": [ 11222 ],
            "I0": [ 11221 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11217 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10850 ],
            "I2": [ 10825 ],
            "I1": [ 10785 ],
            "I0": [ 9632 ],
            "F": [ 11216 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10914 ],
            "O": [ 11213 ],
            "I1": [ 11217 ],
            "I0": [ 11216 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10926 ],
            "O": [ 11210 ],
            "I1": [ 11214 ],
            "I0": [ 11213 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10928 ],
            "O": [ 9563 ],
            "I1": [ 11211 ],
            "I0": [ 11210 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10951 ],
            "I2": [ 10842 ],
            "I1": [ 10069 ],
            "I0": [ 10795 ],
            "F": [ 11201 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11200 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10964 ],
            "I2": [ 11044 ],
            "I1": [ 10967 ],
            "I0": [ 10101 ],
            "F": [ 11204 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11203 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10971 ],
            "O": [ 11184 ],
            "I1": [ 11204 ],
            "I0": [ 11203 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10936 ],
            "O": [ 11195 ],
            "I1": [ 11201 ],
            "I0": [ 11200 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11014 ],
            "I2": [ 10886 ],
            "I1": [ 10096 ],
            "I0": [ 9817 ],
            "F": [ 11194 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10829 ],
            "I0": [ 10029 ],
            "F": [ 11193 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11007 ],
            "I0": [ 10106 ],
            "F": [ 11192 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11195 ],
            "I2": [ 11194 ],
            "I1": [ 11193 ],
            "I0": [ 11192 ],
            "F": [ 11183 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11182 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10920 ],
            "I2": [ 10916 ],
            "I1": [ 10854 ],
            "I0": [ 10780 ],
            "F": [ 11187 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11186 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10895 ],
            "O": [ 9595 ],
            "I1": [ 11187 ],
            "I0": [ 11186 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11184 ],
            "O": [ 9529 ],
            "I1": [ 11183 ],
            "I0": [ 11182 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_LUT4_F_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11018 ],
            "I2": [ 10871 ],
            "I1": [ 10091 ],
            "I0": [ 9709 ],
            "F": [ 11174 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y7/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11003 ],
            "I2": [ 10862 ],
            "I1": [ 10111 ],
            "I0": [ 9636 ],
            "F": [ 11173 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y7/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10999 ],
            "I2": [ 10876 ],
            "I1": [ 10116 ],
            "I0": [ 9745 ],
            "F": [ 11176 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11025 ],
            "I2": [ 10881 ],
            "I1": [ 10033 ],
            "I0": [ 9781 ],
            "F": [ 11175 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11176 ],
            "I2": [ 11175 ],
            "I1": [ 11174 ],
            "I0": [ 11173 ],
            "F": [ 9496 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_DFFCE_Q_3": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y4/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10987 ],
            "D": [ 11165 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_DFFCE_Q_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10929 ],
            "D": [ 11153 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10897 ],
            "D": [ 11141 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10938 ],
            "D": [ 11163 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10999 ],
            "I2": [ 11003 ],
            "I1": [ 11007 ],
            "I0": [ 10967 ],
            "F": [ 11096 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10999 ],
            "D": [ 11117 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_LUT3_F_6": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11075 ],
            "I1": [ 11066 ],
            "I0": [ 10987 ],
            "F": [ 11165 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_LUT3_F_5": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11075 ],
            "I1": [ 11066 ],
            "I0": [ 11143 ],
            "F": [ 11163 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_LUT3_F_4": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11075 ],
            "I1": [ 11066 ],
            "I0": [ 11109 ],
            "F": [ 11114 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_LUT3_F_3": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11075 ],
            "I1": [ 11066 ],
            "I0": [ 11102 ],
            "F": [ 11106 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_LUT3_F_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11075 ],
            "I1": [ 11066 ],
            "I0": [ 11104 ],
            "F": [ 10966 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11075 ],
            "I1": [ 11066 ],
            "I0": [ 11059 ],
            "F": [ 11061 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11075 ],
            "I1": [ 11066 ],
            "I0": [ 11054 ],
            "F": [ 11056 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10901 ],
            "I3": [ 12565 ],
            "I1": [ 10871 ],
            "I0": [ 12566 ],
            "COUT": [ 10889 ],
            "CIN": [ 11125 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_8_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11155 ],
            "I3": [ 12565 ],
            "I1": [ 10987 ],
            "I0": [ 12565 ],
            "COUT": [ 11152 ],
            "CIN": [ 12584 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11153 ],
            "I3": [ 12565 ],
            "I1": [ 10929 ],
            "I0": [ 12566 ],
            "COUT": [ 11139 ],
            "CIN": [ 11152 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10918 ],
            "I3": [ 12565 ],
            "I1": [ 10854 ],
            "I0": [ 12566 ],
            "COUT": [ 11149 ],
            "CIN": [ 10910 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10924 ],
            "I3": [ 12565 ],
            "I1": [ 10850 ],
            "I0": [ 12566 ],
            "COUT": [ 10931 ],
            "CIN": [ 11149 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10948 ],
            "I3": [ 12565 ],
            "I1": [ 10842 ],
            "I0": [ 12566 ],
            "COUT": [ 10953 ],
            "CIN": [ 10932 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10946 ],
            "I3": [ 12565 ],
            "I1": [ 10834 ],
            "I0": [ 12566 ],
            "COUT": [ 11145 ],
            "CIN": [ 10954 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10944 ],
            "I3": [ 12565 ],
            "I1": [ 10829 ],
            "I0": [ 12566 ],
            "COUT": [ 11122 ],
            "CIN": [ 11145 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_2_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11143 ],
            "I3": [ 12565 ],
            "I1": [ 10938 ],
            "I0": [ 12566 ],
            "COUT": [ 11116 ],
            "CIN": [ 11140 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11141 ],
            "I3": [ 12565 ],
            "I1": [ 10897 ],
            "I0": [ 12566 ],
            "COUT": [ 11140 ],
            "CIN": [ 11139 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10950 ],
            "I3": [ 12565 ],
            "I1": [ 10951 ],
            "I0": [ 12566 ],
            "COUT": [ 11048 ],
            "CIN": [ 11053 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_14_I1_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10972 ],
            "D": [ 11134 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_14_I1_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10976 ],
            "D": [ 11132 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11134 ],
            "I3": [ 12565 ],
            "I1": [ 10972 ],
            "I0": [ 12566 ],
            "COUT": [ 11131 ],
            "CIN": [ 10958 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11132 ],
            "I3": [ 12565 ],
            "I1": [ 10976 ],
            "I0": [ 12566 ],
            "COUT": [ 11129 ],
            "CIN": [ 11131 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10907 ],
            "I3": [ 12565 ],
            "I1": [ 10886 ],
            "I0": [ 12566 ],
            "COUT": [ 11127 ],
            "CIN": [ 11129 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10905 ],
            "I3": [ 12565 ],
            "I1": [ 10881 ],
            "I0": [ 12566 ],
            "COUT": [ 11124 ],
            "CIN": [ 11127 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10903 ],
            "I3": [ 12565 ],
            "I1": [ 10876 ],
            "I0": [ 12566 ],
            "COUT": [ 11125 ],
            "CIN": [ 11124 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10922 ],
            "I3": [ 12565 ],
            "I1": [ 10825 ],
            "I0": [ 12566 ],
            "COUT": [ 11119 ],
            "CIN": [ 11122 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10942 ],
            "I3": [ 12565 ],
            "I1": [ 10820 ],
            "I0": [ 12566 ],
            "COUT": [ 11120 ],
            "CIN": [ 11119 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11117 ],
            "I3": [ 12565 ],
            "I1": [ 10999 ],
            "I0": [ 12566 ],
            "COUT": [ 11108 ],
            "CIN": [ 11116 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y6/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11003 ],
            "D": [ 11114 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10862 ],
            "D": [ 11111 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11111 ],
            "I3": [ 12565 ],
            "I1": [ 10862 ],
            "I0": [ 12566 ],
            "COUT": [ 10909 ],
            "CIN": [ 10890 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11109 ],
            "I3": [ 12565 ],
            "I1": [ 11003 ],
            "I0": [ 12566 ],
            "COUT": [ 11100 ],
            "CIN": [ 11108 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y6/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11007 ],
            "D": [ 11106 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11104 ],
            "I3": [ 12565 ],
            "I1": [ 10967 ],
            "I0": [ 12566 ],
            "COUT": [ 11058 ],
            "CIN": [ 11101 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11102 ],
            "I3": [ 12565 ],
            "I1": [ 11007 ],
            "I0": [ 12566 ],
            "COUT": [ 11101 ],
            "CIN": [ 11100 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10987 ],
            "I2": [ 10929 ],
            "I1": [ 10897 ],
            "I0": [ 10938 ],
            "F": [ 11095 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11094 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11096 ],
            "O": [ 11072 ],
            "I1": [ 11095 ],
            "I0": [ 11094 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10886 ],
            "I2": [ 10881 ],
            "I1": [ 10876 ],
            "I0": [ 10871 ],
            "F": [ 11085 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11084 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y5/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10834 ],
            "I2": [ 10829 ],
            "I1": [ 10825 ],
            "I0": [ 10820 ],
            "F": [ 11088 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_O_1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y5/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11087 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y5/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10940 ],
            "O": [ 11082 ],
            "I1": [ 11088 ],
            "I0": [ 11087 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10899 ],
            "O": [ 11081 ],
            "I1": [ 11085 ],
            "I0": [ 11084 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y5/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11082 ],
            "I0": [ 11081 ],
            "F": [ 11075 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y7/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11072 ],
            "I1": [ 11046 ],
            "I0": [ 11063 ],
            "F": [ 11066 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y7/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11014 ],
            "I2": [ 11018 ],
            "I1": [ 10951 ],
            "I0": [ 11025 ],
            "F": [ 11063 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y5/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11014 ],
            "D": [ 11061 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11059 ],
            "I3": [ 12565 ],
            "I1": [ 11014 ],
            "I0": [ 12566 ],
            "COUT": [ 11052 ],
            "CIN": [ 11058 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y6/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11018 ],
            "D": [ 11056 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11054 ],
            "I3": [ 12565 ],
            "I1": [ 11018 ],
            "I0": [ 12566 ],
            "COUT": [ 11053 ],
            "CIN": [ 11052 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11025 ],
            "D": [ 11049 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11049 ],
            "I3": [ 12565 ],
            "I1": [ 11025 ],
            "I0": [ 12566 ],
            "COUT": [ 11040 ],
            "CIN": [ 11048 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y7/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11029 ],
            "I2": [ 10959 ],
            "I1": [ 10972 ],
            "I0": [ 10976 ],
            "F": [ 11046 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11029 ],
            "I0": [ 9961 ],
            "F": [ 11044 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11029 ],
            "D": [ 11041 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11041 ],
            "I3": [ 12565 ],
            "I1": [ 11029 ],
            "I0": [ 12566 ],
            "COUT": [ 10957 ],
            "CIN": [ 11040 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11038 ],
            "I3": [ 12566 ],
            "I1": [ 9853 ],
            "I0": [ 10976 ],
            "COUT": [ 10884 ],
            "CIN": [ 11035 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11036 ],
            "I3": [ 12566 ],
            "I1": [ 9889 ],
            "I0": [ 10972 ],
            "COUT": [ 11035 ],
            "CIN": [ 11032 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11033 ],
            "I3": [ 12566 ],
            "I1": [ 9925 ],
            "I0": [ 10959 ],
            "COUT": [ 11032 ],
            "CIN": [ 11028 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11030 ],
            "I3": [ 12566 ],
            "I1": [ 9961 ],
            "I0": [ 11029 ],
            "COUT": [ 11028 ],
            "CIN": [ 11024 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11026 ],
            "I3": [ 12566 ],
            "I1": [ 10033 ],
            "I0": [ 11025 ],
            "COUT": [ 11024 ],
            "CIN": [ 11021 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y7/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11022 ],
            "I3": [ 12566 ],
            "I1": [ 10069 ],
            "I0": [ 10951 ],
            "COUT": [ 11021 ],
            "CIN": [ 11017 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y7/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11019 ],
            "I3": [ 12566 ],
            "I1": [ 10091 ],
            "I0": [ 11018 ],
            "COUT": [ 11017 ],
            "CIN": [ 11013 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y7/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11015 ],
            "I3": [ 12566 ],
            "I1": [ 10096 ],
            "I0": [ 11014 ],
            "COUT": [ 11013 ],
            "CIN": [ 11010 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y7/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11011 ],
            "I3": [ 12566 ],
            "I1": [ 10101 ],
            "I0": [ 10967 ],
            "COUT": [ 11010 ],
            "CIN": [ 11006 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y7/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11008 ],
            "I3": [ 12566 ],
            "I1": [ 10106 ],
            "I0": [ 11007 ],
            "COUT": [ 11006 ],
            "CIN": [ 11002 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y7/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11004 ],
            "I3": [ 12566 ],
            "I1": [ 10111 ],
            "I0": [ 11003 ],
            "COUT": [ 11002 ],
            "CIN": [ 10998 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y7/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 11000 ],
            "I3": [ 12566 ],
            "I1": [ 10116 ],
            "I0": [ 10999 ],
            "COUT": [ 10998 ],
            "CIN": [ 10995 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y7/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10996 ],
            "I3": [ 12566 ],
            "I1": [ 10121 ],
            "I0": [ 10938 ],
            "COUT": [ 10995 ],
            "CIN": [ 10992 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y7/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10993 ],
            "I3": [ 12566 ],
            "I1": [ 10126 ],
            "I0": [ 10897 ],
            "COUT": [ 10992 ],
            "CIN": [ 10989 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y7/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10990 ],
            "I3": [ 12566 ],
            "I1": [ 10130 ],
            "I0": [ 10929 ],
            "COUT": [ 10989 ],
            "CIN": [ 10985 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y7/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 9463 ],
            "I3": [ 12566 ],
            "I1": [ 10134 ],
            "I0": [ 10987 ],
            "COUT": [ 10985 ],
            "CIN": [ 12586 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10834 ],
            "I2": [ 9889 ],
            "I1": [ 9853 ],
            "I0": [ 10689 ],
            "F": [ 10981 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10834 ],
            "I2": [ 9889 ],
            "I1": [ 9853 ],
            "I0": [ 10689 ],
            "F": [ 10980 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10976 ],
            "O": [ 10970 ],
            "I1": [ 10981 ],
            "I0": [ 10980 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10834 ],
            "I2": [ 9889 ],
            "I1": [ 9853 ],
            "I0": [ 10689 ],
            "F": [ 10975 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10834 ],
            "I2": [ 9889 ],
            "I1": [ 9853 ],
            "I0": [ 10689 ],
            "F": [ 10974 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10976 ],
            "O": [ 10969 ],
            "I1": [ 10975 ],
            "I0": [ 10974 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10972 ],
            "O": [ 10971 ],
            "I1": [ 10970 ],
            "I0": [ 10969 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10967 ],
            "D": [ 10966 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10959 ],
            "I2": [ 10838 ],
            "I1": [ 9925 ],
            "I0": [ 10800 ],
            "F": [ 10964 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10959 ],
            "D": [ 10960 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10838 ],
            "D": [ 10955 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_ALU_I1_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10960 ],
            "I3": [ 12565 ],
            "I1": [ 10959 ],
            "I0": [ 12566 ],
            "COUT": [ 10958 ],
            "CIN": [ 10957 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10955 ],
            "I3": [ 12565 ],
            "I1": [ 10838 ],
            "I0": [ 12566 ],
            "COUT": [ 10954 ],
            "CIN": [ 10953 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10951 ],
            "D": [ 10950 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10842 ],
            "D": [ 10948 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_1_F_DFFCE_Q_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10834 ],
            "D": [ 10946 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_1_F_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10829 ],
            "D": [ 10944 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_1_F_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10820 ],
            "D": [ 10942 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y6/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10850 ],
            "I2": [ 10846 ],
            "I1": [ 10842 ],
            "I0": [ 10838 ],
            "F": [ 10940 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10938 ],
            "I2": [ 10846 ],
            "I1": [ 10121 ],
            "I0": [ 10790 ],
            "F": [ 10936 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10846 ],
            "D": [ 10933 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10933 ],
            "I3": [ 12565 ],
            "I1": [ 10846 ],
            "I0": [ 12566 ],
            "COUT": [ 10932 ],
            "CIN": [ 10931 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10929 ],
            "I0": [ 10130 ],
            "F": [ 10928 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y5/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10820 ],
            "I0": [ 9628 ],
            "F": [ 10926 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1_F_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10850 ],
            "D": [ 10924 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1_F_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10825 ],
            "D": [ 10922 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1_1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y8/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10820 ],
            "I0": [ 9628 ],
            "F": [ 10920 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1_1_F_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10854 ],
            "D": [ 10918 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10858 ],
            "I0": [ 10775 ],
            "F": [ 10916 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10858 ],
            "I0": [ 10775 ],
            "F": [ 10914 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10858 ],
            "D": [ 10911 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10911 ],
            "I3": [ 12565 ],
            "I1": [ 10858 ],
            "I0": [ 12566 ],
            "COUT": [ 10910 ],
            "CIN": [ 10909 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I3_F_DFFCE_Q_3": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10886 ],
            "D": [ 10907 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I3_F_DFFCE_Q_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10881 ],
            "D": [ 10905 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I3_F_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10876 ],
            "D": [ 10903 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I3_F_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10871 ],
            "D": [ 10901 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10866 ],
            "I2": [ 10862 ],
            "I1": [ 10858 ],
            "I0": [ 10854 ],
            "F": [ 10899 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y8/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10897 ],
            "I2": [ 10866 ],
            "I1": [ 10126 ],
            "I0": [ 9673 ],
            "F": [ 10895 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10866 ],
            "D": [ 10891 ],
            "CLK": [ 9410 ],
            "CLEAR": [ 9300 ],
            "CE": [ 10893 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10891 ],
            "I3": [ 12565 ],
            "I1": [ 10866 ],
            "I0": [ 12566 ],
            "COUT": [ 10890 ],
            "CIN": [ 10889 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y7/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10887 ],
            "I3": [ 12566 ],
            "I1": [ 9817 ],
            "I0": [ 10886 ],
            "COUT": [ 10879 ],
            "CIN": [ 10884 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y7/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10882 ],
            "I3": [ 12566 ],
            "I1": [ 9781 ],
            "I0": [ 10881 ],
            "COUT": [ 10874 ],
            "CIN": [ 10879 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y7/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10877 ],
            "I3": [ 12566 ],
            "I1": [ 9745 ],
            "I0": [ 10876 ],
            "COUT": [ 10869 ],
            "CIN": [ 10874 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y7/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10872 ],
            "I3": [ 12566 ],
            "I1": [ 9709 ],
            "I0": [ 10871 ],
            "COUT": [ 10865 ],
            "CIN": [ 10869 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y7/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10867 ],
            "I3": [ 12566 ],
            "I1": [ 9673 ],
            "I0": [ 10866 ],
            "COUT": [ 10861 ],
            "CIN": [ 10865 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y7/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10863 ],
            "I3": [ 12566 ],
            "I1": [ 9636 ],
            "I0": [ 10862 ],
            "COUT": [ 10857 ],
            "CIN": [ 10861 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y7/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10859 ],
            "I3": [ 12566 ],
            "I1": [ 10775 ],
            "I0": [ 10858 ],
            "COUT": [ 10853 ],
            "CIN": [ 10857 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y7/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10855 ],
            "I3": [ 12566 ],
            "I1": [ 10780 ],
            "I0": [ 10854 ],
            "COUT": [ 10849 ],
            "CIN": [ 10853 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y7/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10851 ],
            "I3": [ 12566 ],
            "I1": [ 10785 ],
            "I0": [ 10850 ],
            "COUT": [ 10845 ],
            "CIN": [ 10849 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y7/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10847 ],
            "I3": [ 12566 ],
            "I1": [ 10790 ],
            "I0": [ 10846 ],
            "COUT": [ 10841 ],
            "CIN": [ 10845 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y7/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10843 ],
            "I3": [ 12566 ],
            "I1": [ 10795 ],
            "I0": [ 10842 ],
            "COUT": [ 10837 ],
            "CIN": [ 10841 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y7/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10839 ],
            "I3": [ 12566 ],
            "I1": [ 10800 ],
            "I0": [ 10838 ],
            "COUT": [ 10832 ],
            "CIN": [ 10837 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y7/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10835 ],
            "I3": [ 12566 ],
            "I1": [ 10689 ],
            "I0": [ 10834 ],
            "COUT": [ 10828 ],
            "CIN": [ 10832 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y7/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10830 ],
            "I3": [ 12566 ],
            "I1": [ 10029 ],
            "I0": [ 10829 ],
            "COUT": [ 10823 ],
            "CIN": [ 10828 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y7/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10826 ],
            "I3": [ 12566 ],
            "I1": [ 9632 ],
            "I0": [ 10825 ],
            "COUT": [ 10819 ],
            "CIN": [ 10823 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y7/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10821 ],
            "I3": [ 12566 ],
            "I1": [ 9628 ],
            "I0": [ 10820 ],
            "COUT": [ 12587 ],
            "CIN": [ 10819 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10813 ],
            "I1": [ 10817 ],
            "I0": [ 10816 ],
            "F": [ 9413 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10814 ],
            "I3": [ 12566 ],
            "I1": [ 9628 ],
            "I0": [ 12566 ],
            "COUT": [ 12589 ],
            "CIN": [ 10809 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10810 ],
            "I3": [ 12566 ],
            "I1": [ 9632 ],
            "I0": [ 12566 ],
            "COUT": [ 10809 ],
            "CIN": [ 10806 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10807 ],
            "I3": [ 12566 ],
            "I1": [ 10029 ],
            "I0": [ 12566 ],
            "COUT": [ 10806 ],
            "CIN": [ 10803 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10804 ],
            "I3": [ 12566 ],
            "I1": [ 10689 ],
            "I0": [ 12566 ],
            "COUT": [ 10803 ],
            "CIN": [ 10798 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10801 ],
            "I3": [ 12566 ],
            "I1": [ 10800 ],
            "I0": [ 12566 ],
            "COUT": [ 10798 ],
            "CIN": [ 10793 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10796 ],
            "I3": [ 12566 ],
            "I1": [ 10795 ],
            "I0": [ 12566 ],
            "COUT": [ 10793 ],
            "CIN": [ 10788 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10791 ],
            "I3": [ 12566 ],
            "I1": [ 10790 ],
            "I0": [ 12566 ],
            "COUT": [ 10788 ],
            "CIN": [ 10783 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10786 ],
            "I3": [ 12566 ],
            "I1": [ 10785 ],
            "I0": [ 12566 ],
            "COUT": [ 10783 ],
            "CIN": [ 10778 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10781 ],
            "I3": [ 12566 ],
            "I1": [ 10780 ],
            "I0": [ 12566 ],
            "COUT": [ 10778 ],
            "CIN": [ 10773 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10776 ],
            "I3": [ 12566 ],
            "I1": [ 10775 ],
            "I0": [ 12566 ],
            "COUT": [ 10773 ],
            "CIN": [ 10770 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10771 ],
            "I3": [ 12566 ],
            "I1": [ 9636 ],
            "I0": [ 12566 ],
            "COUT": [ 10770 ],
            "CIN": [ 10767 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10768 ],
            "I3": [ 12566 ],
            "I1": [ 9673 ],
            "I0": [ 12566 ],
            "COUT": [ 10767 ],
            "CIN": [ 10764 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10765 ],
            "I3": [ 12566 ],
            "I1": [ 9709 ],
            "I0": [ 12566 ],
            "COUT": [ 10764 ],
            "CIN": [ 10761 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10762 ],
            "I3": [ 12566 ],
            "I1": [ 9745 ],
            "I0": [ 12566 ],
            "COUT": [ 10761 ],
            "CIN": [ 10758 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10759 ],
            "I3": [ 12566 ],
            "I1": [ 9781 ],
            "I0": [ 12566 ],
            "COUT": [ 10758 ],
            "CIN": [ 10755 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10756 ],
            "I3": [ 12566 ],
            "I1": [ 9817 ],
            "I0": [ 12566 ],
            "COUT": [ 10755 ],
            "CIN": [ 10752 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10753 ],
            "I3": [ 12566 ],
            "I1": [ 9853 ],
            "I0": [ 12566 ],
            "COUT": [ 10752 ],
            "CIN": [ 10749 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10750 ],
            "I3": [ 12566 ],
            "I1": [ 9889 ],
            "I0": [ 12566 ],
            "COUT": [ 10749 ],
            "CIN": [ 10746 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10747 ],
            "I3": [ 12566 ],
            "I1": [ 9925 ],
            "I0": [ 12566 ],
            "COUT": [ 10746 ],
            "CIN": [ 10743 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10744 ],
            "I3": [ 12566 ],
            "I1": [ 9961 ],
            "I0": [ 12566 ],
            "COUT": [ 10743 ],
            "CIN": [ 10740 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10741 ],
            "I3": [ 12566 ],
            "I1": [ 10033 ],
            "I0": [ 12566 ],
            "COUT": [ 10740 ],
            "CIN": [ 10737 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10738 ],
            "I3": [ 12566 ],
            "I1": [ 10069 ],
            "I0": [ 12566 ],
            "COUT": [ 10737 ],
            "CIN": [ 10734 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10735 ],
            "I3": [ 12566 ],
            "I1": [ 10091 ],
            "I0": [ 12565 ],
            "COUT": [ 10734 ],
            "CIN": [ 10731 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10732 ],
            "I3": [ 12566 ],
            "I1": [ 10096 ],
            "I0": [ 12565 ],
            "COUT": [ 10731 ],
            "CIN": [ 10728 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10729 ],
            "I3": [ 12566 ],
            "I1": [ 10101 ],
            "I0": [ 12565 ],
            "COUT": [ 10728 ],
            "CIN": [ 10725 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10726 ],
            "I3": [ 12566 ],
            "I1": [ 10106 ],
            "I0": [ 12565 ],
            "COUT": [ 10725 ],
            "CIN": [ 10722 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10723 ],
            "I3": [ 12566 ],
            "I1": [ 10111 ],
            "I0": [ 12565 ],
            "COUT": [ 10722 ],
            "CIN": [ 10719 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10720 ],
            "I3": [ 12566 ],
            "I1": [ 10116 ],
            "I0": [ 12566 ],
            "COUT": [ 10719 ],
            "CIN": [ 10716 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10717 ],
            "I3": [ 12566 ],
            "I1": [ 10121 ],
            "I0": [ 12565 ],
            "COUT": [ 10716 ],
            "CIN": [ 10713 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10714 ],
            "I3": [ 12566 ],
            "I1": [ 10126 ],
            "I0": [ 12566 ],
            "COUT": [ 10713 ],
            "CIN": [ 10709 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10711 ],
            "I3": [ 12566 ],
            "I1": [ 10134 ],
            "I0": [ 12566 ],
            "COUT": [ 10708 ],
            "CIN": [ 12588 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10706 ],
            "I3": [ 12566 ],
            "I1": [ 10130 ],
            "I0": [ 12566 ],
            "COUT": [ 10709 ],
            "CIN": [ 10708 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10706 ],
            "F": [ 10703 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10702 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10699 ],
            "I1": [ 10703 ],
            "I0": [ 10702 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10696 ],
            "I1": [ 10700 ],
            "I0": [ 10699 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 10693 ],
            "I1": [ 10697 ],
            "I0": [ 10696 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/MUX7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 10691 ],
            "I1": [ 10694 ],
            "I0": [ 10693 ]
          }
        },
        "pwm.tick_counter_DFF_Q_30": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10130 ],
            "D": [ 10691 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10689 ],
            "D": [ 10687 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 10669 ],
            "I0": [ 9463 ],
            "F": [ 10683 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10669 ],
            "F": [ 10682 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10675 ],
            "I1": [ 10683 ],
            "I0": [ 10682 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10678 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10677 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10674 ],
            "I1": [ 10678 ],
            "I0": [ 10677 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 10656 ],
            "I1": [ 10675 ],
            "I0": [ 10674 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10669 ],
            "F": [ 10667 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10669 ],
            "I3": [ 12565 ],
            "I1": [ 10029 ],
            "I0": [ 12566 ],
            "COUT": [ 10011 ],
            "CIN": [ 10671 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10669 ],
            "F": [ 10666 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10659 ],
            "I1": [ 10667 ],
            "I0": [ 10666 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10662 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10661 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10658 ],
            "I1": [ 10662 ],
            "I0": [ 10661 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 10655 ],
            "I1": [ 10659 ],
            "I0": [ 10658 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 10028 ],
            "I1": [ 10656 ],
            "I0": [ 10655 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10127 ],
            "F": [ 10651 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 9463 ],
            "I0": [ 10127 ],
            "F": [ 10650 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10643 ],
            "I1": [ 10651 ],
            "I0": [ 10650 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10127 ],
            "F": [ 10646 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10127 ],
            "F": [ 10645 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10642 ],
            "I1": [ 10646 ],
            "I0": [ 10645 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10627 ],
            "I1": [ 10643 ],
            "I0": [ 10642 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10127 ],
            "F": [ 10638 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10637 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10630 ],
            "I1": [ 10638 ],
            "I0": [ 10637 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10127 ],
            "F": [ 10633 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10632 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10629 ],
            "I1": [ 10633 ],
            "I0": [ 10632 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10626 ],
            "I1": [ 10630 ],
            "I0": [ 10629 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 10595 ],
            "I1": [ 10627 ],
            "I0": [ 10626 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10127 ],
            "F": [ 10622 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10127 ],
            "F": [ 10621 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10614 ],
            "I1": [ 10622 ],
            "I0": [ 10621 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10127 ],
            "F": [ 10617 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10127 ],
            "F": [ 10616 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10613 ],
            "I1": [ 10617 ],
            "I0": [ 10616 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10598 ],
            "I1": [ 10614 ],
            "I0": [ 10613 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10127 ],
            "F": [ 10609 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10608 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10601 ],
            "I1": [ 10609 ],
            "I0": [ 10608 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10127 ],
            "F": [ 10604 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10603 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10600 ],
            "I1": [ 10604 ],
            "I0": [ 10603 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10597 ],
            "I1": [ 10601 ],
            "I0": [ 10600 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 10594 ],
            "I1": [ 10598 ],
            "I0": [ 10597 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/MUX7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 10592 ],
            "I1": [ 10595 ],
            "I0": [ 10594 ]
          }
        },
        "pwm.tick_counter_DFF_Q_29": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10126 ],
            "D": [ 10592 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10122 ],
            "F": [ 10588 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 9463 ],
            "I0": [ 10122 ],
            "F": [ 10587 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10580 ],
            "I1": [ 10588 ],
            "I0": [ 10587 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10122 ],
            "F": [ 10583 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10122 ],
            "F": [ 10582 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10579 ],
            "I1": [ 10583 ],
            "I0": [ 10582 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10564 ],
            "I1": [ 10580 ],
            "I0": [ 10579 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10122 ],
            "F": [ 10575 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10574 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10567 ],
            "I1": [ 10575 ],
            "I0": [ 10574 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10122 ],
            "F": [ 10570 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10569 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10566 ],
            "I1": [ 10570 ],
            "I0": [ 10569 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10563 ],
            "I1": [ 10567 ],
            "I0": [ 10566 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 10532 ],
            "I1": [ 10564 ],
            "I0": [ 10563 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10122 ],
            "F": [ 10559 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10122 ],
            "F": [ 10558 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10551 ],
            "I1": [ 10559 ],
            "I0": [ 10558 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10122 ],
            "F": [ 10554 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10122 ],
            "F": [ 10553 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10550 ],
            "I1": [ 10554 ],
            "I0": [ 10553 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10535 ],
            "I1": [ 10551 ],
            "I0": [ 10550 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10122 ],
            "F": [ 10546 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10545 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10538 ],
            "I1": [ 10546 ],
            "I0": [ 10545 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10122 ],
            "F": [ 10541 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10540 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10537 ],
            "I1": [ 10541 ],
            "I0": [ 10540 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10534 ],
            "I1": [ 10538 ],
            "I0": [ 10537 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 10531 ],
            "I1": [ 10535 ],
            "I0": [ 10534 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/MUX7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 10529 ],
            "I1": [ 10532 ],
            "I0": [ 10531 ]
          }
        },
        "pwm.tick_counter_DFF_Q_28": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10121 ],
            "D": [ 10529 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10117 ],
            "F": [ 10525 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 9463 ],
            "I0": [ 10117 ],
            "F": [ 10524 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10517 ],
            "I1": [ 10525 ],
            "I0": [ 10524 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10117 ],
            "F": [ 10520 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10117 ],
            "F": [ 10519 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10516 ],
            "I1": [ 10520 ],
            "I0": [ 10519 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10501 ],
            "I1": [ 10517 ],
            "I0": [ 10516 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10117 ],
            "F": [ 10512 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10511 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10504 ],
            "I1": [ 10512 ],
            "I0": [ 10511 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10117 ],
            "F": [ 10507 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10506 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10503 ],
            "I1": [ 10507 ],
            "I0": [ 10506 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10500 ],
            "I1": [ 10504 ],
            "I0": [ 10503 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 10469 ],
            "I1": [ 10501 ],
            "I0": [ 10500 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10117 ],
            "F": [ 10496 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10117 ],
            "F": [ 10495 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10488 ],
            "I1": [ 10496 ],
            "I0": [ 10495 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10117 ],
            "F": [ 10491 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10117 ],
            "F": [ 10490 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10487 ],
            "I1": [ 10491 ],
            "I0": [ 10490 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10472 ],
            "I1": [ 10488 ],
            "I0": [ 10487 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10117 ],
            "F": [ 10483 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10482 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10475 ],
            "I1": [ 10483 ],
            "I0": [ 10482 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10117 ],
            "F": [ 10478 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10477 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10474 ],
            "I1": [ 10478 ],
            "I0": [ 10477 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10471 ],
            "I1": [ 10475 ],
            "I0": [ 10474 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 10468 ],
            "I1": [ 10472 ],
            "I0": [ 10471 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/MUX7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 10466 ],
            "I1": [ 10469 ],
            "I0": [ 10468 ]
          }
        },
        "pwm.tick_counter_DFF_Q_27": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10116 ],
            "D": [ 10466 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10112 ],
            "F": [ 10462 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 9463 ],
            "I0": [ 10112 ],
            "F": [ 10461 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10454 ],
            "I1": [ 10462 ],
            "I0": [ 10461 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10112 ],
            "F": [ 10457 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10112 ],
            "F": [ 10456 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10453 ],
            "I1": [ 10457 ],
            "I0": [ 10456 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10438 ],
            "I1": [ 10454 ],
            "I0": [ 10453 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10112 ],
            "F": [ 10449 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10448 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10441 ],
            "I1": [ 10449 ],
            "I0": [ 10448 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10112 ],
            "F": [ 10444 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10443 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10440 ],
            "I1": [ 10444 ],
            "I0": [ 10443 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10437 ],
            "I1": [ 10441 ],
            "I0": [ 10440 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 10406 ],
            "I1": [ 10438 ],
            "I0": [ 10437 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10112 ],
            "F": [ 10433 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10112 ],
            "F": [ 10432 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10425 ],
            "I1": [ 10433 ],
            "I0": [ 10432 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10112 ],
            "F": [ 10428 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10112 ],
            "F": [ 10427 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10424 ],
            "I1": [ 10428 ],
            "I0": [ 10427 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10409 ],
            "I1": [ 10425 ],
            "I0": [ 10424 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10112 ],
            "F": [ 10420 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10419 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10412 ],
            "I1": [ 10420 ],
            "I0": [ 10419 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10112 ],
            "F": [ 10415 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10414 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10411 ],
            "I1": [ 10415 ],
            "I0": [ 10414 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10408 ],
            "I1": [ 10412 ],
            "I0": [ 10411 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y5/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 10405 ],
            "I1": [ 10409 ],
            "I0": [ 10408 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/MUX7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 10403 ],
            "I1": [ 10406 ],
            "I0": [ 10405 ]
          }
        },
        "pwm.tick_counter_DFF_Q_26": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y11/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10111 ],
            "D": [ 10403 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10107 ],
            "F": [ 10399 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 9463 ],
            "I0": [ 10107 ],
            "F": [ 10398 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10391 ],
            "I1": [ 10399 ],
            "I0": [ 10398 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10107 ],
            "F": [ 10394 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10107 ],
            "F": [ 10393 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10390 ],
            "I1": [ 10394 ],
            "I0": [ 10393 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10375 ],
            "I1": [ 10391 ],
            "I0": [ 10390 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10107 ],
            "F": [ 10386 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10385 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10378 ],
            "I1": [ 10386 ],
            "I0": [ 10385 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10107 ],
            "F": [ 10381 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10380 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10377 ],
            "I1": [ 10381 ],
            "I0": [ 10380 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10374 ],
            "I1": [ 10378 ],
            "I0": [ 10377 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 10343 ],
            "I1": [ 10375 ],
            "I0": [ 10374 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10107 ],
            "F": [ 10370 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10107 ],
            "F": [ 10369 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10362 ],
            "I1": [ 10370 ],
            "I0": [ 10369 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10107 ],
            "F": [ 10365 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10107 ],
            "F": [ 10364 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10361 ],
            "I1": [ 10365 ],
            "I0": [ 10364 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10346 ],
            "I1": [ 10362 ],
            "I0": [ 10361 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10107 ],
            "F": [ 10357 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10356 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10349 ],
            "I1": [ 10357 ],
            "I0": [ 10356 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10107 ],
            "F": [ 10352 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10351 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10348 ],
            "I1": [ 10352 ],
            "I0": [ 10351 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10345 ],
            "I1": [ 10349 ],
            "I0": [ 10348 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 10342 ],
            "I1": [ 10346 ],
            "I0": [ 10345 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/MUX7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 10340 ],
            "I1": [ 10343 ],
            "I0": [ 10342 ]
          }
        },
        "pwm.tick_counter_DFF_Q_25": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10106 ],
            "D": [ 10340 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10102 ],
            "F": [ 10336 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 9463 ],
            "I0": [ 10102 ],
            "F": [ 10335 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10328 ],
            "I1": [ 10336 ],
            "I0": [ 10335 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10102 ],
            "F": [ 10331 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10102 ],
            "F": [ 10330 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10327 ],
            "I1": [ 10331 ],
            "I0": [ 10330 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10312 ],
            "I1": [ 10328 ],
            "I0": [ 10327 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10102 ],
            "F": [ 10323 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10322 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10315 ],
            "I1": [ 10323 ],
            "I0": [ 10322 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10102 ],
            "F": [ 10318 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10317 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10314 ],
            "I1": [ 10318 ],
            "I0": [ 10317 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10311 ],
            "I1": [ 10315 ],
            "I0": [ 10314 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 10280 ],
            "I1": [ 10312 ],
            "I0": [ 10311 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10102 ],
            "F": [ 10307 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10102 ],
            "F": [ 10306 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10299 ],
            "I1": [ 10307 ],
            "I0": [ 10306 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10102 ],
            "F": [ 10302 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10102 ],
            "F": [ 10301 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10298 ],
            "I1": [ 10302 ],
            "I0": [ 10301 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10283 ],
            "I1": [ 10299 ],
            "I0": [ 10298 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10102 ],
            "F": [ 10294 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10293 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10286 ],
            "I1": [ 10294 ],
            "I0": [ 10293 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10102 ],
            "F": [ 10289 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10288 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10285 ],
            "I1": [ 10289 ],
            "I0": [ 10288 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10282 ],
            "I1": [ 10286 ],
            "I0": [ 10285 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 10279 ],
            "I1": [ 10283 ],
            "I0": [ 10282 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/MUX7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 10277 ],
            "I1": [ 10280 ],
            "I0": [ 10279 ]
          }
        },
        "pwm.tick_counter_DFF_Q_24": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10101 ],
            "D": [ 10277 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10097 ],
            "F": [ 10273 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 9463 ],
            "I0": [ 10097 ],
            "F": [ 10272 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10265 ],
            "I1": [ 10273 ],
            "I0": [ 10272 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10097 ],
            "F": [ 10268 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10097 ],
            "F": [ 10267 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10264 ],
            "I1": [ 10268 ],
            "I0": [ 10267 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10249 ],
            "I1": [ 10265 ],
            "I0": [ 10264 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10097 ],
            "F": [ 10260 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10259 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10252 ],
            "I1": [ 10260 ],
            "I0": [ 10259 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10097 ],
            "F": [ 10255 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10254 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10251 ],
            "I1": [ 10255 ],
            "I0": [ 10254 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10248 ],
            "I1": [ 10252 ],
            "I0": [ 10251 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 10217 ],
            "I1": [ 10249 ],
            "I0": [ 10248 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10097 ],
            "F": [ 10244 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10097 ],
            "F": [ 10243 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10236 ],
            "I1": [ 10244 ],
            "I0": [ 10243 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10097 ],
            "F": [ 10239 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10097 ],
            "F": [ 10238 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10235 ],
            "I1": [ 10239 ],
            "I0": [ 10238 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10220 ],
            "I1": [ 10236 ],
            "I0": [ 10235 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10097 ],
            "F": [ 10231 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10230 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10223 ],
            "I1": [ 10231 ],
            "I0": [ 10230 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10097 ],
            "F": [ 10226 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10225 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10222 ],
            "I1": [ 10226 ],
            "I0": [ 10225 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10219 ],
            "I1": [ 10223 ],
            "I0": [ 10222 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 10216 ],
            "I1": [ 10220 ],
            "I0": [ 10219 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/MUX7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 10214 ],
            "I1": [ 10217 ],
            "I0": [ 10216 ]
          }
        },
        "pwm.tick_counter_DFF_Q_23": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10096 ],
            "D": [ 10214 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10092 ],
            "F": [ 10210 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 9463 ],
            "I0": [ 10092 ],
            "F": [ 10209 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10202 ],
            "I1": [ 10210 ],
            "I0": [ 10209 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10092 ],
            "F": [ 10205 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10092 ],
            "F": [ 10204 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10201 ],
            "I1": [ 10205 ],
            "I0": [ 10204 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10186 ],
            "I1": [ 10202 ],
            "I0": [ 10201 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10092 ],
            "F": [ 10197 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10196 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10189 ],
            "I1": [ 10197 ],
            "I0": [ 10196 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10092 ],
            "F": [ 10192 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10191 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10188 ],
            "I1": [ 10192 ],
            "I0": [ 10191 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10185 ],
            "I1": [ 10189 ],
            "I0": [ 10188 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 10154 ],
            "I1": [ 10186 ],
            "I0": [ 10185 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10092 ],
            "F": [ 10181 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10092 ],
            "F": [ 10180 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10173 ],
            "I1": [ 10181 ],
            "I0": [ 10180 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10092 ],
            "F": [ 10176 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10092 ],
            "F": [ 10175 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10172 ],
            "I1": [ 10176 ],
            "I0": [ 10175 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10157 ],
            "I1": [ 10173 ],
            "I0": [ 10172 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10092 ],
            "F": [ 10168 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10167 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10160 ],
            "I1": [ 10168 ],
            "I0": [ 10167 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10092 ],
            "F": [ 10163 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10162 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9413 ],
            "O": [ 10159 ],
            "I1": [ 10163 ],
            "I0": [ 10162 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10156 ],
            "I1": [ 10160 ],
            "I0": [ 10159 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 10153 ],
            "I1": [ 10157 ],
            "I0": [ 10156 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/MUX7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 10151 ],
            "I1": [ 10154 ],
            "I0": [ 10153 ]
          }
        },
        "pwm.tick_counter_DFF_Q_22": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10091 ],
            "D": [ 10151 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 9463 ],
            "I0": [ 10085 ],
            "F": [ 10147 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10085 ],
            "F": [ 10146 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10139 ],
            "I1": [ 10147 ],
            "I0": [ 10146 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10142 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10141 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10138 ],
            "I1": [ 10142 ],
            "I0": [ 10141 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 10072 ],
            "I1": [ 10139 ],
            "I0": [ 10138 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10085 ],
            "F": [ 10083 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10135 ],
            "I3": [ 12565 ],
            "I1": [ 10134 ],
            "I0": [ 12565 ],
            "COUT": [ 10129 ],
            "CIN": [ 12590 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10131 ],
            "I3": [ 12565 ],
            "I1": [ 10130 ],
            "I0": [ 12566 ],
            "COUT": [ 10124 ],
            "CIN": [ 10129 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10127 ],
            "I3": [ 12565 ],
            "I1": [ 10126 ],
            "I0": [ 12566 ],
            "COUT": [ 10119 ],
            "CIN": [ 10124 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10122 ],
            "I3": [ 12565 ],
            "I1": [ 10121 ],
            "I0": [ 12566 ],
            "COUT": [ 10114 ],
            "CIN": [ 10119 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10117 ],
            "I3": [ 12565 ],
            "I1": [ 10116 ],
            "I0": [ 12566 ],
            "COUT": [ 10109 ],
            "CIN": [ 10114 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y8/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10112 ],
            "I3": [ 12565 ],
            "I1": [ 10111 ],
            "I0": [ 12566 ],
            "COUT": [ 10104 ],
            "CIN": [ 10109 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y8/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10107 ],
            "I3": [ 12565 ],
            "I1": [ 10106 ],
            "I0": [ 12566 ],
            "COUT": [ 10099 ],
            "CIN": [ 10104 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y8/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10102 ],
            "I3": [ 12565 ],
            "I1": [ 10101 ],
            "I0": [ 12566 ],
            "COUT": [ 10094 ],
            "CIN": [ 10099 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y8/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10097 ],
            "I3": [ 12565 ],
            "I1": [ 10096 ],
            "I0": [ 12566 ],
            "COUT": [ 10089 ],
            "CIN": [ 10094 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y8/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10092 ],
            "I3": [ 12565 ],
            "I1": [ 10091 ],
            "I0": [ 12566 ],
            "COUT": [ 10087 ],
            "CIN": [ 10089 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y8/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10085 ],
            "I3": [ 12565 ],
            "I1": [ 10069 ],
            "I0": [ 12566 ],
            "COUT": [ 10051 ],
            "CIN": [ 10087 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10085 ],
            "F": [ 10082 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10075 ],
            "I1": [ 10083 ],
            "I0": [ 10082 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10078 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10077 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10074 ],
            "I1": [ 10078 ],
            "I0": [ 10077 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 10071 ],
            "I1": [ 10075 ],
            "I0": [ 10074 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 10067 ],
            "I1": [ 10072 ],
            "I0": [ 10071 ]
          }
        },
        "pwm.tick_counter_DFF_Q_21": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10069 ],
            "D": [ 10067 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 9463 ],
            "I0": [ 10049 ],
            "F": [ 10063 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10049 ],
            "F": [ 10062 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10055 ],
            "I1": [ 10063 ],
            "I0": [ 10062 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10058 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10057 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10054 ],
            "I1": [ 10058 ],
            "I0": [ 10057 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 10036 ],
            "I1": [ 10055 ],
            "I0": [ 10054 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10049 ],
            "F": [ 10047 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y8/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10049 ],
            "I3": [ 12565 ],
            "I1": [ 10033 ],
            "I0": [ 12566 ],
            "COUT": [ 9979 ],
            "CIN": [ 10051 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10049 ],
            "F": [ 10046 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10039 ],
            "I1": [ 10047 ],
            "I0": [ 10046 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10042 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10041 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10038 ],
            "I1": [ 10042 ],
            "I0": [ 10041 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 10035 ],
            "I1": [ 10039 ],
            "I0": [ 10038 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 10031 ],
            "I1": [ 10036 ],
            "I0": [ 10035 ]
          }
        },
        "pwm.tick_counter_DFF_Q_20": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y5/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10033 ],
            "D": [ 10031 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10029 ],
            "D": [ 10028 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 10009 ],
            "I0": [ 9463 ],
            "F": [ 10024 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10009 ],
            "F": [ 10023 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10016 ],
            "I1": [ 10024 ],
            "I0": [ 10023 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10019 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10018 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 10015 ],
            "I1": [ 10019 ],
            "I0": [ 10018 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 9996 ],
            "I1": [ 10016 ],
            "I0": [ 10015 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10009 ],
            "F": [ 10007 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y8/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 10009 ],
            "I3": [ 12565 ],
            "I1": [ 9632 ],
            "I0": [ 12566 ],
            "COUT": [ 10012 ],
            "CIN": [ 10011 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10009 ],
            "F": [ 10006 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9999 ],
            "I1": [ 10007 ],
            "I0": [ 10006 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10002 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10001 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9998 ],
            "I1": [ 10002 ],
            "I0": [ 10001 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 9995 ],
            "I1": [ 9999 ],
            "I0": [ 9998 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 9630 ],
            "I1": [ 9996 ],
            "I0": [ 9995 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 9463 ],
            "I0": [ 9977 ],
            "F": [ 9991 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9977 ],
            "F": [ 9990 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9983 ],
            "I1": [ 9991 ],
            "I0": [ 9990 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9986 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9985 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9982 ],
            "I1": [ 9986 ],
            "I0": [ 9985 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 9964 ],
            "I1": [ 9983 ],
            "I0": [ 9982 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9977 ],
            "F": [ 9975 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y8/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 9977 ],
            "I3": [ 12565 ],
            "I1": [ 9961 ],
            "I0": [ 12566 ],
            "COUT": [ 9943 ],
            "CIN": [ 9979 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9977 ],
            "F": [ 9974 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9967 ],
            "I1": [ 9975 ],
            "I0": [ 9974 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9970 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9969 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9966 ],
            "I1": [ 9970 ],
            "I0": [ 9969 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 9963 ],
            "I1": [ 9967 ],
            "I0": [ 9966 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 9959 ],
            "I1": [ 9964 ],
            "I0": [ 9963 ]
          }
        },
        "pwm.tick_counter_DFF_Q_19": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9961 ],
            "D": [ 9959 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 9463 ],
            "I0": [ 9941 ],
            "F": [ 9955 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9941 ],
            "F": [ 9954 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9947 ],
            "I1": [ 9955 ],
            "I0": [ 9954 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9950 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9949 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9946 ],
            "I1": [ 9950 ],
            "I0": [ 9949 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 9928 ],
            "I1": [ 9947 ],
            "I0": [ 9946 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9941 ],
            "F": [ 9939 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y8/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 9941 ],
            "I3": [ 12565 ],
            "I1": [ 9925 ],
            "I0": [ 12566 ],
            "COUT": [ 9907 ],
            "CIN": [ 9943 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9941 ],
            "F": [ 9938 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9931 ],
            "I1": [ 9939 ],
            "I0": [ 9938 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9934 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9933 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9930 ],
            "I1": [ 9934 ],
            "I0": [ 9933 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 9927 ],
            "I1": [ 9931 ],
            "I0": [ 9930 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 9923 ],
            "I1": [ 9928 ],
            "I0": [ 9927 ]
          }
        },
        "pwm.tick_counter_DFF_Q_18": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9925 ],
            "D": [ 9923 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 9463 ],
            "I0": [ 9905 ],
            "F": [ 9919 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9905 ],
            "F": [ 9918 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9911 ],
            "I1": [ 9919 ],
            "I0": [ 9918 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9914 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9913 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9910 ],
            "I1": [ 9914 ],
            "I0": [ 9913 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 9892 ],
            "I1": [ 9911 ],
            "I0": [ 9910 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9905 ],
            "F": [ 9903 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y8/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 9905 ],
            "I3": [ 12565 ],
            "I1": [ 9889 ],
            "I0": [ 12566 ],
            "COUT": [ 9871 ],
            "CIN": [ 9907 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9905 ],
            "F": [ 9902 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9895 ],
            "I1": [ 9903 ],
            "I0": [ 9902 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9898 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9897 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9894 ],
            "I1": [ 9898 ],
            "I0": [ 9897 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 9891 ],
            "I1": [ 9895 ],
            "I0": [ 9894 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 9887 ],
            "I1": [ 9892 ],
            "I0": [ 9891 ]
          }
        },
        "pwm.tick_counter_DFF_Q_17": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9889 ],
            "D": [ 9887 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 9869 ],
            "I0": [ 9463 ],
            "F": [ 9883 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9869 ],
            "F": [ 9882 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9875 ],
            "I1": [ 9883 ],
            "I0": [ 9882 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9878 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9877 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9874 ],
            "I1": [ 9878 ],
            "I0": [ 9877 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 9856 ],
            "I1": [ 9875 ],
            "I0": [ 9874 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9869 ],
            "F": [ 9867 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y8/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 9869 ],
            "I3": [ 12565 ],
            "I1": [ 9853 ],
            "I0": [ 12566 ],
            "COUT": [ 9835 ],
            "CIN": [ 9871 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9869 ],
            "F": [ 9866 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9859 ],
            "I1": [ 9867 ],
            "I0": [ 9866 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9862 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9861 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9858 ],
            "I1": [ 9862 ],
            "I0": [ 9861 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 9855 ],
            "I1": [ 9859 ],
            "I0": [ 9858 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 9851 ],
            "I1": [ 9856 ],
            "I0": [ 9855 ]
          }
        },
        "pwm.tick_counter_DFF_Q_16": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9853 ],
            "D": [ 9851 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 9833 ],
            "I0": [ 9463 ],
            "F": [ 9847 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9833 ],
            "F": [ 9846 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9839 ],
            "I1": [ 9847 ],
            "I0": [ 9846 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9842 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9841 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9838 ],
            "I1": [ 9842 ],
            "I0": [ 9841 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 9820 ],
            "I1": [ 9839 ],
            "I0": [ 9838 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9833 ],
            "F": [ 9831 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y8/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 9833 ],
            "I3": [ 12565 ],
            "I1": [ 9817 ],
            "I0": [ 12566 ],
            "COUT": [ 9799 ],
            "CIN": [ 9835 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9833 ],
            "F": [ 9830 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9823 ],
            "I1": [ 9831 ],
            "I0": [ 9830 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9826 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9825 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9822 ],
            "I1": [ 9826 ],
            "I0": [ 9825 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 9819 ],
            "I1": [ 9823 ],
            "I0": [ 9822 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 9815 ],
            "I1": [ 9820 ],
            "I0": [ 9819 ]
          }
        },
        "pwm.tick_counter_DFF_Q_15": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9817 ],
            "D": [ 9815 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 9797 ],
            "I0": [ 9463 ],
            "F": [ 9811 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9797 ],
            "F": [ 9810 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9803 ],
            "I1": [ 9811 ],
            "I0": [ 9810 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9806 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9805 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9802 ],
            "I1": [ 9806 ],
            "I0": [ 9805 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 9784 ],
            "I1": [ 9803 ],
            "I0": [ 9802 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9797 ],
            "F": [ 9795 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 9797 ],
            "I3": [ 12565 ],
            "I1": [ 9781 ],
            "I0": [ 12566 ],
            "COUT": [ 9763 ],
            "CIN": [ 9799 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9797 ],
            "F": [ 9794 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9787 ],
            "I1": [ 9795 ],
            "I0": [ 9794 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9790 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9789 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9786 ],
            "I1": [ 9790 ],
            "I0": [ 9789 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 9783 ],
            "I1": [ 9787 ],
            "I0": [ 9786 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 9779 ],
            "I1": [ 9784 ],
            "I0": [ 9783 ]
          }
        },
        "pwm.tick_counter_DFF_Q_14": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9781 ],
            "D": [ 9779 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 9761 ],
            "I0": [ 9463 ],
            "F": [ 9775 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9761 ],
            "F": [ 9774 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9767 ],
            "I1": [ 9775 ],
            "I0": [ 9774 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9770 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9769 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9766 ],
            "I1": [ 9770 ],
            "I0": [ 9769 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 9748 ],
            "I1": [ 9767 ],
            "I0": [ 9766 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9761 ],
            "F": [ 9759 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 9761 ],
            "I3": [ 12565 ],
            "I1": [ 9745 ],
            "I0": [ 12566 ],
            "COUT": [ 9727 ],
            "CIN": [ 9763 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9761 ],
            "F": [ 9758 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9751 ],
            "I1": [ 9759 ],
            "I0": [ 9758 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9754 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9753 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9750 ],
            "I1": [ 9754 ],
            "I0": [ 9753 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 9747 ],
            "I1": [ 9751 ],
            "I0": [ 9750 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 9743 ],
            "I1": [ 9748 ],
            "I0": [ 9747 ]
          }
        },
        "pwm.tick_counter_DFF_Q_13": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y5/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9745 ],
            "D": [ 9743 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 9725 ],
            "I0": [ 9463 ],
            "F": [ 9739 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9725 ],
            "F": [ 9738 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9731 ],
            "I1": [ 9739 ],
            "I0": [ 9738 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9734 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9733 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9730 ],
            "I1": [ 9734 ],
            "I0": [ 9733 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 9712 ],
            "I1": [ 9731 ],
            "I0": [ 9730 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9725 ],
            "F": [ 9723 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 9725 ],
            "I3": [ 12565 ],
            "I1": [ 9709 ],
            "I0": [ 12566 ],
            "COUT": [ 9691 ],
            "CIN": [ 9727 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9725 ],
            "F": [ 9722 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9715 ],
            "I1": [ 9723 ],
            "I0": [ 9722 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9718 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9717 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9714 ],
            "I1": [ 9718 ],
            "I0": [ 9717 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 9711 ],
            "I1": [ 9715 ],
            "I0": [ 9714 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 9707 ],
            "I1": [ 9712 ],
            "I0": [ 9711 ]
          }
        },
        "pwm.tick_counter_DFF_Q_12": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y11/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9709 ],
            "D": [ 9707 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 9689 ],
            "I0": [ 9463 ],
            "F": [ 9703 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9689 ],
            "F": [ 9702 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9695 ],
            "I1": [ 9703 ],
            "I0": [ 9702 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9698 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9697 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9694 ],
            "I1": [ 9698 ],
            "I0": [ 9697 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 9676 ],
            "I1": [ 9695 ],
            "I0": [ 9694 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9689 ],
            "F": [ 9687 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 9689 ],
            "I3": [ 12565 ],
            "I1": [ 9673 ],
            "I0": [ 12566 ],
            "COUT": [ 9654 ],
            "CIN": [ 9691 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9689 ],
            "F": [ 9686 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9679 ],
            "I1": [ 9687 ],
            "I0": [ 9686 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9682 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9681 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9678 ],
            "I1": [ 9682 ],
            "I0": [ 9681 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 9675 ],
            "I1": [ 9679 ],
            "I0": [ 9678 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 9671 ],
            "I1": [ 9676 ],
            "I0": [ 9675 ]
          }
        },
        "pwm.tick_counter_DFF_Q_11": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9673 ],
            "D": [ 9671 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9563 ],
            "I1": [ 9652 ],
            "I0": [ 9463 ],
            "F": [ 9667 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9652 ],
            "F": [ 9666 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9659 ],
            "I1": [ 9667 ],
            "I0": [ 9666 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9662 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9661 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9658 ],
            "I1": [ 9662 ],
            "I0": [ 9661 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 9639 ],
            "I1": [ 9659 ],
            "I0": [ 9658 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9652 ],
            "F": [ 9650 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y8/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12565 ],
            "SUM": [ 9652 ],
            "I3": [ 12565 ],
            "I1": [ 9636 ],
            "I0": [ 12566 ],
            "COUT": [ 9655 ],
            "CIN": [ 9654 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9652 ],
            "F": [ 9649 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9642 ],
            "I1": [ 9650 ],
            "I0": [ 9649 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9645 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9644 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9496 ],
            "O": [ 9641 ],
            "I1": [ 9645 ],
            "I0": [ 9644 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9429 ],
            "O": [ 9638 ],
            "I1": [ 9642 ],
            "I0": [ 9641 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9529 ],
            "O": [ 9634 ],
            "I1": [ 9639 ],
            "I0": [ 9638 ]
          }
        },
        "pwm.tick_counter_DFF_Q_10": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9636 ],
            "D": [ 9634 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9632 ],
            "D": [ 9630 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.tick_counter_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y6/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9628 ],
            "D": [ 9627 ],
            "CLK": [ 9410 ]
          }
        },
        "pwm.op_pin_DFFSE_Q_SET_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9595 ],
            "I0": [ 9563 ],
            "F": [ 9426 ]
          }
        },
        "pwm.op_pin_DFFSE_Q_SET_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9529 ],
            "I2": [ 9429 ],
            "I1": [ 9496 ],
            "I0": [ 9463 ],
            "F": [ 9425 ]
          }
        },
        "pwm.op_pin_DFFSE_Q_SET_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9429 ],
            "F": [ 9424 ]
          }
        },
        "pwm.op_pin_DFFSE_Q_SET_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9426 ],
            "O": [ 9422 ],
            "I1": [ 9425 ],
            "I0": [ 9424 ]
          }
        },
        "pwm.op_pin_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:210.1-221.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 9422 ],
            "Q": [ 9297 ],
            "D": [ 12566 ],
            "CLK": [ 9410 ],
            "CE": [ 9413 ]
          }
        },
        "pwm.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y6/IOBA",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:2.16-2.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9410 ],
            "I": [ 9200 ]
          }
        },
        "lfsr.reset_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X55Y29/IOBB",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:4.16-4.20",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9300 ],
            "I": [ 9199 ]
          }
        },
        "lfsr.DATA_DFFP_Q_8": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "PRESET": "input",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9351 ],
            "PRESET": [ 9300 ],
            "D": [ 9363 ],
            "CLK": [ 9304 ]
          }
        },
        "lfsr.DATA_DFFP_Q_7": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y2/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "PRESET": "input",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9402 ],
            "PRESET": [ 9300 ],
            "D": [ 9356 ],
            "CLK": [ 9304 ]
          }
        },
        "lfsr.DATA_DFFP_Q_6": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "PRESET": "input",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9397 ],
            "PRESET": [ 9300 ],
            "D": [ 9395 ],
            "CLK": [ 9304 ]
          }
        },
        "lfsr.DATA_DFFP_Q_5": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y2/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "PRESET": "input",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9333 ],
            "PRESET": [ 9300 ],
            "D": [ 9345 ],
            "CLK": [ 9304 ]
          }
        },
        "lfsr.DATA_DFFP_Q_4": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y1/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "PRESET": "input",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9388 ],
            "PRESET": [ 9300 ],
            "D": [ 9338 ],
            "CLK": [ 9304 ]
          }
        },
        "lfsr.DATA_DFFP_Q_3": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y1/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "PRESET": "input",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9323 ],
            "PRESET": [ 9300 ],
            "D": [ 9388 ],
            "CLK": [ 9304 ]
          }
        },
        "lfsr.DATA_DFFP_Q_2": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "PRESET": "input",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9383 ],
            "PRESET": [ 9300 ],
            "D": [ 9328 ],
            "CLK": [ 9304 ]
          }
        },
        "lfsr.DATA_DFFP_Q_1": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "PRESET": "input",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9377 ],
            "PRESET": [ 9300 ],
            "D": [ 9311 ],
            "CLK": [ 9304 ]
          }
        },
        "lfsr.DATA_DFFP_Q": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "PRESET": "input",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9370 ],
            "PRESET": [ 9300 ],
            "D": [ 9368 ],
            "CLK": [ 9304 ]
          }
        },
        "lfsr.DATA_DFFC_Q_6": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 9363 ],
            "D": [ 9361 ],
            "CLK": [ 9304 ],
            "CLEAR": [ 9300 ]
          }
        },
        "lfsr.DATA_DFFC_Q_5": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 9356 ],
            "D": [ 9351 ],
            "CLK": [ 9304 ],
            "CLEAR": [ 9300 ]
          }
        },
        "lfsr.DATA_DFFC_Q_4": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y2/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 9345 ],
            "D": [ 9343 ],
            "CLK": [ 9304 ],
            "CLEAR": [ 9300 ]
          }
        },
        "lfsr.DATA_DFFC_Q_3": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y2/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 9338 ],
            "D": [ 9333 ],
            "CLK": [ 9304 ],
            "CLEAR": [ 9300 ]
          }
        },
        "lfsr.DATA_DFFC_Q_2": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y1/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 9328 ],
            "D": [ 9323 ],
            "CLK": [ 9304 ],
            "CLEAR": [ 9300 ]
          }
        },
        "lfsr.DATA_DFFC_Q_1": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 9318 ],
            "D": [ 9316 ],
            "CLK": [ 9304 ],
            "CLEAR": [ 9300 ]
          }
        },
        "lfsr.DATA_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y3/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:166.1-196.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 9311 ],
            "D": [ 9309 ],
            "CLK": [ 9304 ],
            "CLEAR": [ 9300 ]
          }
        },
        "led0_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y50/IOBB",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:3.17-3.21",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9201 ],
            "I": [ 9297 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 12566 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 12565 ]
          }
        },
        "WS2812_TX_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X26Y0/IOBB",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:5.17-5.26",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9198 ],
            "I": [ 9204 ]
          }
        }
      },
      "netnames": {
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12590 ] ,
          "attributes": {
            "ROUTING": "X6Y8/COUT0;;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 12589 ] ,
          "attributes": {
            "ROUTING": "X6Y7/COUT2;;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12588 ] ,
          "attributes": {
            "ROUTING": "X1Y7/COUT0;;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 12587 ] ,
          "attributes": {
            "ROUTING": "X12Y7/COUT2;;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12586 ] ,
          "attributes": {
            "ROUTING": "X7Y7/COUT0;;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_8_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12584 ] ,
          "attributes": {
            "ROUTING": "X1Y6/COUT0;;1"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_6_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12583 ] ,
          "attributes": {
            "ROUTING": "X2Y4/COUT0;;1"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_4_D_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12581 ] ,
          "attributes": {
            "ROUTING": "X7Y3/COUT0;;1"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 12579 ] ,
          "attributes": {
            "ROUTING": "X8Y1/CIN0;;1"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12578 ] ,
          "attributes": {
            "ROUTING": "X7Y1/COUT0;;1"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12576 ] ,
          "attributes": {
            "ROUTING": "X9Y3/COUT0;;1"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12574 ] ,
          "attributes": {
            "ROUTING": "X5Y2/COUT0;;1"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 12573 ] ,
          "attributes": {
            "ROUTING": "X8Y4/COUT4;;1"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12572 ] ,
          "attributes": {
            "ROUTING": "X8Y4/COUT0;;1"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 12571 ] ,
          "attributes": {
            "ROUTING": "X8Y2/COUT4;;1"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12570 ] ,
          "attributes": {
            "ROUTING": "X8Y2/COUT0;;1"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12545 ] ,
          "attributes": {
            "ROUTING": "X9Y1/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12544 ] ,
          "attributes": {
            "ROUTING": "X9Y1/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12540 ] ,
          "attributes": {
            "ROUTING": "X9Y1/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12539 ] ,
          "attributes": {
            "ROUTING": "X9Y1/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12537 ] ,
          "attributes": {
            "ROUTING": "X9Y1/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12536 ] ,
          "attributes": {
            "ROUTING": "X9Y1/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12532 ] ,
          "attributes": {
            "ROUTING": "X9Y1/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12531 ] ,
          "attributes": {
            "ROUTING": "X9Y1/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12527 ] ,
          "attributes": {
            "ROUTING": "X9Y1/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12526 ] ,
          "attributes": {
            "ROUTING": "X9Y1/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12524 ] ,
          "attributes": {
            "ROUTING": "X9Y1/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12523 ] ,
          "attributes": {
            "ROUTING": "X9Y1/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 12521 ] ,
          "attributes": {
            "ROUTING": "X9Y1/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "ws2812.tx_DFFRE_Q_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 12520 ] ,
          "attributes": {
            "ROUTING": "X9Y1/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "ws2812.tx_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 12517 ] ,
          "attributes": {
            "ROUTING": "X8Y1/OF30;;1;X9Y1/S100;X9Y1/S100/OF3;1;X9Y2/E200;X9Y2/E200/S101;1;X10Y2/D4;X10Y2/D4/E201;1;X10Y2/XD4;X10Y2/XD4/D4;1"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12513 ] ,
          "attributes": {
            "ROUTING": "X9Y2/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12512 ] ,
          "attributes": {
            "ROUTING": "X9Y2/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12508 ] ,
          "attributes": {
            "ROUTING": "X9Y2/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12507 ] ,
          "attributes": {
            "ROUTING": "X9Y2/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12505 ] ,
          "attributes": {
            "ROUTING": "X9Y2/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12504 ] ,
          "attributes": {
            "ROUTING": "X9Y2/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12500 ] ,
          "attributes": {
            "ROUTING": "X9Y2/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12499 ] ,
          "attributes": {
            "ROUTING": "X9Y2/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12495 ] ,
          "attributes": {
            "ROUTING": "X9Y2/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12494 ] ,
          "attributes": {
            "ROUTING": "X9Y2/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12492 ] ,
          "attributes": {
            "ROUTING": "X9Y2/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12491 ] ,
          "attributes": {
            "ROUTING": "X9Y2/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 12489 ] ,
          "attributes": {
            "ROUTING": "X9Y2/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 12488 ] ,
          "attributes": {
            "ROUTING": "X9Y2/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12484 ] ,
          "attributes": {
            "ROUTING": "X6Y2/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12483 ] ,
          "attributes": {
            "ROUTING": "X6Y2/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12479 ] ,
          "attributes": {
            "ROUTING": "X6Y2/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12478 ] ,
          "attributes": {
            "ROUTING": "X6Y2/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12476 ] ,
          "attributes": {
            "ROUTING": "X6Y2/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12475 ] ,
          "attributes": {
            "ROUTING": "X6Y2/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12471 ] ,
          "attributes": {
            "ROUTING": "X6Y2/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12470 ] ,
          "attributes": {
            "ROUTING": "X6Y2/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12466 ] ,
          "attributes": {
            "ROUTING": "X6Y2/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12465 ] ,
          "attributes": {
            "ROUTING": "X6Y2/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12463 ] ,
          "attributes": {
            "ROUTING": "X6Y2/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12462 ] ,
          "attributes": {
            "ROUTING": "X6Y2/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 12460 ] ,
          "attributes": {
            "ROUTING": "X6Y2/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 12459 ] ,
          "attributes": {
            "ROUTING": "X6Y2/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12455 ] ,
          "attributes": {
            "ROUTING": "X7Y2/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12454 ] ,
          "attributes": {
            "ROUTING": "X7Y2/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12450 ] ,
          "attributes": {
            "ROUTING": "X7Y2/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12449 ] ,
          "attributes": {
            "ROUTING": "X7Y2/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12447 ] ,
          "attributes": {
            "ROUTING": "X7Y2/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12446 ] ,
          "attributes": {
            "ROUTING": "X7Y2/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12442 ] ,
          "attributes": {
            "ROUTING": "X7Y2/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12441 ] ,
          "attributes": {
            "ROUTING": "X7Y2/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12437 ] ,
          "attributes": {
            "ROUTING": "X7Y2/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12436 ] ,
          "attributes": {
            "ROUTING": "X7Y2/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12434 ] ,
          "attributes": {
            "ROUTING": "X7Y2/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12433 ] ,
          "attributes": {
            "ROUTING": "X7Y2/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 12431 ] ,
          "attributes": {
            "ROUTING": "X7Y2/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 12430 ] ,
          "attributes": {
            "ROUTING": "X7Y2/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 12428 ] ,
          "attributes": {
            "ROUTING": "X5Y2/OF30;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 12427 ] ,
          "attributes": {
            "ROUTING": "X6Y2/OF30;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 12425 ] ,
          "attributes": {
            "ROUTING": "X6Y2/OF7;;1;X6Y2/W130;X6Y2/W130/OF7;1;X5Y2/A5;X5Y2/A5/W131;1;X5Y2/XD5;X5Y2/XD5/A5;1"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12421 ] ,
          "attributes": {
            "ROUTING": "X5Y1/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12420 ] ,
          "attributes": {
            "ROUTING": "X5Y1/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12416 ] ,
          "attributes": {
            "ROUTING": "X5Y1/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12415 ] ,
          "attributes": {
            "ROUTING": "X5Y1/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12413 ] ,
          "attributes": {
            "ROUTING": "X5Y1/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12412 ] ,
          "attributes": {
            "ROUTING": "X5Y1/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12408 ] ,
          "attributes": {
            "ROUTING": "X5Y1/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12407 ] ,
          "attributes": {
            "ROUTING": "X5Y1/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12403 ] ,
          "attributes": {
            "ROUTING": "X5Y1/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12402 ] ,
          "attributes": {
            "ROUTING": "X5Y1/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12400 ] ,
          "attributes": {
            "ROUTING": "X5Y1/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12399 ] ,
          "attributes": {
            "ROUTING": "X5Y1/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 12397 ] ,
          "attributes": {
            "ROUTING": "X5Y1/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 12396 ] ,
          "attributes": {
            "ROUTING": "X5Y1/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12392 ] ,
          "attributes": {
            "ROUTING": "X6Y1/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12391 ] ,
          "attributes": {
            "ROUTING": "X6Y1/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12387 ] ,
          "attributes": {
            "ROUTING": "X6Y1/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12386 ] ,
          "attributes": {
            "ROUTING": "X6Y1/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12384 ] ,
          "attributes": {
            "ROUTING": "X6Y1/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12383 ] ,
          "attributes": {
            "ROUTING": "X6Y1/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12379 ] ,
          "attributes": {
            "ROUTING": "X6Y1/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12378 ] ,
          "attributes": {
            "ROUTING": "X6Y1/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12374 ] ,
          "attributes": {
            "ROUTING": "X6Y1/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12373 ] ,
          "attributes": {
            "ROUTING": "X6Y1/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12371 ] ,
          "attributes": {
            "ROUTING": "X6Y1/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12370 ] ,
          "attributes": {
            "ROUTING": "X6Y1/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 12368 ] ,
          "attributes": {
            "ROUTING": "X6Y1/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 12367 ] ,
          "attributes": {
            "ROUTING": "X6Y1/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 12365 ] ,
          "attributes": {
            "ROUTING": "X4Y1/OF30;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 12364 ] ,
          "attributes": {
            "ROUTING": "X5Y1/OF30;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 12362 ] ,
          "attributes": {
            "ROUTING": "X5Y1/OF7;;1;X5Y1/SN20;X5Y1/SN20/OF7;1;X5Y2/B4;X5Y2/B4/S121;1;X5Y2/XD4;X5Y2/XD4/B4;1"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12358 ] ,
          "attributes": {
            "ROUTING": "X2Y2/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12357 ] ,
          "attributes": {
            "ROUTING": "X2Y2/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12353 ] ,
          "attributes": {
            "ROUTING": "X2Y2/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12352 ] ,
          "attributes": {
            "ROUTING": "X2Y2/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12350 ] ,
          "attributes": {
            "ROUTING": "X2Y2/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12349 ] ,
          "attributes": {
            "ROUTING": "X2Y2/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12345 ] ,
          "attributes": {
            "ROUTING": "X2Y2/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12344 ] ,
          "attributes": {
            "ROUTING": "X2Y2/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12340 ] ,
          "attributes": {
            "ROUTING": "X2Y2/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12339 ] ,
          "attributes": {
            "ROUTING": "X2Y2/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12337 ] ,
          "attributes": {
            "ROUTING": "X2Y2/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12336 ] ,
          "attributes": {
            "ROUTING": "X2Y2/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 12334 ] ,
          "attributes": {
            "ROUTING": "X2Y2/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 12333 ] ,
          "attributes": {
            "ROUTING": "X2Y2/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12329 ] ,
          "attributes": {
            "ROUTING": "X3Y2/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12328 ] ,
          "attributes": {
            "ROUTING": "X3Y2/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12324 ] ,
          "attributes": {
            "ROUTING": "X3Y2/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12323 ] ,
          "attributes": {
            "ROUTING": "X3Y2/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12321 ] ,
          "attributes": {
            "ROUTING": "X3Y2/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12320 ] ,
          "attributes": {
            "ROUTING": "X3Y2/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12316 ] ,
          "attributes": {
            "ROUTING": "X3Y2/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12315 ] ,
          "attributes": {
            "ROUTING": "X3Y2/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12311 ] ,
          "attributes": {
            "ROUTING": "X3Y2/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12310 ] ,
          "attributes": {
            "ROUTING": "X3Y2/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12308 ] ,
          "attributes": {
            "ROUTING": "X3Y2/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12307 ] ,
          "attributes": {
            "ROUTING": "X3Y2/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 12305 ] ,
          "attributes": {
            "ROUTING": "X3Y2/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 12304 ] ,
          "attributes": {
            "ROUTING": "X3Y2/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12299 ] ,
          "attributes": {
            "ROUTING": "X4Y2/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12298 ] ,
          "attributes": {
            "ROUTING": "X4Y2/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12294 ] ,
          "attributes": {
            "ROUTING": "X4Y2/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12293 ] ,
          "attributes": {
            "ROUTING": "X4Y2/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12291 ] ,
          "attributes": {
            "ROUTING": "X4Y2/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12290 ] ,
          "attributes": {
            "ROUTING": "X4Y2/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12286 ] ,
          "attributes": {
            "ROUTING": "X4Y2/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12285 ] ,
          "attributes": {
            "ROUTING": "X4Y2/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12281 ] ,
          "attributes": {
            "ROUTING": "X4Y2/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12280 ] ,
          "attributes": {
            "ROUTING": "X4Y2/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12278 ] ,
          "attributes": {
            "ROUTING": "X4Y2/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12277 ] ,
          "attributes": {
            "ROUTING": "X4Y2/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 12275 ] ,
          "attributes": {
            "ROUTING": "X4Y2/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 12274 ] ,
          "attributes": {
            "ROUTING": "X4Y2/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 12272 ] ,
          "attributes": {
            "ROUTING": "X2Y2/OF30;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 12271 ] ,
          "attributes": {
            "ROUTING": "X3Y2/OF30;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12267 ] ,
          "attributes": {
            "ROUTING": "X1Y1/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12266 ] ,
          "attributes": {
            "ROUTING": "X1Y1/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12262 ] ,
          "attributes": {
            "ROUTING": "X4Y1/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12261 ] ,
          "attributes": {
            "ROUTING": "X4Y1/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 12257 ] ,
          "attributes": {
            "ROUTING": "X4Y1/SEL2;X4Y1/SEL2/X07;1;X1Y1/OF0;;1;X1Y1/E100;X1Y1/E100/OF0;1;X2Y1/E240;X2Y1/E240/E101;1;X4Y1/X07;X4Y1/X07/E242;1;X4Y1/SEL0;X4Y1/SEL0/X07;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12256 ] ,
          "attributes": {
            "ROUTING": "X4Y1/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12255 ] ,
          "attributes": {
            "ROUTING": "X4Y1/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 12253 ] ,
          "attributes": {
            "ROUTING": "X3Y2/OF7;;1;X3Y2/SN20;X3Y2/SN20/OF7;1;X3Y1/E260;X3Y1/E260/N121;1;X4Y1/X03;X4Y1/X03/E261;1;X4Y1/SEL1;X4Y1/SEL1/X03;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12252 ] ,
          "attributes": {
            "ROUTING": "X4Y1/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12251 ] ,
          "attributes": {
            "ROUTING": "X4Y1/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12246 ] ,
          "attributes": {
            "ROUTING": "X1Y2/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12245 ] ,
          "attributes": {
            "ROUTING": "X1Y2/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12241 ] ,
          "attributes": {
            "ROUTING": "X1Y2/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12240 ] ,
          "attributes": {
            "ROUTING": "X1Y2/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12238 ] ,
          "attributes": {
            "ROUTING": "X1Y2/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12237 ] ,
          "attributes": {
            "ROUTING": "X1Y2/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12233 ] ,
          "attributes": {
            "ROUTING": "X1Y2/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12232 ] ,
          "attributes": {
            "ROUTING": "X1Y2/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12228 ] ,
          "attributes": {
            "ROUTING": "X1Y2/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12227 ] ,
          "attributes": {
            "ROUTING": "X1Y2/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12225 ] ,
          "attributes": {
            "ROUTING": "X1Y2/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12224 ] ,
          "attributes": {
            "ROUTING": "X1Y2/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 12222 ] ,
          "attributes": {
            "ROUTING": "X1Y2/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 12221 ] ,
          "attributes": {
            "ROUTING": "X1Y2/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_O[5]": {
          "hide_name": 0,
          "bits": [ 12219 ] ,
          "attributes": {
            "ROUTING": "X2Y2/SEL1;X2Y2/SEL1/X01;1;X4Y1/F6;;1;X4Y1/W830;X4Y1/W830/F6;1;X3Y1/W100;X3Y1/W100/E838;1;X2Y1/S200;X2Y1/S200/W101;1;X2Y2/X01;X2Y2/X01/S201;1;X2Y2/SEL5;X2Y2/SEL5/X01;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12213 ] ,
          "attributes": {
            "ROUTING": "X2Y1/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12212 ] ,
          "attributes": {
            "ROUTING": "X2Y1/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12208 ] ,
          "attributes": {
            "ROUTING": "X2Y1/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12207 ] ,
          "attributes": {
            "ROUTING": "X2Y1/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12205 ] ,
          "attributes": {
            "ROUTING": "X2Y1/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12204 ] ,
          "attributes": {
            "ROUTING": "X2Y1/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12200 ] ,
          "attributes": {
            "ROUTING": "X2Y1/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12199 ] ,
          "attributes": {
            "ROUTING": "X2Y1/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12195 ] ,
          "attributes": {
            "ROUTING": "X2Y1/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12194 ] ,
          "attributes": {
            "ROUTING": "X2Y1/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12192 ] ,
          "attributes": {
            "ROUTING": "X2Y1/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12191 ] ,
          "attributes": {
            "ROUTING": "X2Y1/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 12189 ] ,
          "attributes": {
            "ROUTING": "X2Y1/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 12188 ] ,
          "attributes": {
            "ROUTING": "X2Y1/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12184 ] ,
          "attributes": {
            "ROUTING": "X3Y1/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12183 ] ,
          "attributes": {
            "ROUTING": "X3Y1/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12179 ] ,
          "attributes": {
            "ROUTING": "X3Y1/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12178 ] ,
          "attributes": {
            "ROUTING": "X3Y1/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12176 ] ,
          "attributes": {
            "ROUTING": "X3Y1/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12175 ] ,
          "attributes": {
            "ROUTING": "X3Y1/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12171 ] ,
          "attributes": {
            "ROUTING": "X3Y1/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12170 ] ,
          "attributes": {
            "ROUTING": "X3Y1/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12166 ] ,
          "attributes": {
            "ROUTING": "X3Y1/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12165 ] ,
          "attributes": {
            "ROUTING": "X3Y1/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12163 ] ,
          "attributes": {
            "ROUTING": "X3Y1/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12162 ] ,
          "attributes": {
            "ROUTING": "X3Y1/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 12160 ] ,
          "attributes": {
            "ROUTING": "X3Y1/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 12159 ] ,
          "attributes": {
            "ROUTING": "X3Y1/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_O[6]": {
          "hide_name": 0,
          "bits": [ 12157 ] ,
          "attributes": {
            "ROUTING": "X2Y1/OF7;;1;X2Y1/S270;X2Y1/S270/OF7;1;X2Y2/X04;X2Y2/X04/S271;1;X2Y2/SEL3;X2Y2/SEL3/X04;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I1": {
          "hide_name": 0,
          "bits": [ 12156 ] ,
          "attributes": {
            "ROUTING": "X1Y1/OF30;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_I0": {
          "hide_name": 0,
          "bits": [ 12155 ] ,
          "attributes": {
            "ROUTING": "X2Y1/OF30;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 12151 ] ,
          "attributes": {
            "ROUTING": "X1Y1/X05;X1Y1/X05/Q2;1;X1Y1/B6;X1Y1/B6/X05;1;X1Y2/SEL1;X1Y2/SEL1/S261;1;X1Y1/Q2;;1;X1Y1/E130;X1Y1/E130/Q2;1;X1Y1/S260;X1Y1/S260/E130;1;X1Y2/SEL5;X1Y2/SEL5/S261;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT6_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_S0[6]": {
          "hide_name": 0,
          "bits": [ 12149 ] ,
          "attributes": {
            "ROUTING": "X4Y1/W100;X4Y1/W100/Q4;1;X4Y1/S230;X4Y1/S230/W100;1;X4Y2/X02;X4Y2/X02/S231;1;X4Y2/SEL3;X4Y2/SEL3/X02;1;X4Y1/S130;X4Y1/S130/Q4;1;X4Y2/W230;X4Y2/W230/S131;1;X3Y2/X02;X3Y2/X02/W231;1;X3Y2/SEL3;X3Y2/SEL3/X02;1;X4Y1/Q4;;1;X4Y1/SN20;X4Y1/SN20/Q4;1;X4Y2/E220;X4Y2/E220/S121;1;X5Y2/X01;X5Y2/X01/E221;1;X5Y2/A7;X5Y2/A7/X01;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 12147 ] ,
          "attributes": {
            "ROUTING": "X4Y3/N210;X4Y3/N210/Q1;1;X4Y1/A5;X4Y1/A5/N212;1;X2Y2/C1;X2Y2/C1/W242;1;X4Y3/Q1;;1;X4Y3/N100;X4Y3/N100/Q1;1;X4Y2/W240;X4Y2/W240/N101;1;X2Y2/C0;X2Y2/C0/W242;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0_MUX2_LUT8_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 12145 ] ,
          "attributes": {
            "ROUTING": "X2Y2/D0;X2Y2/D0/S260;1;X2Y2/E210;X2Y2/E210/W818;1;X4Y2/S210;X4Y2/S210/E212;1;X4Y3/E210;X4Y3/E210/S211;1;X4Y3/A1;X4Y3/A1/E210;1;X10Y2/Q2;;1;X10Y2/W810;X10Y2/W810/Q2;1;X2Y2/W130;X2Y2/W130/W818;1;X1Y2/W830;X1Y2/W830/W131;1;X2Y2/S260;X2Y2/S260/E834;1;X2Y2/D1;X2Y2/D1/S260;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F[6]": {
          "hide_name": 0,
          "bits": [ 12144 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F1;;1;X4Y3/XD1;X4Y3/XD1/F1;1"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F_LUT2_F_I0[7]": {
          "hide_name": 0,
          "bits": [ 12142 ] ,
          "attributes": {
            "ROUTING": "X8Y0/W260;X8Y0/W260/S834;1;X6Y0/W260;X6Y0/W260/W262;1;X4Y0/W830;X4Y0/W830/W262;1;X3Y0/W100;X3Y0/W100/E838;1;X2Y0/N240;X2Y0/N240/W101;1;X2Y1/SEL7;X2Y1/SEL7/S242;1;X8Y3/Q5;;1;X8Y3/N830;X8Y3/N830/Q5;1;X8Y0/E250;X8Y0/E250/S834;1;X10Y0/N250;X10Y0/N250/E252;1;X10Y1/A0;X10Y1/A0/S252;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 12140 ] ,
          "attributes": {
            "ROUTING": "X1Y1/X06;X1Y1/X06/Q3;1;X1Y1/A4;X1Y1/A4/X06;1;X1Y2/D4;X1Y2/D4/W270;1;X1Y2/W270;X1Y2/W270/S131;1;X1Y2/D5;X1Y2/D5/W270;1;X1Y2/D3;X1Y2/D3/S121;1;X1Y2/D1;X1Y2/D1/E270;1;X1Y2/D6;X1Y2/D6/W260;1;X1Y2/W260;X1Y2/W260/S121;1;X1Y2/D7;X1Y2/D7/W260;1;X1Y1/SN20;X1Y1/SN20/Q3;1;X1Y2/D2;X1Y2/D2/S121;1;X1Y1/Q3;;1;X1Y1/S130;X1Y1/S130/Q3;1;X1Y2/E270;X1Y2/E270/S131;1;X1Y2/D0;X1Y2/D0/E270;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F[22]": {
          "hide_name": 0,
          "bits": [ 12139 ] ,
          "attributes": {
            "ROUTING": "X1Y1/F6;;1;X1Y1/C3;X1Y1/C3/F6;1;X1Y1/XD3;X1Y1/XD3/C3;1"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 12135 ] ,
          "attributes": {
            "ROUTING": "X4Y3/EW20;X4Y3/EW20/Q0;1;X5Y3/C7;X5Y3/C7/E121;1;X4Y3/Q0;;1;X4Y3/E200;X4Y3/E200/Q0;1;X6Y3/E800;X6Y3/E800/E202;1;X10Y3/N800;X10Y3/N800/E804;1;X10Y4/N230;X10Y4/N230/S808;1;X10Y3/B2;X10Y3/B2/N231;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12130 ] ,
          "attributes": {
            "ROUTING": "X4Y1/E260;X4Y1/E260/E838;1;X6Y1/E830;X6Y1/E830/E262;1;X10Y1/S250;X10Y1/S250/E834;1;X10Y2/B6;X10Y2/B6/S251;1;X1Y1/Q5;;1;X1Y1/E250;X1Y1/E250/Q5;1;X3Y1/W830;X3Y1/W830/E252;1;X4Y1/N250;X4Y1/N250/E838;1;X4Y1/B7;X4Y1/B7/N250;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 12127 ] ,
          "attributes": {
            "ROUTING": "X5Y3/F7;;1;X5Y3/W100;X5Y3/W100/F7;1;X4Y3/W200;X4Y3/W200/W101;1;X3Y3/D0;X3Y3/D0/W201;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 12126 ] ,
          "attributes": {
            "ROUTING": "X4Y1/F7;;1;X4Y1/EW20;X4Y1/EW20/F7;1;X3Y1/S260;X3Y1/S260/W121;1;X3Y3/C0;X3Y3/C0/S262;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 12125 ] ,
          "attributes": {
            "ROUTING": "X5Y3/F3;;1;X5Y3/W230;X5Y3/W230/F3;1;X3Y3/B0;X3Y3/B0/W232;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 12123 ] ,
          "attributes": {
            "ROUTING": "X1Y2/OF3;;1;X1Y2/E230;X1Y2/E230/OF3;1;X3Y2/S230;X3Y2/S230/E232;1;X3Y3/X08;X3Y3/X08/S231;1;X3Y3/SEL0;X3Y3/SEL0/X08;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12122 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12121 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 12118 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 12116 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 12115 ] ,
          "attributes": {
            "ROUTING": "X8Y2/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:128.25-128.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 12113 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 12112 ] ,
          "attributes": {
            "ROUTING": "X8Y2/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:128.25-128.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 12110 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 12109 ] ,
          "attributes": {
            "ROUTING": "X8Y2/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:128.25-128.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12105 ] ,
          "attributes": {
            "ROUTING": "X8Y1/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12104 ] ,
          "attributes": {
            "ROUTING": "X8Y1/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 12098 ] ,
          "attributes": {
            "ROUTING": "X6Y1/X01;X6Y1/X01/N202;1;X6Y1/SEL3;X6Y1/SEL3/X01;1;X8Y1/N800;X8Y1/N800/N202;1;X8Y2/E230;X8Y2/E230/S804;1;X9Y2/X02;X9Y2/X02/E231;1;X9Y2/SEL3;X9Y2/SEL3/X02;1;X7Y3/E200;X7Y3/E200/E202;1;X8Y3/N200;X8Y3/N200/E201;1;X8Y1/X03;X8Y1/X03/N202;1;X8Y1/A7;X8Y1/A7/X03;1;X6Y2/E200;X6Y2/E200/N201;1;X7Y2/X01;X7Y2/X01/E201;1;X7Y2/SEL3;X7Y2/SEL3/X01;1;X8Y1/A4;X8Y1/A4/S200;1;X5Y3/E200;X5Y3/E200/E202;1;X6Y3/N200;X6Y3/N200/E201;1;X6Y2/X01;X6Y2/X01/N201;1;X6Y2/SEL3;X6Y2/SEL3/X01;1;X7Y1/D7;X7Y1/D7/E202;1;X5Y1/X01;X5Y1/X01/N202;1;X5Y1/SEL3;X5Y1/SEL3/X01;1;X8Y1/S200;X8Y1/S200/E201;1;X8Y1/A5;X8Y1/A5/S200;1;X8Y1/X01;X8Y1/X01/E201;1;X8Y1/A6;X8Y1/A6/X01;1;X9Y1/SEL5;X9Y1/SEL5/X01;1;X3Y3/OF0;;1;X3Y3/E200;X3Y3/E200/OF0;1;X5Y3/N200;X5Y3/N200/E202;1;X5Y1/E200;X5Y1/E200/N202;1;X7Y1/E200;X7Y1/E200/E202;1;X9Y1/X01;X9Y1/X01/E202;1;X9Y1/SEL1;X9Y1/SEL1/X01;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 12092 ] ,
          "attributes": {
            "ROUTING": "X7Y2/SEL2;X7Y2/SEL2/X06;1;X6Y2/SEL0;X6Y2/SEL0/X08;1;X6Y2/SEL6;X6Y2/SEL6/X08;1;X5Y1/SEL2;X5Y1/SEL2/X06;1;X6Y1/SEL4;X6Y1/SEL4/X06;1;X6Y1/SEL6;X6Y1/SEL6/X06;1;X5Y1/SEL0;X5Y1/SEL0/X06;1;X9Y1/D6;X9Y1/D6/X02;1;X6Y1/SEL2;X6Y1/SEL2/X06;1;X8Y1/E210;X8Y1/E210/E212;1;X9Y1/X02;X9Y1/X02/E211;1;X9Y1/D4;X9Y1/D4/X02;1;X6Y1/X06;X6Y1/X06/E212;1;X6Y1/SEL0;X6Y1/SEL0/X06;1;X8Y1/SEL4;X8Y1/SEL4/X06;1;X8Y1/X06;X8Y1/X06/E212;1;X8Y1/SEL6;X8Y1/SEL6/X06;1;X9Y2/SEL0;X9Y2/SEL0/X05;1;X6Y2/SEL2;X6Y2/SEL2/X08;1;X6Y2/E210;X6Y2/E210/S211;1;X7Y2/X06;X7Y2/X06/E211;1;X7Y2/SEL0;X7Y2/SEL0/X06;1;X6Y2/X08;X6Y2/X08/S211;1;X6Y2/SEL4;X6Y2/SEL4/X08;1;X9Y2/SEL2;X9Y2/SEL2/X05;1;X5Y1/SEL6;X5Y1/SEL6/X06;1;X9Y2/SEL4;X9Y2/SEL4/X05;1;X7Y2/SEL4;X7Y2/SEL4/X06;1;X7Y2/SEL6;X7Y2/SEL6/X06;1;X6Y1/S210;X6Y1/S210/E212;1;X7Y1/B7;X7Y1/B7/E211;1;X6Y1/E210;X6Y1/E210/E212;1;X6Y1/E810;X6Y1/E810/E212;1;X10Y1/S220;X10Y1/S220/E814;1;X10Y2/W220;X10Y2/W220/S221;1;X9Y2/X05;X9Y2/X05/W221;1;X9Y2/SEL6;X9Y2/SEL6/X05;1;X4Y1/OF1;;1;X4Y1/E210;X4Y1/E210/OF1;1;X5Y1/X06;X5Y1/X06/E211;1;X5Y1/SEL4;X5Y1/SEL4/X06;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12090 ] ,
          "attributes": {
            "ROUTING": "X8Y1/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12089 ] ,
          "attributes": {
            "ROUTING": "X8Y1/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2[5]": {
          "hide_name": 0,
          "bits": [ 12084 ] ,
          "attributes": {
            "ROUTING": "X9Y2/SEL1;X9Y2/SEL1/X01;1;X7Y2/SEL1;X7Y2/SEL1/X04;1;X6Y2/SEL1;X6Y2/SEL1/X04;1;X7Y1/C7;X7Y1/C7/E242;1;X9Y1/SEL6;X9Y1/SEL6/X07;1;X6Y2/N250;X6Y2/N250/E251;1;X6Y1/X04;X6Y1/X04/N251;1;X6Y1/SEL1;X6Y1/SEL1/X04;1;X6Y2/X04;X6Y2/X04/E251;1;X6Y2/SEL5;X6Y2/SEL5/X04;1;X7Y2/E200;X7Y2/E200/E252;1;X9Y2/X01;X9Y2/X01/E202;1;X9Y2/SEL5;X9Y2/SEL5/X01;1;X3Y2/E250;X3Y2/E250/E111;1;X5Y2/E250;X5Y2/E250/E252;1;X7Y2/X04;X7Y2/X04/E252;1;X7Y2/SEL5;X7Y2/SEL5/X04;1;X9Y1/SEL4;X9Y1/SEL4/X07;1;X5Y1/SEL1;X5Y1/SEL1/X02;1;X9Y1/SEL0;X9Y1/SEL0/X07;1;X6Y1/X03;X6Y1/X03/E241;1;X6Y1/SEL5;X6Y1/SEL5/X03;1;X7Y1/E240;X7Y1/E240/E242;1;X9Y1/X07;X9Y1/X07/E242;1;X9Y1/SEL2;X9Y1/SEL2/X07;1;X5Y1/X02;X5Y1/X02/E212;1;X5Y1/SEL5;X5Y1/SEL5/X02;1;X1Y2/OF30;;1;X2Y2/EW10;X2Y2/EW10/OF3;1;X3Y2/N810;X3Y2/N810/E111;1;X3Y1/E210;X3Y1/E210/S814;1;X5Y1/E240;X5Y1/E240/E212;1;X7Y1/E250;X7Y1/E250/E242;1;X8Y1/X04;X8Y1/X04/E251;1;X8Y1/SEL5;X8Y1/SEL5/X04;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F[6]": {
          "hide_name": 0,
          "bits": [ 12082 ] ,
          "attributes": {
            "ROUTING": "X8Y1/OF5;;1;X8Y1/E250;X8Y1/E250/OF5;1;X9Y1/X04;X9Y1/X04/E251;1;X9Y1/SEL3;X9Y1/SEL3/X04;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 12081 ] ,
          "attributes": {
            "ROUTING": "X8Y1/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 12080 ] ,
          "attributes": {
            "ROUTING": "X8Y1/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 12078 ] ,
          "attributes": {
            "ROUTING": "X9Y1/A7;X9Y1/A7/W271;1;X10Y2/N820;X10Y2/N820/N121;1;X10Y1/W270;X10Y1/W270/S824;1;X9Y1/A6;X9Y1/A6/W271;1;X9Y1/A5;X9Y1/A5/X05;1;X10Y2/N220;X10Y2/N220/N121;1;X10Y1/W220;X10Y1/W220/N221;1;X9Y1/X05;X9Y1/X05/W221;1;X9Y1/A4;X9Y1/A4/X05;1;X10Y3/F6;;1;X10Y3/SN20;X10Y3/SN20/F6;1;X10Y4/B6;X10Y4/B6/S121;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 12076 ] ,
          "attributes": {
            "ROUTING": "X9Y1/B7;X9Y1/B7/N272;1;X9Y1/C5;X9Y1/C5/X06;1;X9Y1/C4;X9Y1/C4/X06;1;X9Y3/F7;;1;X9Y3/N270;X9Y3/N270/F7;1;X9Y1/X06;X9Y1/X06/N272;1;X9Y1/C6;X9Y1/C6/X06;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_I1": {
          "hide_name": 0,
          "bits": [ 12074 ] ,
          "attributes": {
            "ROUTING": "X8Y2/F5;;1;X8Y2/E100;X8Y2/E100/F5;1;X9Y2/S200;X9Y2/S200/E101;1;X9Y4/X05;X9Y4/X05/S202;1;X9Y4/B7;X9Y4/B7/X05;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:128.25-128.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 12073 ] ,
          "attributes": {
            "ROUTING": "X9Y4/F7;;1;X9Y4/SN20;X9Y4/SN20/F7;1;X9Y3/A7;X9Y3/A7/N121;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 12070 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 12068 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 12067 ] ,
          "attributes": {
            "ROUTING": "X8Y4/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:130.34-130.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 12065 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 12064 ] ,
          "attributes": {
            "ROUTING": "X8Y4/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:130.34-130.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 12062 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 12061 ] ,
          "attributes": {
            "ROUTING": "X8Y4/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:130.34-130.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12059 ] ,
          "attributes": {
            "ROUTING": "X7Y4/EW20;X7Y4/EW20/F1;1;X8Y4/C6;X8Y4/C6/E121;1;X9Y4/X06;X9Y4/X06/E211;1;X9Y4/C7;X9Y4/C7/X06;1;X7Y4/EW10;X7Y4/EW10/F1;1;X7Y4/F1;;1;X8Y4/E210;X8Y4/E210/E111;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 12058 ] ,
          "attributes": {
            "ROUTING": "X8Y4/F5;;1;X8Y4/W130;X8Y4/W130/F5;1;X8Y4/B6;X8Y4/B6/W130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.state_DFF_Q_2_D_MUX2_LUT5_O_S0_LUT2_I1_F[7]": {
          "hide_name": 0,
          "bits": [ 12054 ] ,
          "attributes": {
            "ROUTING": "X5Y2/N260;X5Y2/N260/F6;1;X5Y1/X03;X5Y1/X03/N261;1;X5Y1/SEL7;X5Y1/SEL7/X03;1;X5Y2/F6;;1;X5Y2/E260;X5Y2/E260/F6;1;X6Y2/X03;X6Y2/X03/E261;1;X6Y2/SEL7;X6Y2/SEL7/X03;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 12051 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 12046 ] ,
          "attributes": {
            "ROUTING": "X6Y2/N230;X6Y2/N230/E131;1;X6Y1/B3;X6Y1/B3/N231;1;X5Y2/E130;X5Y2/E130/F2;1;X6Y2/E230;X6Y2/E230/E131;1;X7Y2/B3;X7Y2/B3/E231;1;X6Y1/B1;X6Y1/B1/X07;1;X8Y1/B7;X8Y1/B7/X08;1;X9Y1/B5;X9Y1/B5/X08;1;X8Y1/B5;X8Y1/B5/X08;1;X8Y1/B6;X8Y1/B6/X08;1;X9Y2/B3;X9Y2/B3/E232;1;X7Y2/B6;X7Y2/B6/X05;1;X8Y1/B4;X8Y1/B4/X08;1;X7Y2/B1;X7Y2/B1/X05;1;X7Y1/X01;X7Y1/X01/N221;1;X7Y1/A7;X7Y1/A7/X01;1;X9Y2/B6;X9Y2/B6/E232;1;X6Y1/B0;X6Y1/B0/X07;1;X9Y1/B4;X9Y1/B4/X08;1;X9Y2/B0;X9Y2/B0/E232;1;X8Y2/N230;X8Y2/N230/E231;1;X7Y2/N220;X7Y2/N220/E222;1;X8Y1/X08;X8Y1/X08/N231;1;X9Y2/N230;X9Y2/N230/E232;1;X9Y1/X08;X9Y1/X08/N231;1;X9Y1/B6;X9Y1/B6/X08;1;X6Y2/N220;X6Y2/N220/E221;1;X6Y1/X07;X6Y1/X07/N221;1;X6Y1/B6;X6Y1/B6/X07;1;X7Y2/E230;X7Y2/E230/E222;1;X9Y2/B1;X9Y2/B1/E232;1;X5Y2/F2;;1;X5Y2/E220;X5Y2/E220/F2;1;X7Y2/X05;X7Y2/X05/E222;1;X7Y2/B0;X7Y2/B0/X05;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12044 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:115.27-115.43|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 12043 ] ,
          "attributes": {
            "ROUTING": "X5Y2/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:115.27-115.43|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 12041 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 12039 ] ,
          "attributes": {
            "ROUTING": "X5Y1/A3;X5Y1/A3/N210;1;X6Y1/B5;X6Y1/B5/E211;1;X5Y1/A1;X5Y1/A1/E210;1;X6Y1/B7;X6Y1/B7/E211;1;X5Y1/A0;X5Y1/A0/E210;1;X6Y1/C0;X6Y1/C0/X02;1;X6Y1/B4;X6Y1/B4/E211;1;X6Y1/C1;X6Y1/C1/X02;1;X5Y3/N810;X5Y3/N810/W814;1;X5Y0/E220;X5Y0/E220/S814;1;X6Y0/S220;X6Y0/S220/E221;1;X6Y1/C6;X6Y1/C6/S221;1;X5Y1/N210;X5Y1/N210/N212;1;X5Y1/A2;X5Y1/A2/N210;1;X5Y1/A7;X5Y1/A7/N212;1;X6Y1/X02;X6Y1/X02/E211;1;X6Y1/C3;X6Y1/C3/X02;1;X5Y1/A4;X5Y1/A4/N212;1;X5Y1/A5;X5Y1/A5/N212;1;X5Y1/A6;X5Y1/A6/N212;1;X9Y3/F2;;1;X9Y3/W810;X9Y3/W810/F2;1;X5Y3/N210;X5Y3/N210/W814;1;X5Y1/E210;X5Y1/E210/N212;1;X6Y1/B2;X6Y1/B2/E211;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 12038 ] ,
          "attributes": {
            "ROUTING": "X9Y3/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:116.37-116.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 12036 ] ,
          "attributes": {
            "ROUTING": "X9Y3/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:116.37-116.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12034 ] ,
          "attributes": {
            "ROUTING": "X9Y3/F3;;1;X9Y3/SN10;X9Y3/SN10/F3;1;X9Y4/B2;X9Y4/B2/S111;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 12032 ] ,
          "attributes": {
            "ROUTING": "X9Y4/F2;;1;X9Y4/XD2;X9Y4/XD2/F2;1"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12030 ] ,
          "attributes": {
            "ROUTING": "X9Y3/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:116.37-116.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_2_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12028 ] ,
          "attributes": {
            "ROUTING": "X9Y3/F4;;1;X9Y3/W130;X9Y3/W130/F4;1;X9Y3/B6;X9Y3/B6/W130;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 12026 ] ,
          "attributes": {
            "ROUTING": "X9Y3/F6;;1;X9Y3/S260;X9Y3/S260/F6;1;X9Y4/C3;X9Y4/C3/S261;1;X9Y4/XD3;X9Y4/XD3/C3;1"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_1_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 12024 ] ,
          "attributes": {
            "ROUTING": "X9Y2/B5;X9Y2/B5/X03;1;X9Y2/C3;X9Y2/C3/N241;1;X9Y2/E240;X9Y2/E240/N241;1;X9Y2/B7;X9Y2/B7/E240;1;X9Y2/C1;X9Y2/C1/W241;1;X9Y2/C0;X9Y2/C0/W241;1;X9Y2/B4;X9Y2/B4/X03;1;X10Y3/N100;X10Y3/N100/F0;1;X10Y2/W240;X10Y2/W240/N101;1;X9Y2/C6;X9Y2/C6/W241;1;X10Y3/F0;;1;X10Y3/W100;X10Y3/W100/F0;1;X9Y3/N240;X9Y3/N240/W101;1;X9Y2/X03;X9Y2/X03/N241;1;X9Y2/B2;X9Y2/B2/X03;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_1_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 12023 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:116.37-116.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_1_D_LUT3_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12021 ] ,
          "attributes": {
            "ROUTING": "X10Y3/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:116.37-116.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_2_D_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12020 ] ,
          "attributes": {
            "ROUTING": "X9Y3/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:116.37-116.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.state_DFF_Q_2_D_MUX2_LUT5_O_S0_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 12014 ] ,
          "attributes": {
            "ROUTING": "X9Y2/D6;X9Y2/D6/N262;1;X7Y2/X07;X7Y2/X07/W262;1;X7Y2/B7;X7Y2/B7/X07;1;X9Y2/W260;X9Y2/W260/N262;1;X7Y2/C3;X7Y2/C3/W262;1;X6Y1/D1;X6Y1/D1/X08;1;X6Y1/D6;X6Y1/D6/W201;1;X9Y4/N260;X9Y4/N260/F6;1;X9Y3/X05;X9Y3/X05/N261;1;X9Y3/C6;X9Y3/C6/X05;1;X9Y4/C2;X9Y4/C2/F6;1;X7Y2/X02;X7Y2/X02/W231;1;X7Y2/C0;X7Y2/C0/X02;1;X6Y1/X05;X6Y1/X05/W201;1;X6Y1/C5;X6Y1/C5/X05;1;X9Y2/C7;X9Y2/C7/N201;1;X7Y2/X03;X7Y2/X03/W262;1;X9Y2/C4;X9Y2/C4/N201;1;X8Y3/N130;X8Y3/N130/S838;1;X8Y2/W230;X8Y2/W230/N131;1;X7Y2/S230;X7Y2/S230/W231;1;X7Y2/C6;X7Y2/C6/S230;1;X9Y2/C5;X9Y2/C5/N201;1;X9Y1/W200;X9Y1/W200/N202;1;X7Y1/W200;X7Y1/W200/W202;1;X6Y1/D3;X6Y1/D3/W201;1;X7Y2/B4;X7Y2/B4/X03;1;X9Y2/D3;X9Y2/D3/N201;1;X6Y1/C4;X6Y1/C4/X08;1;X9Y4/S100;X9Y4/S100/F6;1;X9Y4/B1;X9Y4/B1/S100;1;X9Y4/N100;X9Y4/N100/F6;1;X9Y3/N200;X9Y3/N200/N101;1;X9Y2/D0;X9Y2/D0/N201;1;X6Y1/D0;X6Y1/D0/X08;1;X7Y2/B5;X7Y2/B5/X03;1;X9Y2/D1;X9Y2/D1/N201;1;X7Y2/C1;X7Y2/C1/X02;1;X9Y4/F6;;1;X9Y4/W130;X9Y4/W130/F6;1;X8Y4/N830;X8Y4/N830/W131;1;X8Y0/W250;X8Y0/W250/N834;1;X6Y0/N250;X6Y0/N250/W252;1;X6Y1/X08;X6Y1/X08/S252;1;X6Y1/C7;X6Y1/C7/X08;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_1_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 12012 ] ,
          "attributes": {
            "ROUTING": "X9Y3/F5;;1;X9Y3/S250;X9Y3/S250/F5;1;X9Y4/A1;X9Y4/A1/S251;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 12010 ] ,
          "attributes": {
            "ROUTING": "X9Y4/F1;;1;X9Y4/E210;X9Y4/E210/F1;1;X10Y4/B5;X10Y4/B5/E211;1;X10Y4/XD5;X10Y4/XD5/B5;1"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 12008 ] ,
          "attributes": {
            "ROUTING": "X8Y2/OF30;;1;X9Y2/E230;X9Y2/E230/OF3;1;X10Y2/B5;X10Y2/B5/E231;1;X10Y2/XD5;X10Y2/XD5/B5;1"
          }
        },
        "ws2812.tx_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 12007 ] ,
          "attributes": {
            "ROUTING": "X10Y2/W200;X10Y2/W200/N201;1;X8Y2/W800;X8Y2/W800/W202;1;X4Y2/N800;X4Y2/N800/W804;1;X4Y1/E230;X4Y1/E230/S804;1;X5Y1/S230;X5Y1/S230/E231;1;X5Y2/X08;X5Y2/X08/S231;1;X5Y2/CE2;X5Y2/CE2/X08;1;X10Y4/S100;X10Y4/S100/F6;1;X10Y4/W210;X10Y4/W210/S100;1;X9Y4/CE1;X9Y4/CE1/W211;1;X10Y4/X07;X10Y4/X07/F6;1;X10Y4/CE2;X10Y4/CE2/X07;1;X10Y4/F6;;1;X10Y4/N100;X10Y4/N100/F6;1;X10Y3/N200;X10Y3/N200/N101;1;X10Y2/X07;X10Y2/X07/N201;1;X10Y2/CE2;X10Y2/CE2/X07;1"
          }
        },
        "ws2812.state_DFF_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12003 ] ,
          "attributes": {
            "ROUTING": "X7Y3/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.state_DFF_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12002 ] ,
          "attributes": {
            "ROUTING": "X7Y3/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.state_DFF_Q_2_D_MUX2_LUT5_O_S0_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11999 ] ,
          "attributes": {
            "ROUTING": "X7Y4/F2;;1;X7Y4/E130;X7Y4/E130/F2;1;X8Y4/S230;X8Y4/S230/E131;1;X8Y4/C7;X8Y4/C7/S230;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.state_DFF_Q_2_D_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 11994 ] ,
          "attributes": {
            "ROUTING": "X8Y3/B7;X8Y3/B7/N271;1;X8Y4/F7;;1;X8Y4/N270;X8Y4/N270/F7;1;X8Y2/N220;X8Y2/N220/N272;1;X8Y1/X07;X8Y1/X07/N221;1;X8Y1/SEL2;X8Y1/SEL2/X07;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.state_DFF_Q_2_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11993 ] ,
          "attributes": {
            "ROUTING": "X8Y1/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.state_DFF_Q_2_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11992 ] ,
          "attributes": {
            "ROUTING": "X8Y1/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.state_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 11990 ] ,
          "attributes": {
            "ROUTING": "X8Y1/OF2;;1;X8Y1/S220;X8Y1/S220/OF2;1;X8Y2/E220;X8Y2/E220/S221;1;X10Y2/D0;X10Y2/D0/E222;1;X10Y2/XD0;X10Y2/XD0/D0;1"
          }
        },
        "ws2812.state_DFF_Q_1_D_LUT4_F_I2_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11987 ] ,
          "attributes": {
            "ROUTING": "X7Y4/F7;;1;X7Y4/N130;X7Y4/N130/F7;1;X7Y4/C6;X7Y4/C6/N130;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.state_DFF_Q_2_D_MUX2_LUT5_O_S0_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 11985 ] ,
          "attributes": {
            "ROUTING": "X8Y3/S130;X8Y3/S130/F7;1;X8Y4/E230;X8Y4/E230/S131;1;X9Y4/X02;X9Y4/X02/E231;1;X9Y4/C1;X9Y4/C1/X02;1;X7Y2/D6;X7Y2/D6/W201;1;X8Y3/W130;X8Y3/W130/F7;1;X7Y3/N230;X7Y3/N230/W131;1;X7Y2/B2;X7Y2/B2/N231;1;X7Y4/S100;X7Y4/S100/S838;1;X7Y3/N830;X7Y3/N830/W131;1;X7Y4/D5;X7Y4/D5/S100;1;X7Y2/D0;X7Y2/D0/N201;1;X7Y2/C5;X7Y2/C5/N201;1;X7Y2/C4;X7Y2/C4/N201;1;X7Y2/D1;X7Y2/D1/W201;1;X8Y3/W100;X8Y3/W100/F7;1;X7Y3/N200;X7Y3/N200/W101;1;X7Y2/C7;X7Y2/C7/N201;1;X8Y3/F7;;1;X8Y3/N100;X8Y3/N100/F7;1;X8Y2/W200;X8Y2/W200/N101;1;X7Y2/D3;X7Y2/D3/W201;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.state_DFF_Q_1_D_LUT4_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 11983 ] ,
          "attributes": {
            "ROUTING": "X7Y4/C5;X7Y4/C5/F6;1;X7Y4/F6;;1;X7Y4/N260;X7Y4/N260/F6;1;X7Y3/X05;X7Y3/X05/N261;1;X7Y3/SEL6;X7Y3/SEL6/X05;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.state[1]": {
          "hide_name": 0,
          "bits": [ 11977 ] ,
          "attributes": {
            "ROUTING": "X9Y2/A3;X9Y2/A3/X07;1;X9Y1/N230;X9Y1/N230/N222;1;X9Y0/W230;X9Y0/W230/N231;1;X8Y0/N230;X8Y0/N230/W231;1;X8Y1/B3;X8Y1/B3/S232;1;X9Y2/N270;X9Y2/N270/N272;1;X9Y1/W270;X9Y1/W270/N271;1;X7Y1/W270;X7Y1/W270/W272;1;X6Y1/A6;X6Y1/A6/W271;1;X8Y3/X01;X8Y3/X01/W222;1;X8Y3/A7;X8Y3/A7/X01;1;X9Y2/A7;X9Y2/A7/N232;1;X9Y3/X01;X9Y3/X01/W221;1;X9Y3/A6;X9Y3/A6/X01;1;X6Y1/N260;X6Y1/N260/N232;1;X6Y0/S270;X6Y0/S270/S262;1;X6Y1/A2;X6Y1/A2/S271;1;X9Y4/N230;X9Y4/N230/W131;1;X9Y2/A6;X9Y2/A6/N232;1;X9Y2/A0;X9Y2/A0/N272;1;X9Y2/A1;X9Y2/A1/N272;1;X10Y1/W260;X10Y1/W260/N262;1;X9Y2/A5;X9Y2/A5/X07;1;X6Y1/A1;X6Y1/A1/S271;1;X6Y1/A5;X6Y1/A5/N232;1;X10Y4/W130;X10Y4/W130/Q2;1;X9Y4/A2;X9Y4/A2/W131;1;X9Y2/A2;X9Y2/A2/X07;1;X6Y1/A7;X6Y1/A7/N232;1;X9Y2/X07;X9Y2/X07/N221;1;X9Y2/A4;X9Y2/A4/X07;1;X6Y1/A4;X6Y1/A4/N232;1;X8Y3/W230;X8Y3/W230/W222;1;X6Y3/N230;X6Y3/N230/W232;1;X10Y3/N260;X10Y3/N260/N121;1;X6Y1/A0;X6Y1/A0/W271;1;X9Y4/N270;X9Y4/N270/W131;1;X10Y3/W220;X10Y3/W220/N121;1;X9Y3/N220;X9Y3/N220/W221;1;X8Y1/W270;X8Y1/W270/W262;1;X6Y1/A3;X6Y1/A3/W272;1;X10Y4/Q2;;1;X10Y4/SN20;X10Y4/SN20/Q2;1;X10Y3/A6;X10Y3/A6/N121;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001",
            "onehot": "00000000000000000000000000000001"
          }
        },
        "ws2812.state_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 11975 ] ,
          "attributes": {
            "ROUTING": "X7Y4/F5;;1;X7Y4/E830;X7Y4/E830/F5;1;X11Y4/N830;X11Y4/N830/E834;1;X11Y3/S260;X11Y3/S260/S838;1;X11Y4/W260;X11Y4/W260/S261;1;X10Y4/C2;X10Y4/C2/W261;1;X10Y4/XD2;X10Y4/XD2/C2;1"
          }
        },
        "ws2812.state_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 11973 ] ,
          "attributes": {
            "ROUTING": "X7Y3/OF6;;1;X7Y3/SN20;X7Y3/SN20/OF6;1;X7Y4/E260;X7Y4/E260/S121;1;X9Y4/E260;X9Y4/E260/E262;1;X10Y4/C1;X10Y4/C1/E261;1;X10Y4/XD1;X10Y4/XD1/C1;1"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11971 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:123.40-123.55|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11969 ] ,
          "attributes": {
            "ROUTING": "X8Y3/F0;;1;X8Y3/E130;X8Y3/E130/F0;1;X9Y3/S270;X9Y3/S270/E131;1;X9Y4/B5;X9Y4/B5/S271;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1[0]": {
          "hide_name": 0,
          "bits": [ 11967 ] ,
          "attributes": {
            "ROUTING": "X8Y4/N260;X8Y4/N260/F6;1;X8Y2/X01;X8Y2/X01/N262;1;X8Y2/A7;X8Y2/A7/X01;1;X9Y4/N200;X9Y4/N200/E101;1;X9Y3/X07;X9Y3/X07/N201;1;X9Y3/B7;X9Y3/B7/X07;1;X8Y4/F6;;1;X8Y4/E100;X8Y4/E100/F6;1;X9Y4/E240;X9Y4/E240/E101;1;X9Y4/B6;X9Y4/B6/E240;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 11963 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "ws2812.tick_counter[1]": {
          "hide_name": 0,
          "bits": [ 11962 ] ,
          "attributes": {
            "ROUTING": "X7Y4/X03;X7Y4/X03/S242;1;X7Y4/A1;X7Y4/A1/X03;1;X7Y2/S240;X7Y2/S240/E242;1;X7Y4/C2;X7Y4/C2/S242;1;X9Y2/S240;X9Y2/S240/E824;1;X9Y3/X03;X9Y3/X03/S241;1;X9Y3/B2;X9Y3/B2/X03;1;X5Y2/E240;X5Y2/E240/Q4;1;X7Y2/N240;X7Y2/N240/E242;1;X7Y1/X05;X7Y1/X05/N241;1;X7Y1/B1;X7Y1/B1/X05;1;X5Y2/Q4;;1;X5Y2/E820;X5Y2/E820/Q4;1;X9Y2/S270;X9Y2/S270/E824;1;X9Y3/W270;X9Y3/W270/S271;1;X8Y3/X08;X8Y3/X08/W271;1;X8Y3/C4;X8Y3/C4/X08;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:92.11-92.23",
            "hdlname": "ws2812 tick_counter"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 11960 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "ws2812.tick_counter[2]": {
          "hide_name": 0,
          "bits": [ 11959 ] ,
          "attributes": {
            "ROUTING": "X8Y4/N220;X8Y4/N220/W221;1;X8Y2/X07;X8Y2/X07/N222;1;X8Y2/B1;X8Y2/B1/X07;1;X9Y3/W210;X9Y3/W210/S818;1;X8Y3/B4;X8Y3/B4/W211;1;X7Y4/N220;X7Y4/N220/W222;1;X7Y2/N230;X7Y2/N230/N222;1;X7Y1/B2;X7Y1/B2/N231;1;X9Y4/N810;X9Y4/N810/Q2;1;X9Y3/S130;X9Y3/S130/S818;1;X9Y3/B3;X9Y3/B3/S130;1;X8Y4/X05;X8Y4/X05/W221;1;X8Y4/B1;X8Y4/B1/X05;1;X9Y4/Q2;;1;X9Y4/W220;X9Y4/W220/Q2;1;X7Y4/X01;X7Y4/X01/W222;1;X7Y4/B2;X7Y4/B2/X01;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:92.11-92.23",
            "hdlname": "ws2812 tick_counter"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 11958 ] ,
          "attributes": {
            "ROUTING": "X7Y1/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:117.25-117.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 11956 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 11955 ] ,
          "attributes": {
            "ROUTING": "X7Y1/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:117.25-117.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 11953 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "ws2812.state_DFF_Q_2_D_MUX2_LUT5_O_S0_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 11952 ] ,
          "attributes": {
            "ROUTING": "X9Y4/N250;X9Y4/N250/W251;1;X9Y3/B5;X9Y3/B5/N251;1;X8Y2/X04;X8Y2/X04/N252;1;X8Y2/B3;X8Y2/B3/X04;1;X8Y4/S250;X8Y4/S250/W252;1;X8Y4/B3;X8Y4/B3/S250;1;X9Y4/A7;X9Y4/A7/W251;1;X8Y4/B7;X8Y4/B7/N250;1;X8Y2/N830;X8Y2/N830/N252;1;X8Y1/W260;X8Y1/W260/S834;1;X7Y1/X03;X7Y1/X03/W261;1;X7Y1/B4;X7Y1/B4/X03;1;X10Y4/Q5;;1;X10Y4/W250;X10Y4/W250/Q5;1;X8Y4/N250;X8Y4/N250/W252;1;X8Y3/X06;X8Y3/X06/N251;1;X8Y3/A4;X8Y3/A4/X06;1",
            "hdlname": "ws2812 tick_counter",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:92.11-92.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 11950 ] ,
          "attributes": {
            "ROUTING": "X7Y1/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:117.25-117.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 11948 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 11947 ] ,
          "attributes": {
            "ROUTING": "X7Y1/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:117.25-117.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_1_I2": {
          "hide_name": 0,
          "bits": [ 11945 ] ,
          "attributes": {
            "ROUTING": "X8Y1/F0;;1;X8Y1/W100;X8Y1/W100/F0;1;X7Y1/C6;X7Y1/C6/W101;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:117.25-117.50|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.state_DFF_Q_2_D_MUX2_LUT5_O_S0_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 11944 ] ,
          "attributes": {
            "ROUTING": "X6Y2/A6;X6Y2/A6/E111;1;X6Y2/A2;X6Y2/A2/E111;1;X7Y2/A6;X7Y2/A6/E251;1;X7Y4/X06;X7Y4/X06/S252;1;X7Y4/D2;X7Y4/D2/X06;1;X7Y2/A0;X7Y2/A0/E251;1;X7Y2/A5;X7Y2/A5/E251;1;X7Y2/S250;X7Y2/S250/E251;1;X7Y4/W250;X7Y4/W250/S252;1;X7Y4/B1;X7Y4/B1/W250;1;X7Y2/A7;X7Y2/A7/E251;1;X7Y2/A4;X7Y2/A4/E251;1;X6Y2/A3;X6Y2/A3/E111;1;X7Y2/A3;X7Y2/A3/E251;1;X6Y2/A7;X6Y2/A7/E111;1;X7Y2/A1;X7Y2/A1/E251;1;X7Y2/N250;X7Y2/N250/E251;1;X7Y1/B6;X7Y1/B6/N251;1;X7Y2/A2;X7Y2/A2/E251;1;X8Y3/E250;X8Y3/E250/S251;1;X9Y3/X04;X9Y3/X04/E251;1;X9Y3/B1;X9Y3/B1/X04;1;X6Y2/A0;X6Y2/A0/E111;1;X6Y2/A5;X6Y2/A5/E111;1;X6Y2/E250;X6Y2/E250/E111;1;X8Y2/S250;X8Y2/S250/E252;1;X8Y3/X04;X8Y3/X04/S251;1;X8Y3/D4;X8Y3/D4/X04;1;X6Y2/A4;X6Y2/A4/E111;1;X5Y2/Q5;;1;X5Y2/EW10;X5Y2/EW10/Q5;1;X6Y2/A1;X6Y2/A1/E111;1",
            "hdlname": "ws2812 tick_counter",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:92.11-92.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 11942 ] ,
          "attributes": {
            "ROUTING": "X8Y1/D6;X8Y1/D6/E101;1;X8Y1/D5;X8Y1/D5/E101;1;X8Y1/D7;X8Y1/D7/E101;1;X7Y1/F6;;1;X7Y1/E100;X7Y1/E100/F6;1;X8Y1/D4;X8Y1/D4/E101;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11940 ] ,
          "attributes": {
            "ROUTING": "X8Y3/F4;;1;X8Y3/C6;X8Y3/C6/F4;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 11939 ] ,
          "attributes": {
            "ROUTING": "X8Y1/W230;X8Y1/W230/N232;1;X7Y1/B3;X7Y1/B3/W231;1;X7Y1/A6;X7Y1/A6/W251;1;X9Y3/W250;X9Y3/W250/N111;1;X8Y3/N250;X8Y3/N250/W251;1;X8Y4/B2;X8Y4/B2/W111;1;X8Y1/W250;X8Y1/W250/N252;1;X9Y4/EW10;X9Y4/EW10/Q3;1;X8Y4/W250;X8Y4/W250/W111;1;X7Y4/A2;X7Y4/A2/W251;1;X8Y3/N230;X8Y3/N230/W231;1;X8Y2/B2;X8Y2/B2/N231;1;X9Y4/SN10;X9Y4/SN10/Q3;1;X9Y3/E250;X9Y3/E250/N111;1;X9Y3/B4;X9Y3/B4/E250;1;X9Y4/Q3;;1;X9Y4/N130;X9Y4/N130/Q3;1;X9Y3/W230;X9Y3/W230/N131;1;X8Y3/B6;X8Y3/B6/W231;1",
            "hdlname": "ws2812 tick_counter",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:92.11-92.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 11935 ] ,
          "attributes": {
            "ROUTING": "X9Y2/W230;X9Y2/W230/W131;1;X8Y2/B4;X8Y2/B4/W231;1;X10Y2/W130;X10Y2/W130/Q5;1;X9Y2/W270;X9Y2/W270/W131;1;X7Y2/N270;X7Y2/N270/W272;1;X7Y1/B5;X7Y1/B5/N271;1;X10Y5/W260;X10Y5/W260/S838;1;X8Y5/N260;X8Y5/N260/W262;1;X8Y4/X03;X8Y4/X03/N261;1;X8Y4/A6;X8Y4/A6/X03;1;X10Y3/B0;X10Y3/B0/W250;1;X8Y3/S250;X8Y3/S250/W252;1;X8Y4/X06;X8Y4/X06/S251;1;X8Y4/A7;X8Y4/A7/X06;1;X10Y2/S250;X10Y2/S250/Q5;1;X10Y3/W250;X10Y3/W250/S251;1;X8Y3/A6;X8Y3/A6/W252;1;X10Y2/Q5;;1;X10Y2/N830;X10Y2/N830/Q5;1;X10Y5/W250;X10Y5/W250/S838;1;X8Y5/N250;X8Y5/N250/W252;1;X8Y4/B4;X8Y4/B4/N251;1",
            "hdlname": "ws2812 tick_counter",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11932 ] ,
          "attributes": {
            "ROUTING": "X8Y2/D7;X8Y2/D7/N261;1;X8Y1/C5;X8Y1/C5/X05;1;X8Y1/C6;X8Y1/C6/X05;1;X8Y3/SN10;X8Y3/SN10/F6;1;X8Y2/C6;X8Y2/C6/N111;1;X8Y1/C7;X8Y1/C7/X05;1;X8Y3/N260;X8Y3/N260/F6;1;X8Y1/X05;X8Y1/X05/N262;1;X8Y1/C4;X8Y1/C4/X05;1;X8Y3/F6;;1;X8Y3/EW20;X8Y3/EW20/F6;1;X7Y3/W220;X7Y3/W220/W121;1;X5Y3/N220;X5Y3/N220/W222;1;X5Y2/X07;X5Y2/X07/N221;1;X5Y2/B6;X5Y2/B6/X07;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.state[0]": {
          "hide_name": 0,
          "bits": [ 11928 ] ,
          "attributes": {
            "ROUTING": "X8Y2/B6;X8Y2/B6/X05;1;X10Y2/SN20;X10Y2/SN20/Q0;1;X10Y3/B6;X10Y3/B6/S121;1;X7Y3/X07;X7Y3/X07/S201;1;X7Y3/B7;X7Y3/B7/X07;1;X7Y2/S200;X7Y2/S200/W202;1;X7Y3/C6;X7Y3/C6/S201;1;X8Y1/N230;X8Y1/N230/W231;1;X8Y1/C3;X8Y1/C3/N230;1;X9Y2/N800;X9Y2/N800/W101;1;X9Y1/W230;X9Y1/W230/S804;1;X8Y1/B2;X8Y1/B2/W231;1;X10Y2/Q0;;1;X10Y2/W100;X10Y2/W100/Q0;1;X9Y2/W200;X9Y2/W200/W101;1;X8Y2/X05;X8Y2/X05/W201;1;X8Y2/C7;X8Y2/C7/X05;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001",
            "onehot": "00000000000000000000000000000001"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1_I1[4]": {
          "hide_name": 0,
          "bits": [ 11925 ] ,
          "attributes": {
            "ROUTING": "X7Y1/F7;;1;X7Y1/SN20;X7Y1/SN20/F7;1;X7Y2/E260;X7Y2/E260/S121;1;X8Y2/SEL6;X8Y2/SEL6/E261;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11924 ] ,
          "attributes": {
            "ROUTING": "X8Y2/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11923 ] ,
          "attributes": {
            "ROUTING": "X8Y2/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 11920 ] ,
          "attributes": {
            "ROUTING": "X9Y4/F4;;1;X9Y4/XD4;X9Y4/XD4/F4;1"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_4_D_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 11918 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "ws2812.bit_indexer[0]": {
          "hide_name": 0,
          "bits": [ 11912 ] ,
          "attributes": {
            "ROUTING": "X1Y2/C5;X1Y2/C5/E242;1;X0Y3/N230;X0Y3/N230/W804;1;X0Y2/W230;X0Y2/W230/N231;1;X1Y2/N230;X1Y2/N230/E232;1;X1Y2/C3;X1Y2/C3/N230;1;X1Y0/S230;X1Y0/S230/E808;1;X1Y1/W230;X1Y1/W230/S231;1;X1Y1/C1;X1Y1/C1/W230;1;X1Y0/N210;X1Y0/N210/N202;1;X1Y1/X02;X1Y1/X02/S212;1;X1Y1/C0;X1Y1/C0/X02;1;X3Y2/E200;X3Y2/E200/N201;1;X4Y2/D4;X4Y2/D4/E201;1;X4Y2/D7;X4Y2/D7/W201;1;X1Y0/S200;X1Y0/S200/E808;1;X1Y1/E200;X1Y1/E200/S201;1;X2Y1/D7;X2Y1/D7/E201;1;X8Y3/W200;X8Y3/W200/S808;1;X6Y3/W200;X6Y3/W200/W202;1;X5Y3/X01;X5Y3/X01/W201;1;X5Y3/B3;X5Y3/B3/X01;1;X3Y2/D5;X3Y2/D5/W201;1;X4Y2/D3;X4Y2/D3/N201;1;X1Y2/C0;X1Y2/C0/E242;1;X3Y0/N220;X3Y0/N220/N272;1;X3Y1/S220;X3Y1/S220/S222;1;X3Y2/D0;X3Y2/D0/S221;1;X4Y1/X05;X4Y1/X05/E202;1;X4Y1/C6;X4Y1/C6/X05;1;X3Y2/D6;X3Y2/D6/W201;1;X3Y2/W800;X3Y2/W800/W202;1;X4Y2/E100;X4Y2/E100/E808;1;X4Y2/C0;X4Y2/C0/E100;1;X4Y3/N200;X4Y3/N200/W804;1;X4Y2/W200;X4Y2/W200/N201;1;X3Y2/D4;X3Y2/D4/W201;1;X1Y3/W800;X1Y3/W800/E101;1;X2Y3/N230;X2Y3/N230/E804;1;X2Y2/B0;X2Y2/B0/N231;1;X2Y1/D6;X2Y1/D6/X04;1;X3Y1/D0;X3Y1/D0/E201;1;X8Y3/W800;X8Y3/W800/S808;1;X0Y3/E100;X0Y3/E100/W808;1;X1Y3/N240;X1Y3/N240/E101;1;X1Y2/C2;X1Y2/C2/N241;1;X8Y4/N800;X8Y4/N800/W101;1;X8Y0/W230;X8Y0/W230/N804;1;X6Y0/W800;X6Y0/W800/W232;1;X2Y0/S200;X2Y0/S200/W804;1;X2Y1/E200;X2Y1/E200/S201;1;X3Y1/D1;X3Y1/D1/E201;1;X9Y4/W100;X9Y4/W100/Q4;1;X9Y4/W230;X9Y4/W230/W100;1;X7Y4/B6;X7Y4/B6/W232;1;X2Y2/X07;X2Y2/X07/E241;1;X2Y2/B1;X2Y2/B1/X07;1;X1Y2/C4;X1Y2/C4/E242;1;X4Y2/D2;X4Y2/D2/W201;1;X1Y2/C6;X1Y2/C6/E242;1;X4Y2/D1;X4Y2/D1/W201;1;X4Y2/N200;X4Y2/N200/W201;1;X4Y0/N210;X4Y0/N210/N202;1;X4Y1/B1;X4Y1/B1/S212;1;X7Y2/W250;X7Y2/W250/W242;1;X5Y2/W200;X5Y2/W200/W252;1;X3Y1/D7;X3Y1/D7/E201;1;X9Y4/B4;X9Y4/B4/N240;1;X3Y2/S270;X3Y2/S270/W824;1;X3Y2/D3;X3Y2/D3/S270;1;X3Y1/E270;X3Y1/E270/N271;1;X4Y1/A7;X4Y1/A7/E271;1;X1Y2/N200;X1Y2/N200/W202;1;X4Y3/W800;X4Y3/W800/W202;1;X3Y3/N200;X3Y3/N200/E808;1;X1Y2/E240;X1Y2/E240/E242;1;X3Y2/C7;X3Y2/C7/E242;1;X5Y3/X07;X5Y3/X07/W242;1;X5Y3/B7;X5Y3/B7/X07;1;X3Y2/N240;X3Y2/N240/W824;1;X3Y1/C3;X3Y1/C3/N241;1;X1Y2/C1;X1Y2/C1/E242;1;X2Y2/N200;X2Y2/N200/W201;1;X3Y2/W200;X3Y2/W200/W202;1;X2Y1/D0;X2Y1/D0/N201;1;X2Y1/X04;X2Y1/X04/W271;1;X2Y1/D5;X2Y1/D5/X04;1;X3Y1/W270;X3Y1/W270/N271;1;X3Y1/D4;X3Y1/D4/W270;1;X7Y3/W250;X7Y3/W250/W242;1;X7Y3/B1;X7Y3/B1/W250;1;X9Y3/W240;X9Y3/W240/N241;1;X7Y3/W240;X7Y3/W240/W242;1;X2Y1/C4;X2Y1/C4/S201;1;X2Y1/D3;X2Y1/D3/N201;1;X3Y2/N270;X3Y2/N270/W824;1;X3Y1/X06;X3Y1/X06/N271;1;X3Y1/D2;X3Y1/D2/X06;1;X9Y4/Q4;;1;X9Y4/N240;X9Y4/N240/Q4;1;X9Y2/W240;X9Y2/W240/N242;1;X7Y2/W820;X7Y2/W820/W242;1;X0Y2/W240;X0Y2/W240/E828;1;X1Y2/C7;X1Y2/C7/E242;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "ws2812 bit_indexer"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_4_D_LUT2_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 11909 ] ,
          "attributes": {
            "ROUTING": "X7Y3/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:123.40-123.55|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_4_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11907 ] ,
          "attributes": {
            "ROUTING": "X7Y3/F2;;1;X7Y3/W130;X7Y3/W130/F2;1;X6Y3/W230;X6Y3/W230/W131;1;X5Y3/B0;X5Y3/B0/W231;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.bit_indexer[1]": {
          "hide_name": 0,
          "bits": [ 11900 ] ,
          "attributes": {
            "ROUTING": "X1Y1/B1;X1Y1/B1/W232;1;X3Y2/C6;X3Y2/C6/X06;1;X2Y2/A0;X2Y2/A0/X02;1;X1Y2/N240;X1Y2/N240/W101;1;X1Y2/B4;X1Y2/B4/N240;1;X3Y1/C2;X3Y1/C2/N261;1;X1Y2/B1;X1Y2/B1/S240;1;X2Y1/X08;X2Y1/X08/N231;1;X2Y1/C6;X2Y1/C6/X08;1;X5Y2/N240;X5Y2/N240/N101;1;X5Y1/W240;X5Y1/W240/N241;1;X3Y1/C0;X3Y1/C0/W242;1;X3Y2/C0;X3Y2/C0/W242;1;X5Y3/N100;X5Y3/N100/Q5;1;X5Y2/W240;X5Y2/W240/N101;1;X4Y2/C1;X4Y2/C1/W241;1;X2Y1/C2;X2Y1/C2/W261;1;X4Y2/C2;X4Y2/C2/N230;1;X3Y2/X06;X3Y2/X06/W232;1;X3Y2/C5;X3Y2/C5/X06;1;X5Y3/E100;X5Y3/E100/Q5;1;X6Y3/E200;X6Y3/E200/E101;1;X7Y3/S200;X7Y3/S200/E201;1;X7Y4/W200;X7Y4/W200/S201;1;X7Y4/A6;X7Y4/A6/W200;1;X4Y1/X02;X4Y1/X02/N231;1;X4Y1/A1;X4Y1/A1/X02;1;X1Y2/B3;X1Y2/B3/S250;1;X4Y1/X08;X4Y1/X08/N231;1;X4Y1/B6;X4Y1/B6/X08;1;X3Y1/C4;X3Y1/C4/X08;1;X2Y1/W230;X2Y1/W230/N231;1;X2Y1/C0;X2Y1/C0/W230;1;X3Y1/W230;X3Y1/W230/N231;1;X2Y1/N230;X2Y1/N230/W231;1;X2Y1/C3;X2Y1/C3/N230;1;X3Y2/N230;X3Y2/N230/W232;1;X3Y2/C3;X3Y2/C3/N230;1;X1Y1/W250;X1Y1/W250/N251;1;X1Y1/B0;X1Y1/B0/W250;1;X2Y2/W100;X2Y2/W100/E838;1;X1Y2/S240;X1Y2/S240/W101;1;X1Y2/B0;X1Y2/B0/S240;1;X3Y1/W260;X3Y1/W260/N261;1;X2Y1/C7;X2Y1/C7/W261;1;X4Y2/C7;X4Y2/C7/X06;1;X3Y1/C5;X3Y1/C5/X08;1;X1Y2/N250;X1Y2/N250/W834;1;X1Y2/B6;X1Y2/B6/N250;1;X3Y0/N270;X3Y0/N270/N262;1;X3Y1/X08;X3Y1/X08/S272;1;X3Y1/C7;X3Y1/C7/X08;1;X1Y2/B5;X1Y2/B5/W232;1;X3Y2/N260;X3Y2/N260/E261;1;X3Y1/C1;X3Y1/C1/N261;1;X4Y2/C5;X4Y2/C5/X06;1;X2Y2/N230;X2Y2/N230/W231;1;X2Y1/E230;X2Y1/E230/N231;1;X2Y1/C5;X2Y1/C5/E230;1;X1Y2/B7;X1Y2/B7/W232;1;X4Y2/X06;X4Y2/X06/W231;1;X4Y2/C4;X4Y2/C4/X06;1;X4Y2/N230;X4Y2/N230/W231;1;X4Y2/C3;X4Y2/C3/N230;1;X1Y2/S250;X1Y2/S250/W834;1;X1Y2/B2;X1Y2/B2/S250;1;X5Y2/W230;X5Y2/W230/N131;1;X3Y2/W230;X3Y2/W230/W232;1;X2Y2/X02;X2Y2/X02/W231;1;X2Y2/A1;X2Y2/A1/X02;1;X3Y2/C4;X3Y2/C4/E261;1;X5Y3/E130;X5Y3/E130/Q5;1;X5Y3/A7;X5Y3/A7/E130;1;X5Y2/W830;X5Y2/W830/N131;1;X2Y2/E260;X2Y2/E260/E838;1;X3Y2/C2;X3Y2/C2/E261;1;X5Y3/E250;X5Y3/E250/Q5;1;X7Y3/S250;X7Y3/S250/E252;1;X7Y3/B2;X7Y3/B2/S250;1;X5Y3/Q5;;1;X5Y3/N130;X5Y3/N130/Q5;1;X5Y3/A3;X5Y3/A3/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "ws2812 bit_indexer"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 11898 ] ,
          "attributes": {
            "ROUTING": "X5Y3/F0;;1;X5Y3/D5;X5Y3/D5/F0;1;X5Y3/XD5;X5Y3/XD5/D5;1"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_4_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11896 ] ,
          "attributes": {
            "ROUTING": "X7Y3/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:123.40-123.55|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_3_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11894 ] ,
          "attributes": {
            "ROUTING": "X7Y3/F3;;1;X7Y3/W230;X7Y3/W230/F3;1;X5Y3/B4;X5Y3/B4/W232;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.bit_indexer[2]": {
          "hide_name": 0,
          "bits": [ 11889 ] ,
          "attributes": {
            "ROUTING": "X2Y3/N270;X2Y3/N270/E828;1;X2Y1/B7;X2Y1/B7/N272;1;X1Y2/A0;X1Y2/A0/X01;1;X2Y1/B4;X2Y1/B4/X03;1;X4Y2/B4;X4Y2/B4/X03;1;X1Y2/A5;X1Y2/A5/X05;1;X1Y2/A4;X1Y2/A4/X05;1;X3Y2/B6;X3Y2/B6/X05;1;X4Y2/B7;X4Y2/B7/X05;1;X7Y3/S240;X7Y3/S240/E242;1;X7Y4/D7;X7Y4/D7/S241;1;X5Y1/W270;X5Y1/W270/S824;1;X4Y1/A6;X4Y1/A6/W271;1;X3Y1/B7;X3Y1/B7/E131;1;X3Y1/X05;X3Y1/X05/N242;1;X3Y1/B1;X3Y1/B1/X05;1;X3Y2/B4;X3Y2/B4/X03;1;X3Y2/B3;X3Y2/B3/X03;1;X3Y2/B7;X3Y2/B7/X05;1;X3Y3/N240;X3Y3/N240/E241;1;X3Y1/N240;X3Y1/N240/N242;1;X3Y1/B5;X3Y1/B5/N240;1;X5Y3/W820;X5Y3/W820/Q4;1;X2Y3/E240;X2Y3/E240/E828;1;X3Y3/X03;X3Y3/X03/E241;1;X3Y3/A0;X3Y3/A0/X03;1;X5Y2/N820;X5Y2/N820/N121;1;X5Y1/W820;X5Y1/W820/S824;1;X2Y1/E130;X2Y1/E130/E828;1;X3Y1/B4;X3Y1/B4/E131;1;X2Y1/B5;X2Y1/B5/X03;1;X2Y1/B0;X2Y1/B0/X07;1;X4Y2/B2;X4Y2/B2/X03;1;X4Y2/B5;X4Y2/B5/X03;1;X1Y2/A1;X1Y2/A1/X01;1;X2Y2/N220;X2Y2/N220/W221;1;X2Y1/X07;X2Y1/X07/N221;1;X2Y1/B6;X2Y1/B6/X07;1;X1Y2/N260;X1Y2/N260/W262;1;X1Y1/X03;X1Y1/X03/N261;1;X1Y1/A1;X1Y1/A1/X03;1;X4Y2/B1;X4Y2/B1/X05;1;X1Y2/N220;X1Y2/N220/W222;1;X1Y1/X01;X1Y1/X01/N221;1;X1Y1/A0;X1Y1/A0/X01;1;X2Y1/B2;X2Y1/B2/X03;1;X1Y2/X03;X1Y2/X03/W262;1;X1Y2/A7;X1Y2/A7/X03;1;X3Y1/B3;X3Y1/B3/S232;1;X3Y0/N230;X3Y0/N230/N222;1;X3Y1/B2;X3Y1/B2/S232;1;X3Y1/B0;X3Y1/B0/X07;1;X3Y2/B5;X3Y2/B5/X03;1;X1Y2/X07;X1Y2/X07/W262;1;X1Y2/A2;X1Y2/A2/X07;1;X3Y2/N220;X3Y2/N220/W222;1;X3Y1/X07;X3Y1/X07/N221;1;X3Y1/B6;X3Y1/B6/X07;1;X4Y2/B6;X4Y2/B6/X05;1;X1Y2/X05;X1Y2/X05/W222;1;X1Y2/A3;X1Y2/A3/X05;1;X3Y2/X05;X3Y2/X05/W222;1;X3Y2/B0;X3Y2/B0/X05;1;X3Y2/W220;X3Y2/W220/W222;1;X1Y2/X01;X1Y2/X01/W222;1;X1Y2/A6;X1Y2/A6/X01;1;X4Y2/X03;X4Y2/X03/W261;1;X4Y2/B3;X4Y2/B3/X03;1;X3Y2/W260;X3Y2/W260/W262;1;X2Y2/N260;X2Y2/N260/W261;1;X2Y1/X03;X2Y1/X03/N261;1;X2Y1/B3;X2Y1/B3/X03;1;X5Y2/W220;X5Y2/W220/N121;1;X4Y2/X05;X4Y2/X05/W221;1;X4Y2/B0;X4Y2/B0/X05;1;X5Y3/E240;X5Y3/E240/Q4;1;X7Y3/X03;X7Y3/X03/E242;1;X7Y3/B3;X7Y3/B3/X03;1;X5Y3/Q4;;1;X5Y3/SN20;X5Y3/SN20/Q4;1;X5Y2/W260;X5Y2/W260/N121;1;X3Y2/X03;X3Y2/X03/W262;1;X3Y2/B2;X3Y2/B2/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "ws2812 bit_indexer"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 11887 ] ,
          "attributes": {
            "ROUTING": "X5Y3/F4;;1;X5Y3/XD4;X5Y3/XD4/F4;1"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_3_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11885 ] ,
          "attributes": {
            "ROUTING": "X7Y3/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:123.40-123.55|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_2_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11883 ] ,
          "attributes": {
            "ROUTING": "X7Y3/F4;;1;X7Y3/E130;X7Y3/E130/F4;1;X8Y3/B3;X8Y3/B3/E131;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.bit_indexer[3]": {
          "hide_name": 0,
          "bits": [ 11880 ] ,
          "attributes": {
            "ROUTING": "X4Y1/W230;X4Y1/W230/W222;1;X3Y1/X02;X3Y1/X02/W231;1;X3Y1/A2;X3Y1/A2/X02;1;X4Y2/A6;X4Y2/A6/X01;1;X3Y1/A1;X3Y1/A1/X01;1;X3Y2/A1;X3Y2/A1/E210;1;X6Y1/W220;X6Y1/W220/N222;1;X4Y1/W810;X4Y1/W810/W222;1;X3Y1/E100;X3Y1/E100/E818;1;X3Y1/A5;X3Y1/A5/E100;1;X4Y2/A7;X4Y2/A7/X01;1;X4Y2/A0;X4Y2/A0/X01;1;X2Y1/A5;X2Y1/A5/X05;1;X3Y2/A7;X3Y2/A7/N211;1;X4Y2/X01;X4Y2/X01/W222;1;X4Y2/A1;X4Y2/A1/X01;1;X6Y3/N220;X6Y3/N220/W222;1;X6Y2/W220;X6Y2/W220/N221;1;X5Y2/X05;X5Y2/X05/W221;1;X5Y2/B1;X5Y2/B1/X05;1;X3Y1/N210;X3Y1/N210/N212;1;X3Y1/A3;X3Y1/A3/N210;1;X2Y1/A1;X2Y1/A1/X01;1;X2Y1/A0;X2Y1/A0/X01;1;X8Y3/S100;X8Y3/S100/Q2;1;X8Y4/W240;X8Y4/W240/S101;1;X7Y4/C7;X7Y4/C7/W241;1;X2Y1/A2;X2Y1/A2/X05;1;X4Y2/A3;X4Y2/A3/X07;1;X4Y2/A5;X4Y2/A5/X07;1;X3Y1/W210;X3Y1/W210/N212;1;X2Y1/S210;X2Y1/S210/W211;1;X2Y1/A7;X2Y1/A7/S210;1;X7Y3/X01;X7Y3/X01/W221;1;X7Y3/B4;X7Y3/B4/X01;1;X3Y2/A2;X3Y2/A2/X07;1;X2Y1/X01;X2Y1/X01/W222;1;X2Y1/A6;X2Y1/A6/X01;1;X3Y2/A4;X3Y2/A4/N211;1;X3Y1/A6;X3Y1/A6/N212;1;X3Y3/N210;X3Y3/N210/E818;1;X3Y2/A6;X3Y2/A6/N211;1;X4Y2/A4;X4Y2/A4/X07;1;X3Y2/E210;X3Y2/E210/N211;1;X3Y2/A0;X3Y2/A0/E210;1;X3Y2/A5;X3Y2/A5/X07;1;X3Y1/A7;X3Y1/A7/X01;1;X2Y1/X05;X2Y1/X05/W222;1;X4Y1/W220;X4Y1/W220/N222;1;X3Y1/X01;X3Y1/X01/W221;1;X3Y1/A0;X3Y1/A0/X01;1;X3Y1/A4;X3Y1/A4/N212;1;X2Y1/A4;X2Y1/A4/X05;1;X2Y1/A3;X2Y1/A3/X05;1;X4Y3/N220;X4Y3/N220/W222;1;X4Y2/X07;X4Y2/X07/N221;1;X4Y2/A2;X4Y2/A2/X07;1;X8Y3/Q2;;1;X8Y3/W220;X8Y3/W220/Q2;1;X6Y3/W220;X6Y3/W220/W222;1;X4Y3/W810;X4Y3/W810/W222;1;X3Y3/N220;X3Y3/N220/E818;1;X3Y2/X07;X3Y2/X07/N221;1;X3Y2/A3;X3Y2/A3/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "ws2812 bit_indexer"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 11878 ] ,
          "attributes": {
            "ROUTING": "X8Y3/F3;;1;X8Y3/B2;X8Y3/B2/F3;1;X8Y3/XD2;X8Y3/XD2/B2;1"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_1_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11876 ] ,
          "attributes": {
            "ROUTING": "X8Y3/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:123.40-123.55|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_2_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11875 ] ,
          "attributes": {
            "ROUTING": "X7Y3/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:123.40-123.55|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_1_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11873 ] ,
          "attributes": {
            "ROUTING": "X7Y3/F5;;1;X7Y3/SN10;X7Y3/SN10/F5;1;X7Y4/B3;X7Y4/B3/S111;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_1_D_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 11866 ] ,
          "attributes": {
            "ROUTING": "X5Y2/X03;X5Y2/X03/N242;1;X5Y2/A6;X5Y2/A6/X03;1;X6Y3/W270;X6Y3/W270/W272;1;X5Y3/A4;X5Y3/A4/W271;1;X9Y4/A6;X9Y4/A6/W200;1;X7Y4/W240;X7Y4/W240/W242;1;X5Y4/N240;X5Y4/N240/W242;1;X5Y3/X03;X5Y3/X03/N241;1;X5Y3/A0;X5Y3/A0/X03;1;X9Y4/W240;X9Y4/W240/W101;1;X7Y4/N240;X7Y4/N240/W242;1;X7Y4/B5;X7Y4/B5/N240;1;X8Y3/N270;X8Y3/N270/W272;1;X8Y2/B7;X8Y2/B7/N271;1;X10Y4/X06;X10Y4/X06/Q1;1;X10Y4/A6;X10Y4/A6/X06;1;X9Y4/A5;X9Y4/A5/S200;1;X9Y4/S200;X9Y4/S200/W101;1;X9Y4/A4;X9Y4/A4/S200;1;X8Y4/N200;X8Y4/N200/W201;1;X8Y2/X03;X8Y2/X03/N202;1;X8Y2/A6;X8Y2/A6/X03;1;X10Y4/W100;X10Y4/W100/Q1;1;X9Y4/W200;X9Y4/W200/W101;1;X7Y4/X05;X7Y4/X05/W202;1;X7Y4/A3;X7Y4/A3/X05;1;X8Y3/W270;X8Y3/W270/W272;1;X7Y3/X08;X7Y3/X08/W271;1;X7Y3/B6;X7Y3/B6/X08;1;X10Y4/Q1;;1;X10Y4/N130;X10Y4/N130/Q1;1;X10Y3/W270;X10Y3/W270/N131;1;X8Y3/A3;X8Y3/A3/W272;1",
            "onehot": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ws2812.bit_indexer[4]": {
          "hide_name": 0,
          "bits": [ 11863 ] ,
          "attributes": {
            "ROUTING": "X6Y4/N230;X6Y4/N230/W131;1;X6Y2/W230;X6Y2/W230/N232;1;X5Y2/B2;X5Y2/B2/W231;1;X7Y4/W130;X7Y4/W130/Q3;1;X7Y4/B7;X7Y4/B7/W130;1;X7Y4/N100;X7Y4/N100/Q3;1;X7Y3/B5;X7Y3/B5/N101;1;X7Y4/Q3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:91.11-91.22",
            "hdlname": "ws2812 bit_indexer"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 11862 ] ,
          "attributes": {
            "ROUTING": "X7Y4/F3;;1;X7Y4/XD3;X7Y4/XD3/F3;1"
          }
        },
        "ws2812.bit_indexer[5]": {
          "hide_name": 0,
          "bits": [ 11860 ] ,
          "attributes": {
            "ROUTING": "X9Y4/N830;X9Y4/N830/Q5;1;X9Y3/W260;X9Y3/W260/S838;1;X8Y3/X07;X8Y3/X07/W261;1;X8Y3/B0;X8Y3/B0/X07;1;X9Y4/Q5;;1;X9Y4/W250;X9Y4/W250/Q5;1;X7Y4/A7;X7Y4/A7/W252;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:91.11-91.22",
            "hdlname": "ws2812 bit_indexer"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 11859 ] ,
          "attributes": {
            "ROUTING": "X9Y4/F5;;1;X9Y4/XD5;X9Y4/XD5/F5;1"
          }
        },
        "ws2812.bit_indexer_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 11858 ] ,
          "attributes": {
            "ROUTING": "X6Y2/W260;X6Y2/W260/W262;1;X5Y2/S260;X5Y2/S260/W261;1;X5Y3/X05;X5Y3/X05/S261;1;X5Y3/CE2;X5Y3/CE2/X05;1;X8Y4/E260;X8Y4/E260/S262;1;X9Y4/X07;X9Y4/X07/E261;1;X9Y4/CE2;X9Y4/CE2/X07;1;X7Y2/S260;X7Y2/S260/W261;1;X7Y4/X07;X7Y4/X07/S262;1;X8Y2/W260;X8Y2/W260/OF6;1;X7Y4/CE1;X7Y4/CE1/X07;1;X8Y2/OF6;;1;X8Y2/S260;X8Y2/S260/OF6;1;X8Y3/X05;X8Y3/X05/S261;1;X8Y3/CE1;X8Y3/CE1/X05;1"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 11851 ] ,
          "attributes": {
            "ROUTING": "X5Y4/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 11850 ] ,
          "attributes": {
            "ROUTING": "X5Y4/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11848 ] ,
          "attributes": {
            "ROUTING": "X3Y4/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11847 ] ,
          "attributes": {
            "ROUTING": "X3Y4/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM_I1_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 11843 ] ,
          "attributes": {
            "ROUTING": "X6Y4/F6;;1;X6Y4/EW20;X6Y4/EW20/F6;1;X5Y4/D7;X5Y4/D7/W121;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM_I1[1]": {
          "hide_name": 0,
          "bits": [ 11838 ] ,
          "attributes": {
            "ROUTING": "X6Y4/S130;X6Y4/S130/Q3;1;X6Y4/W250;X6Y4/W250/S130;1;X6Y4/B0;X6Y4/B0/W250;1;X6Y4/Q3;;1;X6Y4/W130;X6Y4/W130/Q3;1;X6Y4/B6;X6Y4/B6/W130;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F_1_I0_LUT2_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 11826 ] ,
          "attributes": {
            "ROUTING": "X4Y4/F6;;1;X4Y4/W260;X4Y4/W260/F6;1;X3Y4/SEL6;X3Y4/SEL6/W261;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 11822 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F5;;1;X3Y3/N130;X3Y3/N130/F5;1;X3Y3/C6;X3Y3/C6/N130;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 11820 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F7;;1;X4Y3/W820;X4Y3/W820/F7;1;X3Y3/E130;X3Y3/E130/E828;1;X3Y3/A6;X3Y3/A6/E130;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 11818 ] ,
          "attributes": {
            "ROUTING": "X1Y3/F7;;1;X1Y3/E270;X1Y3/E270/F7;1;X3Y3/N270;X3Y3/N270/E272;1;X3Y3/D6;X3Y3/D6/N270;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 11816 ] ,
          "attributes": {
            "ROUTING": "X2Y3/W260;X2Y3/W260/W121;1;X1Y3/C7;X1Y3/C7/W261;1;X3Y3/F7;;1;X3Y3/EW20;X3Y3/EW20/F7;1;X2Y3/W220;X2Y3/W220/W121;1;X1Y3/N220;X1Y3/N220/W221;1;X1Y3/C0;X1Y3/C0/N220;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F_1_I0_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 11810 ] ,
          "attributes": {
            "ROUTING": "X0Y4/E270;X0Y4/E270/W828;1;X2Y4/E270;X2Y4/E270/E272;1;X3Y4/A7;X3Y4/A7/E271;1;X4Y4/N820;X4Y4/N820/W824;1;X4Y3/S240;X4Y3/S240/S828;1;X4Y4/W240;X4Y4/W240/S241;1;X4Y4/B2;X4Y4/B2/W240;1;X9Y4/Q0;;1;X9Y4/EW20;X9Y4/EW20/Q0;1;X8Y4/W820;X8Y4/W820/W121;1;X4Y4/N270;X4Y4/N270/W824;1;X4Y3/X06;X4Y3/X06/N271;1;X4Y3/C7;X4Y3/C7/X06;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_9_I1[1]": {
          "hide_name": 0,
          "bits": [ 11808 ] ,
          "attributes": {
            "ROUTING": "X4Y4/F2;;1;X4Y4/W130;X4Y4/W130/F2;1;X4Y4/B7;X4Y4/B7/W130;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM[13]": {
          "hide_name": 0,
          "bits": [ 11807 ] ,
          "attributes": {
            "ROUTING": "X4Y4/F7;;1;X4Y4/E820;X4Y4/E820/F7;1;X12Y4/W270;X12Y4/W270/E828;1;X10Y4/W220;X10Y4/W220/W272;1;X9Y4/D0;X9Y4/D0/W221;1;X9Y4/XD0;X9Y4/XD0/D0;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM_I1_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 11805 ] ,
          "attributes": {
            "ROUTING": "X4Y3/E250;X4Y3/E250/Q5;1;X5Y3/S250;X5Y3/S250/E251;1;X5Y4/B7;X5Y4/B7/S251;1;X4Y3/N250;X4Y3/N250/Q5;1;X4Y3/B7;X4Y3/B7/N250;1;X4Y3/Q5;;1;X4Y3/SN10;X4Y3/SN10/Q5;1;X4Y4/B3;X4Y4/B3/S111;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_9_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11804 ] ,
          "attributes": {
            "ROUTING": "X4Y4/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_8_I1[1]": {
          "hide_name": 0,
          "bits": [ 11802 ] ,
          "attributes": {
            "ROUTING": "X4Y4/F3;;1;X4Y4/S130;X4Y4/S130/F3;1;X4Y4/N250;X4Y4/N250/S130;1;X4Y3/B6;X4Y3/B6/N251;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM[14]": {
          "hide_name": 0,
          "bits": [ 11801 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F6;;1;X4Y3/C5;X4Y3/C5/F6;1;X4Y3/XD5;X4Y3/XD5/C5;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM_I1_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 11799 ] ,
          "attributes": {
            "ROUTING": "X5Y4/W230;X5Y4/W230/S231;1;X4Y4/B4;X4Y4/B4/W231;1;X4Y3/A7;X4Y3/A7/E130;1;X4Y3/Q4;;1;X4Y3/E130;X4Y3/E130/Q4;1;X5Y3/S230;X5Y3/S230/E131;1;X5Y4/A7;X5Y4/A7/S231;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_8_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11798 ] ,
          "attributes": {
            "ROUTING": "X4Y4/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_7_I1[1]": {
          "hide_name": 0,
          "bits": [ 11796 ] ,
          "attributes": {
            "ROUTING": "X4Y4/F4;;1;X4Y4/N100;X4Y4/N100/F4;1;X4Y3/B4;X4Y3/B4/N101;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM[15]": {
          "hide_name": 0,
          "bits": [ 11795 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F4;;1;X4Y3/XD4;X4Y3/XD4/F4;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_7_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11793 ] ,
          "attributes": {
            "ROUTING": "X4Y4/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_6_I2[2]": {
          "hide_name": 0,
          "bits": [ 11791 ] ,
          "attributes": {
            "ROUTING": "X4Y4/F5;;1;X4Y4/E250;X4Y4/E250/F5;1;X6Y4/S250;X6Y4/S250/E252;1;X6Y6/X08;X6Y6/X08/S252;1;X6Y6/C4;X6Y6/C4/X08;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_4_I3[3]": {
          "hide_name": 0,
          "bits": [ 11787 ] ,
          "attributes": {
            "ROUTING": "X5Y4/F2;;1;X5Y4/N130;X5Y4/N130/F2;1;X5Y4/S240;X5Y4/S240/N130;1;X5Y5/E240;X5Y5/E240/S241;1;X6Y5/S240;X6Y5/S240/E241;1;X6Y6/D7;X6Y6/D7/S241;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM[22]": {
          "hide_name": 0,
          "bits": [ 11785 ] ,
          "attributes": {
            "ROUTING": "X6Y6/F5;;1;X6Y6/XD5;X6Y6/XD5/F5;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 11783 ] ,
          "attributes": {
            "ROUTING": "X6Y4/F0;;1;X6Y4/D3;X6Y4/D3/F0;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM[23]": {
          "hide_name": 0,
          "bits": [ 11782 ] ,
          "attributes": {
            "ROUTING": "X6Y4/F3;;1;X6Y4/XD3;X6Y4/XD3/F3;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM[0]": {
          "hide_name": 0,
          "bits": [ 11780 ] ,
          "attributes": {
            "ROUTING": "X1Y3/F5;;1;X1Y3/A2;X1Y3/A2/F5;1;X1Y3/XD2;X1Y3/XD2/A2;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 11778 ] ,
          "attributes": {
            "ROUTING": "X4Y4/W820;X4Y4/W820/S121;1;X3Y4/W100;X3Y4/W100/E828;1;X3Y4/B5;X3Y4/B5/W100;1;X4Y3/SN20;X4Y3/SN20/Q3;1;X4Y4/B6;X4Y4/B6/S121;1;X4Y3/Q3;;1;X4Y3/W230;X4Y3/W230/Q3;1;X3Y3/B5;X3Y3/B5/W231;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_12_I1[1]": {
          "hide_name": 0,
          "bits": [ 11776 ] ,
          "attributes": {
            "ROUTING": "X3Y4/F5;;1;X3Y4/SN10;X3Y4/SN10/F5;1;X3Y3/E210;X3Y3/E210/N111;1;X4Y3/B3;X4Y3/B3/E211;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM[10]": {
          "hide_name": 0,
          "bits": [ 11775 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F3;;1;X4Y3/XD3;X4Y3/XD3/F3;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 11773 ] ,
          "attributes": {
            "ROUTING": "X4Y3/W130;X4Y3/W130/Q2;1;X3Y3/A5;X3Y3/A5/W131;1;X4Y3/S220;X4Y3/S220/Q2;1;X4Y4/X07;X4Y4/X07/S221;1;X4Y4/B0;X4Y4/B0/X07;1;X4Y3/Q2;;1;X4Y3/S100;X4Y3/S100/Q2;1;X4Y4/A6;X4Y4/A6/S101;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_12_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11772 ] ,
          "attributes": {
            "ROUTING": "X4Y4/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_11_I1[1]": {
          "hide_name": 0,
          "bits": [ 11770 ] ,
          "attributes": {
            "ROUTING": "X4Y4/F0;;1;X4Y4/N130;X4Y4/N130/F0;1;X4Y3/B2;X4Y3/B2/N131;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM[11]": {
          "hide_name": 0,
          "bits": [ 11769 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F2;;1;X4Y3/XD2;X4Y3/XD2/F2;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F_1_I0_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 11767 ] ,
          "attributes": {
            "ROUTING": "X3Y4/X07;X3Y4/X07/W242;1;X3Y4/B7;X3Y4/B7/X07;1;X6Y4/W100;X6Y4/W100/Q4;1;X5Y4/W240;X5Y4/W240/W101;1;X4Y4/S240;X4Y4/S240/W241;1;X4Y4/B1;X4Y4/B1/S240;1;X6Y4/Q4;;1;X6Y4/SN20;X6Y4/SN20/Q4;1;X6Y3/W260;X6Y3/W260/N121;1;X4Y3/X07;X4Y3/X07/W262;1;X4Y3/D7;X4Y3/D7/X07;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_10_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11766 ] ,
          "attributes": {
            "ROUTING": "X4Y4/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_11_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11765 ] ,
          "attributes": {
            "ROUTING": "X4Y4/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_10_I1[1]": {
          "hide_name": 0,
          "bits": [ 11763 ] ,
          "attributes": {
            "ROUTING": "X4Y4/F1;;1;X4Y4/E210;X4Y4/E210/F1;1;X6Y4/B7;X6Y4/B7/E212;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM[12]": {
          "hide_name": 0,
          "bits": [ 11762 ] ,
          "attributes": {
            "ROUTING": "X6Y4/F7;;1;X6Y4/A4;X6Y4/A4/F7;1;X6Y4/XD4;X6Y4/XD4/A4;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM[7]": {
          "hide_name": 0,
          "bits": [ 11760 ] ,
          "attributes": {
            "ROUTING": "X1Y3/F6;;1;X1Y3/C1;X1Y3/C1/F6;1;X1Y3/XD1;X1Y3/XD1/C1;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM[9]": {
          "hide_name": 0,
          "bits": [ 11758 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F4;;1;X3Y3/XD4;X3Y3/XD4/F4;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11756 ] ,
          "attributes": {
            "ROUTING": "X3Y4/F4;;1;X3Y4/N100;X3Y4/N100/F4;1;X3Y3/B4;X3Y3/B4/N101;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F_1_I0_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 11755 ] ,
          "attributes": {
            "ROUTING": "X3Y4/E220;X3Y4/E220/S121;1;X3Y4/C7;X3Y4/C7/E220;1;X3Y3/SN20;X3Y3/SN20/Q4;1;X3Y4/B4;X3Y4/B4/S121;1;X3Y3/Q4;;1;X3Y3/N100;X3Y3/N100/Q4;1;X3Y3/C5;X3Y3/C5/N100;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 11754 ] ,
          "attributes": {
            "ROUTING": "X3Y4/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM_I1_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 11752 ] ,
          "attributes": {
            "ROUTING": "X5Y3/F1;;1;X5Y3/S130;X5Y3/S130/F1;1;X5Y4/C7;X5Y4/C7/S131;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_7_I1[1]": {
          "hide_name": 0,
          "bits": [ 11750 ] ,
          "attributes": {
            "ROUTING": "X5Y6/N250;X5Y6/N250/W111;1;X5Y4/N830;X5Y4/N830/N252;1;X5Y3/S100;X5Y3/S100/S838;1;X5Y3/B1;X5Y3/B1/S100;1;X6Y6/Q4;;1;X6Y6/EW10;X6Y6/EW10/Q4;1;X5Y6/W250;X5Y6/W250/W111;1;X4Y6/N250;X4Y6/N250/W251;1;X4Y4/B5;X4Y4/B5/N252;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM[16]": {
          "hide_name": 0,
          "bits": [ 11749 ] ,
          "attributes": {
            "ROUTING": "X6Y6/F4;;1;X6Y6/XD4;X6Y6/XD4/F4;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_5_I3[3]": {
          "hide_name": 0,
          "bits": [ 11746 ] ,
          "attributes": {
            "ROUTING": "X5Y4/F1;;1;X5Y4/E100;X5Y4/E100/F1;1;X6Y4/S240;X6Y4/S240/E101;1;X6Y6/D6;X6Y6/D6/S242;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_7_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 11745 ] ,
          "attributes": {
            "ROUTING": "X5Y4/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM[17]": {
          "hide_name": 0,
          "bits": [ 11743 ] ,
          "attributes": {
            "ROUTING": "X5Y4/F0;;1;X5Y4/XD0;X5Y4/XD0/F0;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_7_I1[0]": {
          "hide_name": 0,
          "bits": [ 11742 ] ,
          "attributes": {
            "ROUTING": "X5Y4/SN10;X5Y4/SN10/Q0;1;X5Y3/A1;X5Y3/A1/N111;1;X5Y4/Q0;;1;X5Y4/X05;X5Y4/X05/Q0;1;X5Y4/B0;X5Y4/B0/X05;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_7_COUT": {
          "hide_name": 0,
          "bits": [ 11741 ] ,
          "attributes": {
            "ROUTING": "X5Y4/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_7_CIN": {
          "hide_name": 0,
          "bits": [ 11740 ] ,
          "attributes": {
            "ROUTING": "X5Y4/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_6_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 11738 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 11737 ] ,
          "attributes": {
            "ROUTING": "X1Y3/W130;X1Y3/W130/Q2;1;X1Y3/D3;X1Y3/D3/W130;1;X1Y3/X05;X1Y3/X05/Q2;1;X1Y3/A5;X1Y3/A5/X05;1;X1Y3/Q2;;1;X1Y3/S130;X1Y3/S130/Q2;1;X1Y4/E230;X1Y4/E230/S131;1;X2Y4/B1;X2Y4/B1/E231;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM[1]": {
          "hide_name": 0,
          "bits": [ 11735 ] ,
          "attributes": {
            "ROUTING": "X2Y4/F2;;1;X2Y4/XD2;X2Y4/XD2/F2;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 11734 ] ,
          "attributes": {
            "ROUTING": "X2Y4/S130;X2Y4/S130/Q2;1;X2Y4/B2;X2Y4/B2/S130;1;X2Y4/Q2;;1;X2Y4/W130;X2Y4/W130/Q2;1;X1Y4/N230;X1Y4/N230/W131;1;X1Y3/X02;X1Y3/X02/N231;1;X1Y3/C3;X1Y3/C3/X02;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_6_CIN": {
          "hide_name": 0,
          "bits": [ 11733 ] ,
          "attributes": {
            "ROUTING": "X2Y4/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM_I1_LUT3_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 11731 ] ,
          "attributes": {
            "ROUTING": "X6Y4/F2;;1;X6Y4/S100;X6Y4/S100/F2;1;X6Y4/W210;X6Y4/W210/S100;1;X5Y4/X06;X5Y4/X06/W211;1;X5Y4/SEL6;X5Y4/SEL6/X06;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_5_I1[3]": {
          "hide_name": 0,
          "bits": [ 11729 ] ,
          "attributes": {
            "ROUTING": "X5Y5/N250;X5Y5/N250/W834;1;X5Y4/W250;X5Y4/W250/N251;1;X5Y4/B1;X5Y4/B1/W250;1;X6Y4/X03;X6Y4/X03/S261;1;X6Y4/D2;X6Y4/D2/X03;1;X10Y5/Q0;;1;X10Y5/W130;X10Y5/W130/Q0;1;X9Y5/W830;X9Y5/W830/W131;1;X5Y3/E260;X5Y3/E260/N262;1;X5Y5/N260;X5Y5/N260/W834;1;X6Y3/S260;X6Y3/S260/E261;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM[18]": {
          "hide_name": 0,
          "bits": [ 11728 ] ,
          "attributes": {
            "ROUTING": "X6Y6/F6;;1;X6Y6/E830;X6Y6/E830/F6;1;X10Y6/N260;X10Y6/N260/E834;1;X10Y5/C0;X10Y5/C0/N261;1;X10Y5/XD0;X10Y5/XD0/C0;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_5_I1[2]": {
          "hide_name": 0,
          "bits": [ 11726 ] ,
          "attributes": {
            "ROUTING": "X6Y4/W220;X6Y4/W220/W222;1;X6Y4/C2;X6Y4/C2/W220;1;X10Y5/Q1;;1;X10Y5/N130;X10Y5/N130/Q1;1;X10Y4/W270;X10Y4/W270/N131;1;X8Y4/W220;X8Y4/W220/W272;1;X6Y4/W230;X6Y4/W230/W222;1;X5Y4/B2;X5Y4/B2/W231;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM[19]": {
          "hide_name": 0,
          "bits": [ 11725 ] ,
          "attributes": {
            "ROUTING": "X6Y6/F7;;1;X6Y6/E820;X6Y6/E820/F7;1;X10Y6/N240;X10Y6/N240/E824;1;X10Y5/C1;X10Y5/C1/N241;1;X10Y5/XD1;X10Y5/XD1/C1;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM[20]": {
          "hide_name": 0,
          "bits": [ 11721 ] ,
          "attributes": {
            "ROUTING": "X5Y4/F3;;1;X5Y4/XD3;X5Y4/XD3/F3;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_5_I1[1]": {
          "hide_name": 0,
          "bits": [ 11720 ] ,
          "attributes": {
            "ROUTING": "X5Y4/E130;X5Y4/E130/Q3;1;X6Y4/B2;X6Y4/B2/E131;1;X5Y4/Q3;;1;X5Y4/B3;X5Y4/B3/Q3;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_5_CIN": {
          "hide_name": 0,
          "bits": [ 11719 ] ,
          "attributes": {
            "ROUTING": "X5Y4/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_LUT4_F_3_I3[3]": {
          "hide_name": 0,
          "bits": [ 11717 ] ,
          "attributes": {
            "ROUTING": "X5Y4/F5;;1;X5Y4/S100;X5Y4/S100/F5;1;X5Y5/S200;X5Y5/S200/S101;1;X5Y6/E200;X5Y6/E200/S201;1;X6Y6/D5;X6Y6/D5/E201;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM_I1[2]": {
          "hide_name": 0,
          "bits": [ 11716 ] ,
          "attributes": {
            "ROUTING": "X6Y6/N250;X6Y6/N250/Q5;1;X6Y4/X06;X6Y4/X06/N252;1;X6Y4/C6;X6Y4/C6/X06;1;X6Y4/W240;X6Y4/W240/N241;1;X5Y4/X03;X5Y4/X03/W241;1;X5Y4/B5;X5Y4/B5/X03;1;X6Y6/N100;X6Y6/N100/Q5;1;X6Y6/Q5;;1;X6Y5/N240;X6Y5/N240/N101;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 11715 ] ,
          "attributes": {
            "ROUTING": "X6Y4/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM[21]": {
          "hide_name": 0,
          "bits": [ 11713 ] ,
          "attributes": {
            "ROUTING": "X5Y4/F4;;1;X5Y4/XD4;X5Y4/XD4/F4;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_5_I1[0]": {
          "hide_name": 0,
          "bits": [ 11712 ] ,
          "attributes": {
            "ROUTING": "X5Y4/W100;X5Y4/W100/Q4;1;X5Y4/B4;X5Y4/B4/W100;1;X5Y4/Q4;;1;X5Y4/EW10;X5Y4/EW10/Q4;1;X6Y4/A2;X6Y4/A2/E111;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_4_COUT": {
          "hide_name": 0,
          "bits": [ 11711 ] ,
          "attributes": {
            "ROUTING": "X5Y4/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_5_COUT": {
          "hide_name": 0,
          "bits": [ 11710 ] ,
          "attributes": {
            "ROUTING": "X5Y4/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM[24]": {
          "hide_name": 0,
          "bits": [ 11708 ] ,
          "attributes": {
            "ROUTING": "X6Y4/F1;;1;X6Y4/B5;X6Y4/B5/F1;1;X6Y4/XD5;X6Y4/XD5/B5;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM_I1[0]": {
          "hide_name": 0,
          "bits": [ 11707 ] ,
          "attributes": {
            "ROUTING": "X6Y4/X04;X6Y4/X04/Q5;1;X6Y4/B1;X6Y4/B1/X04;1;X6Y4/Q5;;1;X6Y4/E130;X6Y4/E130/Q5;1;X6Y4/A6;X6Y4/A6/E130;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_3_COUT": {
          "hide_name": 0,
          "bits": [ 11706 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I0_F_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11705 ] ,
          "attributes": {
            "ROUTING": "X6Y4/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM[2]": {
          "hide_name": 0,
          "bits": [ 11703 ] ,
          "attributes": {
            "ROUTING": "X2Y4/F3;;1;X2Y4/XD3;X2Y4/XD3/F3;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 11702 ] ,
          "attributes": {
            "ROUTING": "X2Y4/EW10;X2Y4/EW10/Q3;1;X1Y4/N210;X1Y4/N210/W111;1;X1Y3/B3;X1Y3/B3/N211;1;X2Y4/Q3;;1;X2Y4/B3;X2Y4/B3/Q3;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_6_COUT": {
          "hide_name": 0,
          "bits": [ 11701 ] ,
          "attributes": {
            "ROUTING": "X2Y4/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM[3]": {
          "hide_name": 0,
          "bits": [ 11699 ] ,
          "attributes": {
            "ROUTING": "X2Y4/F4;;1;X2Y4/XD4;X2Y4/XD4/F4;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 11698 ] ,
          "attributes": {
            "ROUTING": "X2Y4/N240;X2Y4/N240/Q4;1;X2Y4/B4;X2Y4/B4/N240;1;X2Y4/Q4;;1;X2Y4/N820;X2Y4/N820/Q4;1;X2Y3/W270;X2Y3/W270/S828;1;X1Y3/A3;X1Y3/A3/W271;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 11697 ] ,
          "attributes": {
            "ROUTING": "X2Y4/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM[8]": {
          "hide_name": 0,
          "bits": [ 11695 ] ,
          "attributes": {
            "ROUTING": "X3Y4/F3;;1;X3Y4/XD3;X3Y4/XD3/F3;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT3_I0_F_LUT4_F_1_I0_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 11694 ] ,
          "attributes": {
            "ROUTING": "X3Y4/S130;X3Y4/S130/Q3;1;X3Y4/D7;X3Y4/D7/S130;1;X3Y3/X02;X3Y3/X02/N231;1;X3Y3/D5;X3Y3/D5/X02;1;X3Y4/Q3;;1;X3Y4/B3;X3Y4/B3/Q3;1;X3Y4/N230;X3Y4/N230/Q3;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11693 ] ,
          "attributes": {
            "ROUTING": "X3Y4/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM[4]": {
          "hide_name": 0,
          "bits": [ 11691 ] ,
          "attributes": {
            "ROUTING": "X2Y4/F5;;1;X2Y4/XD5;X2Y4/XD5/F5;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 11690 ] ,
          "attributes": {
            "ROUTING": "X2Y4/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM[5]": {
          "hide_name": 0,
          "bits": [ 11688 ] ,
          "attributes": {
            "ROUTING": "X3Y4/F0;;1;X3Y4/XD0;X3Y4/XD0/F0;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_COUT": {
          "hide_name": 0,
          "bits": [ 11687 ] ,
          "attributes": {
            "ROUTING": "X3Y4/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_3_SUM[6]": {
          "hide_name": 0,
          "bits": [ 11685 ] ,
          "attributes": {
            "ROUTING": "X3Y4/F1;;1;X3Y4/XD1;X3Y4/XD1/F1;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_2_COUT": {
          "hide_name": 0,
          "bits": [ 11684 ] ,
          "attributes": {
            "ROUTING": "X3Y4/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 11682 ] ,
          "attributes": {
            "ROUTING": "X3Y4/F2;;1;X3Y4/EW10;X3Y4/EW10/F2;1;X2Y4/N250;X2Y4/N250/W111;1;X2Y3/W250;X2Y3/W250/N251;1;X1Y3/A6;X1Y3/A6/W251;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 11681 ] ,
          "attributes": {
            "ROUTING": "X3Y4/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_ALU_I1_1_COUT": {
          "hide_name": 0,
          "bits": [ 11680 ] ,
          "attributes": {
            "ROUTING": "X3Y4/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:28.25-28.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 11678 ] ,
          "attributes": {
            "ROUTING": "X3Y3/X06;X3Y3/X06/E211;1;X3Y3/D3;X3Y3/D3/X06;1;X2Y4/SN10;X2Y4/SN10/Q5;1;X2Y3/E210;X2Y3/E210/N111;1;X3Y3/B7;X3Y3/B7/E211;1;X2Y4/Q5;;1;X2Y4/X08;X2Y4/X08/Q5;1;X2Y4/B5;X2Y4/B5/X08;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 11677 ] ,
          "attributes": {
            "ROUTING": "X3Y3/A7;X3Y3/A7/X01;1;X3Y4/S100;X3Y4/S100/Q0;1;X3Y4/B0;X3Y4/B0/S100;1;X3Y4/Q0;;1;X3Y4/N200;X3Y4/N200/Q0;1;X3Y3/X01;X3Y3/X01/N201;1;X3Y3/C3;X3Y3/C3/X01;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 11676 ] ,
          "attributes": {
            "ROUTING": "X3Y3/B3;X3Y3/B3/N131;1;X1Y3/X08;X1Y3/X08/W272;1;X1Y3/B7;X1Y3/B7/X08;1;X3Y4/B1;X3Y4/B1/Q1;1;X3Y4/Q1;;1;X3Y4/N130;X3Y4/N130/Q1;1;X3Y3/W270;X3Y3/W270/N131;1;X1Y3/X04;X1Y3/X04/W272;1;X1Y3/B0;X1Y3/B0/X04;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 11674 ] ,
          "attributes": {
            "ROUTING": "X1Y3/EW10;X1Y3/EW10/Q1;1;X2Y3/E250;X2Y3/E250/E111;1;X3Y3/A3;X3Y3/A3/E251;1;X1Y3/E210;X1Y3/E210/Q1;1;X1Y3/A0;X1Y3/A0/E210;1;X1Y4/E210;X1Y4/E210/S211;1;X3Y4/B2;X3Y4/B2/E212;1;X1Y3/Q1;;1;X1Y3/S210;X1Y3/S210/Q1;1;X1Y3/A7;X1Y3/A7/S210;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 11669 ] ,
          "attributes": {
            "ROUTING": "X1Y3/EW20;X1Y3/EW20/F3;1;X2Y3/E260;X2Y3/E260/E121;1;X3Y3/SEL2;X3Y3/SEL2/E261;1;X1Y3/X06;X1Y3/X06/F3;1;X1Y3/D0;X1Y3/D0/X06;1;X1Y3/F3;;1;X1Y3/E130;X1Y3/E130/F3;1;X2Y3/E230;X2Y3/E230/E131;1;X3Y3/B6;X3Y3/B6/E231;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11667 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11666 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 11651 ] ,
          "attributes": {
            "ROUTING": "X4Y3/D6;X4Y3/D6/W221;1;X6Y4/X07;X6Y4/X07/E261;1;X6Y4/D7;X6Y4/D7/X07;1;X5Y4/W130;X5Y4/W130/OF6;1;X5Y4/W270;X5Y4/W270/W130;1;X4Y4/X04;X4Y4/X04/W271;1;X4Y4/D7;X4Y4/D7/X04;1;X6Y4/C3;X6Y4/C3/E261;1;X4Y3/D3;X4Y3/D3/W221;1;X1Y3/D6;X1Y3/D6/W222;1;X3Y3/W220;X3Y3/W220/W222;1;X1Y3/D5;X1Y3/D5/W222;1;X4Y3/D4;X4Y3/D4/W221;1;X3Y3/D4;X3Y3/D4/W222;1;X6Y6/C5;X6Y6/C5/S221;1;X5Y4/E260;X5Y4/E260/OF6;1;X6Y4/S260;X6Y4/S260/E261;1;X6Y6/D4;X6Y6/D4/S262;1;X3Y7/X05;X3Y7/X05/W222;1;X3Y7/C7;X3Y7/C7/X05;1;X6Y6/C7;X6Y6/C7/S221;1;X5Y3/W220;X5Y3/W220/N121;1;X4Y3/D2;X4Y3/D2/W221;1;X5Y5/S220;X5Y5/S220/S121;1;X5Y7/W220;X5Y7/W220/S222;1;X3Y7/D6;X3Y7/D6/W222;1;X5Y4/OF6;;1;X5Y4/SN20;X5Y4/SN20/OF6;1;X5Y5/E220;X5Y5/E220/S121;1;X6Y5/S220;X6Y5/S220/E221;1;X6Y6/C6;X6Y6/C6/S221;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 11637 ] ,
          "attributes": {
            "ROUTING": "X4Y3/C3;X4Y3/C3/N230;1;X1Y3/N100;X1Y3/N100/F0;1;X1Y3/C5;X1Y3/C5/N100;1;X6Y6/B5;X6Y6/B5/E211;1;X4Y3/S230;X4Y3/S230/E808;1;X4Y3/C6;X4Y3/C6/S230;1;X4Y3/N230;X4Y3/N230/E808;1;X4Y3/C2;X4Y3/C2/N230;1;X4Y3/C4;X4Y3/C4/E230;1;X3Y6/E210;X3Y6/E210/S211;1;X5Y6/E210;X5Y6/E210/E212;1;X6Y6/B6;X6Y6/B6/E211;1;X4Y3/E230;X4Y3/E230/E808;1;X6Y3/S230;X6Y3/S230/E232;1;X6Y4/B3;X6Y4/B3/S231;1;X1Y3/N130;X1Y3/N130/F0;1;X1Y3/C6;X1Y3/C6/N130;1;X4Y4/C7;X4Y4/C7/S201;1;X3Y3/S200;X3Y3/S200/E202;1;X3Y5/S210;X3Y5/S210/S202;1;X3Y7/X08;X3Y7/X08/S212;1;X3Y7/C6;X3Y7/C6/X08;1;X4Y4/E200;X4Y4/E200/S201;1;X6Y4/X05;X6Y4/X05/E202;1;X6Y4/C7;X6Y4/C7/X05;1;X6Y6/X01;X6Y6/X01/E202;1;X6Y6/B4;X6Y6/B4/X01;1;X3Y3/W800;X3Y3/W800/E202;1;X4Y3/S200;X4Y3/S200/E808;1;X4Y5/S200;X4Y5/S200/S202;1;X4Y6/E200;X4Y6/E200/S201;1;X6Y6/X05;X6Y6/X05/E202;1;X6Y6/B7;X6Y6/B7/X05;1;X1Y3/F0;;1;X1Y3/E200;X1Y3/E200/F0;1;X3Y3/X05;X3Y3/X05/E202;1;X3Y3/C4;X3Y3/C4/X05;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11635 ] ,
          "attributes": {
            "ROUTING": "X3Y7/B7;X3Y7/B7/X07;1;X3Y3/OF2;;1;X3Y3/S220;X3Y3/S220/OF2;1;X3Y5/S220;X3Y5/S220/S222;1;X3Y7/X07;X3Y7/X07/S222;1;X3Y7/B6;X3Y7/B6/X07;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 11622 ] ,
          "attributes": {
            "ROUTING": "X7Y4/S270;X7Y4/S270/E272;1;X7Y6/W270;X7Y6/W270/S272;1;X6Y6/A4;X6Y6/A4/W271;1;X4Y4/N230;X4Y4/N230/E131;1;X4Y3/A4;X4Y3/A4/N231;1;X4Y3/A3;X4Y3/A3/N130;1;X6Y6/A5;X6Y6/A5/S232;1;X4Y4/X03;X4Y4/X03/E261;1;X4Y4/A7;X4Y4/A7/X03;1;X4Y4/E230;X4Y4/E230/E131;1;X6Y4/X02;X6Y4/X02/E232;1;X6Y4/A3;X6Y4/A3/X02;1;X6Y6/A6;X6Y6/A6/S232;1;X6Y6/A7;X6Y6/A7/S232;1;X6Y4/S230;X6Y4/S230/E232;1;X3Y4/E130;X3Y4/E130/OF6;1;X4Y4/N830;X4Y4/N830/E131;1;X4Y3/N130;X4Y3/N130/S838;1;X4Y3/A2;X4Y3/A2/N130;1;X3Y7/A6;X3Y7/A6/X01;1;X3Y3/A4;X3Y3/A4/N121;1;X3Y4/E260;X3Y4/E260/OF6;1;X5Y4/E270;X5Y4/E270/E262;1;X6Y4/A7;X6Y4/A7/E271;1;X3Y3/E220;X3Y3/E220/N121;1;X4Y3/X01;X4Y3/X01/E221;1;X4Y3/A6;X4Y3/A6/X01;1;X3Y3/W260;X3Y3/W260/N121;1;X1Y3/X03;X1Y3/X03/W262;1;X1Y3/B5;X1Y3/B5/X03;1;X3Y4/SN20;X3Y4/SN20/OF6;1;X3Y5/S260;X3Y5/S260/S121;1;X3Y7/X01;X3Y7/X01/S262;1;X3Y7/A7;X3Y7/A7/X01;1;X3Y4/OF6;;1;X3Y4/W130;X3Y4/W130/OF6;1;X2Y4/W270;X2Y4/W270/W131;1;X1Y4/N270;X1Y4/N270/W271;1;X1Y3/B6;X1Y3/B6/N271;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D": {
          "hide_name": 0,
          "bits": [ 11619 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F7;;1;X3Y7/S820;X3Y7/S820/F7;1;X3Y15/N270;X3Y15/N270/S828;1;X3Y13/B5;X3Y13/B5/N272;1;X3Y13/XD5;X3Y13/XD5/B5;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:21.1-45.4"
          }
        },
        "rdy_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 11618 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F6;;1;X3Y7/S130;X3Y7/S130/F6;1;X3Y8/S230;X3Y8/S230/S131;1;X3Y10/S230;X3Y10/S230/S232;1;X3Y12/S230;X3Y12/S230/S232;1;X3Y13/X08;X3Y13/X08/S231;1;X3Y13/CE2;X3Y13/CE2/X08;1"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11614 ] ,
          "attributes": {
            "ROUTING": "X9Y6/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11613 ] ,
          "attributes": {
            "ROUTING": "X9Y6/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11609 ] ,
          "attributes": {
            "ROUTING": "X9Y6/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11608 ] ,
          "attributes": {
            "ROUTING": "X9Y6/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11606 ] ,
          "attributes": {
            "ROUTING": "X9Y6/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11605 ] ,
          "attributes": {
            "ROUTING": "X9Y6/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11602 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 11600 ] ,
          "attributes": {
            "ROUTING": "X9Y6/A4;X9Y6/A4/X07;1;X9Y6/X03;X9Y6/X03/N222;1;X9Y6/A0;X9Y6/A0/X03;1;X9Y6/B1;X9Y6/B1/X07;1;X11Y8/F2;;1;X11Y8/W220;X11Y8/W220/F2;1;X9Y8/N220;X9Y8/N220/W222;1;X9Y6/X07;X9Y6/X07/N222;1;X9Y6/A5;X9Y6/A5/X07;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11598 ] ,
          "attributes": {
            "ROUTING": "X9Y6/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11597 ] ,
          "attributes": {
            "ROUTING": "X9Y6/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11593 ] ,
          "attributes": {
            "ROUTING": "X9Y6/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11592 ] ,
          "attributes": {
            "ROUTING": "X9Y6/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11590 ] ,
          "attributes": {
            "ROUTING": "X9Y6/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11589 ] ,
          "attributes": {
            "ROUTING": "X9Y6/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 11587 ] ,
          "attributes": {
            "ROUTING": "X9Y6/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 11586 ] ,
          "attributes": {
            "ROUTING": "X9Y6/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11582 ] ,
          "attributes": {
            "ROUTING": "X1Y5/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11581 ] ,
          "attributes": {
            "ROUTING": "X1Y5/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11577 ] ,
          "attributes": {
            "ROUTING": "X1Y5/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11576 ] ,
          "attributes": {
            "ROUTING": "X1Y5/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11574 ] ,
          "attributes": {
            "ROUTING": "X1Y5/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11573 ] ,
          "attributes": {
            "ROUTING": "X1Y5/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 11569 ] ,
          "attributes": {
            "ROUTING": "X1Y5/A4;X1Y5/A4/X05;1;X1Y5/X03;X1Y5/X03/N261;1;X1Y5/A0;X1Y5/A0/X03;1;X1Y5/A5;X1Y5/A5/X05;1;X9Y8/F5;;1;X9Y8/W250;X9Y8/W250/F5;1;X7Y8/W250;X7Y8/W250/W252;1;X5Y8/W830;X5Y8/W830/W252;1;X1Y8/N260;X1Y8/N260/W834;1;X1Y6/N260;X1Y6/N260/N262;1;X1Y5/X05;X1Y5/X05/N261;1;X1Y5/B1;X1Y5/B1/X05;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11567 ] ,
          "attributes": {
            "ROUTING": "X1Y5/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11566 ] ,
          "attributes": {
            "ROUTING": "X1Y5/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11562 ] ,
          "attributes": {
            "ROUTING": "X1Y5/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11561 ] ,
          "attributes": {
            "ROUTING": "X1Y5/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11559 ] ,
          "attributes": {
            "ROUTING": "X1Y5/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11558 ] ,
          "attributes": {
            "ROUTING": "X1Y5/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 11556 ] ,
          "attributes": {
            "ROUTING": "X1Y5/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 11555 ] ,
          "attributes": {
            "ROUTING": "X1Y5/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 11553 ] ,
          "attributes": {
            "ROUTING": "X1Y5/OF3;;1;X1Y5/EW10;X1Y5/EW10/OF3;1;X2Y5/E810;X2Y5/E810/E111;1;X10Y5/S210;X10Y5/S210/E818;1;X10Y6/A4;X10Y6/A4/S211;1;X10Y6/XD4;X10Y6/XD4/A4;1"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11549 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11548 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11544 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11543 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11541 ] ,
          "attributes": {
            "ROUTING": "X5Y11/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11540 ] ,
          "attributes": {
            "ROUTING": "X5Y11/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_9_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11537 ] ,
          "attributes": {
            "ROUTING": "X10Y8/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 11535 ] ,
          "attributes": {
            "ROUTING": "X5Y11/A5;X5Y11/A5/X07;1;X5Y11/B1;X5Y11/B1/X07;1;X3Y11/E250;X3Y11/E250/N251;1;X5Y11/A4;X5Y11/A4/E252;1;X5Y11/X07;X5Y11/X07/E262;1;X3Y12/N250;X3Y12/N250/W834;1;X10Y8/F0;;1;X10Y8/W130;X10Y8/W130/F0;1;X9Y8/S830;X9Y8/S830/W131;1;X9Y12/W260;X9Y12/W260/S834;1;X5Y11/A0;X5Y11/A0/E252;1;X3Y12/N260;X3Y12/N260/W834;1;X7Y12/W830;X7Y12/W830/W262;1;X3Y11/E260;X3Y11/E260/N261;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11533 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11532 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11528 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11527 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11525 ] ,
          "attributes": {
            "ROUTING": "X5Y11/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11524 ] ,
          "attributes": {
            "ROUTING": "X5Y11/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 11522 ] ,
          "attributes": {
            "ROUTING": "X5Y11/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 11521 ] ,
          "attributes": {
            "ROUTING": "X5Y11/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 11519 ] ,
          "attributes": {
            "ROUTING": "X4Y11/OF30;;1;X5Y11/EW10;X5Y11/EW10/OF3;1;X6Y11/E210;X6Y11/E210/E111;1;X8Y11/E240;X8Y11/E240/E212;1;X9Y11/C3;X9Y11/C3/E241;1;X9Y11/XD3;X9Y11/XD3/C3;1"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11515 ] ,
          "attributes": {
            "ROUTING": "X8Y10/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11514 ] ,
          "attributes": {
            "ROUTING": "X8Y10/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11510 ] ,
          "attributes": {
            "ROUTING": "X8Y10/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11509 ] ,
          "attributes": {
            "ROUTING": "X8Y10/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11507 ] ,
          "attributes": {
            "ROUTING": "X8Y10/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11506 ] ,
          "attributes": {
            "ROUTING": "X8Y10/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_8_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11503 ] ,
          "attributes": {
            "ROUTING": "X10Y8/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 11501 ] ,
          "attributes": {
            "ROUTING": "X8Y10/B1;X8Y10/B1/S212;1;X8Y10/A5;X8Y10/A5/S212;1;X8Y10/A4;X8Y10/A4/S212;1;X10Y8/F1;;1;X10Y8/W210;X10Y8/W210/F1;1;X8Y8/S210;X8Y8/S210/W212;1;X8Y10/E210;X8Y10/E210/S212;1;X8Y10/A0;X8Y10/A0/E210;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11499 ] ,
          "attributes": {
            "ROUTING": "X8Y10/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11498 ] ,
          "attributes": {
            "ROUTING": "X8Y10/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11494 ] ,
          "attributes": {
            "ROUTING": "X8Y10/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11493 ] ,
          "attributes": {
            "ROUTING": "X8Y10/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11491 ] ,
          "attributes": {
            "ROUTING": "X8Y10/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11490 ] ,
          "attributes": {
            "ROUTING": "X8Y10/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 11488 ] ,
          "attributes": {
            "ROUTING": "X8Y10/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 11487 ] ,
          "attributes": {
            "ROUTING": "X8Y10/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 11485 ] ,
          "attributes": {
            "ROUTING": "X7Y10/OF30;;1;X8Y10/E230;X8Y10/E230/OF3;1;X10Y10/B2;X10Y10/B2/E232;1;X10Y10/XD2;X10Y10/XD2/B2;1"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11481 ] ,
          "attributes": {
            "ROUTING": "X4Y5/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11480 ] ,
          "attributes": {
            "ROUTING": "X4Y5/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11476 ] ,
          "attributes": {
            "ROUTING": "X4Y5/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11475 ] ,
          "attributes": {
            "ROUTING": "X4Y5/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11473 ] ,
          "attributes": {
            "ROUTING": "X4Y5/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11472 ] ,
          "attributes": {
            "ROUTING": "X4Y5/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_7_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11469 ] ,
          "attributes": {
            "ROUTING": "X10Y8/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 11467 ] ,
          "attributes": {
            "ROUTING": "X4Y5/X01;X4Y5/X01/N221;1;X4Y5/A0;X4Y5/A0/X01;1;X4Y5/A4;X4Y5/A4/X07;1;X4Y5/B1;X4Y5/B1/X07;1;X10Y8/F2;;1;X10Y8/W220;X10Y8/W220/F2;1;X8Y8/W220;X8Y8/W220/W222;1;X6Y8/N220;X6Y8/N220/W222;1;X6Y6/W220;X6Y6/W220/N222;1;X4Y6/N220;X4Y6/N220/W222;1;X4Y5/A5;X4Y5/A5/X07;1;X4Y5/X07;X4Y5/X07/N221;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11465 ] ,
          "attributes": {
            "ROUTING": "X4Y5/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11464 ] ,
          "attributes": {
            "ROUTING": "X4Y5/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11460 ] ,
          "attributes": {
            "ROUTING": "X4Y5/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11459 ] ,
          "attributes": {
            "ROUTING": "X4Y5/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11457 ] ,
          "attributes": {
            "ROUTING": "X4Y5/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11456 ] ,
          "attributes": {
            "ROUTING": "X4Y5/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 11454 ] ,
          "attributes": {
            "ROUTING": "X4Y5/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 11453 ] ,
          "attributes": {
            "ROUTING": "X4Y5/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 11451 ] ,
          "attributes": {
            "ROUTING": "X3Y5/OF30;;1;X4Y5/E230;X4Y5/E230/OF3;1;X6Y5/E230;X6Y5/E230/E232;1;X8Y5/E260;X8Y5/E260/E232;1;X9Y5/C2;X9Y5/C2/E261;1;X9Y5/XD2;X9Y5/XD2/C2;1"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11447 ] ,
          "attributes": {
            "ROUTING": "X9Y10/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11446 ] ,
          "attributes": {
            "ROUTING": "X9Y10/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11442 ] ,
          "attributes": {
            "ROUTING": "X9Y10/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11441 ] ,
          "attributes": {
            "ROUTING": "X9Y10/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11439 ] ,
          "attributes": {
            "ROUTING": "X9Y10/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11438 ] ,
          "attributes": {
            "ROUTING": "X9Y10/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_6_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11435 ] ,
          "attributes": {
            "ROUTING": "X10Y8/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 11433 ] ,
          "attributes": {
            "ROUTING": "X9Y10/X03;X9Y10/X03/S202;1;X9Y10/A0;X9Y10/A0/X03;1;X9Y10/A4;X9Y10/A4/X07;1;X9Y10/B1;X9Y10/B1/X07;1;X10Y8/F3;;1;X10Y8/W100;X10Y8/W100/F3;1;X9Y8/S200;X9Y8/S200/W101;1;X9Y10/X07;X9Y10/X07/S202;1;X9Y10/A5;X9Y10/A5/X07;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11431 ] ,
          "attributes": {
            "ROUTING": "X9Y10/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11430 ] ,
          "attributes": {
            "ROUTING": "X9Y10/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11426 ] ,
          "attributes": {
            "ROUTING": "X9Y10/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11425 ] ,
          "attributes": {
            "ROUTING": "X9Y10/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11423 ] ,
          "attributes": {
            "ROUTING": "X9Y10/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11422 ] ,
          "attributes": {
            "ROUTING": "X9Y10/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 11420 ] ,
          "attributes": {
            "ROUTING": "X9Y10/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 11419 ] ,
          "attributes": {
            "ROUTING": "X9Y10/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 11417 ] ,
          "attributes": {
            "ROUTING": "X8Y10/OF30;;1;X9Y10/EW10;X9Y10/EW10/OF3;1;X10Y10/A5;X10Y10/A5/E111;1;X10Y10/XD5;X10Y10/XD5/A5;1"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11413 ] ,
          "attributes": {
            "ROUTING": "X8Y5/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11412 ] ,
          "attributes": {
            "ROUTING": "X8Y5/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11408 ] ,
          "attributes": {
            "ROUTING": "X8Y5/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11407 ] ,
          "attributes": {
            "ROUTING": "X8Y5/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11405 ] ,
          "attributes": {
            "ROUTING": "X8Y5/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11404 ] ,
          "attributes": {
            "ROUTING": "X8Y5/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_5_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11401 ] ,
          "attributes": {
            "ROUTING": "X10Y8/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 11399 ] ,
          "attributes": {
            "ROUTING": "X8Y5/A0;X8Y5/A0/W271;1;X8Y5/X04;X8Y5/X04/W271;1;X8Y5/B1;X8Y5/B1/X04;1;X8Y5/A5;X8Y5/A5/W271;1;X10Y8/EW20;X10Y8/EW20/F4;1;X9Y8/N260;X9Y8/N260/W121;1;X9Y6/N270;X9Y6/N270/N262;1;X8Y5/A4;X8Y5/A4/W271;1;X9Y5/W270;X9Y5/W270/N271;1;X10Y8/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11397 ] ,
          "attributes": {
            "ROUTING": "X8Y5/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11396 ] ,
          "attributes": {
            "ROUTING": "X8Y5/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11392 ] ,
          "attributes": {
            "ROUTING": "X8Y5/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11391 ] ,
          "attributes": {
            "ROUTING": "X8Y5/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11389 ] ,
          "attributes": {
            "ROUTING": "X8Y5/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11388 ] ,
          "attributes": {
            "ROUTING": "X8Y5/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 11386 ] ,
          "attributes": {
            "ROUTING": "X8Y5/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 11385 ] ,
          "attributes": {
            "ROUTING": "X8Y5/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 11383 ] ,
          "attributes": {
            "ROUTING": "X7Y5/OF30;;1;X8Y5/E230;X8Y5/E230/OF3;1;X10Y5/B2;X10Y5/B2/E232;1;X10Y5/XD2;X10Y5/XD2/B2;1"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11379 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11378 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11374 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11373 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11371 ] ,
          "attributes": {
            "ROUTING": "X5Y12/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11370 ] ,
          "attributes": {
            "ROUTING": "X5Y12/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_4_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11367 ] ,
          "attributes": {
            "ROUTING": "X10Y8/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 11365 ] ,
          "attributes": {
            "ROUTING": "X5Y12/A4;X5Y12/A4/S231;1;X5Y12/A5;X5Y12/A5/S231;1;X5Y12/B1;X5Y12/B1/S231;1;X10Y8/F5;;1;X10Y8/SN20;X10Y8/SN20/F5;1;X10Y9/W220;X10Y9/W220/S121;1;X8Y9/W230;X8Y9/W230/W222;1;X6Y9/W230;X6Y9/W230/W232;1;X5Y9/S230;X5Y9/S230/W231;1;X5Y11/S230;X5Y11/S230/S232;1;X5Y12/X02;X5Y12/X02/S231;1;X5Y12/A0;X5Y12/A0/X02;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11363 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11362 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11358 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11357 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11355 ] ,
          "attributes": {
            "ROUTING": "X5Y12/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11354 ] ,
          "attributes": {
            "ROUTING": "X5Y12/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 11352 ] ,
          "attributes": {
            "ROUTING": "X5Y12/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 11351 ] ,
          "attributes": {
            "ROUTING": "X5Y12/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11347 ] ,
          "attributes": {
            "ROUTING": "X1Y8/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11346 ] ,
          "attributes": {
            "ROUTING": "X1Y8/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11342 ] ,
          "attributes": {
            "ROUTING": "X1Y8/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11341 ] ,
          "attributes": {
            "ROUTING": "X1Y8/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11339 ] ,
          "attributes": {
            "ROUTING": "X1Y8/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11338 ] ,
          "attributes": {
            "ROUTING": "X1Y8/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11334 ] ,
          "attributes": {
            "ROUTING": "X1Y8/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11333 ] ,
          "attributes": {
            "ROUTING": "X1Y8/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11329 ] ,
          "attributes": {
            "ROUTING": "X1Y8/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11328 ] ,
          "attributes": {
            "ROUTING": "X1Y8/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11326 ] ,
          "attributes": {
            "ROUTING": "X1Y8/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11325 ] ,
          "attributes": {
            "ROUTING": "X1Y8/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 11323 ] ,
          "attributes": {
            "ROUTING": "X1Y8/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 11322 ] ,
          "attributes": {
            "ROUTING": "X1Y8/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11318 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11317 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11313 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11312 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11310 ] ,
          "attributes": {
            "ROUTING": "X2Y8/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11309 ] ,
          "attributes": {
            "ROUTING": "X2Y8/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11305 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11304 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11300 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11299 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11297 ] ,
          "attributes": {
            "ROUTING": "X2Y8/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11296 ] ,
          "attributes": {
            "ROUTING": "X2Y8/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 11294 ] ,
          "attributes": {
            "ROUTING": "X2Y8/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 11293 ] ,
          "attributes": {
            "ROUTING": "X2Y8/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 11291 ] ,
          "attributes": {
            "ROUTING": "X1Y8/OF3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 11290 ] ,
          "attributes": {
            "ROUTING": "X1Y8/OF30;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pwm.tick_counter_DFF_Q_31_D": {
          "hide_name": 0,
          "bits": [ 11288 ] ,
          "attributes": {
            "ROUTING": "X1Y8/OF7;;1;X1Y8/N270;X1Y8/N270/OF7;1;X1Y6/N220;X1Y6/N220/N272;1;X1Y4/N220;X1Y4/N220/N222;1;X1Y3/C4;X1Y3/C4/N221;1;X1Y3/XD4;X1Y3/XD4/C4;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11284 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11283 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11279 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11278 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11276 ] ,
          "attributes": {
            "ROUTING": "X2Y5/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11275 ] ,
          "attributes": {
            "ROUTING": "X2Y5/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11271 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11270 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11266 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11265 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11263 ] ,
          "attributes": {
            "ROUTING": "X2Y5/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11262 ] ,
          "attributes": {
            "ROUTING": "X2Y5/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 11260 ] ,
          "attributes": {
            "ROUTING": "X2Y5/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 11259 ] ,
          "attributes": {
            "ROUTING": "X2Y5/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11255 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11254 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11250 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11249 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11247 ] ,
          "attributes": {
            "ROUTING": "X3Y5/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11246 ] ,
          "attributes": {
            "ROUTING": "X3Y5/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11242 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11241 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11235 ] ,
          "attributes": {
            "ROUTING": "X5Y5/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11234 ] ,
          "attributes": {
            "ROUTING": "X5Y5/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11230 ] ,
          "attributes": {
            "ROUTING": "X5Y5/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11229 ] ,
          "attributes": {
            "ROUTING": "X5Y5/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11227 ] ,
          "attributes": {
            "ROUTING": "X5Y5/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11226 ] ,
          "attributes": {
            "ROUTING": "X5Y5/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11222 ] ,
          "attributes": {
            "ROUTING": "X5Y5/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11221 ] ,
          "attributes": {
            "ROUTING": "X5Y5/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11217 ] ,
          "attributes": {
            "ROUTING": "X5Y5/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11216 ] ,
          "attributes": {
            "ROUTING": "X5Y5/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11214 ] ,
          "attributes": {
            "ROUTING": "X5Y5/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11213 ] ,
          "attributes": {
            "ROUTING": "X5Y5/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 11211 ] ,
          "attributes": {
            "ROUTING": "X5Y5/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 11210 ] ,
          "attributes": {
            "ROUTING": "X5Y5/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 11204 ] ,
          "attributes": {
            "ROUTING": "X5Y13/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 11203 ] ,
          "attributes": {
            "ROUTING": "X5Y13/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11201 ] ,
          "attributes": {
            "ROUTING": "X5Y6/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11200 ] ,
          "attributes": {
            "ROUTING": "X5Y6/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 11195 ] ,
          "attributes": {
            "ROUTING": "X5Y6/OF6;;1;X5Y6/S260;X5Y6/S260/OF6;1;X5Y8/S260;X5Y8/S260/S262;1;X5Y10/S260;X5Y10/S260/S262;1;X5Y12/S260;X5Y12/S260/S262;1;X5Y13/E260;X5Y13/E260/S261;1;X5Y13/D3;X5Y13/D3/E260;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 11194 ] ,
          "attributes": {
            "ROUTING": "X6Y8/F6;;1;X6Y8/SN10;X6Y8/SN10/F6;1;X6Y9/S810;X6Y9/S810/S111;1;X6Y13/W210;X6Y13/W210/S814;1;X5Y13/X02;X5Y13/X02/W211;1;X5Y13/C3;X5Y13/C3/X02;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 11193 ] ,
          "attributes": {
            "ROUTING": "X6Y13/F3;;1;X6Y13/EW10;X6Y13/EW10/F3;1;X5Y13/B3;X5Y13/B3/W111;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 11192 ] ,
          "attributes": {
            "ROUTING": "X5Y13/F4;;1;X5Y13/S100;X5Y13/S100/F4;1;X5Y13/N210;X5Y13/N210/S100;1;X5Y13/A3;X5Y13/A3/N210;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 11187 ] ,
          "attributes": {
            "ROUTING": "X8Y11/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 11186 ] ,
          "attributes": {
            "ROUTING": "X8Y11/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 11184 ] ,
          "attributes": {
            "ROUTING": "X5Y13/OF0;;1;X5Y13/W100;X5Y13/W100/OF0;1;X4Y13/W800;X4Y13/W800/W101;1;X3Y13/E200;X3Y13/E200/E808;1;X5Y13/X05;X5Y13/X05/E202;1;X5Y13/SEL2;X5Y13/SEL2/X05;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11183 ] ,
          "attributes": {
            "ROUTING": "X5Y13/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11182 ] ,
          "attributes": {
            "ROUTING": "X5Y13/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 11176 ] ,
          "attributes": {
            "ROUTING": "X7Y7/F6;;1;X7Y7/E100;X7Y7/E100/F6;1;X7Y7/E220;X7Y7/E220/E100;1;X9Y7/D6;X9Y7/D6/E222;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 11175 ] ,
          "attributes": {
            "ROUTING": "X9Y7/F7;;1;X9Y7/N130;X9Y7/N130/F7;1;X9Y7/C6;X9Y7/C6/N130;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 11174 ] ,
          "attributes": {
            "ROUTING": "X9Y8/F6;;1;X9Y8/N100;X9Y8/N100/F6;1;X9Y7/B6;X9Y7/B6/N101;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 11173 ] ,
          "attributes": {
            "ROUTING": "X10Y7/F7;;1;X10Y7/W130;X10Y7/W130/F7;1;X9Y7/A6;X9Y7/A6/W131;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 11165 ] ,
          "attributes": {
            "ROUTING": "X4Y7/F7;;1;X4Y7/N270;X4Y7/N270/F7;1;X4Y5/N220;X4Y5/N220/N272;1;X4Y4/E220;X4Y4/E220/N221;1;X6Y4/E230;X6Y4/E230/E222;1;X7Y4/B4;X7Y4/B4/E231;1;X7Y4/XD4;X7Y4/XD4/B4;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[3]": {
          "hide_name": 0,
          "bits": [ 11163 ] ,
          "attributes": {
            "ROUTING": "X1Y7/F7;;1;X1Y7/S820;X1Y7/S820/F7;1;X1Y11/W820;X1Y11/W820/S824;1;X6Y11/E240;X6Y11/E240/E828;1;X8Y11/C4;X8Y11/C4/E242;1;X8Y11/XD4;X8Y11/XD4/C4;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_8_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 11155 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 11153 ] ,
          "attributes": {
            "ROUTING": "X1Y6/F2;;1;X1Y6/XD2;X1Y6/XD2/F2;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_8_CIN": {
          "hide_name": 0,
          "bits": [ 11152 ] ,
          "attributes": {
            "ROUTING": "X1Y6/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_7_COUT": {
          "hide_name": 0,
          "bits": [ 11149 ] ,
          "attributes": {
            "ROUTING": "X5Y6/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_4_COUT": {
          "hide_name": 0,
          "bits": [ 11145 ] ,
          "attributes": {
            "ROUTING": "X6Y6/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_LUT3_F_5_I0[0]": {
          "hide_name": 0,
          "bits": [ 11143 ] ,
          "attributes": {
            "ROUTING": "X1Y6/F4;;1;X1Y6/S100;X1Y6/S100/F4;1;X1Y7/A7;X1Y7/A7/S101;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[2]": {
          "hide_name": 0,
          "bits": [ 11141 ] ,
          "attributes": {
            "ROUTING": "X1Y6/F3;;1;X1Y6/XD3;X1Y6/XD3/F3;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 11140 ] ,
          "attributes": {
            "ROUTING": "X1Y6/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_8_COUT": {
          "hide_name": 0,
          "bits": [ 11139 ] ,
          "attributes": {
            "ROUTING": "X1Y6/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[14]": {
          "hide_name": 0,
          "bits": [ 11134 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F3;;1;X3Y6/XD3;X3Y6/XD3/F3;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[15]": {
          "hide_name": 0,
          "bits": [ 11132 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F4;;1;X3Y6/XD4;X3Y6/XD4/F4;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_14_COUT": {
          "hide_name": 0,
          "bits": [ 11131 ] ,
          "attributes": {
            "ROUTING": "X3Y6/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_13_COUT": {
          "hide_name": 0,
          "bits": [ 11129 ] ,
          "attributes": {
            "ROUTING": "X3Y6/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_12_COUT": {
          "hide_name": 0,
          "bits": [ 11127 ] ,
          "attributes": {
            "ROUTING": "X4Y6/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_10_COUT": {
          "hide_name": 0,
          "bits": [ 11125 ] ,
          "attributes": {
            "ROUTING": "X4Y6/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_11_COUT": {
          "hide_name": 0,
          "bits": [ 11124 ] ,
          "attributes": {
            "ROUTING": "X4Y6/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_3_COUT": {
          "hide_name": 0,
          "bits": [ 11122 ] ,
          "attributes": {
            "ROUTING": "X6Y6/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11120 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 11119 ] ,
          "attributes": {
            "ROUTING": "X6Y6/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[4]": {
          "hide_name": 0,
          "bits": [ 11117 ] ,
          "attributes": {
            "ROUTING": "X1Y6/F5;;1;X1Y6/XD5;X1Y6/XD5/F5;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_CIN": {
          "hide_name": 0,
          "bits": [ 11116 ] ,
          "attributes": {
            "ROUTING": "X1Y6/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[5]": {
          "hide_name": 0,
          "bits": [ 11114 ] ,
          "attributes": {
            "ROUTING": "X2Y6/F6;;1;X2Y6/E260;X2Y6/E260/F6;1;X4Y6/E830;X4Y6/E830/E262;1;X12Y6/W260;X12Y6/W260/E838;1;X10Y6/C0;X10Y6/C0/W262;1;X10Y6/XD0;X10Y6/XD0/C0;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[21]": {
          "hide_name": 0,
          "bits": [ 11111 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F4;;1;X4Y6/XD4;X4Y6/XD4/F4;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 11109 ] ,
          "attributes": {
            "ROUTING": "X2Y6/F0;;1;X2Y6/E130;X2Y6/E130/F0;1;X2Y6/A6;X2Y6/A6/E130;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 11108 ] ,
          "attributes": {
            "ROUTING": "X2Y6/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[6]": {
          "hide_name": 0,
          "bits": [ 11106 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F7;;1;X3Y6/E100;X3Y6/E100/F7;1;X4Y6/E800;X4Y6/E800/E101;1;X12Y6/W230;X12Y6/W230/E808;1;X10Y6/B2;X10Y6/B2/W232;1;X10Y6/XD2;X10Y6/XD2/B2;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_LUT3_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 11104 ] ,
          "attributes": {
            "ROUTING": "X2Y6/F2;;1;X2Y6/SN10;X2Y6/SN10/F2;1;X2Y7/S210;X2Y7/S210/S111;1;X2Y7/A7;X2Y7/A7/S210;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 11102 ] ,
          "attributes": {
            "ROUTING": "X2Y6/F1;;1;X2Y6/EW10;X2Y6/EW10/F1;1;X3Y6/A7;X3Y6/A7/E111;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 11101 ] ,
          "attributes": {
            "ROUTING": "X2Y6/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 11100 ] ,
          "attributes": {
            "ROUTING": "X2Y6/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F[4]": {
          "hide_name": 0,
          "bits": [ 11096 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F6;;1;X3Y6/W100;X3Y6/W100/F6;1;X2Y6/N240;X2Y6/N240/W101;1;X2Y4/X07;X2Y4/X07/N242;1;X2Y4/SEL6;X2Y4/SEL6/X07;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11095 ] ,
          "attributes": {
            "ROUTING": "X2Y4/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11094 ] ,
          "attributes": {
            "ROUTING": "X2Y4/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 11088 ] ,
          "attributes": {
            "ROUTING": "X9Y5/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 11087 ] ,
          "attributes": {
            "ROUTING": "X9Y5/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11085 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F_LUT2_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11084 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 11082 ] ,
          "attributes": {
            "ROUTING": "X9Y5/OF0;;1;X9Y5/W100;X9Y5/W100/OF0;1;X9Y5/B5;X9Y5/B5/W100;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 11081 ] ,
          "attributes": {
            "ROUTING": "X4Y6/OF6;;1;X4Y6/N260;X4Y6/N260/OF6;1;X4Y5/E260;X4Y5/E260/N261;1;X6Y5/E260;X6Y5/E260/E262;1;X8Y5/E270;X8Y5/E270/E262;1;X9Y5/A5;X9Y5/A5/E271;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[2]": {
          "hide_name": 0,
          "bits": [ 11075 ] ,
          "attributes": {
            "ROUTING": "X2Y6/C7;X2Y6/C7/W262;1;X2Y7/W830;X2Y7/W830/W262;1;X5Y7/W100;X5Y7/W100/E838;1;X4Y7/C7;X4Y7/C7/W101;1;X3Y6/C7;X3Y6/C7/W261;1;X2Y7/W260;X2Y7/W260/W262;1;X4Y7/W260;X4Y7/W260/S261;1;X1Y7/C7;X1Y7/C7/W261;1;X4Y6/S260;X4Y6/S260/W262;1;X2Y7/C7;X2Y7/C7/W262;1;X2Y6/C6;X2Y6/C6/W262;1;X9Y5/F5;;1;X9Y5/W130;X9Y5/W130/F5;1;X8Y5/S230;X8Y5/S230/W131;1;X8Y6/W230;X8Y6/W230/S231;1;X6Y6/W260;X6Y6/W260/W232;1;X4Y6/W260;X4Y6/W260/W262;1;X2Y6/W260;X2Y6/W260/W262;1;X1Y6/C6;X1Y6/C6/W261;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 11072 ] ,
          "attributes": {
            "ROUTING": "X2Y4/OF6;;1;X2Y4/E130;X2Y4/E130/OF6;1;X3Y4/E830;X3Y4/E830/E131;1;X7Y4/S250;X7Y4/S250/E834;1;X7Y6/S200;X7Y6/S200/S252;1;X7Y7/C7;X7Y7/C7/S201;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 11066 ] ,
          "attributes": {
            "ROUTING": "X6Y7/W200;X6Y7/W200/W101;1;X4Y7/X05;X4Y7/X05/W202;1;X4Y7/B7;X4Y7/B7/X05;1;X3Y6/B7;X3Y6/B7/E231;1;X1Y6/X07;X1Y6/X07/N201;1;X2Y6/B6;X2Y6/B6/X05;1;X1Y6/B6;X1Y6/B6/X07;1;X2Y7/B7;X2Y7/B7/E231;1;X1Y7/B7;X1Y7/B7/W130;1;X2Y6/X05;X2Y6/X05/E201;1;X2Y6/B7;X2Y6/B7/X05;1;X1Y7/E230;X1Y7/E230/E808;1;X1Y7/W130;X1Y7/W130/E808;1;X6Y7/W800;X6Y7/W800/W101;1;X1Y7/N200;X1Y7/N200/E808;1;X7Y7/F7;;1;X7Y7/W100;X7Y7/W100/F7;1;X1Y6/E200;X1Y6/E200/N201;1;X2Y7/N230;X2Y7/N230/W804;1;X2Y6/E230;X2Y6/E230/N231;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 11063 ] ,
          "attributes": {
            "ROUTING": "X8Y7/F7;;1;X8Y7/W130;X8Y7/W130/F7;1;X7Y7/A7;X7Y7/A7/W131;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[8]": {
          "hide_name": 0,
          "bits": [ 11061 ] ,
          "attributes": {
            "ROUTING": "X1Y6/F6;;1;X1Y6/SN10;X1Y6/SN10/F6;1;X1Y5/E810;X1Y5/E810/N111;1;X9Y5/S220;X9Y5/S220/E818;1;X9Y5/C4;X9Y5/C4/S220;1;X9Y5/XD4;X9Y5/XD4/C4;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 11059 ] ,
          "attributes": {
            "ROUTING": "X2Y6/F3;;1;X2Y6/S130;X2Y6/S130/F3;1;X2Y6/W250;X2Y6/W250/S130;1;X1Y6/A6;X1Y6/A6/W251;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_CIN": {
          "hide_name": 0,
          "bits": [ 11058 ] ,
          "attributes": {
            "ROUTING": "X2Y6/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[9]": {
          "hide_name": 0,
          "bits": [ 11056 ] ,
          "attributes": {
            "ROUTING": "X2Y6/F7;;1;X2Y6/E820;X2Y6/E820/F7;1;X10Y6/E270;X10Y6/E270/E828;1;X10Y6/D1;X10Y6/D1/E270;1;X10Y6/XD1;X10Y6/XD1/D1;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 11054 ] ,
          "attributes": {
            "ROUTING": "X2Y6/F4;;1;X2Y6/X03;X2Y6/X03/F4;1;X2Y6/A7;X2Y6/A7/X03;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 11053 ] ,
          "attributes": {
            "ROUTING": "X2Y6/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 11052 ] ,
          "attributes": {
            "ROUTING": "X2Y6/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[11]": {
          "hide_name": 0,
          "bits": [ 11049 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F0;;1;X3Y6/XD0;X3Y6/XD0/F0;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_15_COUT": {
          "hide_name": 0,
          "bits": [ 11048 ] ,
          "attributes": {
            "ROUTING": "X3Y6/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 11046 ] ,
          "attributes": {
            "ROUTING": "X8Y7/F6;;1;X8Y7/EW10;X8Y7/EW10/F6;1;X7Y7/B7;X7Y7/B7/W111;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 11044 ] ,
          "attributes": {
            "ROUTING": "X5Y13/F7;;1;X5Y13/X04;X5Y13/X04/F7;1;X5Y13/C1;X5Y13/C1/X04;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[12]": {
          "hide_name": 0,
          "bits": [ 11041 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F1;;1;X3Y6/XD1;X3Y6/XD1/F1;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 11040 ] ,
          "attributes": {
            "ROUTING": "X3Y6/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 11038 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 11036 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 11035 ] ,
          "attributes": {
            "ROUTING": "X9Y7/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 11033 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 11032 ] ,
          "attributes": {
            "ROUTING": "X9Y7/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 11030 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0[1]": {
          "hide_name": 0,
          "bits": [ 11029 ] ,
          "attributes": {
            "ROUTING": "X3Y6/B1;X3Y6/B1/Q1;1;X9Y7/X01;X9Y7/X01/E202;1;X9Y7/A1;X9Y7/A1/X01;1;X5Y7/E250;X5Y7/E250/E242;1;X7Y7/E200;X7Y7/E200/E252;1;X8Y7/D6;X8Y7/D6/E201;1;X3Y6/Q1;;1;X3Y6/S100;X3Y6/S100/Q1;1;X3Y7/E240;X3Y7/E240/S101;1;X5Y7/S240;X5Y7/S240/E242;1;X5Y9/S820;X5Y9/S820/S242;1;X5Y13/E240;X5Y13/E240/S824;1;X5Y13/B7;X5Y13/B7/E240;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 11028 ] ,
          "attributes": {
            "ROUTING": "X9Y7/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 11026 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0[3]": {
          "hide_name": 0,
          "bits": [ 11025 ] ,
          "attributes": {
            "ROUTING": "X8Y6/S250;X8Y6/S250/E252;1;X8Y7/X06;X8Y7/X06/S251;1;X8Y7/A7;X8Y7/A7/X06;1;X9Y7/X04;X9Y7/X04/S252;1;X9Y7/D7;X9Y7/D7/X04;1;X9Y7/A0;X9Y7/A0/S252;1;X3Y6/X05;X3Y6/X05/Q0;1;X3Y6/B0;X3Y6/B0/X05;1;X3Y6/Q0;;1;X3Y6/EW10;X3Y6/EW10/Q0;1;X4Y6/E250;X4Y6/E250/E111;1;X6Y6/E250;X6Y6/E250/E252;1;X8Y6/N250;X8Y6/N250/E252;1;X8Y5/E250;X8Y5/E250/N251;1;X9Y5/S250;X9Y5/S250/E251;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 11024 ] ,
          "attributes": {
            "ROUTING": "X9Y7/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 11022 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 11021 ] ,
          "attributes": {
            "ROUTING": "X9Y7/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 11019 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0[3]": {
          "hide_name": 0,
          "bits": [ 11018 ] ,
          "attributes": {
            "ROUTING": "X8Y7/X08;X8Y7/X08/S211;1;X8Y7/C7;X8Y7/C7/X08;1;X10Y6/W210;X10Y6/W210/Q1;1;X8Y6/S210;X8Y6/S210/W212;1;X8Y7/A4;X8Y7/A4/S211;1;X9Y6/W800;X9Y6/W800/W101;1;X1Y6/E230;X1Y6/E230/W808;1;X2Y6/B4;X2Y6/B4/E231;1;X10Y6/Q1;;1;X10Y6/W100;X10Y6/W100/Q1;1;X9Y6/S240;X9Y6/S240/W101;1;X9Y8/D6;X9Y8/D6/S242;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 11017 ] ,
          "attributes": {
            "ROUTING": "X8Y7/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 11015 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0[3]": {
          "hide_name": 0,
          "bits": [ 11014 ] ,
          "attributes": {
            "ROUTING": "X9Y5/W240;X9Y5/W240/Q4;1;X8Y5/S240;X8Y5/S240/W241;1;X8Y7/D7;X8Y7/D7/S242;1;X7Y6/S220;X7Y6/S220/W221;1;X7Y8/W220;X7Y8/W220/S222;1;X6Y8/D6;X6Y8/D6/W221;1;X8Y6/W220;X8Y6/W220/S221;1;X6Y6/W230;X6Y6/W230/W222;1;X4Y6/W230;X4Y6/W230/W232;1;X2Y6/B3;X2Y6/B3/W232;1;X9Y5/Q4;;1;X9Y5/EW20;X9Y5/EW20/Q4;1;X8Y5/S220;X8Y5/S220/W121;1;X8Y7/X05;X8Y7/X05/S222;1;X8Y7/A3;X8Y7/A3/X05;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 11013 ] ,
          "attributes": {
            "ROUTING": "X8Y7/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 11011 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 11010 ] ,
          "attributes": {
            "ROUTING": "X8Y7/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 11008 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0[1]": {
          "hide_name": 0,
          "bits": [ 11007 ] ,
          "attributes": {
            "ROUTING": "X2Y6/W130;X2Y6/W130/W818;1;X1Y6/W230;X1Y6/W230/W131;1;X0Y6/E230;X0Y6/E230/E232;1;X2Y6/B1;X2Y6/B1/E232;1;X10Y6/W810;X10Y6/W810/Q2;1;X2Y6/E210;X2Y6/E210/W818;1;X3Y6/B6;X3Y6/B6/E211;1;X10Y6/SN10;X10Y6/SN10/Q2;1;X10Y7/W210;X10Y7/W210/S111;1;X8Y7/X02;X8Y7/X02/W212;1;X8Y7/A1;X8Y7/A1/X02;1;X10Y6/Q2;;1;X10Y6/S810;X10Y6/S810/Q2;1;X10Y14/W220;X10Y14/W220/S818;1;X8Y14/W220;X8Y14/W220/W222;1;X6Y14/W230;X6Y14/W230/W222;1;X5Y14/N230;X5Y14/N230/W231;1;X5Y13/X08;X5Y13/X08/N231;1;X5Y13/B4;X5Y13/B4/X08;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 11006 ] ,
          "attributes": {
            "ROUTING": "X8Y7/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 11004 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0[3]": {
          "hide_name": 0,
          "bits": [ 11003 ] ,
          "attributes": {
            "ROUTING": "X2Y6/S200;X2Y6/S200/W808;1;X2Y7/E200;X2Y7/E200/S201;1;X3Y7/N200;X3Y7/N200/E201;1;X3Y6/C6;X3Y6/C6/N201;1;X10Y6/W200;X10Y6/W200/Q0;1;X8Y6/S200;X8Y6/S200/W202;1;X8Y7/X01;X8Y7/X01/S201;1;X8Y7/A0;X8Y7/A0/X01;1;X10Y6/E130;X10Y6/E130/Q0;1;X10Y6/S260;X10Y6/S260/E130;1;X10Y7/D7;X10Y7/D7/S261;1;X10Y6/Q0;;1;X10Y6/W800;X10Y6/W800/Q0;1;X2Y6/W200;X2Y6/W200/W808;1;X0Y6/W210;X0Y6/W210/W202;1;X1Y6/E210;X1Y6/E210/E212;1;X2Y6/B0;X2Y6/B0/E211;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 11002 ] ,
          "attributes": {
            "ROUTING": "X8Y7/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 11000 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0[3]": {
          "hide_name": 0,
          "bits": [ 10999 ] ,
          "attributes": {
            "ROUTING": "X1Y6/E250;X1Y6/E250/Q5;1;X1Y6/B5;X1Y6/B5/E250;1;X7Y7/X05;X7Y7/X05/S261;1;X7Y7/A5;X7Y7/A5/X05;1;X1Y6/EW10;X1Y6/EW10/Q5;1;X2Y6/E250;X2Y6/E250/E111;1;X3Y6/X04;X3Y6/X04/E251;1;X3Y6/D6;X3Y6/D6/X04;1;X1Y6/Q5;;1;X1Y6/E830;X1Y6/E830/Q5;1;X9Y6/W260;X9Y6/W260/E838;1;X7Y6/S260;X7Y6/S260/W262;1;X7Y7/D6;X7Y7/D6/S261;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10998 ] ,
          "attributes": {
            "ROUTING": "X8Y7/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10996 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10995 ] ,
          "attributes": {
            "ROUTING": "X7Y7/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10993 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10992 ] ,
          "attributes": {
            "ROUTING": "X7Y7/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10990 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10989 ] ,
          "attributes": {
            "ROUTING": "X7Y7/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 10987 ] ,
          "attributes": {
            "ROUTING": "X7Y7/W250;X7Y7/W250/S251;1;X5Y7/W250;X5Y7/W250/W252;1;X4Y7/A7;X4Y7/A7/W251;1;X7Y6/W240;X7Y6/W240/S242;1;X1Y6/S240;X1Y6/S240/W824;1;X1Y6/B1;X1Y6/B1/S240;1;X5Y6/W820;X5Y6/W820/W242;1;X7Y4/W100;X7Y4/W100/Q4;1;X6Y4/W800;X6Y4/W800/W101;1;X1Y4/E100;X1Y4/E100/E808;1;X2Y4/D7;X2Y4/D7/E101;1;X7Y4/Q4;;1;X7Y4/S240;X7Y4/S240/Q4;1;X7Y6/S250;X7Y6/S250/S242;1;X7Y7/A1;X7Y7/A1/S251;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10985 ] ,
          "attributes": {
            "ROUTING": "X7Y7/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10981 ] ,
          "attributes": {
            "ROUTING": "X6Y7/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10980 ] ,
          "attributes": {
            "ROUTING": "X6Y7/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_14_I1[4]": {
          "hide_name": 0,
          "bits": [ 10976 ] ,
          "attributes": {
            "ROUTING": "X8Y7/E250;X8Y7/E250/E252;1;X9Y7/A4;X9Y7/A4/E251;1;X6Y7/SEL4;X6Y7/SEL4/X08;1;X6Y7/E250;X6Y7/E250/E252;1;X8Y7/A6;X8Y7/A6/E252;1;X6Y7/SEL6;X6Y7/SEL6/X08;1;X3Y7/W830;X3Y7/W830/S131;1;X4Y7/E250;X4Y7/E250/E838;1;X6Y7/X08;X6Y7/X08/E252;1;X3Y6/S130;X3Y6/S130/Q4;1;X3Y6/Q4;;1;X3Y6/X03;X3Y6/X03/Q4;1;X3Y6/B4;X3Y6/B4/X03;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10975 ] ,
          "attributes": {
            "ROUTING": "X6Y7/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10974 ] ,
          "attributes": {
            "ROUTING": "X6Y7/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_14_I1[5]": {
          "hide_name": 0,
          "bits": [ 10972 ] ,
          "attributes": {
            "ROUTING": "X5Y7/E810;X5Y7/E810/E222;1;X9Y7/N210;X9Y7/N210/E814;1;X9Y7/A3;X9Y7/A3/N210;1;X7Y7/E230;X7Y7/E230/E232;1;X8Y7/B6;X8Y7/B6/E231;1;X3Y6/B3;X3Y6/B3/Q3;1;X3Y6/Q3;;1;X3Y6/SN20;X3Y6/SN20/Q3;1;X3Y7/E220;X3Y7/E220/S121;1;X5Y7/E230;X5Y7/E230/E222;1;X6Y7/X02;X6Y7/X02/E231;1;X6Y7/SEL5;X6Y7/SEL5/X02;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F[4]": {
          "hide_name": 0,
          "bits": [ 10971 ] ,
          "attributes": {
            "ROUTING": "X6Y7/OF5;;1;X6Y7/EW20;X6Y7/EW20/OF5;1;X5Y7/S220;X5Y7/S220/W121;1;X5Y9/S220;X5Y9/S220/S222;1;X5Y11/S220;X5Y11/S220/S222;1;X5Y13/X07;X5Y13/X07/S222;1;X5Y13/SEL0;X5Y13/SEL0/X07;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10970 ] ,
          "attributes": {
            "ROUTING": "X6Y7/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10969 ] ,
          "attributes": {
            "ROUTING": "X6Y7/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 10967 ] ,
          "attributes": {
            "ROUTING": "X8Y11/W800;X8Y11/W800/Q3;1;X4Y11/S230;X4Y11/S230/W804;1;X4Y13/E230;X4Y13/E230/S232;1;X5Y13/B1;X5Y13/B1/E231;1;X4Y6/W800;X4Y6/W800/W202;1;X3Y6/W200;X3Y6/W200/E808;1;X3Y6/A6;X3Y6/A6/W200;1;X8Y6/W200;X8Y6/W200/N202;1;X6Y6/W200;X6Y6/W200/W202;1;X4Y6/W200;X4Y6/W200/W202;1;X2Y6/X01;X2Y6/X01/W202;1;X2Y6/B2;X2Y6/B2/X01;1;X8Y11/Q3;;1;X8Y11/N100;X8Y11/N100/Q3;1;X8Y10/N200;X8Y10/N200/N101;1;X8Y8/N200;X8Y8/N200/N202;1;X8Y7/X07;X8Y7/X07/N201;1;X8Y7/A2;X8Y7/A2/X07;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[7]": {
          "hide_name": 0,
          "bits": [ 10966 ] ,
          "attributes": {
            "ROUTING": "X2Y7/F7;;1;X2Y7/S100;X2Y7/S100/F7;1;X2Y8/E200;X2Y8/E200/S101;1;X4Y8/E800;X4Y8/E800/E202;1;X8Y8/S200;X8Y8/S200/E804;1;X8Y10/S210;X8Y10/S210/S202;1;X8Y11/B3;X8Y11/B3/S211;1;X8Y11/XD3;X8Y11/XD3/B3;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 10964 ] ,
          "attributes": {
            "ROUTING": "X6Y8/F7;;1;X6Y8/S270;X6Y8/S270/F7;1;X6Y10/S820;X6Y10/S820/S272;1;X6Y14/W240;X6Y14/W240/S824;1;X5Y14/N240;X5Y14/N240/W241;1;X5Y13/X03;X5Y13/X03/N241;1;X5Y13/D1;X5Y13/D1/X03;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[13]": {
          "hide_name": 0,
          "bits": [ 10960 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F2;;1;X3Y6/XD2;X3Y6/XD2/F2;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0[3]": {
          "hide_name": 0,
          "bits": [ 10959 ] ,
          "attributes": {
            "ROUTING": "X7Y8/E220;X7Y8/E220/E222;1;X8Y8/N220;X8Y8/N220/E221;1;X8Y7/C6;X8Y7/C6/N221;1;X3Y6/X01;X3Y6/X01/Q2;1;X3Y6/B2;X3Y6/B2/X01;1;X7Y8/E230;X7Y8/E230/E222;1;X9Y8/N230;X9Y8/N230/E232;1;X9Y7/X02;X9Y7/X02/N231;1;X9Y7/A2;X9Y7/A2/X02;1;X3Y6/Q2;;1;X3Y6/S220;X3Y6/S220/Q2;1;X3Y8/E220;X3Y8/E220/S222;1;X5Y8/E220;X5Y8/E220/E222;1;X6Y8/D7;X6Y8/D7/E221;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_ALU_I1_1_COUT": {
          "hide_name": 0,
          "bits": [ 10958 ] ,
          "attributes": {
            "ROUTING": "X3Y6/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 10957 ] ,
          "attributes": {
            "ROUTING": "X3Y6/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[27]": {
          "hide_name": 0,
          "bits": [ 10955 ] ,
          "attributes": {
            "ROUTING": "X5Y6/F4;;1;X5Y6/XD4;X5Y6/XD4/F4;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 10954 ] ,
          "attributes": {
            "ROUTING": "X5Y6/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_5_COUT": {
          "hide_name": 0,
          "bits": [ 10953 ] ,
          "attributes": {
            "ROUTING": "X5Y6/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 10951 ] ,
          "attributes": {
            "ROUTING": "X2Y6/X08;X2Y6/X08/Q5;1;X2Y6/B5;X2Y6/B5/X08;1;X5Y6/E260;X5Y6/E260/E838;1;X7Y6/E270;X7Y6/E270/E262;1;X8Y6/S270;X8Y6/S270/E271;1;X8Y7/B7;X8Y7/B7/S271;1;X2Y6/W830;X2Y6/W830/Q5;1;X5Y6/W260;X5Y6/W260/E838;1;X5Y6/D7;X5Y6/D7/W260;1;X2Y6/Q5;;1;X2Y6/E830;X2Y6/E830/Q5;1;X10Y6/S250;X10Y6/S250/E838;1;X10Y7/W250;X10Y7/W250/S251;1;X8Y7/A5;X8Y7/A5/W252;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[10]": {
          "hide_name": 0,
          "bits": [ 10950 ] ,
          "attributes": {
            "ROUTING": "X2Y6/F5;;1;X2Y6/XD5;X2Y6/XD5/F5;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[26]": {
          "hide_name": 0,
          "bits": [ 10948 ] ,
          "attributes": {
            "ROUTING": "X5Y6/F3;;1;X5Y6/XD3;X5Y6/XD3/F3;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[28]": {
          "hide_name": 0,
          "bits": [ 10946 ] ,
          "attributes": {
            "ROUTING": "X5Y6/F5;;1;X5Y6/XD5;X5Y6/XD5/F5;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[29]": {
          "hide_name": 0,
          "bits": [ 10944 ] ,
          "attributes": {
            "ROUTING": "X6Y6/F0;;1;X6Y6/XD0;X6Y6/XD0/F0;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[31]": {
          "hide_name": 0,
          "bits": [ 10942 ] ,
          "attributes": {
            "ROUTING": "X6Y6/F2;;1;X6Y6/XD2;X6Y6/XD2/F2;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_1_F[4]": {
          "hide_name": 0,
          "bits": [ 10940 ] ,
          "attributes": {
            "ROUTING": "X10Y6/F7;;1;X10Y6/N130;X10Y6/N130/F7;1;X10Y5/W230;X10Y5/W230/N131;1;X9Y5/X06;X9Y5/X06/W231;1;X9Y5/SEL0;X9Y5/SEL0/X06;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0[3]": {
          "hide_name": 0,
          "bits": [ 10938 ] ,
          "attributes": {
            "ROUTING": "X2Y11/N270;X2Y11/N270/W824;1;X2Y9/N820;X2Y9/N820/N272;1;X2Y1/S100;X2Y1/S100/N828;1;X2Y2/S240;X2Y2/S240/S101;1;X2Y4/X01;X2Y4/X01/S242;1;X2Y4/A7;X2Y4/A7/X01;1;X6Y7/E240;X6Y7/E240/N242;1;X7Y7/X07;X7Y7/X07/E241;1;X7Y7/A4;X7Y7/A4/X07;1;X6Y11/N240;X6Y11/N240/W242;1;X6Y9/N240;X6Y9/N240/N242;1;X6Y8/W240;X6Y8/W240/N241;1;X5Y8/N240;X5Y8/N240/W241;1;X5Y7/D7;X5Y7/D7/N241;1;X8Y11/Q4;;1;X8Y11/W240;X8Y11/W240/Q4;1;X6Y11/W820;X6Y11/W820/W242;1;X1Y11/N820;X1Y11/N820/E828;1;X1Y3/N830;X1Y3/N830/N828;1;X1Y4/S250;X1Y4/S250/S838;1;X1Y6/B4;X1Y6/B4/S252;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F[4]": {
          "hide_name": 0,
          "bits": [ 10936 ] ,
          "attributes": {
            "ROUTING": "X5Y7/F7;;1;X5Y7/N100;X5Y7/N100/F7;1;X5Y7/N200;X5Y7/N200/N100;1;X5Y6/X07;X5Y6/X07/N201;1;X5Y6/SEL6;X5Y6/SEL6/X07;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[25]": {
          "hide_name": 0,
          "bits": [ 10933 ] ,
          "attributes": {
            "ROUTING": "X5Y6/F2;;1;X5Y6/XD2;X5Y6/XD2/F2;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 10932 ] ,
          "attributes": {
            "ROUTING": "X5Y6/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_6_COUT": {
          "hide_name": 0,
          "bits": [ 10931 ] ,
          "attributes": {
            "ROUTING": "X5Y6/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 10929 ] ,
          "attributes": {
            "ROUTING": "X1Y6/X01;X1Y6/X01/Q2;1;X1Y6/B2;X1Y6/B2/X01;1;X1Y5/E220;X1Y5/E220/N121;1;X2Y5/N220;X2Y5/N220/E221;1;X2Y4/C7;X2Y4/C7/N221;1;X2Y7/B6;X2Y7/B6/S251;1;X1Y6/N130;X1Y6/N130/Q2;1;X1Y6/W830;X1Y6/W830/N130;1;X2Y6/S250;X2Y6/S250/E834;1;X1Y6/Q2;;1;X1Y6/SN20;X1Y6/SN20/Q2;1;X1Y7/E260;X1Y7/E260/S121;1;X3Y7/E260;X3Y7/E260/E262;1;X5Y7/E270;X5Y7/E270/E262;1;X7Y7/A2;X7Y7/A2/E272;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1_F[6]": {
          "hide_name": 0,
          "bits": [ 10928 ] ,
          "attributes": {
            "ROUTING": "X2Y7/F6;;1;X2Y7/N100;X2Y7/N100/F6;1;X2Y6/W800;X2Y6/W800/N101;1;X5Y6/N200;X5Y6/N200/E808;1;X5Y5/X01;X5Y5/X01/N201;1;X5Y5/SEL3;X5Y5/SEL3/X01;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1_F[5]": {
          "hide_name": 0,
          "bits": [ 10926 ] ,
          "attributes": {
            "ROUTING": "X5Y5/SEL1;X5Y5/SEL1/X03;1;X5Y5/SEL5;X5Y5/SEL5/X03;1;X5Y5/X03;X5Y5/X03/W241;1;X9Y5/EW10;X9Y5/EW10/F6;1;X8Y5/W210;X8Y5/W210/W111;1;X6Y5/W240;X6Y5/W240/W212;1;X9Y5/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[24]": {
          "hide_name": 0,
          "bits": [ 10924 ] ,
          "attributes": {
            "ROUTING": "X5Y6/F1;;1;X5Y6/XD1;X5Y6/XD1/F1;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[30]": {
          "hide_name": 0,
          "bits": [ 10922 ] ,
          "attributes": {
            "ROUTING": "X6Y6/F1;;1;X6Y6/XD1;X6Y6/XD1/F1;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1_1_F[3]": {
          "hide_name": 0,
          "bits": [ 10920 ] ,
          "attributes": {
            "ROUTING": "X8Y8/F6;;1;X8Y8/S260;X8Y8/S260/F6;1;X8Y10/S270;X8Y10/S270/S262;1;X8Y11/X06;X8Y11/X06/S271;1;X8Y11/D1;X8Y11/D1/X06;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[23]": {
          "hide_name": 0,
          "bits": [ 10918 ] ,
          "attributes": {
            "ROUTING": "X5Y6/F0;;1;X5Y6/XD0;X5Y6/XD0/F0;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1_1_F[2]": {
          "hide_name": 0,
          "bits": [ 10916 ] ,
          "attributes": {
            "ROUTING": "X9Y8/F7;;1;X9Y8/S820;X9Y8/S820/F7;1;X9Y12/W240;X9Y12/W240/S824;1;X8Y12/N240;X8Y12/N240/W241;1;X8Y11/C1;X8Y11/C1/N241;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 10914 ] ,
          "attributes": {
            "ROUTING": "X5Y5/SEL2;X5Y5/SEL2/X05;1;X5Y5/SEL0;X5Y5/SEL0/X05;1;X5Y5/SEL6;X5Y5/SEL6/X05;1;X5Y7/F6;;1;X5Y7/N260;X5Y7/N260/F6;1;X5Y5/X05;X5Y5/X05/N262;1;X5Y5/SEL4;X5Y5/SEL4/X05;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[22]": {
          "hide_name": 0,
          "bits": [ 10911 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F5;;1;X4Y6/XD5;X4Y6/XD5/F5;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 10910 ] ,
          "attributes": {
            "ROUTING": "X5Y6/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_1_COUT": {
          "hide_name": 0,
          "bits": [ 10909 ] ,
          "attributes": {
            "ROUTING": "X4Y6/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[16]": {
          "hide_name": 0,
          "bits": [ 10907 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F5;;1;X3Y6/XD5;X3Y6/XD5/F5;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[17]": {
          "hide_name": 0,
          "bits": [ 10905 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F0;;1;X4Y6/XD0;X4Y6/XD0/F0;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[18]": {
          "hide_name": 0,
          "bits": [ 10903 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F1;;1;X4Y6/XD1;X4Y6/XD1/F1;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[19]": {
          "hide_name": 0,
          "bits": [ 10901 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F2;;1;X4Y6/XD2;X4Y6/XD2/F2;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I3_F[4]": {
          "hide_name": 0,
          "bits": [ 10899 ] ,
          "attributes": {
            "ROUTING": "X4Y7/F6;;1;X4Y7/E100;X4Y7/E100/F6;1;X4Y7/N220;X4Y7/N220/E100;1;X4Y6/X07;X4Y6/X07/N221;1;X4Y6/SEL6;X4Y6/SEL6/X07;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0[3]": {
          "hide_name": 0,
          "bits": [ 10897 ] ,
          "attributes": {
            "ROUTING": "X9Y6/W230;X9Y6/W230/E808;1;X7Y6/S230;X7Y6/S230/W232;1;X7Y7/X02;X7Y7/X02/S231;1;X7Y7/A3;X7Y7/A3/X02;1;X2Y4/B7;X2Y4/B7/X05;1;X1Y6/E800;X1Y6/E800/Q3;1;X9Y6/S200;X9Y6/S200/E808;1;X9Y8/W200;X9Y8/W200/S202;1;X7Y8/D6;X7Y8/D6/W202;1;X1Y6/Q3;;1;X1Y6/B3;X1Y6/B3/Q3;1;X1Y6/N100;X1Y6/N100/Q3;1;X1Y5/N200;X1Y5/N200/N101;1;X1Y4/E200;X1Y4/E200/N201;1;X2Y4/X05;X2Y4/X05/E201;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1_1_F[4]": {
          "hide_name": 0,
          "bits": [ 10895 ] ,
          "attributes": {
            "ROUTING": "X7Y8/F6;;1;X7Y8/S260;X7Y8/S260/F6;1;X7Y10/S260;X7Y10/S260/S262;1;X7Y11/E260;X7Y11/E260/S261;1;X8Y11/SEL0;X8Y11/SEL0/E261;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "rdy_DFFCE_Q_D_LUT3_F_I1_MUX2_LUT5_O_S0_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 10893 ] ,
          "attributes": {
            "ROUTING": "X4Y6/CE1;X4Y6/CE1/S211;1;X4Y5/S270;X4Y5/S270/S262;1;X4Y6/E270;X4Y6/E270/S271;1;X5Y6/CE0;X5Y6/CE0/E271;1;X3Y6/CE2;X3Y6/CE2/S212;1;X8Y11/CE2;X8Y11/CE2/X07;1;X10Y6/CE1;X10Y6/CE1/X08;1;X6Y5/S210;X6Y5/S210/E211;1;X6Y6/CE0;X6Y6/CE0/S211;1;X6Y5/E250;X6Y5/E250/E252;1;X8Y5/S250;X8Y5/S250/E252;1;X8Y6/E250;X8Y6/E250/S251;1;X10Y6/X08;X10Y6/X08/E252;1;X10Y6/CE0;X10Y6/CE0/X08;1;X4Y6/CE0;X4Y6/CE0/S211;1;X3Y5/W210;X3Y5/W210/S211;1;X2Y5/S210;X2Y5/S210/W211;1;X2Y6/CE2;X2Y6/CE2/S211;1;X3Y6/S240;X3Y6/S240/S212;1;X3Y8/E240;X3Y8/E240/S242;1;X5Y8/S240;X5Y8/S240/E242;1;X5Y10/S240;X5Y10/S240/S242;1;X5Y11/E240;X5Y11/E240/S241;1;X7Y11/E240;X7Y11/E240/E242;1;X8Y11/X07;X8Y11/X07/E241;1;X8Y11/CE1;X8Y11/CE1/X07;1;X4Y5/E250;X4Y5/E250/S252;1;X3Y6/CE0;X3Y6/CE0/S212;1;X6Y5/S250;X6Y5/S250/E252;1;X4Y3/S260;X4Y3/S260/E838;1;X3Y3/SN10;X3Y3/SN10/F6;1;X3Y4/S210;X3Y4/S210/S111;1;X3Y6/CE1;X3Y6/CE1/S212;1;X1Y6/CE1;X1Y6/CE1/E271;1;X6Y6/X06;X6Y6/X06/S251;1;X6Y6/CE1;X6Y6/CE1/X06;1;X5Y5/S210;X5Y5/S210/E212;1;X5Y6/CE2;X5Y6/CE2/S211;1;X5Y6/CE1;X5Y6/CE1/S211;1;X0Y3/S260;X0Y3/S260/E834;1;X0Y5/S270;X0Y5/S270/S262;1;X0Y6/E270;X0Y6/E270/S271;1;X1Y6/CE2;X1Y6/CE2/E271;1;X4Y5/S210;X4Y5/S210/E211;1;X4Y6/CE2;X4Y6/CE2/S211;1;X3Y5/E210;X3Y5/E210/S211;1;X5Y5/E210;X5Y5/E210/E212;1;X7Y5/E210;X7Y5/E210/E212;1;X9Y5/CE2;X9Y5/CE2/E212;1;X3Y3/F6;;1;X3Y3/W830;X3Y3/W830/F6;1;X4Y3/S250;X4Y3/S250/E838;1;X6Y4/E270;X6Y4/E270/E262;1;X4Y4/E260;X4Y4/E260/S261;1;X7Y4/CE2;X7Y4/CE2/E271;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM[20]": {
          "hide_name": 0,
          "bits": [ 10891 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F3;;1;X4Y6/XD3;X4Y6/XD3/F3;1"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 10890 ] ,
          "attributes": {
            "ROUTING": "X4Y6/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_ALU_I1_SUM_ALU_SUM_9_COUT": {
          "hide_name": 0,
          "bits": [ 10889 ] ,
          "attributes": {
            "ROUTING": "X4Y6/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:31.24-31.35|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10887 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 10886 ] ,
          "attributes": {
            "ROUTING": "X3Y6/EW20;X3Y6/EW20/Q5;1;X4Y6/E220;X4Y6/E220/E121;1;X6Y6/S220;X6Y6/S220/E222;1;X6Y8/C6;X6Y8/C6/S222;1;X3Y6/N100;X3Y6/N100/Q5;1;X3Y6/E200;X3Y6/E200/N100;1;X4Y6/D7;X4Y6/D7/E201;1;X3Y6/B5;X3Y6/B5/E250;1;X3Y6/Q5;;1;X3Y6/E250;X3Y6/E250/Q5;1;X5Y6/E830;X5Y6/E830/E252;1;X9Y6/S250;X9Y6/S250/E834;1;X9Y7/X06;X9Y7/X06/S251;1;X9Y7/A5;X9Y7/A5/X06;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10884 ] ,
          "attributes": {
            "ROUTING": "X9Y7/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10882 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 10881 ] ,
          "attributes": {
            "ROUTING": "X10Y7/X01;X10Y7/X01/E202;1;X10Y7/A0;X10Y7/A0/X01;1;X4Y6/S100;X4Y6/S100/Q0;1;X4Y6/B0;X4Y6/B0/S100;1;X4Y6/S200;X4Y6/S200/Q0;1;X4Y7/E200;X4Y7/E200/S201;1;X6Y7/E200;X6Y7/E200/E202;1;X8Y7/E200;X8Y7/E200/E202;1;X9Y7/X05;X9Y7/X05/E201;1;X9Y7/C7;X9Y7/C7/X05;1;X4Y6/Q0;;1;X4Y6/N130;X4Y6/N130/Q0;1;X4Y6/C7;X4Y6/C7/N130;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10879 ] ,
          "attributes": {
            "ROUTING": "X10Y7/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10877 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 10876 ] ,
          "attributes": {
            "ROUTING": "X4Y6/W130;X4Y6/W130/Q1;1;X4Y6/B7;X4Y6/B7/W130;1;X7Y6/S270;X7Y6/S270/E272;1;X7Y7/X06;X7Y7/X06/S271;1;X7Y7/C6;X7Y7/C6/X06;1;X4Y6/B1;X4Y6/B1/Q1;1;X4Y6/Q1;;1;X4Y6/E130;X4Y6/E130/Q1;1;X5Y6/E270;X5Y6/E270/E131;1;X7Y6/E820;X7Y6/E820/E272;1;X11Y6/S270;X11Y6/S270/E824;1;X11Y7/W270;X11Y7/W270/S271;1;X10Y7/A1;X10Y7/A1/W271;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10874 ] ,
          "attributes": {
            "ROUTING": "X10Y7/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10872 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 10871 ] ,
          "attributes": {
            "ROUTING": "X4Y6/A7;X4Y6/A7/X01;1;X4Y7/E220;X4Y7/E220/S221;1;X6Y7/E810;X6Y7/E810/E222;1;X10Y7/N210;X10Y7/N210/E814;1;X10Y7/A2;X10Y7/A2/N210;1;X4Y6/X01;X4Y6/X01/Q2;1;X4Y6/B2;X4Y6/B2/X01;1;X4Y6/Q2;;1;X4Y6/S220;X4Y6/S220/Q2;1;X4Y8/E220;X4Y8/E220/S222;1;X6Y8/E220;X6Y8/E220/E222;1;X8Y8/E220;X8Y8/E220/E222;1;X9Y8/X05;X9Y8/X05/E221;1;X9Y8/C6;X9Y8/C6/X05;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10869 ] ,
          "attributes": {
            "ROUTING": "X10Y7/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10867 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0[2]": {
          "hide_name": 0,
          "bits": [ 10866 ] ,
          "attributes": {
            "ROUTING": "X4Y6/S230;X4Y6/S230/Q3;1;X4Y8/E230;X4Y8/E230/S232;1;X6Y8/E260;X6Y8/E260/E232;1;X7Y8/C6;X7Y8/C6/E261;1;X4Y6/B3;X4Y6/B3/Q3;1;X4Y7/E810;X4Y7/E810/S111;1;X12Y7/W210;X12Y7/W210/E818;1;X10Y7/X02;X10Y7/X02/W212;1;X10Y7/A3;X10Y7/A3/X02;1;X4Y6/Q3;;1;X4Y6/SN10;X4Y6/SN10/Q3;1;X4Y7/D6;X4Y7/D6/S111;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10865 ] ,
          "attributes": {
            "ROUTING": "X10Y7/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10863 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0[2]": {
          "hide_name": 0,
          "bits": [ 10862 ] ,
          "attributes": {
            "ROUTING": "X4Y7/E230;X4Y7/E230/S131;1;X6Y7/E230;X6Y7/E230/E232;1;X8Y7/E260;X8Y7/E260/E232;1;X10Y7/C7;X10Y7/C7/E262;1;X4Y6/S130;X4Y6/S130/Q4;1;X4Y7/C6;X4Y7/C6/S131;1;X4Y6/X03;X4Y6/X03/Q4;1;X4Y6/B4;X4Y6/B4/X03;1;X12Y7/W240;X12Y7/W240/S241;1;X10Y7/X07;X10Y7/X07/W242;1;X10Y7/A4;X10Y7/A4/X07;1;X4Y6/Q4;;1;X4Y6/E820;X4Y6/E820/Q4;1;X12Y6/S240;X12Y6/S240/E828;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10861 ] ,
          "attributes": {
            "ROUTING": "X10Y7/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10859 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0[1]": {
          "hide_name": 0,
          "bits": [ 10858 ] ,
          "attributes": {
            "ROUTING": "X9Y7/E250;X9Y7/E250/N251;1;X10Y7/A5;X10Y7/A5/E251;1;X5Y7/X07;X5Y7/X07/E261;1;X5Y7/B6;X5Y7/B6/X07;1;X4Y6/SN20;X4Y6/SN20/Q5;1;X4Y7/E260;X4Y7/E260/S121;1;X6Y7/E830;X6Y7/E830/E262;1;X10Y7/S250;X10Y7/S250/E834;1;X10Y8/W250;X10Y8/W250/S251;1;X9Y8/N250;X9Y8/N250/W251;1;X9Y8/B7;X9Y8/B7/N250;1;X4Y6/B5;X4Y6/B5/W100;1;X4Y6/S250;X4Y6/S250/Q5;1;X4Y7/B6;X4Y7/B6/S251;1;X4Y6/Q5;;1;X4Y6/W100;X4Y6/W100/Q5;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10857 ] ,
          "attributes": {
            "ROUTING": "X10Y7/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10855 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1_1_F[1]": {
          "hide_name": 0,
          "bits": [ 10854 ] ,
          "attributes": {
            "ROUTING": "X5Y7/W200;X5Y7/W200/S101;1;X4Y7/X01;X4Y7/X01/W201;1;X4Y7/A6;X4Y7/A6/X01;1;X9Y6/S800;X9Y6/S800/E804;1;X9Y10/W230;X9Y10/W230/S804;1;X8Y10/S230;X8Y10/S230/W231;1;X8Y11/B1;X8Y11/B1/S231;1;X5Y6/S100;X5Y6/S100/Q0;1;X5Y6/B0;X5Y6/B0/S100;1;X5Y6/Q0;;1;X5Y6/E800;X5Y6/E800/Q0;1;X13Y6/W130;X13Y6/W130/E808;1;X12Y6/S270;X12Y6/S270/W131;1;X12Y7/W270;X12Y7/W270/S271;1;X11Y7/A0;X11Y7/A0/W271;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10853 ] ,
          "attributes": {
            "ROUTING": "X11Y7/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10851 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 10850 ] ,
          "attributes": {
            "ROUTING": "X5Y6/B1;X5Y6/B1/Q1;1;X9Y6/S210;X9Y6/S210/E814;1;X9Y7/E210;X9Y7/E210/S211;1;X11Y7/E210;X11Y7/E210/E212;1;X11Y7/A1;X11Y7/A1/E210;1;X5Y6/E810;X5Y6/E810/Q1;1;X13Y6/W210;X13Y6/W210/E818;1;X11Y6/W210;X11Y6/W210/W212;1;X10Y6/X02;X10Y6/X02/W211;1;X10Y6/D7;X10Y6/D7/X02;1;X5Y6/Q1;;1;X5Y6/N130;X5Y6/N130/Q1;1;X5Y5/D6;X5Y5/D6/N131;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10849 ] ,
          "attributes": {
            "ROUTING": "X11Y7/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10847 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0[2]": {
          "hide_name": 0,
          "bits": [ 10846 ] ,
          "attributes": {
            "ROUTING": "X5Y6/X01;X5Y6/X01/Q2;1;X5Y6/B2;X5Y6/B2/X01;1;X11Y6/S230;X11Y6/S230/E232;1;X11Y7/X02;X11Y7/X02/S231;1;X11Y7/A2;X11Y7/A2/X02;1;X5Y6/E220;X5Y6/E220/Q2;1;X7Y6/E220;X7Y6/E220/E222;1;X9Y6/E230;X9Y6/E230/E222;1;X10Y6/X06;X10Y6/X06/E231;1;X10Y6/C7;X10Y6/C7/X06;1;X5Y6/Q2;;1;X5Y6/S220;X5Y6/S220/Q2;1;X5Y7/C7;X5Y7/C7/S221;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10845 ] ,
          "attributes": {
            "ROUTING": "X11Y7/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10843 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 10842 ] ,
          "attributes": {
            "ROUTING": "X5Y6/B3;X5Y6/B3/Q3;1;X10Y6/X07;X10Y6/X07/E262;1;X10Y6/B7;X10Y6/B7/X07;1;X10Y6/E260;X10Y6/E260/E262;1;X11Y6/S260;X11Y6/S260/E261;1;X11Y7/X05;X11Y7/X05/S261;1;X11Y7/A3;X11Y7/A3/X05;1;X6Y6/E230;X6Y6/E230/E131;1;X5Y6/E130;X5Y6/E130/Q3;1;X8Y6/E260;X8Y6/E260/E232;1;X5Y6/Q3;;1;X5Y6/S230;X5Y6/S230/Q3;1;X5Y6/C7;X5Y6/C7/S230;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10841 ] ,
          "attributes": {
            "ROUTING": "X11Y7/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10839 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0[2]": {
          "hide_name": 0,
          "bits": [ 10838 ] ,
          "attributes": {
            "ROUTING": "X5Y6/X03;X5Y6/X03/Q4;1;X5Y6/B4;X5Y6/B4/X03;1;X6Y6/S200;X6Y6/S200/E101;1;X6Y8/C7;X6Y8/C7/S202;1;X10Y6/S210;X10Y6/S210/E212;1;X10Y6/A7;X10Y6/A7/S210;1;X5Y6/Q4;;1;X5Y6/E100;X5Y6/E100/Q4;1;X6Y6/E200;X6Y6/E200/E101;1;X8Y6/E210;X8Y6/E210/E202;1;X10Y6/E210;X10Y6/E210/E212;1;X11Y6/S210;X11Y6/S210/E211;1;X11Y7/A4;X11Y7/A4/S211;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10837 ] ,
          "attributes": {
            "ROUTING": "X11Y7/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10835 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_1_F[3]": {
          "hide_name": 0,
          "bits": [ 10834 ] ,
          "attributes": {
            "ROUTING": "X7Y7/E810;X7Y7/E810/E222;1;X15Y7/W220;X15Y7/W220/E818;1;X13Y7/W230;X13Y7/W230/W222;1;X11Y7/X06;X11Y7/X06/W232;1;X11Y7/A5;X11Y7/A5/X06;1;X6Y7/D7;X6Y7/D7/E221;1;X6Y7/D6;X6Y7/D6/E221;1;X5Y6/W100;X5Y6/W100/Q5;1;X5Y6/B5;X5Y6/B5/W100;1;X6Y7/D5;X6Y7/D5/E221;1;X5Y5/E260;X5Y5/E260/N121;1;X7Y5/E270;X7Y5/E270/E262;1;X9Y5/E270;X9Y5/E270/E272;1;X9Y5/D1;X9Y5/D1/E270;1;X5Y6/Q5;;1;X5Y6/SN20;X5Y6/SN20/Q5;1;X5Y7/E220;X5Y7/E220/S121;1;X6Y7/D4;X6Y7/D4/E221;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10832 ] ,
          "attributes": {
            "ROUTING": "X11Y7/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10830 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_1_F[2]": {
          "hide_name": 0,
          "bits": [ 10829 ] ,
          "attributes": {
            "ROUTING": "X6Y6/B0;X6Y6/B0/S100;1;X6Y6/S100;X6Y6/S100/Q0;1;X6Y7/S200;X6Y7/S200/S101;1;X6Y9/S200;X6Y9/S200/S202;1;X6Y11/S200;X6Y11/S200/S202;1;X6Y13/X03;X6Y13/X03/S202;1;X6Y13/B3;X6Y13/B3/X03;1;X10Y6/N200;X10Y6/N200/E804;1;X10Y5/W200;X10Y5/W200/N201;1;X9Y5/X01;X9Y5/X01/W201;1;X9Y5/C1;X9Y5/C1/X01;1;X6Y6/Q0;;1;X6Y6/E800;X6Y6/E800/Q0;1;X14Y6/W200;X14Y6/W200/E808;1;X12Y6/S200;X12Y6/S200/W202;1;X12Y7/X01;X12Y7/X01/S201;1;X12Y7/A0;X12Y7/A0/X01;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10828 ] ,
          "attributes": {
            "ROUTING": "X12Y7/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10826 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 10825 ] ,
          "attributes": {
            "ROUTING": "X6Y7/E820;X6Y7/E820/S121;1;X14Y7/W270;X14Y7/W270/E828;1;X12Y7/A1;X12Y7/A1/W272;1;X6Y6/W130;X6Y6/W130/Q1;1;X5Y6/N230;X5Y6/N230/W131;1;X5Y5/X08;X5Y5/X08/N231;1;X5Y5/C6;X5Y5/C6/X08;1;X6Y6/B1;X6Y6/B1/Q1;1;X6Y6/Q1;;1;X6Y6/SN20;X6Y6/SN20/Q1;1;X6Y5/E220;X6Y5/E220/N121;1;X8Y5/E220;X8Y5/E220/E222;1;X9Y5/X05;X9Y5/X05/E221;1;X9Y5/B1;X9Y5/B1/X05;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10823 ] ,
          "attributes": {
            "ROUTING": "X12Y7/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10821 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT4_I2_1_F[0]": {
          "hide_name": 0,
          "bits": [ 10820 ] ,
          "attributes": {
            "ROUTING": "X8Y6/E230;X8Y6/E230/E222;1;X9Y6/N230;X9Y6/N230/E231;1;X9Y5/X08;X9Y5/X08/N231;1;X9Y5/B6;X9Y5/B6/X08;1;X9Y7/N220;X9Y7/N220/E221;1;X9Y5/X03;X9Y5/X03/N222;1;X9Y5/A1;X9Y5/A1/X03;1;X8Y7/E220;X8Y7/E220/S221;1;X10Y7/E220;X10Y7/E220/E222;1;X12Y7/X05;X12Y7/X05/E222;1;X12Y7/A2;X12Y7/A2/X05;1;X6Y6/S130;X6Y6/S130/Q2;1;X6Y6/B2;X6Y6/B2/S130;1;X6Y6/Q2;;1;X6Y6/E220;X6Y6/E220/Q2;1;X8Y6/S220;X8Y6/S220/E222;1;X8Y8/X07;X8Y8/X07/S222;1;X8Y8/B6;X8Y8/B6/X07;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_F_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10819 ] ,
          "attributes": {
            "ROUTING": "X12Y7/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:214.9-214.31|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_I0[1]": {
          "hide_name": 0,
          "bits": [ 10817 ] ,
          "attributes": {
            "ROUTING": "X8Y11/F6;;1;X8Y11/X03;X8Y11/X03/F6;1;X8Y11/B5;X8Y11/B5/X03;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_I2_I0[0]": {
          "hide_name": 0,
          "bits": [ 10816 ] ,
          "attributes": {
            "ROUTING": "X8Y11/F2;;1;X8Y11/S100;X8Y11/S100/F2;1;X8Y11/W210;X8Y11/W210/S100;1;X8Y11/A5;X8Y11/A5/W210;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10814 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10813 ] ,
          "attributes": {
            "ROUTING": "X6Y7/F3;;1;X6Y7/EW10;X6Y7/EW10/F3;1;X7Y7/S810;X7Y7/S810/E111;1;X7Y11/E220;X7Y11/E220/S814;1;X8Y11/X05;X8Y11/X05/E221;1;X8Y11/C5;X8Y11/C5/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10810 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10809 ] ,
          "attributes": {
            "ROUTING": "X6Y7/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10807 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10806 ] ,
          "attributes": {
            "ROUTING": "X6Y7/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10804 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10803 ] ,
          "attributes": {
            "ROUTING": "X6Y7/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10801 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter[27]": {
          "hide_name": 0,
          "bits": [ 10800 ] ,
          "attributes": {
            "ROUTING": "X10Y8/W230;X10Y8/W230/S231;1;X8Y8/W230;X8Y8/W230/W232;1;X6Y8/X06;X6Y8/X06/W232;1;X6Y8/A7;X6Y8/A7/X06;1;X10Y6/W220;X10Y6/W220/S221;1;X8Y6/W810;X8Y6/W810/W222;1;X4Y6/S210;X4Y6/S210/W814;1;X4Y7/E210;X4Y7/E210/S211;1;X5Y7/B4;X5Y7/B4/E211;1;X10Y5/S220;X10Y5/S220/Q2;1;X10Y7/S230;X10Y7/S230/S222;1;X10Y8/X08;X10Y8/X08/S231;1;X10Y8/B4;X10Y8/B4/X08;1;X10Y5/Q2;;1;X10Y5/E130;X10Y5/E130/Q2;1;X11Y5/S270;X11Y5/S270/E131;1;X11Y7/B4;X11Y7/B4/S272;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10798 ] ,
          "attributes": {
            "ROUTING": "X5Y7/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10796 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter[26]": {
          "hide_name": 0,
          "bits": [ 10795 ] ,
          "attributes": {
            "ROUTING": "X10Y9/E210;X10Y9/E210/N111;1;X11Y9/N210;X11Y9/N210/E211;1;X11Y7/B3;X11Y7/B3/N212;1;X10Y10/S100;X10Y10/S100/Q5;1;X10Y10/N210;X10Y10/N210/S100;1;X10Y8/B3;X10Y8/B3/N212;1;X5Y7/B3;X5Y7/B3/W211;1;X10Y10/Q5;;1;X10Y10/SN10;X10Y10/SN10/Q5;1;X10Y9/W210;X10Y9/W210/N111;1;X8Y9/W210;X8Y9/W210/W212;1;X6Y9/N210;X6Y9/N210/W212;1;X6Y7/W210;X6Y7/W210/N212;1;X5Y7/N210;X5Y7/N210/W211;1;X5Y6/A7;X5Y6/A7/N211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10793 ] ,
          "attributes": {
            "ROUTING": "X5Y7/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10791 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter[25]": {
          "hide_name": 0,
          "bits": [ 10790 ] ,
          "attributes": {
            "ROUTING": "X5Y7/A7;X5Y7/A7/X03;1;X5Y7/B2;X5Y7/B2/X03;1;X10Y8/B2;X10Y8/B2/S250;1;X7Y7/W240;X7Y7/W240/S241;1;X5Y7/X03;X5Y7/X03/W242;1;X9Y6/E200;X9Y6/E200/S101;1;X11Y6/S200;X11Y6/S200/E202;1;X11Y7/X01;X11Y7/X01/S201;1;X11Y7/B2;X11Y7/B2/X01;1;X9Y5/Q2;;1;X9Y5/S100;X9Y5/S100/Q2;1;X9Y6/W240;X9Y6/W240/S101;1;X7Y6/S240;X7Y6/S240/W242;1;X9Y6/E240;X9Y6/E240/S101;1;X10Y6/S240;X10Y6/S240/E241;1;X10Y8/S250;X10Y8/S250/S242;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10788 ] ,
          "attributes": {
            "ROUTING": "X5Y7/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10786 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter[24]": {
          "hide_name": 0,
          "bits": [ 10785 ] ,
          "attributes": {
            "ROUTING": "X10Y10/N220;X10Y10/N220/Q2;1;X10Y8/X07;X10Y8/X07/N222;1;X10Y8/B1;X10Y8/B1/X07;1;X11Y10/N220;X11Y10/N220/E121;1;X11Y8/N230;X11Y8/N230/N222;1;X11Y7/B1;X11Y7/B1/N231;1;X5Y6/N270;X5Y6/N270/W824;1;X5Y5/B6;X5Y5/B6/N271;1;X10Y10/Q2;;1;X10Y10/EW20;X10Y10/EW20/Q2;1;X9Y10/N820;X9Y10/N820/W121;1;X9Y6/W820;X9Y6/W820/N824;1;X5Y6/S240;X5Y6/S240/W824;1;X5Y7/X05;X5Y7/X05/S241;1;X5Y7/B1;X5Y7/B1/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10783 ] ,
          "attributes": {
            "ROUTING": "X5Y7/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10781 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter[23]": {
          "hide_name": 0,
          "bits": [ 10780 ] ,
          "attributes": {
            "ROUTING": "X9Y9/W230;X9Y9/W230/N232;1;X7Y9/W230;X7Y9/W230/W232;1;X5Y9/N230;X5Y9/N230/W232;1;X5Y7/B0;X5Y7/B0/N232;1;X9Y11/W230;X9Y11/W230/Q3;1;X8Y11/X02;X8Y11/X02/W231;1;X8Y11/A1;X8Y11/A1/X02;1;X11Y9/N230;X11Y9/N230/E232;1;X11Y7/B0;X11Y7/B0/N232;1;X9Y11/Q3;;1;X9Y11/N230;X9Y11/N230/Q3;1;X9Y9/E230;X9Y9/E230/N232;1;X10Y9/N230;X10Y9/N230/E231;1;X10Y8/B0;X10Y8/B0/N231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10778 ] ,
          "attributes": {
            "ROUTING": "X5Y7/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10776 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter[22]": {
          "hide_name": 0,
          "bits": [ 10775 ] ,
          "attributes": {
            "ROUTING": "X10Y6/SN20;X10Y6/SN20/Q4;1;X10Y7/B5;X10Y7/B5/S121;1;X5Y7/A6;X5Y7/A6/S211;1;X5Y7/W210;X5Y7/W210/S211;1;X4Y7/B5;X4Y7/B5/W211;1;X10Y6/EW20;X10Y6/EW20/Q4;1;X9Y6/S220;X9Y6/S220/W121;1;X9Y8/X01;X9Y8/X01/S222;1;X9Y8/B5;X9Y8/B5/X01;1;X5Y6/S210;X5Y6/S210/W814;1;X10Y6/Q4;;1;X10Y6/EW10;X10Y6/EW10/Q4;1;X9Y6/W810;X9Y6/W810/W111;1;X9Y8/A7;X9Y8/A7/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10773 ] ,
          "attributes": {
            "ROUTING": "X5Y7/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10771 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10770 ] ,
          "attributes": {
            "ROUTING": "X4Y7/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10768 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10767 ] ,
          "attributes": {
            "ROUTING": "X4Y7/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10765 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10764 ] ,
          "attributes": {
            "ROUTING": "X4Y7/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10762 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10761 ] ,
          "attributes": {
            "ROUTING": "X4Y7/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10759 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10758 ] ,
          "attributes": {
            "ROUTING": "X4Y7/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10756 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10755 ] ,
          "attributes": {
            "ROUTING": "X4Y7/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10753 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10752 ] ,
          "attributes": {
            "ROUTING": "X3Y7/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10750 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10749 ] ,
          "attributes": {
            "ROUTING": "X3Y7/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10747 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10746 ] ,
          "attributes": {
            "ROUTING": "X3Y7/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10744 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10743 ] ,
          "attributes": {
            "ROUTING": "X3Y7/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10741 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10740 ] ,
          "attributes": {
            "ROUTING": "X3Y7/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10738 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10737 ] ,
          "attributes": {
            "ROUTING": "X3Y7/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10735 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10734 ] ,
          "attributes": {
            "ROUTING": "X2Y7/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10732 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10731 ] ,
          "attributes": {
            "ROUTING": "X2Y7/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10729 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10728 ] ,
          "attributes": {
            "ROUTING": "X2Y7/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10726 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10725 ] ,
          "attributes": {
            "ROUTING": "X2Y7/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10723 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10722 ] ,
          "attributes": {
            "ROUTING": "X2Y7/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10720 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10719 ] ,
          "attributes": {
            "ROUTING": "X2Y7/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10717 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10716 ] ,
          "attributes": {
            "ROUTING": "X1Y7/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 10714 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10713 ] ,
          "attributes": {
            "ROUTING": "X1Y7/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10711 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10709 ] ,
          "attributes": {
            "ROUTING": "X1Y7/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 10708 ] ,
          "attributes": {
            "ROUTING": "X1Y7/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:216.18-216.41|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 10706 ] ,
          "attributes": {
            "ROUTING": "X2Y6/N200;X2Y6/N200/E804;1;X2Y5/E200;X2Y5/E200/N201;1;X3Y5/S200;X3Y5/S200/E201;1;X3Y5/A5;X3Y5/A5/S200;1;X1Y7/N100;X1Y7/N100/F2;1;X1Y6/W800;X1Y6/W800/N101;1;X2Y6/N230;X2Y6/N230/E804;1;X2Y5/A7;X2Y5/A7/N231;1;X2Y7/N250;X2Y7/N250/E111;1;X2Y5/A1;X2Y5/A1/N252;1;X3Y5/A0;X3Y5/A0/X03;1;X3Y5/A7;X3Y5/A7/X03;1;X2Y5/A3;X2Y5/A3/X05;1;X3Y5/X03;X3Y5/X03/E241;1;X3Y5/A1;X3Y5/A1/X03;1;X3Y5/A3;X3Y5/A3/E251;1;X1Y7/EW10;X1Y7/EW10/F2;1;X2Y5/E240;X2Y5/E240/N242;1;X2Y5/E250;X2Y5/E250/N252;1;X3Y5/A2;X3Y5/A2/E251;1;X2Y5/X05;X2Y5/X05/N242;1;X2Y5/A2;X2Y5/A2/X05;1;X1Y7/F2;;1;X1Y7/E100;X1Y7/E100/F2;1;X2Y7/N240;X2Y7/N240/E101;1;X2Y5/A5;X2Y5/A5/X05;1;X2Y5/A0;X2Y5/A0/N252;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10703 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10702 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10700 ] ,
          "attributes": {
            "ROUTING": "X3Y5/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10699 ] ,
          "attributes": {
            "ROUTING": "X3Y5/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10697 ] ,
          "attributes": {
            "ROUTING": "X3Y5/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10696 ] ,
          "attributes": {
            "ROUTING": "X3Y5/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 10694 ] ,
          "attributes": {
            "ROUTING": "X1Y5/OF30;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 10693 ] ,
          "attributes": {
            "ROUTING": "X2Y5/OF30;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pwm.tick_counter_DFF_Q_30_D": {
          "hide_name": 0,
          "bits": [ 10691 ] ,
          "attributes": {
            "ROUTING": "X2Y5/OF7;;1;X2Y5/SN20;X2Y5/SN20/OF7;1;X2Y6/S220;X2Y6/S220/S121;1;X2Y8/S230;X2Y8/S230/S222;1;X2Y10/W230;X2Y10/W230/S232;1;X1Y10/S230;X1Y10/S230/W231;1;X1Y12/B2;X1Y12/B2/S232;1;X1Y12/XD2;X1Y12/XD2/B2;1"
          }
        },
        "pwm.tick_counter[28]": {
          "hide_name": 0,
          "bits": [ 10689 ] ,
          "attributes": {
            "ROUTING": "X6Y7/W230;X6Y7/W230/S231;1;X5Y7/B5;X5Y7/B5/W231;1;X6Y7/A6;X6Y7/A6/S231;1;X6Y7/A7;X6Y7/A7/S231;1;X7Y6/E230;X7Y6/E230/N804;1;X9Y6/S230;X9Y6/S230/E232;1;X9Y7/E230;X9Y7/E230/S231;1;X11Y7/B5;X11Y7/B5/E232;1;X7Y10/E200;X7Y10/E200/N202;1;X9Y10/E200;X9Y10/E200/E202;1;X10Y10/N200;X10Y10/N200/E201;1;X10Y8/X01;X10Y8/X01/N202;1;X10Y8/B5;X10Y8/B5/X01;1;X6Y7/A5;X6Y7/A5/S231;1;X7Y12/Q0;;1;X7Y12/N200;X7Y12/N200/Q0;1;X7Y10/N800;X7Y10/N800/N202;1;X7Y6/W230;X7Y6/W230/N804;1;X6Y6/S230;X6Y6/S230/W231;1;X6Y7/A4;X6Y7/A4/S231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 10687 ] ,
          "attributes": {
            "ROUTING": "X4Y12/OF30;;1;X5Y12/E230;X5Y12/E230/OF3;1;X7Y12/B0;X7Y12/B0/E232;1;X7Y12/XD0;X7Y12/XD0/B0;1"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10683 ] ,
          "attributes": {
            "ROUTING": "X8Y12/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10682 ] ,
          "attributes": {
            "ROUTING": "X8Y12/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10678 ] ,
          "attributes": {
            "ROUTING": "X8Y12/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10677 ] ,
          "attributes": {
            "ROUTING": "X8Y12/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10675 ] ,
          "attributes": {
            "ROUTING": "X8Y12/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10674 ] ,
          "attributes": {
            "ROUTING": "X8Y12/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_3_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10671 ] ,
          "attributes": {
            "ROUTING": "X11Y8/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 10669 ] ,
          "attributes": {
            "ROUTING": "X8Y12/B1;X8Y12/B1/E211;1;X7Y10/S210;X7Y10/S210/S202;1;X7Y12/E210;X7Y12/E210/S212;1;X8Y12/X02;X8Y12/X02/E211;1;X8Y12/A0;X8Y12/A0/X02;1;X8Y12/A4;X8Y12/A4/S200;1;X11Y8/F0;;1;X11Y8/W800;X11Y8/W800/F0;1;X7Y8/S200;X7Y8/S200/W804;1;X7Y10/S200;X7Y10/S200/S202;1;X7Y12/E200;X7Y12/E200/S202;1;X8Y12/S200;X8Y12/S200/E201;1;X8Y12/A5;X8Y12/A5/S200;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10667 ] ,
          "attributes": {
            "ROUTING": "X8Y12/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10666 ] ,
          "attributes": {
            "ROUTING": "X8Y12/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10662 ] ,
          "attributes": {
            "ROUTING": "X8Y12/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10661 ] ,
          "attributes": {
            "ROUTING": "X8Y12/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10659 ] ,
          "attributes": {
            "ROUTING": "X8Y12/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10658 ] ,
          "attributes": {
            "ROUTING": "X8Y12/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10656 ] ,
          "attributes": {
            "ROUTING": "X8Y12/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10655 ] ,
          "attributes": {
            "ROUTING": "X8Y12/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10651 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10650 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10646 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10645 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10643 ] ,
          "attributes": {
            "ROUTING": "X1Y10/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10642 ] ,
          "attributes": {
            "ROUTING": "X1Y10/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10638 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10637 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10633 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10632 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10630 ] ,
          "attributes": {
            "ROUTING": "X1Y10/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10629 ] ,
          "attributes": {
            "ROUTING": "X1Y10/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10627 ] ,
          "attributes": {
            "ROUTING": "X1Y10/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10626 ] ,
          "attributes": {
            "ROUTING": "X1Y10/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10622 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10621 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10617 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10616 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10614 ] ,
          "attributes": {
            "ROUTING": "X2Y10/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10613 ] ,
          "attributes": {
            "ROUTING": "X2Y10/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10609 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10608 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10604 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10603 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10601 ] ,
          "attributes": {
            "ROUTING": "X2Y10/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10600 ] ,
          "attributes": {
            "ROUTING": "X2Y10/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10598 ] ,
          "attributes": {
            "ROUTING": "X2Y10/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10597 ] ,
          "attributes": {
            "ROUTING": "X2Y10/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 10595 ] ,
          "attributes": {
            "ROUTING": "X1Y10/OF3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 10594 ] ,
          "attributes": {
            "ROUTING": "X1Y10/OF30;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pwm.tick_counter_DFF_Q_29_D": {
          "hide_name": 0,
          "bits": [ 10592 ] ,
          "attributes": {
            "ROUTING": "X1Y10/OF7;;1;X1Y10/S270;X1Y10/S270/OF7;1;X1Y12/B5;X1Y12/B5/S272;1;X1Y12/XD5;X1Y12/XD5/B5;1"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10588 ] ,
          "attributes": {
            "ROUTING": "X4Y8/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10587 ] ,
          "attributes": {
            "ROUTING": "X4Y8/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10583 ] ,
          "attributes": {
            "ROUTING": "X4Y8/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10582 ] ,
          "attributes": {
            "ROUTING": "X4Y8/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10580 ] ,
          "attributes": {
            "ROUTING": "X4Y8/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10579 ] ,
          "attributes": {
            "ROUTING": "X4Y8/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10575 ] ,
          "attributes": {
            "ROUTING": "X4Y8/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10574 ] ,
          "attributes": {
            "ROUTING": "X4Y8/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10570 ] ,
          "attributes": {
            "ROUTING": "X4Y8/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10569 ] ,
          "attributes": {
            "ROUTING": "X4Y8/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10567 ] ,
          "attributes": {
            "ROUTING": "X4Y8/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10566 ] ,
          "attributes": {
            "ROUTING": "X4Y8/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10564 ] ,
          "attributes": {
            "ROUTING": "X4Y8/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10563 ] ,
          "attributes": {
            "ROUTING": "X4Y8/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10559 ] ,
          "attributes": {
            "ROUTING": "X5Y8/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10558 ] ,
          "attributes": {
            "ROUTING": "X5Y8/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10554 ] ,
          "attributes": {
            "ROUTING": "X5Y8/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10553 ] ,
          "attributes": {
            "ROUTING": "X5Y8/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10551 ] ,
          "attributes": {
            "ROUTING": "X5Y8/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10550 ] ,
          "attributes": {
            "ROUTING": "X5Y8/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10546 ] ,
          "attributes": {
            "ROUTING": "X5Y8/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10545 ] ,
          "attributes": {
            "ROUTING": "X5Y8/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10541 ] ,
          "attributes": {
            "ROUTING": "X5Y8/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10540 ] ,
          "attributes": {
            "ROUTING": "X5Y8/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10538 ] ,
          "attributes": {
            "ROUTING": "X5Y8/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10537 ] ,
          "attributes": {
            "ROUTING": "X5Y8/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10535 ] ,
          "attributes": {
            "ROUTING": "X5Y8/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10534 ] ,
          "attributes": {
            "ROUTING": "X5Y8/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 10532 ] ,
          "attributes": {
            "ROUTING": "X3Y8/OF30;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 10531 ] ,
          "attributes": {
            "ROUTING": "X4Y8/OF30;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pwm.tick_counter_DFF_Q_28_D": {
          "hide_name": 0,
          "bits": [ 10529 ] ,
          "attributes": {
            "ROUTING": "X4Y8/OF7;;1;X4Y8/E130;X4Y8/E130/OF7;1;X5Y8/S830;X5Y8/S830/E131;1;X5Y16/N250;X5Y16/N250/S838;1;X5Y14/N200;X5Y14/N200/N252;1;X5Y13/C5;X5Y13/C5/N201;1;X5Y13/XD5;X5Y13/XD5/C5;1"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10525 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10524 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10520 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10519 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10517 ] ,
          "attributes": {
            "ROUTING": "X1Y11/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10516 ] ,
          "attributes": {
            "ROUTING": "X1Y11/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10512 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10511 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10507 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10506 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10504 ] ,
          "attributes": {
            "ROUTING": "X1Y11/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10503 ] ,
          "attributes": {
            "ROUTING": "X1Y11/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10501 ] ,
          "attributes": {
            "ROUTING": "X1Y11/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10500 ] ,
          "attributes": {
            "ROUTING": "X1Y11/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10496 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10495 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10491 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10490 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10488 ] ,
          "attributes": {
            "ROUTING": "X2Y11/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10487 ] ,
          "attributes": {
            "ROUTING": "X2Y11/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10483 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10482 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10478 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10477 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10475 ] ,
          "attributes": {
            "ROUTING": "X2Y11/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10474 ] ,
          "attributes": {
            "ROUTING": "X2Y11/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10472 ] ,
          "attributes": {
            "ROUTING": "X2Y11/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10471 ] ,
          "attributes": {
            "ROUTING": "X2Y11/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 10469 ] ,
          "attributes": {
            "ROUTING": "X1Y11/OF3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 10468 ] ,
          "attributes": {
            "ROUTING": "X1Y11/OF30;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pwm.tick_counter_DFF_Q_27_D": {
          "hide_name": 0,
          "bits": [ 10466 ] ,
          "attributes": {
            "ROUTING": "X1Y11/OF7;;1;X1Y11/SN20;X1Y11/SN20/OF7;1;X1Y12/D3;X1Y12/D3/S121;1;X1Y12/XD3;X1Y12/XD3/D3;1"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10462 ] ,
          "attributes": {
            "ROUTING": "X6Y5/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10461 ] ,
          "attributes": {
            "ROUTING": "X6Y5/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10457 ] ,
          "attributes": {
            "ROUTING": "X6Y5/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10456 ] ,
          "attributes": {
            "ROUTING": "X6Y5/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10454 ] ,
          "attributes": {
            "ROUTING": "X6Y5/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10453 ] ,
          "attributes": {
            "ROUTING": "X6Y5/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10449 ] ,
          "attributes": {
            "ROUTING": "X6Y5/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10448 ] ,
          "attributes": {
            "ROUTING": "X6Y5/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10444 ] ,
          "attributes": {
            "ROUTING": "X6Y5/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10443 ] ,
          "attributes": {
            "ROUTING": "X6Y5/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10441 ] ,
          "attributes": {
            "ROUTING": "X6Y5/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10440 ] ,
          "attributes": {
            "ROUTING": "X6Y5/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10438 ] ,
          "attributes": {
            "ROUTING": "X6Y5/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10437 ] ,
          "attributes": {
            "ROUTING": "X6Y5/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10433 ] ,
          "attributes": {
            "ROUTING": "X7Y5/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10432 ] ,
          "attributes": {
            "ROUTING": "X7Y5/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10428 ] ,
          "attributes": {
            "ROUTING": "X7Y5/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10427 ] ,
          "attributes": {
            "ROUTING": "X7Y5/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10425 ] ,
          "attributes": {
            "ROUTING": "X7Y5/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10424 ] ,
          "attributes": {
            "ROUTING": "X7Y5/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10420 ] ,
          "attributes": {
            "ROUTING": "X7Y5/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10419 ] ,
          "attributes": {
            "ROUTING": "X7Y5/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10415 ] ,
          "attributes": {
            "ROUTING": "X7Y5/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10414 ] ,
          "attributes": {
            "ROUTING": "X7Y5/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10412 ] ,
          "attributes": {
            "ROUTING": "X7Y5/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10411 ] ,
          "attributes": {
            "ROUTING": "X7Y5/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10409 ] ,
          "attributes": {
            "ROUTING": "X7Y5/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10408 ] ,
          "attributes": {
            "ROUTING": "X7Y5/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 10406 ] ,
          "attributes": {
            "ROUTING": "X5Y5/OF30;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 10405 ] ,
          "attributes": {
            "ROUTING": "X6Y5/OF30;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pwm.tick_counter_DFF_Q_26_D": {
          "hide_name": 0,
          "bits": [ 10403 ] ,
          "attributes": {
            "ROUTING": "X6Y5/OF7;;1;X6Y5/E130;X6Y5/E130/OF7;1;X7Y5/S230;X7Y5/S230/E131;1;X7Y7/S800;X7Y7/S800/S232;1;X7Y11/E200;X7Y11/E200/S804;1;X9Y11/D4;X9Y11/D4/E202;1;X9Y11/XD4;X9Y11/XD4/D4;1"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10399 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10398 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10394 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10393 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10391 ] ,
          "attributes": {
            "ROUTING": "X3Y10/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10390 ] ,
          "attributes": {
            "ROUTING": "X3Y10/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10386 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10385 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10381 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10380 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10378 ] ,
          "attributes": {
            "ROUTING": "X3Y10/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10377 ] ,
          "attributes": {
            "ROUTING": "X3Y10/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10375 ] ,
          "attributes": {
            "ROUTING": "X3Y10/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10374 ] ,
          "attributes": {
            "ROUTING": "X3Y10/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10370 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10369 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10365 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10364 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10362 ] ,
          "attributes": {
            "ROUTING": "X4Y10/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10361 ] ,
          "attributes": {
            "ROUTING": "X4Y10/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10357 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10356 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10352 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10351 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10349 ] ,
          "attributes": {
            "ROUTING": "X4Y10/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10348 ] ,
          "attributes": {
            "ROUTING": "X4Y10/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10346 ] ,
          "attributes": {
            "ROUTING": "X4Y10/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10345 ] ,
          "attributes": {
            "ROUTING": "X4Y10/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 10343 ] ,
          "attributes": {
            "ROUTING": "X2Y10/OF30;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 10342 ] ,
          "attributes": {
            "ROUTING": "X3Y10/OF30;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pwm.tick_counter_DFF_Q_25_D": {
          "hide_name": 0,
          "bits": [ 10340 ] ,
          "attributes": {
            "ROUTING": "X3Y10/OF7;;1;X3Y10/S270;X3Y10/S270/OF7;1;X3Y12/S270;X3Y12/S270/S272;1;X3Y13/A1;X3Y13/A1/S271;1;X3Y13/XD1;X3Y13/XD1/A1;1"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10336 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10335 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10331 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10330 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10328 ] ,
          "attributes": {
            "ROUTING": "X3Y11/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10327 ] ,
          "attributes": {
            "ROUTING": "X3Y11/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10323 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10322 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10318 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10317 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10315 ] ,
          "attributes": {
            "ROUTING": "X3Y11/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10314 ] ,
          "attributes": {
            "ROUTING": "X3Y11/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10312 ] ,
          "attributes": {
            "ROUTING": "X3Y11/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10311 ] ,
          "attributes": {
            "ROUTING": "X3Y11/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10307 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10306 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10302 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10301 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10299 ] ,
          "attributes": {
            "ROUTING": "X4Y11/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10298 ] ,
          "attributes": {
            "ROUTING": "X4Y11/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10294 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10293 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10289 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10288 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10286 ] ,
          "attributes": {
            "ROUTING": "X4Y11/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10285 ] ,
          "attributes": {
            "ROUTING": "X4Y11/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10283 ] ,
          "attributes": {
            "ROUTING": "X4Y11/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10282 ] ,
          "attributes": {
            "ROUTING": "X4Y11/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 10280 ] ,
          "attributes": {
            "ROUTING": "X2Y11/OF30;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 10279 ] ,
          "attributes": {
            "ROUTING": "X3Y11/OF30;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pwm.tick_counter_DFF_Q_24_D": {
          "hide_name": 0,
          "bits": [ 10277 ] ,
          "attributes": {
            "ROUTING": "X3Y11/OF7;;1;X3Y11/SN20;X3Y11/SN20/OF7;1;X3Y12/S260;X3Y12/S260/S121;1;X3Y13/C2;X3Y13/C2/S261;1;X3Y13/XD2;X3Y13/XD2/C2;1"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10273 ] ,
          "attributes": {
            "ROUTING": "X7Y6/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10272 ] ,
          "attributes": {
            "ROUTING": "X7Y6/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10268 ] ,
          "attributes": {
            "ROUTING": "X7Y6/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10267 ] ,
          "attributes": {
            "ROUTING": "X7Y6/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10265 ] ,
          "attributes": {
            "ROUTING": "X7Y6/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10264 ] ,
          "attributes": {
            "ROUTING": "X7Y6/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10260 ] ,
          "attributes": {
            "ROUTING": "X7Y6/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10259 ] ,
          "attributes": {
            "ROUTING": "X7Y6/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10255 ] ,
          "attributes": {
            "ROUTING": "X7Y6/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10254 ] ,
          "attributes": {
            "ROUTING": "X7Y6/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10252 ] ,
          "attributes": {
            "ROUTING": "X7Y6/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10251 ] ,
          "attributes": {
            "ROUTING": "X7Y6/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10249 ] ,
          "attributes": {
            "ROUTING": "X7Y6/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10248 ] ,
          "attributes": {
            "ROUTING": "X7Y6/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10244 ] ,
          "attributes": {
            "ROUTING": "X8Y6/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10243 ] ,
          "attributes": {
            "ROUTING": "X8Y6/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10239 ] ,
          "attributes": {
            "ROUTING": "X8Y6/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10238 ] ,
          "attributes": {
            "ROUTING": "X8Y6/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10236 ] ,
          "attributes": {
            "ROUTING": "X8Y6/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10235 ] ,
          "attributes": {
            "ROUTING": "X8Y6/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10231 ] ,
          "attributes": {
            "ROUTING": "X8Y6/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10230 ] ,
          "attributes": {
            "ROUTING": "X8Y6/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10226 ] ,
          "attributes": {
            "ROUTING": "X8Y6/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10225 ] ,
          "attributes": {
            "ROUTING": "X8Y6/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10223 ] ,
          "attributes": {
            "ROUTING": "X8Y6/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10222 ] ,
          "attributes": {
            "ROUTING": "X8Y6/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10220 ] ,
          "attributes": {
            "ROUTING": "X8Y6/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10219 ] ,
          "attributes": {
            "ROUTING": "X8Y6/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 10217 ] ,
          "attributes": {
            "ROUTING": "X6Y6/OF30;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 10216 ] ,
          "attributes": {
            "ROUTING": "X7Y6/OF30;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pwm.tick_counter_DFF_Q_23_D": {
          "hide_name": 0,
          "bits": [ 10214 ] ,
          "attributes": {
            "ROUTING": "X7Y6/OF7;;1;X7Y6/SN20;X7Y6/SN20/OF7;1;X7Y7/S820;X7Y7/S820/S121;1;X7Y15/N130;X7Y15/N130/S828;1;X7Y14/N270;X7Y14/N270/N131;1;X7Y12/A1;X7Y12/A1/N272;1;X7Y12/XD1;X7Y12/XD1/A1;1"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10210 ] ,
          "attributes": {
            "ROUTING": "X5Y10/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10209 ] ,
          "attributes": {
            "ROUTING": "X5Y10/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10205 ] ,
          "attributes": {
            "ROUTING": "X5Y10/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10204 ] ,
          "attributes": {
            "ROUTING": "X5Y10/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10202 ] ,
          "attributes": {
            "ROUTING": "X5Y10/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10201 ] ,
          "attributes": {
            "ROUTING": "X5Y10/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10197 ] ,
          "attributes": {
            "ROUTING": "X5Y10/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10196 ] ,
          "attributes": {
            "ROUTING": "X5Y10/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10192 ] ,
          "attributes": {
            "ROUTING": "X5Y10/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10191 ] ,
          "attributes": {
            "ROUTING": "X5Y10/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10189 ] ,
          "attributes": {
            "ROUTING": "X5Y10/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10188 ] ,
          "attributes": {
            "ROUTING": "X5Y10/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10186 ] ,
          "attributes": {
            "ROUTING": "X5Y10/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10185 ] ,
          "attributes": {
            "ROUTING": "X5Y10/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10181 ] ,
          "attributes": {
            "ROUTING": "X6Y10/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10180 ] ,
          "attributes": {
            "ROUTING": "X6Y10/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10176 ] ,
          "attributes": {
            "ROUTING": "X6Y10/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10175 ] ,
          "attributes": {
            "ROUTING": "X6Y10/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10173 ] ,
          "attributes": {
            "ROUTING": "X6Y10/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10172 ] ,
          "attributes": {
            "ROUTING": "X6Y10/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10168 ] ,
          "attributes": {
            "ROUTING": "X6Y10/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10167 ] ,
          "attributes": {
            "ROUTING": "X6Y10/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10163 ] ,
          "attributes": {
            "ROUTING": "X6Y10/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10162 ] ,
          "attributes": {
            "ROUTING": "X6Y10/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10160 ] ,
          "attributes": {
            "ROUTING": "X6Y10/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10159 ] ,
          "attributes": {
            "ROUTING": "X6Y10/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10157 ] ,
          "attributes": {
            "ROUTING": "X6Y10/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10156 ] ,
          "attributes": {
            "ROUTING": "X6Y10/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 10154 ] ,
          "attributes": {
            "ROUTING": "X4Y10/OF30;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 10153 ] ,
          "attributes": {
            "ROUTING": "X5Y10/OF30;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "pwm.tick_counter_DFF_Q_22_D": {
          "hide_name": 0,
          "bits": [ 10151 ] ,
          "attributes": {
            "ROUTING": "X5Y10/OF7;;1;X5Y10/SN20;X5Y10/SN20/OF7;1;X5Y11/E220;X5Y11/E220/S121;1;X7Y11/S220;X7Y11/S220/E222;1;X7Y12/C4;X7Y12/C4/S221;1;X7Y12/XD4;X7Y12/XD4/C4;1"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10147 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10146 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10142 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10141 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10139 ] ,
          "attributes": {
            "ROUTING": "X3Y8/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10138 ] ,
          "attributes": {
            "ROUTING": "X3Y8/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10135 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter[0]": {
          "hide_name": 0,
          "bits": [ 10134 ] ,
          "attributes": {
            "ROUTING": "X1Y8/A7;X1Y8/A7/N232;1;X1Y7/X07;X1Y7/X07/E241;1;X1Y7/B1;X1Y7/B1/X07;1;X2Y8/A1;X2Y8/A1/X03;1;X1Y8/A3;X1Y8/A3/X02;1;X1Y10/N230;X1Y10/N230/N131;1;X1Y8/A5;X1Y8/A5/N232;1;X6Y8/B1;X6Y8/B1/X05;1;X1Y11/N130;X1Y11/N130/S828;1;X2Y7/S240;X2Y7/S240/E824;1;X2Y8/X05;X2Y8/X05/S241;1;X2Y8/A5;X2Y8/A5/X05;1;X2Y8/A2;X2Y8/A2/X05;1;X2Y8/A0;X2Y8/A0/X03;1;X2Y8/A3;X2Y8/A3/X05;1;X6Y8/X05;X6Y8/X05/S241;1;X1Y8/A2;X1Y8/A2/X02;1;X1Y8/X02;X1Y8/X02/N232;1;X2Y8/A7;X2Y8/A7/X03;1;X1Y7/W240;X1Y7/W240/S824;1;X0Y7/E240;X0Y7/E240/E242;1;X6Y7/E130;X6Y7/E130/E828;1;X7Y7/B1;X7Y7/B1/E131;1;X1Y7/W820;X1Y7/W820/S824;1;X2Y8/X03;X2Y8/X03/S241;1;X6Y7/S240;X6Y7/S240/E828;1;X1Y8/A1;X1Y8/A1/N271;1;X1Y3/Q4;;1;X1Y3/S820;X1Y3/S820/Q4;1;X1Y11/N270;X1Y11/N270/S828;1;X1Y9/N270;X1Y9/N270/N272;1;X1Y8/A0;X1Y8/A0/N271;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10131 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "pwm.tick_counter[1]": {
          "hide_name": 0,
          "bits": [ 10130 ] ,
          "attributes": {
            "ROUTING": "X6Y6/S210;X6Y6/S210/E818;1;X6Y7/E210;X6Y7/E210/S211;1;X7Y7/B2;X7Y7/B2/E211;1;X1Y8/E220;X1Y8/E220/N222;1;X3Y8/W810;X3Y8/W810/E222;1;X4Y8/E210;X4Y8/E210/E818;1;X6Y8/B2;X6Y8/B2/E212;1;X1Y12/Q2;;1;X1Y12/N220;X1Y12/N220/Q2;1;X1Y10/N220;X1Y10/N220/N222;1;X1Y8/N230;X1Y8/N230/N222;1;X1Y7/B2;X1Y7/B2/N231;1;X1Y10/N810;X1Y10/N810/N222;1;X1Y6/W810;X1Y6/W810/N814;1;X2Y6/S210;X2Y6/S210/E814;1;X2Y7/A6;X2Y7/A6/S211;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:208.12-208.24",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10129 ] ,
          "attributes": {
            "ROUTING": "X6Y8/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 10127 ] ,
          "attributes": {
            "ROUTING": "X2Y10/A3;X2Y10/A3/X05;1;X2Y10/A0;X2Y10/A0/N200;1;X2Y10/A5;X2Y10/A5/X05;1;X2Y10/X05;X2Y10/X05/E201;1;X2Y10/A2;X2Y10/A2/X05;1;X2Y10/X01;X2Y10/X01/E201;1;X2Y10/A7;X2Y10/A7/X01;1;X1Y10/X07;X1Y10/X07/S202;1;X1Y10/A5;X1Y10/A5/X07;1;X2Y10/N200;X2Y10/N200/E201;1;X2Y10/A1;X2Y10/A1/N200;1;X1Y10/A2;X1Y10/A2/E200;1;X1Y10/A7;X1Y10/A7/X01;1;X1Y10/A1;X1Y10/A1/X01;1;X1Y10/X01;X1Y10/X01/S202;1;X1Y10/A0;X1Y10/A0/X01;1;X6Y8/F3;;1;X6Y8/W800;X6Y8/W800/F3;1;X1Y8/S200;X1Y8/S200/E808;1;X1Y10/E200;X1Y10/E200/S202;1;X1Y10/A3;X1Y10/A3/E200;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter[2]": {
          "hide_name": 0,
          "bits": [ 10126 ] ,
          "attributes": {
            "ROUTING": "X1Y12/N830;X1Y12/N830/Q5;1;X1Y4/S260;X1Y4/S260/N838;1;X1Y6/S270;X1Y6/S270/S262;1;X1Y7/X04;X1Y7/X04/S271;1;X1Y7/B3;X1Y7/B3/X04;1;X7Y8/X05;X7Y8/X05/E202;1;X7Y8/B6;X7Y8/B6/X05;1;X5Y8/N200;X5Y8/N200/N202;1;X5Y7/E200;X5Y7/E200/N201;1;X7Y7/X01;X7Y7/X01/E202;1;X7Y7/B3;X7Y7/B3/X01;1;X1Y12/Q5;;1;X1Y12/E250;X1Y12/E250/Q5;1;X3Y12/E200;X3Y12/E200/E252;1;X5Y12/N200;X5Y12/N200/E202;1;X5Y10/N200;X5Y10/N200/N202;1;X5Y8/E200;X5Y8/E200/N202;1;X6Y8/X01;X6Y8/X01/E201;1;X6Y8/B3;X6Y8/B3/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10124 ] ,
          "attributes": {
            "ROUTING": "X6Y8/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 10122 ] ,
          "attributes": {
            "ROUTING": "X5Y8/A1;X5Y8/A1/W131;1;X4Y8/A1;X4Y8/A1/W271;1;X4Y8/A0;X4Y8/A0/W271;1;X4Y8/A3;X4Y8/A3/W271;1;X4Y8/A5;X4Y8/A5/W271;1;X5Y8/A3;X5Y8/A3/W131;1;X5Y8/A5;X5Y8/A5/W131;1;X4Y8/A2;X4Y8/A2/W271;1;X5Y8/A7;X5Y8/A7/W131;1;X5Y8/W270;X5Y8/W270/W131;1;X4Y8/A7;X4Y8/A7/W271;1;X5Y8/A0;X5Y8/A0/W131;1;X6Y8/F4;;1;X6Y8/W130;X6Y8/W130/F4;1;X5Y8/A2;X5Y8/A2/W131;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter[3]": {
          "hide_name": 0,
          "bits": [ 10121 ] ,
          "attributes": {
            "ROUTING": "X5Y8/E250;X5Y8/E250/N834;1;X7Y8/N250;X7Y8/N250/E252;1;X7Y7/B4;X7Y7/B4/N251;1;X6Y8/X03;X6Y8/X03/E261;1;X6Y8/B4;X6Y8/B4/X03;1;X5Y7/B7;X5Y7/B7/S251;1;X6Y12/N270;X6Y12/N270/E271;1;X6Y11/E270;X6Y11/E270/N271;1;X5Y12/E270;X5Y12/E270/N131;1;X8Y11/A6;X8Y11/A6/E272;1;X5Y8/W260;X5Y8/W260/N834;1;X3Y8/W830;X3Y8/W830/W262;1;X0Y8/N260;X0Y8/N260/E834;1;X0Y7/W260;X0Y7/W260/N261;1;X1Y7/X03;X1Y7/X03/E262;1;X1Y7/B4;X1Y7/B4/X03;1;X5Y13/Q5;;1;X5Y13/N130;X5Y13/N130/Q5;1;X5Y12/N830;X5Y12/N830/N131;1;X5Y8/E260;X5Y8/E260/N834;1;X5Y6/S250;X5Y6/S250/S252;1;X5Y4/S250;X5Y4/S250/N838;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10119 ] ,
          "attributes": {
            "ROUTING": "X6Y8/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 10117 ] ,
          "attributes": {
            "ROUTING": "X1Y11/A3;X1Y11/A3/W271;1;X1Y11/X05;X1Y11/X05/S222;1;X1Y11/A5;X1Y11/A5/X05;1;X1Y11/A1;X1Y11/A1/X03;1;X2Y11/A3;X2Y11/A3/S272;1;X2Y11/A5;X2Y11/A5/X06;1;X2Y11/A1;X2Y11/A1/S272;1;X2Y11/W270;X2Y11/W270/S272;1;X1Y11/A2;X1Y11/A2/W271;1;X2Y11/A0;X2Y11/A0/S272;1;X2Y11/X06;X2Y11/X06/S272;1;X2Y11/A7;X2Y11/A7/X06;1;X2Y9/S270;X2Y9/S270/W272;1;X2Y11/A2;X2Y11/A2/S272;1;X1Y11/A7;X1Y11/A7/X03;1;X6Y8/F5;;1;X6Y8/S130;X6Y8/S130/F5;1;X6Y9/W270;X6Y9/W270/S131;1;X4Y9/W270;X4Y9/W270/W272;1;X2Y9/W220;X2Y9/W220/W272;1;X1Y9/S220;X1Y9/S220/W221;1;X1Y11/X03;X1Y11/X03/S222;1;X1Y11/A0;X1Y11/A0/X03;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter[4]": {
          "hide_name": 0,
          "bits": [ 10116 ] ,
          "attributes": {
            "ROUTING": "X3Y7/S210;X3Y7/S210/E212;1;X3Y8/E210;X3Y8/E210/S211;1;X5Y8/E210;X5Y8/E210/E212;1;X6Y8/B5;X6Y8/B5/E211;1;X7Y7/B6;X7Y7/B6/W212;1;X1Y11/N810;X1Y11/N810/N111;1;X1Y7/W210;X1Y7/W210/N814;1;X1Y12/Q3;;1;X1Y7/E210;X1Y7/E210/N814;1;X3Y7/E810;X3Y7/E810/E212;1;X11Y7/W210;X11Y7/W210/E818;1;X7Y7/B5;X7Y7/B5/W212;1;X1Y12/SN10;X1Y12/SN10/Q3;1;X9Y7/W210;X9Y7/W210/W212;1;X0Y7/E210;X0Y7/E210/E212;1;X1Y7/B5;X1Y7/B5/E211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10114 ] ,
          "attributes": {
            "ROUTING": "X6Y8/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 10112 ] ,
          "attributes": {
            "ROUTING": "X7Y5/A1;X7Y5/A1/X02;1;X6Y5/A0;X6Y5/A0/N200;1;X6Y6/N200;X6Y6/N200/W201;1;X6Y5/X07;X6Y5/X07/N201;1;X6Y5/A3;X6Y5/A3/X07;1;X6Y5/A1;X6Y5/A1/N200;1;X6Y5/N200;X6Y5/N200/W201;1;X7Y6/W200;X7Y6/W200/N202;1;X7Y5/A0;X7Y5/A0/X02;1;X7Y5/A7;X7Y5/A7/N211;1;X7Y6/N200;X7Y6/N200/N202;1;X7Y5/W200;X7Y5/W200/N201;1;X6Y5/S200;X6Y5/S200/W201;1;X6Y5/A5;X6Y5/A5/S200;1;X7Y5/A3;X7Y5/A3/X02;1;X6Y5/W200;X6Y5/W200/N201;1;X7Y5/X02;X7Y5/X02/N211;1;X7Y5/A2;X7Y5/A2/X02;1;X7Y8/F0;;1;X7Y8/N200;X7Y8/N200/F0;1;X7Y6/N210;X7Y6/N210/N202;1;X6Y5/A2;X6Y5/A2/X07;1;X7Y5/A5;X7Y5/A5/N211;1;X6Y5/A7;X6Y5/A7/W200;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter[5]": {
          "hide_name": 0,
          "bits": [ 10111 ] ,
          "attributes": {
            "ROUTING": "X9Y11/SN20;X9Y11/SN20/Q4;1;X9Y10/E260;X9Y10/E260/N121;1;X10Y10/N260;X10Y10/N260/E261;1;X10Y8/N270;X10Y8/N270/N262;1;X10Y7/B7;X10Y7/B7/N271;1;X8Y9/W270;X8Y9/W270/N272;1;X6Y9/W820;X6Y9/W820/W272;1;X2Y9/N270;X2Y9/N270/W824;1;X2Y7/X04;X2Y7/X04/N272;1;X2Y7/B0;X2Y7/B0/X04;1;X8Y11/N230;X8Y11/N230/W131;1;X8Y9/N260;X8Y9/N260/N232;1;X8Y8/W260;X8Y8/W260/N261;1;X7Y8/X07;X7Y8/X07/W261;1;X7Y8/B0;X7Y8/B0/X07;1;X8Y11/N270;X8Y11/N270/W131;1;X8Y11/D6;X8Y11/D6/N270;1;X9Y11/Q4;;1;X9Y11/W130;X9Y11/W130/Q4;1;X8Y11/N830;X8Y11/N830/W131;1;X8Y7/W250;X8Y7/W250/N834;1;X8Y7/B0;X8Y7/B0/W250;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10109 ] ,
          "attributes": {
            "ROUTING": "X7Y8/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 10107 ] ,
          "attributes": {
            "ROUTING": "X4Y10/A7;X4Y10/A7/X01;1;X3Y10/S210;X3Y10/S210/E818;1;X3Y10/A7;X3Y10/A7/S210;1;X3Y10/A1;X3Y10/A1/E210;1;X4Y10/A1;X4Y10/A1/X01;1;X3Y10/E210;X3Y10/E210/E818;1;X3Y10/A0;X3Y10/A0/E210;1;X4Y10/X01;X4Y10/X01/W222;1;X4Y10/A0;X4Y10/A0/X01;1;X4Y10/A5;X4Y10/A5/X05;1;X3Y10/A3;X3Y10/A3/N210;1;X4Y10/A2;X4Y10/A2/X05;1;X3Y10/N210;X3Y10/N210/E818;1;X3Y10/A2;X3Y10/A2/N210;1;X4Y10/W810;X4Y10/W810/W222;1;X3Y10/W210;X3Y10/W210/E818;1;X3Y10/A5;X3Y10/A5/W210;1;X7Y8/F1;;1;X7Y8/EW20;X7Y8/EW20/F1;1;X6Y8/S220;X6Y8/S220/W121;1;X6Y10/W220;X6Y10/W220/S222;1;X4Y10/X05;X4Y10/X05/W222;1;X4Y10/A3;X4Y10/A3/X05;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter[6]": {
          "hide_name": 0,
          "bits": [ 10106 ] ,
          "attributes": {
            "ROUTING": "X3Y13/EW20;X3Y13/EW20/Q1;1;X2Y13/N220;X2Y13/N220/W121;1;X2Y11/N230;X2Y11/N230/N222;1;X2Y9/N260;X2Y9/N260/N232;1;X2Y7/X05;X2Y7/X05/N262;1;X2Y7/B1;X2Y7/B1/X05;1;X7Y11/N220;X7Y11/N220/N222;1;X7Y9/N230;X7Y9/N230/N222;1;X7Y8/B1;X7Y8/B1/N231;1;X3Y13/E210;X3Y13/E210/Q1;1;X5Y13/X06;X5Y13/X06/E212;1;X5Y13/A4;X5Y13/A4/X06;1;X7Y13/N220;X7Y13/N220/E814;1;X7Y12/E220;X7Y12/E220/N221;1;X8Y12/N220;X8Y12/N220/E221;1;X8Y11/C6;X8Y11/C6/N221;1;X3Y13/Q1;;1;X3Y13/E810;X3Y13/E810/Q1;1;X7Y13/N810;X7Y13/N810/E814;1;X7Y5/S210;X7Y5/S210/N818;1;X7Y7/E210;X7Y7/E210/S212;1;X8Y7/B1;X8Y7/B1/E211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10104 ] ,
          "attributes": {
            "ROUTING": "X7Y8/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 10102 ] ,
          "attributes": {
            "ROUTING": "X3Y11/A0;X3Y11/A0/X03;1;X4Y11/A5;X4Y11/A5/X06;1;X4Y11/A1;X4Y11/A1/X03;1;X4Y11/X07;X4Y11/X07/S202;1;X4Y11/A3;X4Y11/A3/X07;1;X3Y11/A1;X3Y11/A1/S252;1;X3Y9/S250;X3Y9/S250/W252;1;X3Y11/S200;X3Y11/S200/S252;1;X3Y11/A5;X3Y11/A5/S200;1;X4Y9/S200;X4Y9/S200/W201;1;X4Y11/X03;X4Y11/X03/S202;1;X4Y11/A0;X4Y11/A0/X03;1;X5Y9/W250;X5Y9/W250/W252;1;X4Y9/S250;X4Y9/S250/W251;1;X4Y11/X06;X4Y11/X06/S252;1;X4Y11/A7;X4Y11/A7/X06;1;X3Y11/A3;X3Y11/A3/E200;1;X3Y11/A2;X3Y11/A2/E200;1;X3Y11/E200;X3Y11/E200/S202;1;X4Y11/X05;X4Y11/X05/E201;1;X4Y11/A2;X4Y11/A2/X05;1;X7Y8/F2;;1;X7Y8/SN10;X7Y8/SN10/F2;1;X7Y9/W250;X7Y9/W250/S111;1;X5Y9/W200;X5Y9/W200/W252;1;X3Y9/S200;X3Y9/S200/W202;1;X3Y11/X03;X3Y11/X03/S202;1;X3Y11/A7;X3Y11/A7/X03;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter[7]": {
          "hide_name": 0,
          "bits": [ 10101 ] ,
          "attributes": {
            "ROUTING": "X3Y13/E130;X3Y13/E130/Q2;1;X4Y13/E270;X4Y13/E270/E131;1;X5Y13/A1;X5Y13/A1/E271;1;X3Y8/E230;X3Y8/E230/N231;1;X5Y8/E230;X5Y8/E230/E232;1;X7Y8/B2;X7Y8/B2/E232;1;X5Y11/E230;X5Y11/E230/E222;1;X7Y11/E230;X7Y11/E230/E232;1;X3Y11/E220;X3Y11/E220/N222;1;X8Y11/B6;X8Y11/B6/E231;1;X3Y7/E230;X3Y7/E230/N232;1;X5Y7/E260;X5Y7/E260/E232;1;X7Y7/E260;X7Y7/E260/E262;1;X8Y7/X03;X8Y7/X03/E261;1;X8Y7/B2;X8Y7/B2/X03;1;X3Y13/Q2;;1;X3Y13/N220;X3Y13/N220/Q2;1;X3Y11/N230;X3Y11/N230/N222;1;X3Y9/N230;X3Y9/N230/N232;1;X3Y7/W230;X3Y7/W230/N232;1;X2Y7/B2;X2Y7/B2/W231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10099 ] ,
          "attributes": {
            "ROUTING": "X7Y8/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 10097 ] ,
          "attributes": {
            "ROUTING": "X7Y6/A2;X7Y6/A2/X05;1;X8Y6/A0;X8Y6/A0/X03;1;X7Y6/E260;X7Y6/E260/N261;1;X8Y6/X07;X8Y6/X07/E261;1;X8Y6/A3;X8Y6/A3/X07;1;X8Y6/X03;X8Y6/X03/E261;1;X7Y6/A7;X7Y6/A7/X03;1;X8Y6/A7;X8Y6/A7/X03;1;X7Y6/A5;X7Y6/A5/X05;1;X7Y6/X03;X7Y6/X03/N241;1;X7Y6/A0;X7Y6/A0/X03;1;X7Y8/SN20;X7Y8/SN20/F3;1;X8Y6/A5;X8Y6/A5/X07;1;X7Y7/N260;X7Y7/N260/N121;1;X7Y8/N100;X7Y8/N100/F3;1;X7Y7/N240;X7Y7/N240/N101;1;X7Y6/X05;X7Y6/X05/N241;1;X7Y6/A3;X7Y6/A3/X05;1;X7Y8/F3;;1;X8Y6/A2;X8Y6/A2/X07;1;X7Y6/A1;X7Y6/A1/X03;1;X8Y6/A1;X8Y6/A1/X03;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter[8]": {
          "hide_name": 0,
          "bits": [ 10096 ] ,
          "attributes": {
            "ROUTING": "X7Y8/B3;X7Y8/B3/N212;1;X7Y10/N210;X7Y10/N210/N212;1;X7Y9/W210;X7Y9/W210/N211;1;X5Y9/W810;X5Y9/W810/W212;1;X2Y9/N210;X2Y9/N210/E818;1;X2Y7/B3;X2Y7/B3/N212;1;X7Y8/W210;X7Y8/W210/N814;1;X6Y8/B6;X6Y8/B6/W211;1;X7Y12/N210;X7Y12/N210/Q1;1;X7Y11/E210;X7Y11/E210/N211;1;X8Y11/B2;X8Y11/B2/E211;1;X7Y12/Q1;;1;X7Y12/N810;X7Y12/N810/Q1;1;X7Y8/E210;X7Y8/E210/N814;1;X8Y8/N210;X8Y8/N210/E211;1;X8Y7/B3;X8Y7/B3/N211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10094 ] ,
          "attributes": {
            "ROUTING": "X7Y8/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 10092 ] ,
          "attributes": {
            "ROUTING": "X6Y10/A1;X6Y10/A1/W271;1;X5Y10/A0;X5Y10/A0/W272;1;X5Y10/A7;X5Y10/A7/W272;1;X7Y9/S270;X7Y9/S270/S131;1;X7Y10/W270;X7Y10/W270/S271;1;X5Y10/A1;X5Y10/A1/W272;1;X7Y8/S130;X7Y8/S130/F4;1;X5Y10/A5;X5Y10/A5/X07;1;X6Y10/A0;X6Y10/A0/W271;1;X5Y10/A3;X5Y10/A3/X07;1;X6Y10/A5;X6Y10/A5/X05;1;X5Y10/X07;X5Y10/X07/W241;1;X5Y10/A2;X5Y10/A2/X07;1;X6Y10/W240;X6Y10/W240/S242;1;X6Y10/A7;X6Y10/A7/W271;1;X6Y10/A3;X6Y10/A3/X05;1;X7Y8/F4;;1;X7Y8/W100;X7Y8/W100/F4;1;X6Y8/S240;X6Y8/S240/W101;1;X6Y10/X05;X6Y10/X05/S242;1;X6Y10/A2;X6Y10/A2/X05;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter[9]": {
          "hide_name": 0,
          "bits": [ 10091 ] ,
          "attributes": {
            "ROUTING": "X7Y8/E270;X7Y8/E270/N271;1;X8Y8/N270;X8Y8/N270/E271;1;X8Y7/B4;X8Y7/B4/N271;1;X7Y7/W270;X7Y7/W270/N272;1;X5Y7/W820;X5Y7/W820/W272;1;X2Y7/W100;X2Y7/W100/E828;1;X2Y7/B4;X2Y7/B4/W100;1;X7Y9/N270;X7Y9/N270/N272;1;X7Y8/B4;X7Y8/B4/N271;1;X9Y11/N270;X9Y11/N270/E272;1;X9Y9/N270;X9Y9/N270/N272;1;X9Y8/B6;X9Y8/B6/N271;1;X7Y11/N270;X7Y11/N270/N131;1;X7Y12/Q4;;1;X7Y12/N130;X7Y12/N130/Q4;1;X7Y11/E270;X7Y11/E270/N131;1;X8Y11/A2;X8Y11/A2/E271;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10089 ] ,
          "attributes": {
            "ROUTING": "X7Y8/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 10087 ] ,
          "attributes": {
            "ROUTING": "X7Y8/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 10085 ] ,
          "attributes": {
            "ROUTING": "X3Y8/A5;X3Y8/A5/X06;1;X3Y8/A1;X3Y8/A1/X02;1;X3Y8/X06;X3Y8/X06/W211;1;X3Y8/A4;X3Y8/A4/X06;1;X7Y8/F5;;1;X7Y8/EW10;X7Y8/EW10/F5;1;X6Y8/W210;X6Y8/W210/W111;1;X4Y8/W210;X4Y8/W210/W212;1;X3Y8/X02;X3Y8/X02/W211;1;X3Y8/A0;X3Y8/A0/X02;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10083 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10082 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10078 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10077 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10075 ] ,
          "attributes": {
            "ROUTING": "X3Y8/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10074 ] ,
          "attributes": {
            "ROUTING": "X3Y8/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10072 ] ,
          "attributes": {
            "ROUTING": "X3Y8/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10071 ] ,
          "attributes": {
            "ROUTING": "X3Y8/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter[10]": {
          "hide_name": 0,
          "bits": [ 10069 ] ,
          "attributes": {
            "ROUTING": "X5Y8/N250;X5Y8/N250/E251;1;X5Y6/B7;X5Y6/B7/N252;1;X6Y8/E200;X6Y8/E200/E252;1;X7Y8/X01;X7Y8/X01/E201;1;X7Y8/B5;X7Y8/B5/X01;1;X4Y14/N260;X4Y14/N260/E121;1;X4Y12/N830;X4Y12/N830/N262;1;X4Y8/E250;X4Y8/E250/N834;1;X6Y8/E250;X6Y8/E250/E252;1;X8Y8/N250;X8Y8/N250/E252;1;X8Y7/B5;X8Y7/B5/N251;1;X3Y14/Q0;;1;X3Y14/EW20;X3Y14/EW20/Q0;1;X2Y14/N220;X2Y14/N220/W121;1;X2Y12/N220;X2Y12/N220/N222;1;X2Y10/N220;X2Y10/N220/N222;1;X2Y8/N220;X2Y8/N220/N222;1;X2Y7/X01;X2Y7/X01/N221;1;X2Y7/B5;X2Y7/B5/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D": {
          "hide_name": 0,
          "bits": [ 10067 ] ,
          "attributes": {
            "ROUTING": "X2Y8/OF30;;1;X3Y8/S100;X3Y8/S100/OF3;1;X3Y9/S240;X3Y9/S240/S101;1;X3Y11/S240;X3Y11/S240/S242;1;X3Y13/S250;X3Y13/S250/S242;1;X3Y14/A0;X3Y14/A0/S251;1;X3Y14/XD0;X3Y14/XD0/A0;1"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10063 ] ,
          "attributes": {
            "ROUTING": "X1Y4/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10062 ] ,
          "attributes": {
            "ROUTING": "X1Y4/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10058 ] ,
          "attributes": {
            "ROUTING": "X1Y4/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10057 ] ,
          "attributes": {
            "ROUTING": "X1Y4/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10055 ] ,
          "attributes": {
            "ROUTING": "X1Y4/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10054 ] ,
          "attributes": {
            "ROUTING": "X1Y4/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10051 ] ,
          "attributes": {
            "ROUTING": "X8Y8/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 10049 ] ,
          "attributes": {
            "ROUTING": "X1Y4/A5;X1Y4/A5/X05;1;X1Y4/A0;X1Y4/A0/X02;1;X1Y4/X02;X1Y4/X02/W232;1;X1Y4/A1;X1Y4/A1/X02;1;X3Y4/W230;X3Y4/W230/W222;1;X8Y8/F0;;1;X8Y8/W130;X8Y8/W130/F0;1;X7Y8/W270;X7Y8/W270/W131;1;X5Y8/N270;X5Y8/N270/W272;1;X5Y6/N220;X5Y6/N220/N272;1;X5Y4/W220;X5Y4/W220/N222;1;X3Y4/W220;X3Y4/W220/W222;1;X1Y4/X05;X1Y4/X05/W222;1;X1Y4/A4;X1Y4/A4/X05;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10047 ] ,
          "attributes": {
            "ROUTING": "X1Y4/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10046 ] ,
          "attributes": {
            "ROUTING": "X1Y4/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10042 ] ,
          "attributes": {
            "ROUTING": "X1Y4/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10041 ] ,
          "attributes": {
            "ROUTING": "X1Y4/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10039 ] ,
          "attributes": {
            "ROUTING": "X1Y4/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10038 ] ,
          "attributes": {
            "ROUTING": "X1Y4/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10036 ] ,
          "attributes": {
            "ROUTING": "X1Y4/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10035 ] ,
          "attributes": {
            "ROUTING": "X1Y4/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter[11]": {
          "hide_name": 0,
          "bits": [ 10033 ] ,
          "attributes": {
            "ROUTING": "X9Y7/S230;X9Y7/S230/S232;1;X9Y8/W230;X9Y8/W230/S231;1;X8Y8/B0;X8Y8/B0/W231;1;X9Y7/W230;X9Y7/W230/S232;1;X7Y7/W800;X7Y7/W800/W232;1;X0Y7/E200;X0Y7/E200/E808;1;X2Y7/E210;X2Y7/E210/E202;1;X3Y7/B0;X3Y7/B0/E211;1;X9Y7/B0;X9Y7/B0/S232;1;X9Y5/Q3;;1;X9Y5/S230;X9Y5/S230/Q3;1;X9Y7/X08;X9Y7/X08/S232;1;X9Y7/B7;X9Y7/B7/X08;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D": {
          "hide_name": 0,
          "bits": [ 10031 ] ,
          "attributes": {
            "ROUTING": "X1Y4/OF3;;1;X1Y4/S230;X1Y4/S230/OF3;1;X1Y5/E230;X1Y5/E230/S231;1;X3Y5/W800;X3Y5/W800/E232;1;X4Y5/E800;X4Y5/E800/E808;1;X12Y5/W200;X12Y5/W200/E808;1;X10Y5/W210;X10Y5/W210/W202;1;X9Y5/B3;X9Y5/B3/W211;1;X9Y5/XD3;X9Y5/XD3/B3;1"
          }
        },
        "pwm.tick_counter[29]": {
          "hide_name": 0,
          "bits": [ 10029 ] ,
          "attributes": {
            "ROUTING": "X8Y13/EW10;X8Y13/EW10/Q0;1;X7Y13/W250;X7Y13/W250/W111;1;X6Y13/A3;X6Y13/A3/W251;1;X8Y7/W200;X8Y7/W200/N804;1;X6Y7/X05;X6Y7/X05/W202;1;X6Y7/B0;X6Y7/B0/X05;1;X10Y7/E230;X10Y7/E230/E232;1;X11Y7/S230;X11Y7/S230/E231;1;X11Y8/B0;X11Y8/B0/S231;1;X8Y13/Q0;;1;X8Y13/N200;X8Y13/N200/Q0;1;X8Y11/N800;X8Y11/N800/N202;1;X8Y7/E230;X8Y7/E230/N804;1;X10Y7/E260;X10Y7/E260/E232;1;X12Y7/X07;X12Y7/X07/E262;1;X12Y7/B0;X12Y7/B0/X07;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:208.12-208.24",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 10028 ] ,
          "attributes": {
            "ROUTING": "X7Y12/OF30;;1;X8Y12/S100;X8Y12/S100/OF3;1;X8Y13/C0;X8Y13/C0/S101;1;X8Y13/XD0;X8Y13/XD0/C0;1"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10024 ] ,
          "attributes": {
            "ROUTING": "X7Y10/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10023 ] ,
          "attributes": {
            "ROUTING": "X7Y10/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10019 ] ,
          "attributes": {
            "ROUTING": "X7Y10/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10018 ] ,
          "attributes": {
            "ROUTING": "X7Y10/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10016 ] ,
          "attributes": {
            "ROUTING": "X7Y10/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10015 ] ,
          "attributes": {
            "ROUTING": "X7Y10/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10012 ] ,
          "attributes": {
            "ROUTING": "X11Y8/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_2_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10011 ] ,
          "attributes": {
            "ROUTING": "X11Y8/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 10009 ] ,
          "attributes": {
            "ROUTING": "X7Y10/A4;X7Y10/A4/W210;1;X7Y10/B1;X7Y10/B1/W212;1;X7Y10/W210;X7Y10/W210/W212;1;X7Y10/A5;X7Y10/A5/W210;1;X11Y8/F1;;1;X11Y8/S210;X11Y8/S210/F1;1;X11Y10/W210;X11Y10/W210/S212;1;X9Y10/W210;X9Y10/W210/W212;1;X7Y10/X02;X7Y10/X02/W212;1;X7Y10/A0;X7Y10/A0/X02;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10007 ] ,
          "attributes": {
            "ROUTING": "X7Y10/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10006 ] ,
          "attributes": {
            "ROUTING": "X7Y10/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10002 ] ,
          "attributes": {
            "ROUTING": "X7Y10/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10001 ] ,
          "attributes": {
            "ROUTING": "X7Y10/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9999 ] ,
          "attributes": {
            "ROUTING": "X7Y10/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9998 ] ,
          "attributes": {
            "ROUTING": "X7Y10/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9996 ] ,
          "attributes": {
            "ROUTING": "X7Y10/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9995 ] ,
          "attributes": {
            "ROUTING": "X7Y10/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9991 ] ,
          "attributes": {
            "ROUTING": "X6Y11/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9990 ] ,
          "attributes": {
            "ROUTING": "X6Y11/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9986 ] ,
          "attributes": {
            "ROUTING": "X6Y11/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9985 ] ,
          "attributes": {
            "ROUTING": "X6Y11/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9983 ] ,
          "attributes": {
            "ROUTING": "X6Y11/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9982 ] ,
          "attributes": {
            "ROUTING": "X6Y11/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_20_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9979 ] ,
          "attributes": {
            "ROUTING": "X8Y8/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9977 ] ,
          "attributes": {
            "ROUTING": "X6Y11/A0;X6Y11/A0/X01;1;X6Y11/A5;X6Y11/A5/X07;1;X6Y11/X01;X6Y11/X01/S222;1;X6Y11/A1;X6Y11/A1/X01;1;X8Y8/F1;;1;X8Y8/SN20;X8Y8/SN20/F1;1;X8Y9/W220;X8Y9/W220/S121;1;X6Y9/S220;X6Y9/S220/W222;1;X6Y11/X07;X6Y11/X07/S222;1;X6Y11/A4;X6Y11/A4/X07;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9975 ] ,
          "attributes": {
            "ROUTING": "X6Y11/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9974 ] ,
          "attributes": {
            "ROUTING": "X6Y11/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9970 ] ,
          "attributes": {
            "ROUTING": "X6Y11/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9969 ] ,
          "attributes": {
            "ROUTING": "X6Y11/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9967 ] ,
          "attributes": {
            "ROUTING": "X6Y11/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9966 ] ,
          "attributes": {
            "ROUTING": "X6Y11/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9964 ] ,
          "attributes": {
            "ROUTING": "X6Y11/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9963 ] ,
          "attributes": {
            "ROUTING": "X6Y11/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter[12]": {
          "hide_name": 0,
          "bits": [ 9961 ] ,
          "attributes": {
            "ROUTING": "X6Y13/W130;X6Y13/W130/Q4;1;X5Y13/A7;X5Y13/A7/W131;1;X9Y7/S240;X9Y7/S240/E242;1;X9Y7/B1;X9Y7/B1/S240;1;X6Y13/N820;X6Y13/N820/Q4;1;X6Y5/W270;X6Y5/W270/N828;1;X4Y5/W820;X4Y5/W820/W272;1;X3Y5/S270;X3Y5/S270/E828;1;X3Y7/X04;X3Y7/X04/S272;1;X3Y7/B1;X3Y7/B1/X04;1;X6Y13/Q4;;1;X6Y13/E100;X6Y13/E100/Q4;1;X7Y13/N240;X7Y13/N240/E101;1;X7Y11/N820;X7Y11/N820/N242;1;X7Y7/E240;X7Y7/E240/N824;1;X8Y7/S240;X8Y7/S240/E241;1;X8Y8/X05;X8Y8/X05/S241;1;X8Y8/B1;X8Y8/B1/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D": {
          "hide_name": 0,
          "bits": [ 9959 ] ,
          "attributes": {
            "ROUTING": "X5Y11/OF30;;1;X6Y11/S230;X6Y11/S230/OF3;1;X6Y13/A4;X6Y13/A4/S232;1;X6Y13/XD4;X6Y13/XD4/A4;1"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9955 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9954 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9950 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9949 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9947 ] ,
          "attributes": {
            "ROUTING": "X2Y3/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9946 ] ,
          "attributes": {
            "ROUTING": "X2Y3/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_19_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9943 ] ,
          "attributes": {
            "ROUTING": "X8Y8/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9941 ] ,
          "attributes": {
            "ROUTING": "X2Y3/A0;X2Y3/A0/N271;1;X2Y3/X07;X2Y3/X07/E241;1;X2Y3/A5;X2Y3/A5/X07;1;X2Y4/N270;X2Y4/N270/W824;1;X8Y8/F2;;1;X8Y8/N130;X8Y8/N130/F2;1;X8Y7/N270;X8Y7/N270/N131;1;X8Y5/N270;X8Y5/N270/N272;1;X8Y4/W270;X8Y4/W270/N271;1;X1Y3/E240;X1Y3/E240/S828;1;X2Y3/A4;X2Y3/A4/X07;1;X2Y3/A1;X2Y3/A1/N271;1;X1Y4/N820;X1Y4/N820/E828;1;X6Y4/W820;X6Y4/W820/W272;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9939 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9938 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9934 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9933 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9931 ] ,
          "attributes": {
            "ROUTING": "X2Y3/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9930 ] ,
          "attributes": {
            "ROUTING": "X2Y3/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9928 ] ,
          "attributes": {
            "ROUTING": "X2Y3/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9927 ] ,
          "attributes": {
            "ROUTING": "X2Y3/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter[13]": {
          "hide_name": 0,
          "bits": [ 9925 ] ,
          "attributes": {
            "ROUTING": "X8Y8/E240;X8Y8/E240/E242;1;X9Y8/N240;X9Y8/N240/E241;1;X9Y7/W240;X9Y7/W240/N241;1;X9Y7/B2;X9Y7/B2/W240;1;X6Y8/E240;X6Y8/E240/N824;1;X6Y8/B7;X6Y8/B7/E240;1;X8Y8/X04;X8Y8/X04/E272;1;X8Y8/B2;X8Y8/B2/X04;1;X6Y12/N820;X6Y12/N820/E828;1;X6Y8/E270;X6Y8/E270/N824;1;X1Y12/Q4;;1;X1Y12/W820;X1Y12/W820/Q4;1;X2Y12/N240;X2Y12/N240/E824;1;X2Y10/N250;X2Y10/N250/N242;1;X2Y8/N250;X2Y8/N250/N252;1;X2Y7/E250;X2Y7/E250/N251;1;X3Y7/S250;X3Y7/S250/E251;1;X3Y7/B2;X3Y7/B2/S250;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D": {
          "hide_name": 0,
          "bits": [ 9923 ] ,
          "attributes": {
            "ROUTING": "X1Y3/OF30;;1;X2Y3/EW10;X2Y3/EW10/OF3;1;X1Y3/S810;X1Y3/S810/W111;1;X1Y11/S220;X1Y11/S220/S818;1;X1Y12/C4;X1Y12/C4/S221;1;X1Y12/XD4;X1Y12/XD4/C4;1"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9919 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9918 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9914 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9913 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9911 ] ,
          "attributes": {
            "ROUTING": "X3Y12/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9910 ] ,
          "attributes": {
            "ROUTING": "X3Y12/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_18_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9907 ] ,
          "attributes": {
            "ROUTING": "X8Y8/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9905 ] ,
          "attributes": {
            "ROUTING": "X3Y12/A5;X3Y12/A5/X06;1;X3Y12/A0;X3Y12/A0/X02;1;X3Y12/X02;X3Y12/X02/W231;1;X3Y12/A1;X3Y12/A1/X02;1;X8Y8/F3;;1;X8Y8/W800;X8Y8/W800/F3;1;X4Y8/S800;X4Y8/S800/W804;1;X4Y12/W230;X4Y12/W230/S804;1;X3Y12/X06;X3Y12/X06/W231;1;X3Y12/A4;X3Y12/A4/X06;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9903 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9902 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9898 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9897 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9895 ] ,
          "attributes": {
            "ROUTING": "X3Y12/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9894 ] ,
          "attributes": {
            "ROUTING": "X3Y12/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9892 ] ,
          "attributes": {
            "ROUTING": "X3Y12/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9891 ] ,
          "attributes": {
            "ROUTING": "X3Y12/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter[14]": {
          "hide_name": 0,
          "bits": [ 9889 ] ,
          "attributes": {
            "ROUTING": "X11Y8/N250;X11Y8/N250/E838;1;X11Y7/W250;X11Y7/W250/N251;1;X9Y7/S250;X9Y7/S250/W252;1;X9Y7/B3;X9Y7/B3/S250;1;X6Y7/C7;X6Y7/C7/W261;1;X6Y7/C4;X6Y7/C4/W261;1;X6Y7/C5;X6Y7/C5/W261;1;X7Y7/W260;X7Y7/W260/N261;1;X7Y8/N260;X7Y8/N260/E834;1;X8Y8/B3;X8Y8/B3/W240;1;X6Y7/C6;X6Y7/C6/W261;1;X3Y8/E830;X3Y8/E830/N834;1;X10Y8/W240;X10Y8/W240/W101;1;X8Y8/W240;X8Y8/W240/W242;1;X11Y8/W100;X11Y8/W100/E838;1;X3Y13/Q3;;1;X3Y13/N130;X3Y13/N130/Q3;1;X3Y12/N830;X3Y12/N830/N131;1;X3Y4/S260;X3Y4/S260/N838;1;X3Y6/S260;X3Y6/S260/S262;1;X3Y7/X03;X3Y7/X03/S261;1;X3Y7/B3;X3Y7/B3/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D": {
          "hide_name": 0,
          "bits": [ 9887 ] ,
          "attributes": {
            "ROUTING": "X2Y12/OF30;;1;X3Y12/S100;X3Y12/S100/OF3;1;X3Y13/C3;X3Y13/C3/S101;1;X3Y13/XD3;X3Y13/XD3/C3;1"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9883 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9882 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9878 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9877 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9875 ] ,
          "attributes": {
            "ROUTING": "X4Y12/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9874 ] ,
          "attributes": {
            "ROUTING": "X4Y12/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_17_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9871 ] ,
          "attributes": {
            "ROUTING": "X8Y8/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9869 ] ,
          "attributes": {
            "ROUTING": "X4Y12/S240;X4Y12/S240/W242;1;X4Y12/B1;X4Y12/B1/S240;1;X3Y12/E270;X3Y12/E270/E828;1;X4Y12/A5;X4Y12/A5/E271;1;X4Y12/A0;X4Y12/A0/X03;1;X4Y12/W820;X4Y12/W820/W242;1;X8Y8/F4;;1;X8Y8/S240;X8Y8/S240/F4;1;X8Y10/W240;X8Y10/W240/S242;1;X6Y10/S240;X6Y10/S240/W242;1;X6Y12/W240;X6Y12/W240/S242;1;X4Y12/A4;X4Y12/A4/E271;1;X4Y12/X03;X4Y12/X03/W242;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9867 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9866 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9862 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9861 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9859 ] ,
          "attributes": {
            "ROUTING": "X4Y12/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9858 ] ,
          "attributes": {
            "ROUTING": "X4Y12/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9856 ] ,
          "attributes": {
            "ROUTING": "X4Y12/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9855 ] ,
          "attributes": {
            "ROUTING": "X4Y12/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter[15]": {
          "hide_name": 0,
          "bits": [ 9853 ] ,
          "attributes": {
            "ROUTING": "X7Y9/E240;X7Y9/E240/N242;1;X9Y9/N240;X9Y9/N240/E242;1;X9Y7/N240;X9Y7/N240/N242;1;X9Y7/B4;X9Y7/B4/N240;1;X7Y9/N240;X7Y9/N240/N242;1;X7Y8/E240;X7Y8/E240/N241;1;X8Y8/X03;X8Y8/X03/E241;1;X8Y8/B4;X8Y8/B4/X03;1;X6Y7/B6;X6Y7/B6/S272;1;X5Y9/W820;X5Y9/W820/W242;1;X2Y9/E270;X2Y9/E270/E828;1;X3Y9/N270;X3Y9/N270/E271;1;X3Y7/B4;X3Y7/B4/N272;1;X7Y5/W270;X7Y5/W270/N824;1;X7Y9/N820;X7Y9/N820/N242;1;X7Y9/W240;X7Y9/W240/N242;1;X7Y12/Q5;;1;X7Y12/N100;X7Y12/N100/Q5;1;X7Y11/N240;X7Y11/N240/N101;1;X6Y7/B7;X6Y7/B7/S272;1;X6Y7/B5;X6Y7/B5/S272;1;X6Y5/S270;X6Y5/S270/W271;1;X6Y7/B4;X6Y7/B4/S272;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D": {
          "hide_name": 0,
          "bits": [ 9851 ] ,
          "attributes": {
            "ROUTING": "X3Y12/OF30;;1;X4Y12/E230;X4Y12/E230/OF3;1;X6Y12/E230;X6Y12/E230/E232;1;X7Y12/B5;X7Y12/B5/E231;1;X7Y12/XD5;X7Y12/XD5/B5;1"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9847 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9846 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9842 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9841 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9839 ] ,
          "attributes": {
            "ROUTING": "X2Y12/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9838 ] ,
          "attributes": {
            "ROUTING": "X2Y12/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_16_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9835 ] ,
          "attributes": {
            "ROUTING": "X8Y8/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9833 ] ,
          "attributes": {
            "ROUTING": "X2Y12/X05;X2Y12/X05/S202;1;X2Y12/B1;X2Y12/B1/X05;1;X2Y12/A0;X2Y12/A0/X03;1;X2Y12/A4;X2Y12/A4/S200;1;X2Y12/X03;X2Y12/X03/S202;1;X2Y12/S200;X2Y12/S200/S202;1;X8Y8/F5;;1;X8Y8/W250;X8Y8/W250/F5;1;X6Y8/W200;X6Y8/W200/W252;1;X4Y8/W200;X4Y8/W200/W202;1;X2Y8/S200;X2Y8/S200/W202;1;X2Y12/A5;X2Y12/A5/S200;1;X2Y10/S200;X2Y10/S200/S202;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9831 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9830 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9826 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9825 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9823 ] ,
          "attributes": {
            "ROUTING": "X2Y12/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9822 ] ,
          "attributes": {
            "ROUTING": "X2Y12/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9820 ] ,
          "attributes": {
            "ROUTING": "X2Y12/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9819 ] ,
          "attributes": {
            "ROUTING": "X2Y12/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter[16]": {
          "hide_name": 0,
          "bits": [ 9817 ] ,
          "attributes": {
            "ROUTING": "X3Y6/E830;X3Y6/E830/S131;1;X11Y6/W260;X11Y6/W260/E838;1;X9Y6/S260;X9Y6/S260/W262;1;X9Y7/X03;X9Y7/X03/S261;1;X9Y7/B5;X9Y7/B5/X03;1;X5Y9/E230;X5Y9/E230/E232;1;X6Y9/N230;X6Y9/N230/E231;1;X6Y8/A6;X6Y8/A6/N231;1;X8Y8/B5;X8Y8/B5/N271;1;X3Y6/S270;X3Y6/S270/S131;1;X3Y7/B5;X3Y7/B5/S271;1;X3Y13/Q0;;1;X3Y13/N800;X3Y13/N800/Q0;1;X3Y9/E230;X3Y9/E230/N804;1;X5Y9/E260;X5Y9/E260/E232;1;X3Y5/S130;X3Y5/S130/N808;1;X7Y9/E270;X7Y9/E270/E262;1;X8Y9/N270;X8Y9/N270/E271;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 9815 ] ,
          "attributes": {
            "ROUTING": "X1Y12/OF30;;1;X2Y12/S100;X2Y12/S100/OF3;1;X2Y13/E240;X2Y13/E240/S101;1;X3Y13/C0;X3Y13/C0/E241;1;X3Y13/XD0;X3Y13/XD0/C0;1"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9811 ] ,
          "attributes": {
            "ROUTING": "X6Y12/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9810 ] ,
          "attributes": {
            "ROUTING": "X6Y12/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9806 ] ,
          "attributes": {
            "ROUTING": "X6Y12/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9805 ] ,
          "attributes": {
            "ROUTING": "X6Y12/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9803 ] ,
          "attributes": {
            "ROUTING": "X6Y12/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9802 ] ,
          "attributes": {
            "ROUTING": "X6Y12/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_15_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9799 ] ,
          "attributes": {
            "ROUTING": "X9Y8/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9797 ] ,
          "attributes": {
            "ROUTING": "X6Y12/A4;X6Y12/A4/S232;1;X6Y12/X02;X6Y12/X02/S232;1;X6Y12/A0;X6Y12/A0/X02;1;X6Y12/A5;X6Y12/A5/S232;1;X9Y8/F0;;1;X9Y8/W130;X9Y8/W130/F0;1;X8Y8/S230;X8Y8/S230/W131;1;X8Y10/W230;X8Y10/W230/S232;1;X6Y10/S230;X6Y10/S230/W232;1;X6Y12/B1;X6Y12/B1/S232;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9795 ] ,
          "attributes": {
            "ROUTING": "X6Y12/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9794 ] ,
          "attributes": {
            "ROUTING": "X6Y12/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9790 ] ,
          "attributes": {
            "ROUTING": "X6Y12/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9789 ] ,
          "attributes": {
            "ROUTING": "X6Y12/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9787 ] ,
          "attributes": {
            "ROUTING": "X6Y12/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9786 ] ,
          "attributes": {
            "ROUTING": "X6Y12/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9784 ] ,
          "attributes": {
            "ROUTING": "X6Y12/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9783 ] ,
          "attributes": {
            "ROUTING": "X6Y12/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter[17]": {
          "hide_name": 0,
          "bits": [ 9781 ] ,
          "attributes": {
            "ROUTING": "X7Y11/W210;X7Y11/W210/N111;1;X5Y11/N210;X5Y11/N210/W212;1;X5Y9/N210;X5Y9/N210/N212;1;X5Y8/W210;X5Y8/W210/N211;1;X4Y8/N210;X4Y8/N210/W211;1;X4Y7/B0;X4Y7/B0/N211;1;X9Y8/X07;X9Y8/X07/N201;1;X9Y8/B0;X9Y8/B0/X07;1;X9Y7/E200;X9Y7/E200/N202;1;X10Y7/X05;X10Y7/X05/E201;1;X10Y7/B0;X10Y7/B0/X05;1;X7Y12/Q3;;1;X7Y12/SN10;X7Y12/SN10/Q3;1;X7Y11/E250;X7Y11/E250/N111;1;X9Y11/N250;X9Y11/N250/E252;1;X9Y9/N200;X9Y9/N200/N252;1;X9Y7/W200;X9Y7/W200/N202;1;X9Y7/A7;X9Y7/A7/W200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D": {
          "hide_name": 0,
          "bits": [ 9779 ] ,
          "attributes": {
            "ROUTING": "X5Y12/OF30;;1;X6Y12/EW10;X6Y12/EW10/OF3;1;X7Y12/A3;X7Y12/A3/E111;1;X7Y12/XD3;X7Y12/XD3/A3;1"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9775 ] ,
          "attributes": {
            "ROUTING": "X6Y3/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9774 ] ,
          "attributes": {
            "ROUTING": "X6Y3/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9770 ] ,
          "attributes": {
            "ROUTING": "X6Y3/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9769 ] ,
          "attributes": {
            "ROUTING": "X6Y3/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9767 ] ,
          "attributes": {
            "ROUTING": "X6Y3/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9766 ] ,
          "attributes": {
            "ROUTING": "X6Y3/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_14_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9763 ] ,
          "attributes": {
            "ROUTING": "X9Y8/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9761 ] ,
          "attributes": {
            "ROUTING": "X6Y3/A4;X6Y3/A4/X05;1;X6Y3/B1;X6Y3/B1/X05;1;X6Y3/X05;X6Y3/X05/S222;1;X6Y3/A5;X6Y3/A5/X05;1;X9Y8/F1;;1;X9Y8/W810;X9Y8/W810/F1;1;X5Y8/N210;X5Y8/N210/W814;1;X5Y6/N810;X5Y6/N810/N212;1;X5Y1/E220;X5Y1/E220/S818;1;X6Y1/S220;X6Y1/S220/E221;1;X6Y3/X03;X6Y3/X03/S222;1;X6Y3/A0;X6Y3/A0/X03;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9759 ] ,
          "attributes": {
            "ROUTING": "X6Y3/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9758 ] ,
          "attributes": {
            "ROUTING": "X6Y3/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9754 ] ,
          "attributes": {
            "ROUTING": "X6Y3/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9753 ] ,
          "attributes": {
            "ROUTING": "X6Y3/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9751 ] ,
          "attributes": {
            "ROUTING": "X6Y3/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9750 ] ,
          "attributes": {
            "ROUTING": "X6Y3/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9748 ] ,
          "attributes": {
            "ROUTING": "X6Y3/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9747 ] ,
          "attributes": {
            "ROUTING": "X6Y3/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter[18]": {
          "hide_name": 0,
          "bits": [ 9745 ] ,
          "attributes": {
            "ROUTING": "X10Y6/S230;X10Y6/S230/S131;1;X10Y7/B1;X10Y7/B1/S231;1;X6Y6/S260;X6Y6/S260/W834;1;X6Y7/E260;X6Y7/E260/S261;1;X7Y7/X03;X7Y7/X03/E261;1;X7Y7/A6;X7Y7/A6/X03;1;X9Y8/B1;X9Y8/B1/N231;1;X2Y6/W100;X2Y6/W100/W838;1;X2Y6/S230;X2Y6/S230/W100;1;X2Y7/E230;X2Y7/E230/S231;1;X4Y7/B1;X4Y7/B1/E232;1;X10Y5/Q3;;1;X10Y5/S130;X10Y5/S130/Q3;1;X10Y6/W830;X10Y6/W830/S131;1;X10Y9/W230;X10Y9/W230/S804;1;X10Y5/S800;X10Y5/S800/Q3;1;X9Y9/N230;X9Y9/N230/W231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 9743 ] ,
          "attributes": {
            "ROUTING": "X5Y3/OF30;;1;X6Y3/EW10;X6Y3/EW10/OF3;1;X7Y3/N810;X7Y3/N810/E111;1;X7Y4/E220;X7Y4/E220/S818;1;X9Y4/E230;X9Y4/E230/E222;1;X10Y4/S230;X10Y4/S230/E231;1;X10Y5/B3;X10Y5/B3/S231;1;X10Y5/XD3;X10Y5/XD3/B3;1"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9739 ] ,
          "attributes": {
            "ROUTING": "X7Y11/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9738 ] ,
          "attributes": {
            "ROUTING": "X7Y11/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9734 ] ,
          "attributes": {
            "ROUTING": "X7Y11/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9733 ] ,
          "attributes": {
            "ROUTING": "X7Y11/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9731 ] ,
          "attributes": {
            "ROUTING": "X7Y11/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9730 ] ,
          "attributes": {
            "ROUTING": "X7Y11/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_13_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9727 ] ,
          "attributes": {
            "ROUTING": "X9Y8/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9725 ] ,
          "attributes": {
            "ROUTING": "X7Y11/A5;X7Y11/A5/X07;1;X7Y11/A4;X7Y11/A4/X07;1;X7Y11/X07;X7Y11/X07/S221;1;X7Y11/B1;X7Y11/B1/X07;1;X9Y8/F2;;1;X9Y8/W220;X9Y8/W220/F2;1;X7Y8/S220;X7Y8/S220/W222;1;X7Y10/S220;X7Y10/S220/S222;1;X7Y11/X01;X7Y11/X01/S221;1;X7Y11/A0;X7Y11/A0/X01;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9723 ] ,
          "attributes": {
            "ROUTING": "X7Y11/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9722 ] ,
          "attributes": {
            "ROUTING": "X7Y11/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9718 ] ,
          "attributes": {
            "ROUTING": "X7Y11/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9717 ] ,
          "attributes": {
            "ROUTING": "X7Y11/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9715 ] ,
          "attributes": {
            "ROUTING": "X7Y11/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9714 ] ,
          "attributes": {
            "ROUTING": "X7Y11/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9712 ] ,
          "attributes": {
            "ROUTING": "X7Y11/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9711 ] ,
          "attributes": {
            "ROUTING": "X7Y11/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter[19]": {
          "hide_name": 0,
          "bits": [ 9709 ] ,
          "attributes": {
            "ROUTING": "X9Y8/B2;X9Y8/B2/N211;1;X9Y8/W210;X9Y8/W210/N211;1;X7Y8/W240;X7Y8/W240/W212;1;X6Y8/N240;X6Y8/N240/W241;1;X6Y7/W240;X6Y7/W240/N241;1;X4Y7/W240;X4Y7/W240/W242;1;X4Y7/B2;X4Y7/B2/W240;1;X9Y9/N210;X9Y9/N210/N212;1;X9Y8/A6;X9Y8/A6/N211;1;X9Y11/Q1;;1;X9Y11/N210;X9Y11/N210/Q1;1;X9Y9/E210;X9Y9/E210/N212;1;X10Y9/N210;X10Y9/N210/E211;1;X10Y7/B2;X10Y7/B2/N212;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D": {
          "hide_name": 0,
          "bits": [ 9707 ] ,
          "attributes": {
            "ROUTING": "X6Y11/OF30;;1;X7Y11/EW10;X7Y11/EW10/OF3;1;X8Y11/E210;X8Y11/E210/E111;1;X9Y11/B1;X9Y11/B1/E211;1;X9Y11/XD1;X9Y11/XD1/B1;1"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9703 ] ,
          "attributes": {
            "ROUTING": "X4Y13/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9702 ] ,
          "attributes": {
            "ROUTING": "X4Y13/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9698 ] ,
          "attributes": {
            "ROUTING": "X4Y13/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9697 ] ,
          "attributes": {
            "ROUTING": "X4Y13/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9695 ] ,
          "attributes": {
            "ROUTING": "X4Y13/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9694 ] ,
          "attributes": {
            "ROUTING": "X4Y13/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_12_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9691 ] ,
          "attributes": {
            "ROUTING": "X9Y8/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9689 ] ,
          "attributes": {
            "ROUTING": "X4Y13/A5;X4Y13/A5/S212;1;X4Y13/X02;X4Y13/X02/S212;1;X4Y13/A0;X4Y13/A0/X02;1;X4Y13/A4;X4Y13/A4/S212;1;X9Y8/F3;;1;X9Y8/SN10;X9Y8/SN10/F3;1;X9Y9/W810;X9Y9/W810/S111;1;X5Y9/S210;X5Y9/S210/W814;1;X5Y11/W210;X5Y11/W210/S212;1;X4Y11/S210;X4Y11/S210/W211;1;X4Y13/B1;X4Y13/B1/S212;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9687 ] ,
          "attributes": {
            "ROUTING": "X4Y13/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9686 ] ,
          "attributes": {
            "ROUTING": "X4Y13/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9682 ] ,
          "attributes": {
            "ROUTING": "X4Y13/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9681 ] ,
          "attributes": {
            "ROUTING": "X4Y13/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9679 ] ,
          "attributes": {
            "ROUTING": "X4Y13/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9678 ] ,
          "attributes": {
            "ROUTING": "X4Y13/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9676 ] ,
          "attributes": {
            "ROUTING": "X4Y13/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9675 ] ,
          "attributes": {
            "ROUTING": "X4Y13/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter[20]": {
          "hide_name": 0,
          "bits": [ 9673 ] ,
          "attributes": {
            "ROUTING": "X10Y9/N260;X10Y9/N260/N262;1;X10Y7/X03;X10Y7/X03/N262;1;X10Y7/B3;X10Y7/B3/X03;1;X6Y10/N250;X6Y10/N250/N242;1;X6Y8/W250;X6Y8/W250/N252;1;X4Y8/N250;X4Y8/N250/W252;1;X4Y7/X04;X4Y7/X04/N251;1;X4Y7/B3;X4Y7/B3/X04;1;X6Y13/N100;X6Y13/N100/Q0;1;X6Y12/N240;X6Y12/N240/N101;1;X6Y10/E240;X6Y10/E240/N242;1;X7Y10/N240;X7Y10/N240/E241;1;X7Y8/X03;X7Y8/X03/N242;1;X7Y8/A6;X7Y8/A6/X03;1;X6Y13/Q0;;1;X6Y13/E800;X6Y13/E800/Q0;1;X10Y13/N230;X10Y13/N230/E804;1;X10Y11/N260;X10Y11/N260/N232;1;X10Y9/W260;X10Y9/W260/N262;1;X9Y9/N260;X9Y9/N260/W261;1;X9Y8/X03;X9Y8/X03/N261;1;X9Y8/B3;X9Y8/B3/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D": {
          "hide_name": 0,
          "bits": [ 9671 ] ,
          "attributes": {
            "ROUTING": "X3Y13/OF30;;1;X4Y13/EW10;X4Y13/EW10/OF3;1;X5Y13/E210;X5Y13/E210/E111;1;X6Y13/B0;X6Y13/B0/E211;1;X6Y13/XD0;X6Y13/XD0/B0;1"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9667 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9666 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9662 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9661 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9659 ] ,
          "attributes": {
            "ROUTING": "X2Y13/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9658 ] ,
          "attributes": {
            "ROUTING": "X2Y13/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9655 ] ,
          "attributes": {
            "ROUTING": "X9Y8/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_11_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9654 ] ,
          "attributes": {
            "ROUTING": "X9Y8/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:213.21-213.37|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9652 ] ,
          "attributes": {
            "ROUTING": "X2Y13/B1;X2Y13/B1/E212;1;X2Y13/E210;X2Y13/E210/E212;1;X2Y13/A0;X2Y13/A0/E210;1;X0Y12/S210;X0Y12/S210/W818;1;X9Y8/EW10;X9Y8/EW10/F4;1;X9Y8/F4;;1;X8Y8/S810;X8Y8/S810/W111;1;X8Y12/W810;X8Y12/W810/S814;1;X2Y13/A4;X2Y13/A4/X06;1;X2Y13/A5;X2Y13/A5/X06;1;X0Y13/E210;X0Y13/E210/S211;1;X2Y13/X06;X2Y13/X06/E212;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9650 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9649 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9645 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9644 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9642 ] ,
          "attributes": {
            "ROUTING": "X2Y13/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9641 ] ,
          "attributes": {
            "ROUTING": "X2Y13/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9639 ] ,
          "attributes": {
            "ROUTING": "X2Y13/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9638 ] ,
          "attributes": {
            "ROUTING": "X2Y13/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "pwm.tick_counter[21]": {
          "hide_name": 0,
          "bits": [ 9636 ] ,
          "attributes": {
            "ROUTING": "X10Y7/X06;X10Y7/X06/S271;1;X10Y7/A7;X10Y7/A7/X06;1;X4Y9/E230;X4Y9/E230/N231;1;X6Y9/E230;X6Y9/E230/E232;1;X8Y9/N230;X8Y9/N230/E232;1;X8Y8/E230;X8Y8/E230/N231;1;X9Y8/B4;X9Y8/B4/E231;1;X10Y6/S270;X10Y6/S270/E272;1;X10Y7/B4;X10Y7/B4/S271;1;X4Y7/B4;X4Y7/B4/X03;1;X4Y7/X03;X4Y7/X03/N261;1;X4Y14/Q2;;1;X4Y14/N220;X4Y14/N220/Q2;1;X4Y12/N220;X4Y12/N220/N222;1;X4Y10/N230;X4Y10/N230/N222;1;X4Y8/N260;X4Y8/N260/N232;1;X4Y6/E260;X4Y6/E260/N262;1;X6Y6/E260;X6Y6/E260/E262;1;X8Y6/E270;X8Y6/E270/E262;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 9634 ] ,
          "attributes": {
            "ROUTING": "X1Y13/OF30;;1;X2Y13/S230;X2Y13/S230/OF3;1;X2Y14/E230;X2Y14/E230/S231;1;X4Y14/B2;X4Y14/B2/E232;1;X4Y14/XD2;X4Y14/XD2/B2;1"
          }
        },
        "pwm.tick_counter[30]": {
          "hide_name": 0,
          "bits": [ 9632 ] ,
          "attributes": {
            "ROUTING": "X5Y7/N230;X5Y7/N230/W232;1;X5Y5/A6;X5Y5/A6/N232;1;X7Y9/E230;X7Y9/E230/N231;1;X9Y9/E260;X9Y9/E260/E232;1;X11Y9/N260;X11Y9/N260/E262;1;X11Y8/X05;X11Y8/X05/N261;1;X11Y8/B1;X11Y8/B1/X05;1;X7Y12/N220;X7Y12/N220/Q2;1;X7Y10/N230;X7Y10/N230/N222;1;X7Y8/N230;X7Y8/N230/N232;1;X7Y7/W230;X7Y7/W230/N231;1;X6Y7/B1;X6Y7/B1/W231;1;X7Y12/Q2;;1;X7Y12/E100;X7Y12/E100/Q2;1;X8Y12/N200;X8Y12/N200/E101;1;X8Y10/N210;X8Y10/N210/N202;1;X8Y8/N240;X8Y8/N240/N212;1;X8Y7/E240;X8Y7/E240/N241;1;X10Y7/E250;X10Y7/E250/E242;1;X12Y7/X04;X12Y7/X04/E252;1;X12Y7/B1;X12Y7/B1/X04;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9630 ] ,
          "attributes": {
            "ROUTING": "X6Y10/OF30;;1;X7Y10/S230;X7Y10/S230/OF3;1;X7Y12/B2;X7Y12/B2/S232;1;X7Y12/XD2;X7Y12/XD2/B2;1"
          }
        },
        "pwm.tick_counter[31]": {
          "hide_name": 0,
          "bits": [ 9628 ] ,
          "attributes": {
            "ROUTING": "X10Y7/W200;X10Y7/W200/S101;1;X8Y7/W210;X8Y7/W210/W202;1;X6Y7/B2;X6Y7/B2/W212;1;X9Y5/A6;X9Y5/A6/W271;1;X10Y7/E240;X10Y7/E240/S101;1;X12Y7/X03;X12Y7/X03/E242;1;X12Y7/B2;X12Y7/B2/X03;1;X11Y8/X01;X11Y8/X01/E201;1;X11Y8/B2;X11Y8/B2/X01;1;X10Y6/W130;X10Y6/W130/Q5;1;X10Y8/E200;X10Y8/E200/S201;1;X10Y6/N270;X10Y6/N270/W130;1;X10Y5/W270;X10Y5/W270/N271;1;X10Y6/Q5;;1;X10Y6/S100;X10Y6/S100/Q5;1;X10Y7/S200;X10Y7/S200/S101;1;X10Y8/W200;X10Y8/W200/S201;1;X8Y8/X01;X8Y8/X01/W202;1;X8Y8/A6;X8Y8/A6/X01;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:208.12-208.24",
            "hdlname": "pwm tick_counter"
          }
        },
        "pwm.tick_counter_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 9627 ] ,
          "attributes": {
            "ROUTING": "X8Y6/OF30;;1;X9Y6/EW10;X9Y6/EW10/OF3;1;X10Y6/A5;X10Y6/A5/E111;1;X10Y6/XD5;X10Y6/XD5/A5;1"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 9595 ] ,
          "attributes": {
            "ROUTING": "X9Y9/N800;X9Y9/N800/N202;1;X9Y5/W200;X9Y5/W200/N804;1;X8Y5/S200;X8Y5/S200/W201;1;X8Y6/E200;X8Y6/E200/S201;1;X9Y6/D1;X9Y6/D1/E201;1;X4Y5/W200;X4Y5/W200/N202;1;X2Y5/D0;X2Y5/D0/W202;1;X1Y10/E270;X1Y10/E270/W130;1;X1Y10/D0;X1Y10/D0/E270;1;X8Y10/W210;X8Y10/W210/N111;1;X6Y10/N210;X6Y10/N210/W212;1;X6Y8/N810;X6Y8/N810/N212;1;X6Y4/E220;X6Y4/E220/N814;1;X8Y4/S220;X8Y4/S220/E222;1;X8Y5/W220;X8Y5/W220/S221;1;X6Y5/D0;X6Y5/D0/W222;1;X7Y9/S200;X7Y9/S200/W201;1;X7Y10/D1;X7Y10/D1/S201;1;X2Y3/D1;X2Y3/D1/N202;1;X1Y8/N200;X1Y8/N200/N202;1;X1Y6/N200;X1Y6/N200/N202;1;X1Y5/D1;X1Y5/D1/N201;1;X4Y11/S200;X4Y11/S200/W202;1;X4Y12/W200;X4Y12/W200/S201;1;X3Y12/D1;X3Y12/D1/W201;1;X8Y4/W210;X8Y4/W210/N211;1;X6Y4/W810;X6Y4/W810/W212;1;X1Y4/W130;X1Y4/W130/E818;1;X1Y4/E270;X1Y4/E270/W130;1;X1Y4/D1;X1Y4/D1/E270;1;X6Y11/D1;X6Y11/D1/W202;1;X3Y12/S220;X3Y12/S220/E818;1;X3Y13/W220;X3Y13/W220/S221;1;X2Y13/D1;X2Y13/D1/W221;1;X2Y5/N200;X2Y5/N200/E201;1;X8Y5/N210;X8Y5/N210/N212;1;X4Y12/D1;X4Y12/D1/E221;1;X8Y10/W810;X8Y10/W810/N111;1;X0Y10/E210;X0Y10/E210/W818;1;X2Y10/E210;X2Y10/E210/E212;1;X3Y10/X06;X3Y10/X06/E211;1;X3Y10/D0;X3Y10/D0/X06;1;X6Y13/W200;X6Y13/W200/W202;1;X4Y13/D1;X4Y13/D1/W202;1;X1Y8/X08;X1Y8/X08/N212;1;X1Y8/D0;X1Y8/D0/X08;1;X4Y12/W810;X4Y12/W810/W212;1;X8Y10/W250;X8Y10/W250/N111;1;X1Y5/E200;X1Y5/E200/N201;1;X8Y5/D1;X8Y5/D1/X08;1;X2Y12/X06;X2Y12/X06/W212;1;X2Y12/D1;X2Y12/D1/X06;1;X8Y11/S200;X8Y11/S200/OF0;1;X8Y12/D1;X8Y12/D1/S201;1;X2Y12/W210;X2Y12/W210/S211;1;X2Y11/S210;X2Y11/S210/W212;1;X1Y12/B6;X1Y12/B6/W211;1;X4Y10/W200;X4Y10/W200/W202;1;X2Y10/W200;X2Y10/W200/W202;1;X6Y10/W200;X6Y10/W200/W252;1;X1Y10/N200;X1Y10/N200/W201;1;X3Y11/X06;X3Y11/X06/W211;1;X3Y11/D0;X3Y11/D0/X06;1;X4Y7/N200;X4Y7/N200/N202;1;X4Y5/D1;X4Y5/D1/N202;1;X4Y9/N200;X4Y9/N200/N202;1;X4Y8/D0;X4Y8/D0/N201;1;X4Y11/N200;X4Y11/N200/W202;1;X4Y10/E200;X4Y10/E200/N201;1;X5Y10/D0;X5Y10/D0/E201;1;X8Y10/D1;X8Y10/D1/N201;1;X3Y12/E220;X3Y12/E220/E818;1;X7Y9/N200;X7Y9/N200/W201;1;X7Y7/N200;X7Y7/N200/N202;1;X7Y6/D0;X7Y6/D0/N201;1;X3Y11/N210;X3Y11/N210/W211;1;X3Y9/N210;X3Y9/N210/N212;1;X3Y8/X08;X3Y8/X08/N211;1;X3Y8/D1;X3Y8/D1/X08;1;X5Y12/D1;X5Y12/D1/S201;1;X4Y11/W210;X4Y11/W210/W202;1;X2Y11/W210;X2Y11/W210/W212;1;X1Y11/X06;X1Y11/X06/W211;1;X1Y11/D0;X1Y11/D0/X06;1;X6Y12/X06;X6Y12/X06/W212;1;X6Y12/D1;X6Y12/D1/X06;1;X6Y5/N210;X6Y5/N210/N202;1;X6Y3/X08;X6Y3/X08/N212;1;X6Y3/D1;X6Y3/D1/X08;1;X6Y11/W200;X6Y11/W200/W202;1;X5Y11/D1;X5Y11/D1/W201;1;X8Y11/W200;X8Y11/W200/OF0;1;X7Y11/D1;X7Y11/D1/W201;1;X8Y9/W200;X8Y9/W200/N202;1;X6Y9/N200;X6Y9/N200/W202;1;X6Y7/N200;X6Y7/N200/N202;1;X8Y13/W200;X8Y13/W200/S202;1;X6Y10/W810;X6Y10/W810/W212;1;X1Y10/W130;X1Y10/W130/E818;1;X4Y12/W210;X4Y12/W210/W212;1;X8Y7/N210;X8Y7/N210/N202;1;X8Y9/N200;X8Y9/N200/N202;1;X8Y5/X08;X8Y5/X08/N212;1;X8Y11/SN10;X8Y11/SN10/OF0;1;X8Y12/W210;X8Y12/W210/S111;1;X6Y12/W210;X6Y12/W210/W212;1;X9Y11/N200;X9Y11/N200/E101;1;X8Y11/E100;X8Y11/E100/OF0;1;X9Y10/D1;X9Y10/D1/N201;1;X8Y11/OF0;;1;X8Y11/N200;X8Y11/N200/OF0;1;X5Y11/S200;X5Y11/S200/W201;1;X1Y10/N210;X1Y10/N210/E211;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.tick_counter_DFF_Q_10_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9563 ] ,
          "attributes": {
            "ROUTING": "X2Y4/N200;X2Y4/N200/W201;1;X2Y3/X01;X2Y3/X01/N201;1;X2Y3/C1;X2Y3/C1/X01;1;X3Y8/S200;X3Y8/S200/W202;1;X3Y10/S200;X3Y10/S200/S202;1;X3Y11/X01;X3Y11/X01/S201;1;X3Y11/C0;X3Y11/C0/X01;1;X8Y5/C1;X8Y5/C1/E261;1;X5Y12/E260;X5Y12/E260/S261;1;X6Y12/C1;X6Y12/C1/E261;1;X5Y8/W200;X5Y8/W200/S202;1;X4Y8/X01;X4Y8/X01/W201;1;X4Y8/C0;X4Y8/C0/X01;1;X5Y6/S200;X5Y6/S200/S101;1;X5Y8/S200;X5Y8/S200/S202;1;X5Y10/E200;X5Y10/E200/S202;1;X7Y10/E210;X7Y10/E210/E202;1;X9Y10/X02;X9Y10/X02/E212;1;X9Y10/C1;X9Y10/C1/X02;1;X8Y11/W260;X8Y11/W260/S834;1;X7Y11/C1;X7Y11/C1/W261;1;X1Y9/S240;X1Y9/S240/S242;1;X1Y10/C0;X1Y10/C0/S241;1;X3Y10/C0;X3Y10/C0/W261;1;X3Y5/W810;X3Y5/W810/W212;1;X4Y5/E100;X4Y5/E100/E818;1;X4Y5/C1;X4Y5/C1/E100;1;X9Y5/S260;X9Y5/S260/E262;1;X9Y6/C1;X9Y6/C1/S261;1;X3Y12/W260;X3Y12/W260/W262;1;X2Y12/C1;X2Y12/C1/W261;1;X1Y5/C1;X1Y5/C1/W241;1;X7Y5/E260;X7Y5/E260/E232;1;X8Y5/S260;X8Y5/S260/E261;1;X8Y7/S830;X8Y7/S830/S262;1;X8Y15/N260;X8Y15/N260/S838;1;X8Y13/N260;X8Y13/N260/N262;1;X8Y12/C1;X8Y12/C1/N261;1;X2Y5/W240;X2Y5/W240/W212;1;X1Y5/S240;X1Y5/S240/W241;1;X1Y7/S240;X1Y7/S240/S242;1;X1Y9/S250;X1Y9/S250/S242;1;X1Y11/S200;X1Y11/S200/S252;1;X1Y12/W200;X1Y12/W200/S201;1;X1Y12/A6;X1Y12/A6/W200;1;X5Y11/C1;X5Y11/C1/S262;1;X4Y5/S810;X4Y5/S810/W111;1;X4Y13/N220;X4Y13/N220/S818;1;X4Y13/C1;X4Y13/C1/N220;1;X4Y5/W210;X4Y5/W210/W111;1;X2Y5/X02;X2Y5/X02/W212;1;X2Y5/C0;X2Y5/C0/X02;1;X7Y10/C1;X7Y10/C1/N261;1;X5Y12/W260;X5Y12/W260/S261;1;X4Y12/C1;X4Y12/C1/W261;1;X5Y12/C1;X5Y12/C1/S261;1;X7Y10/E260;X7Y10/E260/N261;1;X8Y10/C1;X8Y10/C1/E261;1;X4Y11/N260;X4Y11/N260/W261;1;X4Y10/W260;X4Y10/W260/N261;1;X5Y5/E230;X5Y5/E230/OF3;1;X6Y5/X02;X6Y5/X02/E231;1;X6Y5/C0;X6Y5/C0/X02;1;X7Y6/X02;X7Y6/X02/E232;1;X7Y6/C0;X7Y6/C0/X02;1;X5Y4/E200;X5Y4/E200/N101;1;X6Y4/N200;X6Y4/N200/E201;1;X6Y3/X01;X6Y3/X01/N201;1;X6Y3/C1;X6Y3/C1/X01;1;X3Y8/C1;X3Y8/C1/W230;1;X5Y11/E260;X5Y11/E260/S262;1;X6Y11/C1;X6Y11/C1/E261;1;X5Y8/W230;X5Y8/W230/S231;1;X3Y8/W230;X3Y8/W230/W232;1;X1Y8/W230;X1Y8/W230/W232;1;X1Y8/C0;X1Y8/C0/W230;1;X2Y13/C1;X2Y13/C1/W261;1;X7Y11/N260;X7Y11/N260/E262;1;X3Y11/S260;X3Y11/S260/W262;1;X3Y12/C1;X3Y12/C1/S261;1;X5Y4/W200;X5Y4/W200/N101;1;X3Y4/W200;X3Y4/W200/W202;1;X1Y4/X01;X1Y4/X01/W202;1;X1Y4/C1;X1Y4/C1/X01;1;X5Y5/EW10;X5Y5/EW10/OF3;1;X5Y10/C0;X5Y10/C0/S261;1;X5Y5/N100;X5Y5/N100/OF3;1;X5Y5/W210;X5Y5/W210/S100;1;X5Y5/S100;X5Y5/S100/OF3;1;X5Y6/E230;X5Y6/E230/S231;1;X3Y13/W260;X3Y13/W260/S262;1;X5Y11/S260;X5Y11/S260/S262;1;X4Y5/OF30;;1;X5Y5/S230;X5Y5/S230/OF3;1;X5Y7/S230;X5Y7/S230/S232;1;X5Y9/S260;X5Y9/S260/S232;1;X5Y11/W260;X5Y11/W260/S262;1;X3Y11/W260;X3Y11/W260/W262;1;X1Y11/C0;X1Y11/C0/W262;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.op_pin_DFFSE_Q_SET_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 9529 ] ,
          "attributes": {
            "ROUTING": "X7Y10/SEL3;X7Y10/SEL3/N242;1;X4Y12/N240;X4Y12/N240/W241;1;X4Y10/N820;X4Y10/N820/N242;1;X4Y2/S270;X4Y2/S270/N828;1;X4Y4/S270;X4Y4/S270/S272;1;X4Y5/X04;X4Y5/X04/S271;1;X4Y5/SEL3;X4Y5/SEL3/X04;1;X2Y10/N830;X2Y10/N830/N252;1;X2Y2/S100;X2Y2/S100/N838;1;X2Y3/S240;X2Y3/S240/S101;1;X2Y5/SEL7;X2Y5/SEL7/S242;1;X2Y3/SEL3;X2Y3/SEL3/X04;1;X6Y3/S240;X6Y3/S240/N130;1;X6Y5/SEL7;X6Y5/SEL7/S242;1;X5Y11/N220;X5Y11/N220/N222;1;X5Y10/E220;X5Y10/E220/N221;1;X7Y10/E220;X7Y10/E220/E222;1;X8Y10/X01;X8Y10/X01/E221;1;X8Y10/SEL3;X8Y10/SEL3/X01;1;X9Y10/SEL3;X9Y10/SEL3/X01;1;X3Y12/W250;X3Y12/W250/W242;1;X2Y12/SEL3;X2Y12/SEL3/X04;1;X5Y13/W220;X5Y13/W220/OF2;1;X4Y13/X01;X4Y13/X01/W221;1;X4Y13/SEL3;X4Y13/SEL3/X01;1;X8Y9/E220;X8Y9/E220/E222;1;X6Y9/E220;X6Y9/E220/N814;1;X9Y9/S220;X9Y9/S220/E221;1;X9Y10/X01;X9Y10/X01/S221;1;X5Y10/X03;X5Y10/X03/N242;1;X5Y10/SEL7;X5Y10/SEL7/X03;1;X3Y11/SEL7;X3Y11/SEL7/W242;1;X6Y12/E250;X6Y12/E250/N251;1;X8Y12/X04;X8Y12/X04/E252;1;X8Y12/SEL3;X8Y12/SEL3/X04;1;X4Y12/X02;X4Y12/X02/N211;1;X4Y12/SEL3;X4Y12/SEL3/X02;1;X2Y8/W240;X2Y8/W240/N241;1;X1Y8/SEL7;X1Y8/SEL7/W241;1;X2Y13/N210;X2Y13/N210/W212;1;X2Y11/N210;X2Y11/N210/N212;1;X2Y9/N240;X2Y9/N240/N212;1;X2Y7/W240;X2Y7/W240/N242;1;X1Y7/N240;X1Y7/N240/W241;1;X1Y5/SEL3;X1Y5/SEL3/N242;1;X2Y13/SEL3;X2Y13/SEL3/X02;1;X4Y7/N820;X4Y7/N820/N242;1;X4Y3/W270;X4Y3/W270/N824;1;X2Y12/N250;X2Y12/N250/W251;1;X2Y3/X04;X2Y3/X04/W272;1;X5Y9/W230;X5Y9/W230/N232;1;X3Y9/W230;X3Y9/W230/W232;1;X1Y9/N230;X1Y9/N230/W232;1;X1Y7/N260;X1Y7/N260/N232;1;X1Y5/N270;X1Y5/N270/N262;1;X1Y4/X04;X1Y4/X04/N271;1;X1Y4/SEL3;X1Y4/SEL3/X04;1;X1Y11/SEL7;X1Y11/SEL7/W242;1;X6Y12/SEL3;X6Y12/SEL3/E241;1;X5Y12/W240;X5Y12/W240/N101;1;X3Y12/W240;X3Y12/W240/W242;1;X1Y12/X03;X1Y12/X03/W242;1;X1Y12/D1;X1Y12/D1/X03;1;X5Y11/W240;X5Y11/W240/N241;1;X5Y12/E240;X5Y12/E240/N101;1;X3Y11/W240;X3Y11/W240/W242;1;X8Y13/N210;X8Y13/N210/E212;1;X8Y11/N210;X8Y11/N210/N212;1;X8Y9/N210;X8Y9/N210/N212;1;X8Y7/N240;X8Y7/N240/N212;1;X8Y5/SEL3;X8Y5/SEL3/N242;1;X5Y11/N230;X5Y11/N230/N222;1;X7Y6/E240;X7Y6/E240/N824;1;X9Y6/SEL3;X9Y6/SEL3/E242;1;X7Y10/N820;X7Y10/N820/N242;1;X2Y12/X04;X2Y12/X04/W251;1;X7Y11/SEL3;X7Y11/SEL3/N241;1;X7Y12/N240;X7Y12/N240/E242;1;X4Y13/W210;X4Y13/W210/W111;1;X2Y13/X02;X2Y13/X02/W212;1;X5Y13/N100;X5Y13/N100/OF2;1;X5Y12/N240;X5Y12/N240/N101;1;X5Y11/SEL3;X5Y11/SEL3/N241;1;X5Y11/W220;X5Y11/W220/N222;1;X3Y11/N220;X3Y11/N220/W222;1;X3Y9/N220;X3Y9/N220/N222;1;X3Y8/X01;X3Y8/X01/N221;1;X3Y8/SEL3;X3Y8/SEL3/X01;1;X5Y12/W220;X5Y12/W220/N221;1;X3Y12/X01;X3Y12/X01/W222;1;X3Y12/SEL3;X3Y12/SEL3/X01;1;X5Y13/N220;X5Y13/N220/OF2;1;X5Y12/X01;X5Y12/X01/N221;1;X5Y12/SEL3;X5Y12/SEL3/X01;1;X4Y9/N240;X4Y9/N240/N242;1;X5Y10/N240;X5Y10/N240/N242;1;X5Y8/W240;X5Y8/W240/N242;1;X4Y8/SEL7;X4Y8/SEL7/W241;1;X6Y11/N830;X6Y11/N830/N252;1;X6Y3/N130;X6Y3/N130/N838;1;X6Y13/N250;X6Y13/N250/E111;1;X6Y11/X02;X6Y11/X02/N252;1;X6Y11/SEL3;X6Y11/SEL3/X02;1;X6Y13/N810;X6Y13/N810/E111;1;X6Y5/N100;X6Y5/N100/N818;1;X6Y4/N240;X6Y4/N240/N101;1;X6Y3/SEL3;X6Y3/SEL3/N241;1;X2Y10/W240;X2Y10/W240/W242;1;X1Y10/SEL7;X1Y10/SEL7/W241;1;X6Y13/E210;X6Y13/E210/E111;1;X7Y13/N210;X7Y13/N210/E211;1;X7Y11/N810;X7Y11/N810/N212;1;X7Y3/S210;X7Y3/S210/N818;1;X7Y5/S240;X7Y5/S240/S212;1;X7Y6/SEL7;X7Y6/SEL7/S241;1;X5Y13/OF2;;1;X5Y13/EW10;X5Y13/EW10/OF2;1;X4Y13/N210;X4Y13/N210/W111;1;X4Y11/N240;X4Y11/N240/N212;1;X4Y10/W240;X4Y10/W240/N241;1;X3Y10/SEL7;X3Y10/SEL7/W241;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.op_pin_DFFSE_Q_SET_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 9496 ] ,
          "attributes": {
            "ROUTING": "X9Y10/X08;X9Y10/X08/S272;1;X9Y10/SEL4;X9Y10/SEL4/X08;1;X2Y9/S200;X2Y9/S200/S202;1;X2Y11/S200;X2Y11/S200/S202;1;X2Y13/X05;X2Y13/X05/S202;1;X2Y13/SEL0;X2Y13/SEL0/X05;1;X3Y10/E240;X3Y10/E240/S242;1;X4Y10/S240;X4Y10/S240/E241;1;X4Y12/X07;X4Y12/X07/S242;1;X4Y12/SEL2;X4Y12/SEL2/X07;1;X7Y8/S270;X7Y8/S270/W272;1;X7Y10/X08;X7Y10/X08/S272;1;X7Y10/SEL4;X7Y10/SEL4/X08;1;X0Y8/E270;X0Y8/E270/E828;1;X2Y8/X04;X2Y8/X04/E272;1;X2Y8/SEL5;X2Y8/SEL5/X04;1;X2Y12/N260;X2Y12/N260/E261;1;X2Y10/SEL5;X2Y10/SEL5/N262;1;X5Y10/S210;X5Y10/S210/W211;1;X5Y11/X08;X5Y11/X08/S211;1;X5Y11/SEL2;X5Y11/SEL2/X08;1;X2Y5/SEL5;X2Y5/SEL5/X03;1;X1Y12/E260;X1Y12/E260/S261;1;X2Y12/SEL6;X2Y12/SEL6/E261;1;X2Y12/X08;X2Y12/X08/W271;1;X9Y6/SEL2;X9Y6/SEL2/X05;1;X8Y5/N800;X8Y5/N800/N202;1;X8Y1/W200;X8Y1/W200/N804;1;X6Y1/S200;X6Y1/S200/W202;1;X6Y3/X07;X6Y3/X07/S202;1;X6Y3/SEL4;X6Y3/SEL4/X07;1;X4Y13/SEL4;X4Y13/SEL4/X07;1;X6Y11/SEL2;X6Y11/SEL2/X05;1;X7Y6/SEL5;X7Y6/SEL5/X01;1;X7Y11/W830;X7Y11/W830/W262;1;X0Y11/S260;X0Y11/S260/E838;1;X0Y12/E260;X0Y12/E260/S261;1;X2Y12/SEL0;X2Y12/SEL0/E262;1;X6Y11/SEL0;X6Y11/SEL0/X08;1;X5Y10/W260;X5Y10/W260/N261;1;X4Y10/X03;X4Y10/X03/W261;1;X4Y10/SEL1;X4Y10/SEL1/X03;1;X7Y5/X03;X7Y5/X03/W262;1;X7Y5/SEL5;X7Y5/SEL5/X03;1;X2Y10/S210;X2Y10/S210/W212;1;X2Y11/X02;X2Y11/X02/S211;1;X2Y11/SEL1;X2Y11/SEL1/X02;1;X2Y3/SEL4;X2Y3/SEL4/X08;1;X3Y5/W260;X3Y5/W260/W262;1;X1Y5/SEL6;X1Y5/SEL6/W262;1;X1Y5/X08;X1Y5/X08/W251;1;X5Y11/SEL6;X5Y11/SEL6/W261;1;X5Y11/SEL0;X5Y11/SEL0/W261;1;X8Y12/SEL4;X8Y12/SEL4/W262;1;X4Y13/X08;X4Y13/X08/W251;1;X4Y13/SEL2;X4Y13/SEL2/X08;1;X6Y3/SEL0;X6Y3/SEL0/X06;1;X6Y12/SEL0;X6Y12/SEL0/W261;1;X5Y10/SEL5;X5Y10/SEL5/X02;1;X6Y11/SEL4;X6Y11/SEL4/X06;1;X9Y8/S230;X9Y8/S230/S131;1;X9Y10/X06;X9Y10/X06/S232;1;X9Y10/SEL0;X9Y10/SEL0/X06;1;X8Y6/SEL5;X8Y6/SEL5/X01;1;X6Y5/N250;X6Y5/N250/N242;1;X6Y3/X06;X6Y3/X06/N252;1;X6Y3/SEL2;X6Y3/SEL2/X06;1;X8Y5/SEL2;X8Y5/SEL2/X05;1;X1Y5/SEL4;X1Y5/SEL4/E261;1;X9Y6/SEL4;X9Y6/SEL4/X05;1;X7Y12/W270;X7Y12/W270/S272;1;X5Y12/W270;X5Y12/W270/W272;1;X2Y12/SEL2;X2Y12/SEL2/X08;1;X3Y12/W270;X3Y12/W270/W272;1;X8Y5/SEL4;X8Y5/SEL4/W261;1;X5Y12/W210;X5Y12/W210/S211;1;X4Y12/X06;X4Y12/X06/W211;1;X4Y12/SEL6;X4Y12/SEL6/X06;1;X6Y10/SEL5;X6Y10/SEL5/X01;1;X9Y10/SEL6;X9Y10/SEL6/X06;1;X2Y5/N270;X2Y5/N270/W271;1;X2Y3/X08;X2Y3/X08/N272;1;X6Y12/X08;X6Y12/X08/E251;1;X6Y12/SEL6;X6Y12/SEL6/X08;1;X2Y5/X03;X2Y5/X03/W242;1;X3Y5/W220;X3Y5/W220/W272;1;X1Y4/SEL6;X1Y4/SEL6/E262;1;X7Y10/SEL2;X7Y10/SEL2/X06;1;X9Y12/W230;X9Y12/W230/S232;1;X7Y12/W260;X7Y12/W260/W232;1;X2Y5/W830;X2Y5/W830/E262;1;X1Y5/N250;X1Y5/N250/E834;1;X1Y4/X06;X1Y4/X06/N251;1;X1Y4/SEL2;X1Y4/SEL2/X06;1;X1Y8/SEL5;X1Y8/SEL5/X03;1;X7Y11/X06;X7Y11/X06/S252;1;X7Y11/SEL2;X7Y11/SEL2/X06;1;X1Y4/SEL4;X1Y4/SEL4/E262;1;X3Y8/E260;X3Y8/E260/S261;1;X4Y8/X03;X4Y8/X03/E261;1;X4Y8/SEL1;X4Y8/SEL1/X03;1;X5Y10/X01;X5Y10/X01/S201;1;X5Y10/SEL1;X5Y10/SEL1/X01;1;X2Y5/X01;X2Y5/X01/W221;1;X2Y5/SEL1;X2Y5/SEL1/X01;1;X6Y10/S260;X6Y10/S260/E261;1;X6Y11/X05;X6Y11/X05/S261;1;X6Y11/SEL6;X6Y11/SEL6/X05;1;X1Y5/SEL0;X1Y5/SEL0/X08;1;X2Y5/W250;X2Y5/W250/W242;1;X3Y8/SEL4;X3Y8/SEL4/X05;1;X4Y13/N240;X4Y13/N240/W242;1;X4Y12/X05;X4Y12/X05/N241;1;X4Y12/SEL4;X4Y12/SEL4/X05;1;X6Y10/X01;X6Y10/X01/W202;1;X1Y8/X03;X1Y8/X03/E262;1;X1Y8/SEL1;X1Y8/SEL1/X03;1;X3Y7/W100;X3Y7/W100/E838;1;X2Y7/S200;X2Y7/S200/W101;1;X2Y8/X01;X2Y8/X01/S201;1;X2Y8/SEL1;X2Y8/SEL1/X01;1;X9Y6/SEL0;X9Y6/SEL0/X05;1;X0Y8/W240;X0Y8/W240/E828;1;X8Y13/W210;X8Y13/W210/S212;1;X6Y13/W240;X6Y13/W240/W212;1;X4Y13/X07;X4Y13/X07/W242;1;X4Y13/SEL6;X4Y13/SEL6/X07;1;X1Y12/X05;X1Y12/X05/E221;1;X1Y12/B1;X1Y12/B1/X05;1;X1Y10/S210;X1Y10/S210/W211;1;X1Y11/X02;X1Y11/X02/S211;1;X1Y11/SEL1;X1Y11/SEL1/X02;1;X0Y12/E220;X0Y12/E220/S221;1;X4Y12/N250;X4Y12/N250/W251;1;X4Y11/X04;X4Y11/X04/N251;1;X4Y11/SEL5;X4Y11/SEL5/X04;1;X7Y11/SEL6;X7Y11/SEL6/W262;1;X7Y10/W250;X7Y10/W250/S251;1;X6Y10/S250;X6Y10/S250/W251;1;X6Y11/X06;X6Y11/X06/S251;1;X5Y12/SEL2;X5Y12/SEL2/X08;1;X0Y11/S220;X0Y11/S220/S272;1;X5Y11/SEL4;X5Y11/SEL4/X05;1;X3Y11/S220;X3Y11/S220/S272;1;X7Y11/W270;X7Y11/W270/S271;1;X7Y10/S270;X7Y10/S270/W272;1;X6Y11/X08;X6Y11/X08/W271;1;X2Y11/X04;X2Y11/X04/W271;1;X2Y11/SEL5;X2Y11/SEL5/X04;1;X7Y5/SEL1;X7Y5/SEL1/X01;1;X10Y11/S260;X10Y11/S260/E261;1;X3Y10/X02;X3Y10/X02/W211;1;X3Y10/SEL5;X3Y10/SEL5/X02;1;X5Y9/S250;X5Y9/S250/S252;1;X5Y10/W250;X5Y10/W250/S251;1;X4Y10/X04;X4Y10/X04/W251;1;X4Y10/SEL5;X4Y10/SEL5/X04;1;X3Y5/W830;X3Y5/W830/W262;1;X0Y5/N260;X0Y5/N260/E834;1;X0Y4/W260;X0Y4/W260/N261;1;X1Y4/SEL0;X1Y4/SEL0/E262;1;X5Y12/E250;X5Y12/E250/S251;1;X4Y5/X08;X4Y5/X08/N252;1;X4Y5/SEL0;X4Y5/SEL0/X08;1;X6Y7/N240;X6Y7/N240/W242;1;X6Y5/X03;X6Y5/X03/N242;1;X6Y5/SEL5;X6Y5/SEL5/X03;1;X9Y12/W220;X9Y12/W220/S222;1;X8Y12/X05;X8Y12/X05/W221;1;X8Y10/SEL4;X8Y10/SEL4/X08;1;X7Y10/X05;X7Y10/X05/W201;1;X7Y10/SEL0;X7Y10/SEL0/X05;1;X5Y8/SEL5;X5Y8/SEL5/X04;1;X8Y10/SEL2;X8Y10/SEL2/X07;1;X7Y11/SEL0;X7Y11/SEL0/W262;1;X2Y12/SEL4;X2Y12/SEL4/E261;1;X4Y5/SEL2;X4Y5/SEL2/X06;1;X2Y3/SEL0;X2Y3/SEL0/X06;1;X2Y10/W210;X2Y10/W210/W212;1;X1Y10/X02;X1Y10/X02/W211;1;X1Y10/SEL5;X1Y10/SEL5/X02;1;X8Y12/SEL6;X8Y12/SEL6/X05;1;X2Y13/X08;X2Y13/X08/W252;1;X2Y13/SEL6;X2Y13/SEL6/X08;1;X4Y12/SEL0;X4Y12/SEL0/X08;1;X0Y8/W260;X0Y8/W260/S261;1;X7Y5/N260;X7Y5/N260/W262;1;X7Y3/W260;X7Y3/W260/N262;1;X6Y3/SEL6;X6Y3/SEL6/W261;1;X3Y11/S830;X3Y11/S830/S262;1;X3Y15/W260;X3Y15/W260/S834;1;X2Y15/N260;X2Y15/N260/W261;1;X2Y13/X07;X2Y13/X07/N262;1;X2Y13/SEL2;X2Y13/SEL2/X07;1;X9Y5/W260;X9Y5/W260/N262;1;X7Y5/W260;X7Y5/W260/W262;1;X5Y5/W260;X5Y5/W260/W262;1;X4Y5/SEL4;X4Y5/SEL4/W261;1;X7Y5/S200;X7Y5/S200/W201;1;X7Y6/X01;X7Y6/X01/S201;1;X7Y6/SEL1;X7Y6/SEL1/X01;1;X5Y12/X06;X5Y12/X06/S251;1;X5Y12/SEL0;X5Y12/SEL0/X06;1;X5Y11/S210;X5Y11/S210/S202;1;X5Y12/X08;X5Y12/X08/S211;1;X5Y12/SEL4;X5Y12/SEL4/X08;1;X3Y8/SEL6;X3Y8/SEL6/X07;1;X8Y10/W200;X8Y10/W200/S201;1;X6Y10/W210;X6Y10/W210/W202;1;X4Y10/W210;X4Y10/W210/W212;1;X2Y10/X02;X2Y10/X02/W212;1;X2Y10/SEL1;X2Y10/SEL1/X02;1;X3Y12/SEL2;X3Y12/SEL2/X07;1;X8Y10/X08;X8Y10/X08/W271;1;X5Y9/S200;X5Y9/S200/S252;1;X4Y8/SEL5;X4Y8/SEL5/X03;1;X10Y12/W260;X10Y12/W260/S261;1;X3Y7/N250;X3Y7/N250/E838;1;X3Y5/N200;X3Y5/N200/N252;1;X3Y3/W200;X3Y3/W200/N202;1;X2Y3/X05;X2Y3/X05/W201;1;X2Y3/SEL6;X2Y3/SEL6/X05;1;X5Y8/X04;X5Y8/X04/S251;1;X5Y8/SEL1;X5Y8/SEL1/X04;1;X6Y5/X01;X6Y5/X01/W202;1;X5Y12/SEL6;X5Y12/SEL6/X08;1;X6Y5/SEL1;X6Y5/SEL1/X01;1;X3Y9/S270;X3Y9/S270/S262;1;X0Y7/S260;X0Y7/S260/W834;1;X0Y9/S270;X0Y9/S270/S262;1;X0Y11/W270;X0Y11/W270/S272;1;X1Y11/X04;X1Y11/X04/E272;1;X1Y11/SEL5;X1Y11/SEL5/X04;1;X3Y12/SEL4;X3Y12/SEL4/X07;1;X4Y11/SEL1;X4Y11/SEL1/X04;1;X3Y5/W270;X3Y5/W270/W272;1;X3Y12/SEL0;X3Y12/SEL0/X08;1;X4Y5/W240;X4Y5/W240/W212;1;X9Y11/W260;X9Y11/W260/S261;1;X9Y8/S270;X9Y8/S270/S131;1;X9Y10/W270;X9Y10/W270/S272;1;X6Y11/W260;X6Y11/W260/S261;1;X9Y7/N260;X9Y7/N260/F6;1;X9Y6/X05;X9Y6/X05/N261;1;X9Y6/SEL6;X9Y6/SEL6/X05;1;X8Y11/S210;X8Y11/S210/S202;1;X8Y12/X08;X8Y12/X08/S211;1;X8Y12/SEL0;X8Y12/SEL0/X08;1;X3Y11/W270;X3Y11/W270/S272;1;X4Y7/N250;X4Y7/N250/W252;1;X3Y12/X07;X3Y12/X07/S221;1;X4Y13/X06;X4Y13/X06/W211;1;X4Y13/SEL0;X4Y13/SEL0/X06;1;X4Y5/N210;X4Y5/N210/W212;1;X4Y3/W210;X4Y3/W210/N212;1;X2Y3/X06;X2Y3/X06/W212;1;X2Y3/SEL2;X2Y3/SEL2/X06;1;X8Y10/SEL6;X8Y10/SEL6/X07;1;X5Y7/S250;X5Y7/S250/W251;1;X9Y11/E260;X9Y11/E260/S834;1;X1Y10/SEL1;X1Y10/SEL1/X02;1;X3Y11/SEL1;X3Y11/SEL1/S262;1;X5Y13/W210;X5Y13/W210/S212;1;X9Y10/S220;X9Y10/S220/S272;1;X4Y10/S210;X4Y10/S210/W212;1;X4Y12/X08;X4Y12/X08/S212;1;X7Y11/SEL4;X7Y11/SEL4/W262;1;X9Y7/S130;X9Y7/S130/F6;1;X0Y7/N260;X0Y7/N260/W834;1;X0Y5/E260;X0Y5/E260/N262;1;X1Y5/SEL2;X1Y5/SEL2/E261;1;X9Y8/W270;X9Y8/W270/S131;1;X3Y5/SEL5;X3Y5/SEL5/X04;1;X7Y8/W820;X7Y8/W820/W272;1;X8Y6/X01;X8Y6/X01/N201;1;X8Y6/SEL1;X8Y6/SEL1/X01;1;X3Y9/S260;X3Y9/S260/S262;1;X3Y10/SEL1;X3Y10/SEL1/S261;1;X7Y7/S240;X7Y7/S240/W241;1;X7Y9/S250;X7Y9/S250/S242;1;X7Y10/X06;X7Y10/X06/S251;1;X7Y10/SEL6;X7Y10/SEL6/X06;1;X9Y10/S260;X9Y10/S260/S232;1;X5Y13/W250;X5Y13/W250/S252;1;X8Y7/S200;X8Y7/S200/W101;1;X8Y9/S200;X8Y9/S200/S202;1;X8Y10/X07;X8Y10/X07/S201;1;X8Y10/SEL0;X8Y10/SEL0/X07;1;X3Y8/SEL0;X3Y8/SEL0/X05;1;X8Y5/W200;X8Y5/W200/N202;1;X6Y5/W210;X6Y5/W210/W202;1;X4Y5/X06;X4Y5/X06/W212;1;X4Y5/SEL6;X4Y5/SEL6/X06;1;X5Y12/N260;X5Y12/N260/W262;1;X5Y11/X05;X5Y11/X05/N261;1;X5Y10/X02;X5Y10/X02/W211;1;X8Y7/W240;X8Y7/W240/W101;1;X6Y7/W250;X6Y7/W250/W242;1;X4Y7/W830;X4Y7/W830/W252;1;X3Y7/S260;X3Y7/S260/E838;1;X3Y8/X05;X3Y8/X05/S261;1;X3Y8/SEL2;X3Y8/SEL2/X05;1;X9Y7/W100;X9Y7/W100/F6;1;X8Y7/N200;X8Y7/N200/W101;1;X8Y5/X05;X8Y5/X05/N202;1;X8Y5/SEL0;X8Y5/SEL0/X05;1;X9Y10/SEL2;X9Y10/SEL2/X06;1;X9Y10/S230;X9Y10/S230/S232;1;X1Y11/S260;X1Y11/S260/W838;1;X1Y13/E260;X1Y13/E260/S262;1;X2Y13/SEL4;X2Y13/SEL4/E261;1;X6Y12/SEL2;X6Y12/SEL2/X08;1;X5Y5/W270;X5Y5/W270/W262;1;X3Y5/X04;X3Y5/X04/W272;1;X8Y5/SEL6;X8Y5/SEL6/W261;1;X3Y5/SEL1;X3Y5/SEL1/X04;1;X5Y11/N260;X5Y11/N260/W834;1;X5Y10/E260;X5Y10/E260/N261;1;X6Y10/X03;X6Y10/X03/E261;1;X6Y10/SEL1;X6Y10/SEL1/X03;1;X8Y12/SEL2;X8Y12/SEL2/W262;1;X2Y11/E210;X2Y11/E210/S211;1;X3Y11/X02;X3Y11/X02/E211;1;X3Y11/SEL5;X3Y11/SEL5/X02;1;X4Y13/W250;X4Y13/W250/W242;1;X3Y8/S240;X3Y8/S240/W824;1;X7Y5/X01;X7Y5/X01/W201;1;X1Y8/E240;X1Y8/E240/E242;1;X3Y8/X07;X3Y8/X07/E242;1;X6Y12/SEL4;X6Y12/SEL4/W261;1;X9Y7/F6;;1;X9Y7/S830;X9Y7/S830/F6;1;X9Y11/W830;X9Y11/W830/S834;1;X5Y11/S250;X5Y11/S250/W834;1;X5Y12/W250;X5Y12/W250/S251;1;X3Y12/X08;X3Y12/X08/W252;1;X3Y12/SEL6;X3Y12/SEL6/X08;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.op_pin_DFFSE_Q_SET_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 9463 ] ,
          "attributes": {
            "ROUTING": "X0Y11/S270;X0Y11/S270/W824;1;X0Y12/E270;X0Y12/E270/S271;1;X1Y12/A1;X1Y12/A1/E271;1;X1Y11/X07;X1Y11/X07/W261;1;X1Y11/B0;X1Y11/B0/X07;1;X1Y5/X02;X1Y5/X02/W232;1;X1Y5/A1;X1Y5/A1/X02;1;X2Y11/S220;X2Y11/S220/W222;1;X2Y13/X01;X2Y13/X01/S222;1;X2Y13/A1;X2Y13/A1/X01;1;X4Y12/A1;X4Y12/A1/E210;1;X7Y6/N810;X7Y6/N810/N111;1;X7Y2/W210;X7Y2/W210/N814;1;X6Y2/S210;X6Y2/S210/W211;1;X6Y3/E210;X6Y3/E210/S211;1;X6Y3/A1;X6Y3/A1/E210;1;X6Y11/S260;X6Y11/S260/S232;1;X6Y12/X03;X6Y12/X03/S261;1;X6Y12/A1;X6Y12/A1/X03;1;X5Y5/W230;X5Y5/W230/W232;1;X3Y5/W230;X3Y5/W230/W232;1;X2Y5/B0;X2Y5/B0/W231;1;X4Y11/W220;X4Y11/W220/S222;1;X6Y11/W230;X6Y11/W230/S232;1;X4Y11/W260;X4Y11/W260/W232;1;X5Y12/A1;X5Y12/A1/W252;1;X2Y11/W260;X2Y11/W260/W262;1;X8Y7/S820;X8Y7/S820/E121;1;X8Y15/N270;X8Y15/N270/S828;1;X8Y13/N270;X8Y13/N270/N272;1;X8Y12/A1;X8Y12/A1/N271;1;X6Y7/S220;X6Y7/S220/W121;1;X6Y9/S230;X6Y9/S230/S222;1;X6Y11/B1;X6Y11/B1/S232;1;X3Y14/E210;X3Y14/E210/S814;1;X4Y14/N210;X4Y14/N210/E211;1;X4Y13/E210;X4Y13/E210/N211;1;X4Y13/A1;X4Y13/A1/E210;1;X9Y10/A1;X9Y10/A1/E252;1;X7Y5/W230;X7Y5/W230/N231;1;X6Y5/B0;X6Y5/B0/W231;1;X7Y6/B0;X7Y6/B0/N131;1;X0Y8/W210;X0Y8/W210/E818;1;X1Y8/B0;X1Y8/B0/E212;1;X7Y10/E250;X7Y10/E250/S252;1;X8Y10/A1;X8Y10/A1/E251;1;X7Y8/W810;X7Y8/W810/S111;1;X0Y8/W220;X0Y8/W220/E818;1;X1Y8/E230;X1Y8/E230/E222;1;X3Y8/B1;X3Y8/B1/E232;1;X6Y10/W230;X6Y10/W230/S231;1;X5Y10/B0;X5Y10/B0/W231;1;X7Y10/A1;X7Y10/A1/S252;1;X4Y12/E210;X4Y12/E210/N212;1;X4Y8/X07;X4Y8/X07/S221;1;X4Y8/B0;X4Y8/B0/X07;1;X4Y7/S220;X4Y7/S220/W222;1;X4Y9/S220;X4Y9/S220/S222;1;X4Y10/W220;X4Y10/W220/S221;1;X2Y10/W220;X2Y10/W220/W222;1;X0Y10/W230;X0Y10/W230/W222;1;X1Y10/B0;X1Y10/B0/E232;1;X5Y12/W200;X5Y12/W200/W252;1;X3Y12/W200;X3Y12/W200/W202;1;X2Y12/X01;X2Y12/X01/W201;1;X2Y12/A1;X2Y12/A1/X01;1;X5Y11/W250;X5Y11/W250/W252;1;X3Y11/X04;X3Y11/X04/W252;1;X3Y11/B0;X3Y11/B0/X04;1;X6Y7/W220;X6Y7/W220/W121;1;X5Y2/W810;X5Y2/W810/W212;1;X2Y2/S210;X2Y2/S210/E818;1;X2Y3/B1;X2Y3/B1/S211;1;X4Y5/X02;X4Y5/X02/W231;1;X4Y5/A1;X4Y5/A1/X02;1;X7Y12/W250;X7Y12/W250/S252;1;X5Y12/W830;X5Y12/W830/W252;1;X2Y12/E130;X2Y12/E130/E838;1;X3Y12/B1;X3Y12/B1/E131;1;X5Y11/A1;X5Y11/A1/W252;1;X7Y4/W230;X7Y4/W230/N232;1;X5Y4/W260;X5Y4/W260/W232;1;X3Y4/W260;X3Y4/W260/W262;1;X1Y4/X07;X1Y4/X07/W262;1;X1Y4/B1;X1Y4/B1/X07;1;X4Y11/W820;X4Y11/W820/W272;1;X3Y11/N270;X3Y11/N270/E828;1;X3Y10/X04;X3Y10/X04/N271;1;X3Y10/B0;X3Y10/B0/X04;1;X7Y11/W250;X7Y11/W250/S251;1;X3Y8/S210;X3Y8/S210/W814;1;X3Y10/S810;X3Y10/S810/S212;1;X7Y7/SN10;X7Y7/SN10/F1;1;X7Y8/S250;X7Y8/S250/S111;1;X7Y10/S250;X7Y10/S250/S252;1;X7Y11/A1;X7Y11/A1/S251;1;X7Y7/EW20;X7Y7/EW20/F1;1;X6Y7/S820;X6Y7/S820/W121;1;X6Y11/W270;X6Y11/W270/S824;1;X7Y6/E250;X7Y6/E250/N111;1;X9Y6/A1;X9Y6/A1/E252;1;X7Y7/F1;;1;X7Y7/N130;X7Y7/N130/F1;1;X7Y6/N230;X7Y6/N230/N131;1;X7Y5/E230;X7Y5/E230/N231;1;X8Y5/X02;X8Y5/X02/E231;1;X8Y5/A1;X8Y5/A1/X02;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.op_pin_DFFSE_Q_SET_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 9429 ] ,
          "attributes": {
            "ROUTING": "X7Y11/SEL5;X7Y11/SEL5/S262;1;X1Y7/E130;X1Y7/E130/E828;1;X2Y7/S230;X2Y7/S230/E131;1;X2Y8/X02;X2Y8/X02/S231;1;X2Y8/SEL3;X2Y8/SEL3/X02;1;X5Y10/N270;X5Y10/N270/E271;1;X5Y8/X02;X5Y8/X02/N272;1;X5Y8/SEL3;X5Y8/SEL3/X02;1;X8Y4/W230;X8Y4/W230/N231;1;X6Y4/W260;X6Y4/W260/W232;1;X4Y4/N260;X4Y4/N260/W262;1;X4Y3/W260;X4Y3/W260/N261;1;X2Y3/X03;X2Y3/X03/W262;1;X2Y3/SEL1;X2Y3/SEL1/X03;1;X4Y10/W270;X4Y10/W270/S271;1;X2Y10/X04;X2Y10/X04/W272;1;X2Y10/SEL3;X2Y10/SEL3/X04;1;X2Y8/W270;X2Y8/W270/S271;1;X1Y8/X04;X1Y8/X04/W271;1;X1Y8/SEL3;X1Y8/SEL3/X04;1;X1Y5/SEL5;X1Y5/SEL5/X04;1;X1Y4/SEL1;X1Y4/SEL1/X03;1;X4Y12/W260;X4Y12/W260/W262;1;X3Y12/X03;X3Y12/X03/W261;1;X3Y12/SEL5;X3Y12/SEL5/X03;1;X5Y7/S260;X5Y7/S260/W261;1;X5Y9/S270;X5Y9/S270/S262;1;X5Y10/X04;X5Y10/X04/S271;1;X5Y10/SEL3;X5Y10/SEL3/X04;1;X2Y5/SEL3;X2Y5/SEL3/X04;1;X2Y11/W240;X2Y11/W240/S824;1;X0Y11/W240;X0Y11/W240/W242;1;X1Y11/SEL3;X1Y11/SEL3/E242;1;X6Y3/X04;X6Y3/X04/N232;1;X6Y3/SEL1;X6Y3/SEL1/X04;1;X7Y7/S230;X7Y7/S230/W231;1;X7Y9/S260;X7Y9/S260/S232;1;X7Y10/SEL1;X7Y10/SEL1/S261;1;X8Y12/W220;X8Y12/W220/S221;1;X6Y12/X01;X6Y12/X01/W222;1;X6Y12/SEL1;X6Y12/SEL1/X01;1;X6Y7/W820;X6Y7/W820/W272;1;X1Y7/W100;X1Y7/W100/E828;1;X1Y7/N230;X1Y7/N230/W100;1;X1Y5/N260;X1Y5/N260/N232;1;X1Y4/SEL5;X1Y4/SEL5/N261;1;X6Y13/W820;X6Y13/W820/W272;1;X1Y13/E240;X1Y13/E240/E828;1;X2Y13/X03;X2Y13/X03/E241;1;X2Y13/SEL1;X2Y13/SEL1/X03;1;X2Y12/SEL5;X2Y12/SEL5/N261;1;X5Y11/X04;X5Y11/X04/E271;1;X5Y11/SEL1;X5Y11/SEL1/X04;1;X8Y11/W230;X8Y11/W230/S232;1;X6Y11/N230;X6Y11/N230/W232;1;X6Y10/X02;X6Y10/X02/N231;1;X6Y10/SEL3;X6Y10/SEL3/X02;1;X8Y9/S260;X8Y9/S260/S262;1;X8Y10/W260;X8Y10/W260/S261;1;X7Y10/X03;X7Y10/X03/W261;1;X7Y10/SEL5;X7Y10/SEL5/X03;1;X6Y7/W260;X6Y7/W260/W232;1;X4Y7/W270;X4Y7/W270/W262;1;X3Y7/N270;X3Y7/N270/W271;1;X3Y5/X02;X3Y5/X02/N272;1;X8Y12/SEL5;X8Y12/SEL5/X01;1;X4Y11/W810;X4Y11/W810/W222;1;X3Y11/E210;X3Y11/E210/E818;1;X4Y11/N210;X4Y11/N210/E211;1;X4Y10/X02;X4Y10/X02/N211;1;X4Y10/SEL3;X4Y10/SEL3/X02;1;X2Y12/SEL1;X2Y12/SEL1/X02;1;X1Y4/X03;X1Y4/X03/W261;1;X3Y5/SEL3;X3Y5/SEL3/X02;1;X1Y10/SEL3;X1Y10/SEL3/E242;1;X6Y5/N230;X6Y5/N230/N232;1;X6Y11/X04;X6Y11/X04/W272;1;X6Y11/SEL1;X6Y11/SEL1/X04;1;X4Y9/S830;X4Y9/S830/S252;1;X4Y13/W830;X4Y13/W830/S834;1;X3Y13/E250;X3Y13/E250/E838;1;X4Y13/X04;X4Y13/X04/E251;1;X4Y13/SEL5;X4Y13/SEL5/X04;1;X8Y13/W270;X8Y13/W270/S272;1;X6Y7/N230;X6Y7/N230/W232;1;X6Y5/X04;X6Y5/X04/N232;1;X6Y5/SEL3;X6Y5/SEL3/X04;1;X9Y6/SEL1;X9Y6/SEL1/X02;1;X9Y10/SEL5;X9Y10/SEL5/S261;1;X8Y11/S270;X8Y11/S270/S262;1;X2Y10/E220;X2Y10/E220/S221;1;X3Y10/X01;X3Y10/X01/E221;1;X3Y10/SEL3;X3Y10/SEL3/X01;1;X3Y8/SEL5;X3Y8/SEL5/X03;1;X8Y11/S230;X8Y11/S230/S232;1;X8Y12/W230;X8Y12/W230/S231;1;X6Y12/W260;X6Y12/W260/W232;1;X5Y12/X03;X5Y12/X03/W261;1;X5Y12/SEL5;X5Y12/SEL5/X03;1;X4Y5/SEL5;X4Y5/SEL5/N262;1;X2Y7/S270;X2Y7/S270/W272;1;X8Y5/N230;X8Y5/N230/N232;1;X4Y10/E270;X4Y10/E270/S271;1;X7Y11/SEL1;X7Y11/SEL1/X04;1;X8Y7/S230;X8Y7/S230/W232;1;X8Y9/S230;X8Y9/S230/S232;1;X8Y10/X02;X8Y10/X02/S231;1;X8Y10/SEL1;X8Y10/SEL1/X02;1;X3Y11/SEL3;X3Y11/SEL3/E241;1;X6Y11/X03;X6Y11/X03/W261;1;X6Y11/SEL5;X6Y11/SEL5/X03;1;X4Y13/W260;X4Y13/W260/S834;1;X2Y13/N260;X2Y13/N260/W262;1;X7Y7/N230;X7Y7/N230/W231;1;X7Y5/X04;X7Y5/X04/N232;1;X7Y5/SEL3;X7Y5/SEL3/X04;1;X8Y5/SEL1;X8Y5/SEL1/N262;1;X2Y11/E240;X2Y11/E240/S824;1;X2Y7/S820;X2Y7/S820/W824;1;X2Y11/E270;X2Y11/E270/S824;1;X4Y11/S270;X4Y11/S270/E272;1;X4Y12/X04;X4Y12/X04/S271;1;X9Y7/N230;X9Y7/N230/W231;1;X9Y6/X02;X9Y6/X02/N231;1;X9Y6/SEL5;X9Y6/SEL5/X02;1;X2Y4/W260;X2Y4/W260/N261;1;X8Y7/W270;X8Y7/W270/W262;1;X7Y7/N270;X7Y7/N270/W271;1;X7Y6/X04;X7Y6/X04/N271;1;X7Y6/SEL3;X7Y6/SEL3/X04;1;X6Y10/W830;X6Y10/W830/W262;1;X1Y10/W100;X1Y10/W100/E838;1;X0Y10/W240;X0Y10/W240/W101;1;X8Y10/X04;X8Y10/X04/S271;1;X8Y10/SEL5;X8Y10/SEL5/X04;1;X8Y7/N230;X8Y7/N230/W232;1;X8Y6/X02;X8Y6/X02/N231;1;X8Y6/SEL3;X8Y6/SEL3/X02;1;X4Y13/X03;X4Y13/X03/S222;1;X4Y13/SEL1;X4Y13/SEL1/X03;1;X7Y11/W260;X7Y11/W260/S262;1;X2Y9/S220;X2Y9/S220/S272;1;X2Y11/S230;X2Y11/S230/S222;1;X2Y12/X02;X2Y12/X02/S231;1;X9Y7/S260;X9Y7/S260/W261;1;X9Y9/S260;X9Y9/S260/S262;1;X9Y10/SEL1;X9Y10/SEL1/S261;1;X1Y12/A0;X1Y12/A0/S271;1;X2Y7/N270;X2Y7/N270/W272;1;X7Y11/X04;X7Y11/X04/W271;1;X2Y5/X04;X2Y5/X04/N272;1;X10Y7/W230;X10Y7/W230/W232;1;X8Y7/W230;X8Y7/W230/W232;1;X2Y5/N260;X2Y5/N260/E834;1;X1Y5/W830;X1Y5/W830/E252;1;X2Y3/SEL5;X2Y3/SEL5/N262;1;X5Y11/X01;X5Y11/X01/W221;1;X5Y11/SEL5;X5Y11/SEL5/X01;1;X8Y11/W270;X8Y11/W270/S272;1;X6Y11/W220;X6Y11/W220/W272;1;X4Y11/X01;X4Y11/X01/W222;1;X4Y11/SEL3;X4Y11/SEL3/X01;1;X2Y11/X01;X2Y11/X01/S262;1;X2Y11/SEL3;X2Y11/SEL3/X01;1;X8Y7/S260;X8Y7/S260/W262;1;X8Y9/S270;X8Y9/S270/S262;1;X8Y11/S220;X8Y11/S220/S272;1;X8Y12/X01;X8Y12/X01/S221;1;X8Y12/SEL1;X8Y12/SEL1/X01;1;X4Y11/S220;X4Y11/S220/S272;1;X4Y12/X01;X4Y12/X01/S221;1;X4Y12/SEL1;X4Y12/SEL1/X01;1;X4Y5/SEL1;X4Y5/SEL1/N262;1;X3Y11/S270;X3Y11/S270/W271;1;X3Y12/X04;X3Y12/X04/S271;1;X3Y12/SEL1;X3Y12/SEL1/X04;1;X2Y7/S260;X2Y7/S260/E262;1;X2Y9/S260;X2Y9/S260/S262;1;X4Y7/N260;X4Y7/N260/W262;1;X4Y12/SEL5;X4Y12/SEL5/X04;1;X4Y11/W270;X4Y11/W270/S272;1;X2Y11/S270;X2Y11/S270/W272;1;X2Y13/X04;X2Y13/X04/S272;1;X2Y13/SEL5;X2Y13/SEL5/X04;1;X0Y7/E260;X0Y7/E260/W838;1;X1Y7/S260;X1Y7/S260/E261;1;X1Y9/S260;X1Y9/S260/S262;1;X1Y11/S270;X1Y11/S270/S262;1;X1Y12/X04;X1Y12/X04/S271;1;X1Y12/C1;X1Y12/C1/X04;1;X6Y11/S270;X6Y11/S270/E272;1;X6Y12/X04;X6Y12/X04/S271;1;X6Y12/SEL5;X6Y12/SEL5/X04;1;X8Y5/W260;X8Y5/W260/N262;1;X6Y5/N260;X6Y5/N260/W262;1;X6Y3/SEL5;X6Y3/SEL5/N262;1;X1Y5/X04;X1Y5/X04/E252;1;X1Y5/SEL1;X1Y5/SEL1/X04;1;X4Y9/S270;X4Y9/S270/S262;1;X4Y11/E270;X4Y11/E270/S272;1;X5Y11/S270;X5Y11/S270/E271;1;X5Y12/X04;X5Y12/X04/S271;1;X5Y12/SEL1;X5Y12/SEL1/X04;1;X8Y7/N260;X8Y7/N260/W262;1;X8Y5/SEL5;X8Y5/SEL5/N262;1;X4Y7/S260;X4Y7/S260/W834;1;X4Y8/W260;X4Y8/W260/S261;1;X3Y8/X03;X3Y8/X03/W261;1;X3Y8/SEL1;X3Y8/SEL1/X03;1;X12Y7/F3;;1;X12Y7/W230;X12Y7/W230/F3;1;X10Y7/W260;X10Y7/W260/W232;1;X8Y7/W830;X8Y7/W830/W262;1;X0Y7/N250;X0Y7/N250/W838;1;X0Y5/W250;X0Y5/W250/N252;1;X4Y8/X04;X4Y8/X04/S251;1;X4Y7/S250;X4Y7/S250/W834;1;X4Y8/SEL3;X4Y8/SEL3/X04;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.op_pin_DFFSE_Q_SET_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 9426 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F6;;1;X1Y12/X07;X1Y12/X07/F6;1;X1Y12/SEL0;X1Y12/SEL0/X07;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.op_pin_DFFSE_Q_SET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9425 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "pwm.op_pin_DFFSE_Q_SET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9424 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "pwm.op_pin_DFFSE_Q_SET": {
          "hide_name": 0,
          "bits": [ 9422 ] ,
          "attributes": {
            "ROUTING": "X1Y12/OF0;;1;X1Y12/S200;X1Y12/S200/OF0;1;X1Y13/X07;X1Y13/X07/S201;1;X1Y13/LSR1;X1Y13/LSR1/X07;1"
          }
        },
        "pwm.tick_counter_DFF_Q_21_D_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 9413 ] ,
          "attributes": {
            "ROUTING": "X5Y10/X06;X5Y10/X06/N251;1;X5Y10/SEL2;X5Y10/SEL2/X06;1;X4Y11/SEL4;X4Y11/SEL4/X08;1;X3Y10/SEL4;X3Y10/SEL4/E261;1;X7Y6/SEL6;X7Y6/SEL6/X06;1;X5Y8/SEL6;X5Y8/SEL6/X08;1;X3Y10/N820;X3Y10/N820/E828;1;X3Y2/S100;X3Y2/S100/N828;1;X3Y3/S240;X3Y3/S240/S101;1;X3Y5/X07;X3Y5/X07/S242;1;X3Y5/SEL2;X3Y5/SEL2/X07;1;X7Y5/W220;X7Y5/W220/N221;1;X6Y5/X05;X6Y5/X05/W221;1;X6Y5/SEL4;X6Y5/SEL4/X05;1;X4Y8/SEL6;X4Y8/SEL6/X06;1;X2Y8/SEL4;X2Y8/SEL4/E262;1;X2Y5/SEL4;X2Y5/SEL4/W262;1;X3Y5/X06;X3Y5/X06/S251;1;X3Y5/SEL6;X3Y5/SEL6/X06;1;X8Y6/SEL4;X8Y6/SEL4/X08;1;X5Y7/N250;X5Y7/N250/N252;1;X5Y5/E250;X5Y5/E250/N252;1;X6Y5/X08;X6Y5/X08/E251;1;X6Y5/SEL0;X6Y5/SEL0/X08;1;X2Y8/X08;X2Y8/X08/W272;1;X2Y8/SEL0;X2Y8/SEL0/X08;1;X3Y11/SEL2;X3Y11/SEL2/E262;1;X4Y8/N270;X4Y8/N270/W272;1;X4Y6/N270;X4Y6/N270/N272;1;X4Y5/W270;X4Y5/W270/N271;1;X2Y5/X08;X2Y5/X08/W272;1;X1Y13/X06;X1Y13/X06/S252;1;X1Y13/CE1;X1Y13/CE1/X06;1;X2Y10/SEL2;X2Y10/SEL2/X07;1;X7Y5/X07;X7Y5/X07/N221;1;X7Y5/SEL2;X7Y5/SEL2/X07;1;X4Y11/N250;X4Y11/N250/W252;1;X4Y9/N250;X4Y9/N250/N252;1;X4Y8/X06;X4Y8/X06/N251;1;X4Y8/SEL2;X4Y8/SEL2/X06;1;X4Y8/SEL4;X4Y8/SEL4/X08;1;X0Y8/E260;X0Y8/E260/N261;1;X1Y8/SEL0;X1Y8/SEL0/E261;1;X1Y8/X06;X1Y8/X06/S251;1;X1Y8/SEL6;X1Y8/SEL6/X06;1;X5Y10/SEL4;X5Y10/SEL4/X08;1;X4Y10/SEL2;X4Y10/SEL2/X08;1;X8Y6/SEL6;X8Y6/SEL6/X08;1;X4Y10/SEL0;X4Y10/SEL0/X08;1;X8Y6/SEL0;X8Y6/SEL0/X08;1;X6Y10/W270;X6Y10/W270/W272;1;X4Y10/W820;X4Y10/W820/W272;1;X3Y10/W240;X3Y10/W240/E828;1;X2Y10/X07;X2Y10/X07/W241;1;X2Y10/SEL0;X2Y10/SEL0/X07;1;X3Y11/SEL4;X3Y11/SEL4/E262;1;X2Y4/E250;X2Y4/E250/S251;1;X2Y5/SEL0;X2Y5/SEL0/X08;1;X3Y4/S250;X3Y4/S250/E251;1;X4Y9/W830;X4Y9/W830/W252;1;X7Y5/X06;X7Y5/X06/W231;1;X2Y10/SEL6;X2Y10/SEL6/X08;1;X7Y5/SEL0;X7Y5/SEL0/X06;1;X3Y9/N260;X3Y9/N260/N262;1;X3Y8/W260;X3Y8/W260/N261;1;X2Y8/SEL6;X2Y8/SEL6/W261;1;X7Y6/SEL2;X7Y6/SEL2/X06;1;X4Y11/SEL2;X4Y11/SEL2/X08;1;X6Y10/SEL0;X6Y10/SEL0/X06;1;X0Y7/E250;X0Y7/E250/N834;1;X1Y7/S250;X1Y7/S250/E251;1;X2Y10/X08;X2Y10/X08/W252;1;X2Y10/SEL4;X2Y10/SEL4/X08;1;X7Y6/X06;X7Y6/X06/N251;1;X7Y6/SEL4;X7Y6/SEL4/X06;1;X7Y5/SEL6;X7Y5/SEL6/X08;1;X6Y10/N270;X6Y10/N270/W272;1;X6Y8/W270;X6Y8/W270/N272;1;X5Y8/X08;X5Y8/X08/W271;1;X5Y8/SEL4;X5Y8/SEL4/X08;1;X2Y11/SEL2;X2Y11/SEL2/X08;1;X2Y11/SEL0;X2Y11/SEL0/X08;1;X2Y11/SEL6;X2Y11/SEL6/X08;1;X4Y11/SEL6;X4Y11/SEL6/X08;1;X1Y8/E260;X1Y8/E260/N261;1;X2Y8/SEL2;X2Y8/SEL2/E261;1;X7Y11/N250;X7Y11/N250/W251;1;X7Y9/N250;X7Y9/N250/N252;1;X7Y7/N250;X7Y7/N250/N252;1;X7Y5/X08;X7Y5/X08/N252;1;X7Y5/SEL4;X7Y5/SEL4/X08;1;X5Y11/N250;X5Y11/N250/W251;1;X5Y9/N200;X5Y9/N200/N252;1;X5Y8/X07;X5Y8/X07/N201;1;X5Y8/SEL2;X5Y8/SEL2/X07;1;X7Y10/N270;X7Y10/N270/W271;1;X7Y8/N220;X7Y8/N220/N272;1;X7Y6/X07;X7Y6/X07/N222;1;X7Y6/SEL0;X7Y6/SEL0/X07;1;X1Y10/SEL2;X1Y10/SEL2/X05;1;X2Y11/N260;X2Y11/N260/W834;1;X2Y10/E260;X2Y10/E260/N261;1;X3Y10/SEL0;X3Y10/SEL0/E261;1;X4Y10/W250;X4Y10/W250/W252;1;X3Y10/X08;X3Y10/X08/W251;1;X3Y10/SEL2;X3Y10/SEL2/X08;1;X3Y11/SEL0;X3Y11/SEL0/E262;1;X4Y8/X08;X4Y8/X08/N272;1;X2Y11/X08;X2Y11/X08/W251;1;X2Y11/SEL4;X2Y11/SEL4/X08;1;X3Y5/X08;X3Y5/X08/W271;1;X3Y5/SEL0;X3Y5/SEL0/X08;1;X6Y10/SEL4;X6Y10/SEL4/X08;1;X8Y10/W270;X8Y10/W270/N131;1;X6Y10/X08;X6Y10/X08/W272;1;X6Y10/SEL2;X6Y10/SEL2/X08;1;X6Y10/X06;X6Y10/X06/N251;1;X6Y10/SEL6;X6Y10/SEL6/X06;1;X1Y11/SEL0;X1Y11/SEL0/X08;1;X3Y11/W250;X3Y11/W250/E838;1;X1Y11/X08;X1Y11/X08/W252;1;X1Y11/SEL6;X1Y11/SEL6/X08;1;X6Y5/SEL6;X6Y5/SEL6/X06;1;X4Y10/N270;X4Y10/N270/W272;1;X0Y9/N260;X0Y9/N260/W834;1;X1Y8/SEL2;X1Y8/SEL2/X05;1;X7Y6/N220;X7Y6/N220/N222;1;X6Y5/W260;X6Y5/W260/W232;1;X4Y5/W260;X4Y5/W260/W262;1;X2Y5/SEL2;X2Y5/SEL2/W262;1;X4Y8/W270;X4Y8/W270/W272;1;X0Y11/N830;X0Y11/N830/W834;1;X4Y8/SEL0;X4Y8/SEL0/X08;1;X3Y7/N260;X3Y7/N260/N262;1;X3Y5/X05;X3Y5/X05/N262;1;X3Y5/SEL4;X3Y5/SEL4/X05;1;X4Y11/W830;X4Y11/W830/W252;1;X3Y11/N260;X3Y11/N260/E838;1;X3Y10/X05;X3Y10/X05/N261;1;X3Y10/SEL6;X3Y10/SEL6/X05;1;X8Y6/N230;X8Y6/N230/N232;1;X8Y5/W230;X8Y5/W230/N231;1;X4Y10/X06;X4Y10/X06/N251;1;X4Y10/SEL4;X4Y10/SEL4/X06;1;X1Y11/S250;X1Y11/S250/E838;1;X8Y11/N130;X8Y11/N130/F5;1;X8Y10/N230;X8Y10/N230/N131;1;X8Y8/N230;X8Y8/N230/N232;1;X8Y6/X08;X8Y6/X08/N232;1;X8Y6/SEL2;X8Y6/SEL2/X08;1;X6Y11/W250;X6Y11/W250/W252;1;X4Y11/X08;X4Y11/X08/W252;1;X4Y11/SEL0;X4Y11/SEL0/X08;1;X1Y11/SEL4;X1Y11/SEL4/E261;1;X6Y5/X06;X6Y5/X06/W232;1;X1Y10/SEL6;X1Y10/SEL6/X05;1;X6Y5/SEL2;X6Y5/SEL2/X06;1;X5Y10/SEL6;X5Y10/SEL6/X08;1;X4Y10/SEL6;X4Y10/SEL6/X08;1;X4Y10/X08;X4Y10/X08/W272;1;X6Y9/W250;X6Y9/W250/N252;1;X5Y9/N250;X5Y9/N250/W251;1;X5Y8/X06;X5Y8/X06/N251;1;X5Y8/SEL0;X5Y8/SEL0/X06;1;X6Y11/N250;X6Y11/N250/W252;1;X6Y10/W250;X6Y10/W250/N251;1;X5Y10/X08;X5Y10/X08/W251;1;X5Y10/SEL0;X5Y10/SEL0/X08;1;X1Y10/SEL0;X1Y10/SEL0/X05;1;X1Y11/W260;X1Y11/W260/E838;1;X0Y11/E260;X0Y11/E260/E262;1;X1Y11/SEL2;X1Y11/SEL2/E261;1;X1Y9/N260;X1Y9/N260/N262;1;X1Y8/X05;X1Y8/X05/N261;1;X1Y8/SEL4;X1Y8/SEL4/X05;1;X2Y11/N830;X2Y11/N830/W834;1;X2Y3/S250;X2Y3/S250/N838;1;X2Y5/X06;X2Y5/X06/S252;1;X2Y5/SEL6;X2Y5/SEL6/X06;1;X1Y11/E260;X1Y11/E260/E838;1;X3Y11/SEL6;X3Y11/SEL6/E262;1;X8Y11/F5;;1;X8Y11/W250;X8Y11/W250/F5;1;X6Y11/W830;X6Y11/W830/W252;1;X1Y11/N260;X1Y11/N260/E838;1;X1Y10/X05;X1Y10/X05/N261;1;X1Y10/SEL4;X1Y10/SEL4/X05;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pwm.clk": {
          "hide_name": 0,
          "bits": [ 9410 ] ,
          "attributes": {
            "ROUTING": "X1Y12/W230;X1Y12/W230/S804;1;X0Y12/E230;X0Y12/E230/E232;1;X1Y12/X02;X1Y12/X02/E231;1;X1Y12/CLK2;X1Y12/CLK2/X02;1;X5Y3/E820;X5Y3/E820/E242;1;X9Y3/S240;X9Y3/S240/E824;1;X9Y4/CLK2;X9Y4/CLK2/S241;1;X6Y10/E230;X6Y10/E230/N232;1;X8Y10/E260;X8Y10/E260/E232;1;X10Y10/X03;X10Y10/X03/E262;1;X10Y10/CLK2;X10Y10/CLK2/X03;1;X6Y6/CLK0;X6Y6/CLK0/E242;1;X3Y4/N820;X3Y4/N820/N242;1;X3Y3/E240;X3Y3/E240/S828;1;X4Y3/CLK1;X4Y3/CLK1/E241;1;X1Y6/S260;X1Y6/S260/E262;1;X1Y8/S270;X1Y8/S270/S262;1;X1Y10/S220;X1Y10/S220/S272;1;X1Y12/X01;X1Y12/X01/S222;1;X1Y12/CLK1;X1Y12/CLK1/X01;1;X4Y6/CLK1;X4Y6/CLK1/E241;1;X1Y3/CLK1;X1Y3/CLK1/N241;1;X10Y4/CLK0;X10Y4/CLK0/W241;1;X10Y10/S240;X10Y10/S240/E241;1;X10Y11/W240;X10Y11/W240/S241;1;X9Y11/CLK0;X9Y11/CLK0/W241;1;X9Y5/CLK2;X9Y5/CLK2/W242;1;X3Y13/CLK2;X3Y13/CLK2/X04;1;X1Y3/CLK0;X1Y3/CLK0/N241;1;X5Y6/E240;X5Y6/E240/E242;1;X6Y6/CLK2;X6Y6/CLK2/E241;1;X7Y12/CLK1;X7Y12/CLK1/X01;1;X3Y4/E270;X3Y4/E270/N272;1;X5Y4/E220;X5Y4/E220/E272;1;X6Y4/X01;X6Y4/X01/E221;1;X6Y4/CLK2;X6Y4/CLK2/X01;1;X10Y6/CLK1;X10Y6/CLK1/S241;1;X7Y4/E240;X7Y4/E240/E242;1;X9Y4/CLK1;X9Y4/CLK1/E242;1;X8Y6/E240;X8Y6/E240/E242;1;X10Y6/CLK2;X10Y6/CLK2/E242;1;X2Y4/CLK2;X2Y4/CLK2/X02;1;X10Y4/N240;X10Y4/N240/W241;1;X10Y2/CLK2;X10Y2/CLK2/N242;1;X6Y11/E230;X6Y11/E230/N231;1;X8Y11/E230;X8Y11/E230/E232;1;X9Y11/X02;X9Y11/X02/E231;1;X9Y11/CLK1;X9Y11/CLK1/X02;1;X6Y10/S200;X6Y10/S200/S252;1;X6Y12/W200;X6Y12/W200/S202;1;X5Y12/S200;X5Y12/S200/W201;1;X5Y13/X01;X5Y13/X01/S201;1;X5Y13/CLK2;X5Y13/CLK2/X01;1;X8Y6/S240;X8Y6/S240/E242;1;X8Y8/S820;X8Y8/S820/S242;1;X8Y12/W240;X8Y12/W240/S824;1;X7Y12/S240;X7Y12/S240/W241;1;X7Y13/E240;X7Y13/E240/S241;1;X8Y13/CLK0;X8Y13/CLK0/E241;1;X3Y4/X02;X3Y4/X02/N272;1;X3Y4/CLK1;X3Y4/CLK1/X02;1;X2Y12/E240;X2Y12/E240/S824;1;X3Y12/S240;X3Y12/S240/E241;1;X3Y13/CLK1;X3Y13/CLK1/S241;1;X3Y6/CLK2;X3Y6/CLK2/E242;1;X3Y5/E270;X3Y5/E270/N271;1;X5Y5/E820;X5Y5/E820/E272;1;X13Y5/W240;X13Y5/W240/E828;1;X11Y5/W240;X11Y5/W240/W242;1;X10Y5/CLK0;X10Y5/CLK0/W241;1;X8Y5/E240;X8Y5/E240/E242;1;X9Y5/CLK1;X9Y5/CLK1/E241;1;X3Y2/E270;X3Y2/E270/N272;1;X5Y2/X04;X5Y2/X04/E272;1;X5Y2/CLK2;X5Y2/CLK2/X04;1;X4Y12/W250;X4Y12/W250/S252;1;X3Y12/S250;X3Y12/S250/W251;1;X3Y13/X04;X3Y13/X04/S251;1;X3Y13/CLK0;X3Y13/CLK0/X04;1;X3Y4/E240;X3Y4/E240/E242;1;X7Y6/N240;X7Y6/N240/E241;1;X7Y4/CLK1;X7Y4/CLK1/N242;1;X2Y6/S270;X2Y6/S270/E271;1;X2Y8/S820;X2Y8/S820/S272;1;X2Y16/N240;X2Y16/N240/S828;1;X2Y14/E240;X2Y14/E240/N242;1;X3Y14/CLK0;X3Y14/CLK0/E241;1;X1Y4/E240;X1Y4/E240/N242;1;X3Y4/W820;X3Y4/W820/E242;1;X4Y4/E830;X4Y4/E830/E828;1;X12Y4/W100;X12Y4/W100/E838;1;X11Y4/W240;X11Y4/W240/W101;1;X9Y4/CLK0;X9Y4/CLK0/W242;1;X5Y6/CLK2;X5Y6/CLK2/E241;1;X4Y6/CLK2;X4Y6/CLK2/E241;1;X1Y6/CLK1;X1Y6/CLK1/X03;1;X4Y6/CLK0;X4Y6/CLK0/E241;1;X1Y6/N240;X1Y6/N240/E101;1;X1Y4/N240;X1Y4/N240/N242;1;X1Y3/CLK2;X1Y3/CLK2/N241;1;X2Y6/N270;X2Y6/N270/E271;1;X2Y4/X02;X2Y4/X02/N272;1;X2Y4/CLK1;X2Y4/CLK1/X02;1;X3Y6/N270;X3Y6/N270/E272;1;X3Y4/N270;X3Y4/N270/N272;1;X3Y3/X04;X3Y3/X04/N271;1;X3Y3/CLK2;X3Y3/CLK2/X04;1;X10Y4/X01;X10Y4/X01/E202;1;X10Y4/CLK2;X10Y4/CLK2/X01;1;X8Y4/E240;X8Y4/E240/N242;1;X10Y4/CLK1;X10Y4/CLK1/E242;1;X3Y6/CLK1;X3Y6/CLK1/E242;1;X4Y13/E250;X4Y13/E250/S251;1;X6Y13/X04;X6Y13/X04/E252;1;X6Y13/CLK2;X6Y13/CLK2/X04;1;X7Y4/CLK2;X7Y4/CLK2/E242;1;X2Y6/X04;X2Y6/X04/E271;1;X2Y6/CLK2;X2Y6/CLK2/X04;1;X6Y4/E250;X6Y4/E250/E242;1;X8Y4/E200;X8Y4/E200/E252;1;X10Y4/N200;X10Y4/N200/E202;1;X10Y2/X03;X10Y2/X03/N202;1;X10Y2/CLK0;X10Y2/CLK0/X03;1;X10Y6/CLK0;X10Y6/CLK0/S241;1;X9Y10/S200;X9Y10/S200/E201;1;X9Y11/X01;X9Y11/X01/S201;1;X9Y11/CLK2;X9Y11/CLK2/X01;1;X3Y6/CLK0;X3Y6/CLK0/E242;1;X6Y12/N230;X6Y12/N230/E808;1;X5Y6/CLK1;X5Y6/CLK1/E242;1;X8Y12/W250;X8Y12/W250/S252;1;X7Y12/X04;X7Y12/X04/W251;1;X7Y12/CLK0;X7Y12/CLK0/X04;1;X4Y6/N240;X4Y6/N240/E828;1;X4Y4/E240;X4Y4/E240/N242;1;X5Y4/CLK1;X5Y4/CLK1/E241;1;X6Y6/E240;X6Y6/E240/E242;1;X8Y6/N240;X8Y6/N240/E242;1;X8Y4/N240;X8Y4/N240/N242;1;X8Y3/CLK1;X8Y3/CLK1/N241;1;X8Y10/S250;X8Y10/S250/E252;1;X8Y11/X04;X8Y11/X04/S251;1;X8Y11/CLK2;X8Y11/CLK2/X04;1;X5Y4/CLK0;X5Y4/CLK0/E242;1;X6Y6/N240;X6Y6/N240/E241;1;X6Y5/E240;X6Y5/E240/N241;1;X5Y4/X04;X5Y4/X04/E272;1;X5Y4/CLK2;X5Y4/CLK2/X04;1;X9Y10/E240;X9Y10/E240/S824;1;X6Y6/S240;X6Y6/S240/E242;1;X6Y8/S250;X6Y8/S250/S242;1;X6Y10/E250;X6Y10/E250/S252;1;X8Y10/E200;X8Y10/E200/E252;1;X10Y10/X01;X10Y10/X01/E202;1;X10Y10/CLK1;X10Y10/CLK1/X01;1;X1Y12/W800;X1Y12/W800/S804;1;X6Y12/S200;X6Y12/S200/E808;1;X6Y13/X01;X6Y13/X01/S201;1;X6Y13/CLK0;X6Y13/CLK0/X01;1;X3Y6/N240;X3Y6/N240/E242;1;X3Y4/CLK0;X3Y4/CLK0/N242;1;X10Y5/S240;X10Y5/S240/E241;1;X6Y12/E200;X6Y12/E200/S202;1;X7Y12/X01;X7Y12/X01/E201;1;X1Y6/S200;X1Y6/S200/E101;1;X1Y8/S800;X1Y8/S800/S202;1;X1Y16/N200;X1Y16/N200/S808;1;X1Y14/N210;X1Y14/N210/N202;1;X1Y13/X02;X1Y13/X02/N211;1;X1Y13/CLK1;X1Y13/CLK1/X02;1;X4Y6/N820;X4Y6/N820/E828;1;X4Y1/S240;X4Y1/S240/S828;1;X4Y3/CLK2;X4Y3/CLK2/S242;1;X1Y6/E270;X1Y6/E270/E262;1;X3Y6/W820;X3Y6/W820/E272;1;X4Y6/E240;X4Y6/E240/E828;1;X6Y6/CLK1;X6Y6/CLK1/E242;1;X0Y6/W260;X0Y6/W260/F6;1;X1Y6/X03;X1Y6/X03/E262;1;X1Y6/CLK2;X1Y6/CLK2/X03;1;X9Y6/N240;X9Y6/N240/E824;1;X9Y5/E240;X9Y5/E240/N241;1;X10Y5/CLK1;X10Y5/CLK1/E241;1;X7Y10/S240;X7Y10/S240/W242;1;X7Y12/CLK2;X7Y12/CLK2/S242;1;X4Y6/S240;X4Y6/S240/E241;1;X4Y8/S240;X4Y8/S240/S242;1;X4Y10/S250;X4Y10/S250/S242;1;X4Y12/S250;X4Y12/S250/S252;1;X4Y14/X04;X4Y14/X04/S252;1;X4Y14/CLK1;X4Y14/CLK1/X04;1;X5Y6/CLK0;X5Y6/CLK0/E242;1;X5Y4/N250;X5Y4/N250/N242;1;X5Y3/X04;X5Y3/X04/N251;1;X5Y3/CLK2;X5Y3/CLK2/X04;1;X5Y6/N240;X5Y6/N240/E242;1;X5Y4/E240;X5Y4/E240/N242;1;X6Y4/CLK1;X6Y4/CLK1/E241;1;X0Y6/F6;;1;X0Y6/E100;X0Y6/E100/F6;1;X1Y6/E240;X1Y6/E240/E101;1;X3Y6/E240;X3Y6/E240/E242;1;X5Y6/E820;X5Y6/E820/E242;1;X9Y6/S820;X9Y6/S820/E824;1;X9Y10/W240;X9Y10/W240/S824;1;X8Y10/S240;X8Y10/S240/W241;1;X8Y11/CLK1;X8Y11/CLK1/S241;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:75.16-75.19",
            "hdlname": "ws2812 clk"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 9200 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:2.16-2.19"
          }
        },
        "btn2": {
          "hide_name": 0,
          "bits": [ 9199 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:4.16-4.20"
          }
        },
        "color[4]": {
          "hide_name": 0,
          "bits": [ 9402 ] ,
          "attributes": {
            "ROUTING": "X10Y2/S130;X10Y2/S130/Q3;1;X10Y2/B2;X10Y2/B2/S130;1;X10Y2/XD2;X10Y2/XD2/B2;1;X2Y2/SEL0;X2Y2/SEL0/E261;1;X2Y2/SEL4;X2Y2/SEL4/E261;1;X2Y2/SEL2;X2Y2/SEL2/E261;1;X10Y2/Q3;;1;X10Y2/W800;X10Y2/W800/Q3;1;X2Y2/W230;X2Y2/W230/W808;1;X0Y2/W260;X0Y2/W260/W232;1;X1Y2/E260;X1Y2/E260/E262;1;X2Y2/SEL6;X2Y2/SEL6/E261;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "ws2812 color",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "color[7]": {
          "hide_name": 0,
          "bits": [ 9397 ] ,
          "attributes": {
            "ROUTING": "X4Y1/D4;X4Y1/D4/X04;1;X4Y1/XD4;X4Y1/XD4/D4;1;X4Y1/Q5;;1;X4Y1/X04;X4Y1/X04/Q5;1;X4Y1/D6;X4Y1/D6/X04;1",
            "hdlname": "ws2812 color",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:76.23-76.28"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F[7]": {
          "hide_name": 0,
          "bits": [ 9395 ] ,
          "attributes": {
            "ROUTING": "X4Y1/F5;;1;X4Y1/XD5;X4Y1/XD5/F5;1"
          }
        },
        "color[12]": {
          "hide_name": 0,
          "bits": [ 9388 ] ,
          "attributes": {
            "ROUTING": "X11Y1/E100;X11Y1/E100/Q2;1;X11Y1/A4;X11Y1/A4/E100;1;X11Y1/XD4;X11Y1/XD4/A4;1;X11Y1/Q2;;1;X11Y1/EW10;X11Y1/EW10/Q2;1;X10Y1/W250;X10Y1/W250/W111;1;X8Y1/W830;X8Y1/W830/W252;1;X4Y1/S260;X4Y1/S260/W834;1;X4Y1/D1;X4Y1/D1/S260;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "ws2812 color",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "color[15]": {
          "hide_name": 0,
          "bits": [ 9383 ] ,
          "attributes": {
            "ROUTING": "X1Y1/D5;X1Y1/D5/W221;1;X1Y1/XD5;X1Y1/XD5/D5;1;X1Y1/D0;X1Y1/D0/W221;1;X10Y1/Q1;;1;X10Y1/W810;X10Y1/W810/Q1;1;X2Y1/W220;X2Y1/W220/W818;1;X1Y1/D1;X1Y1/D1/W221;1",
            "hdlname": "ws2812 color",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:76.23-76.28"
          }
        },
        "color[20]": {
          "hide_name": 0,
          "bits": [ 9377 ] ,
          "attributes": {
            "ROUTING": "X0Y1/N820;X0Y1/N820/W828;1;X0Y2/E240;X0Y2/E240/S824;1;X1Y2/SEL3;X1Y2/SEL3/E241;1;X10Y1/W240;X10Y1/W240/N242;1;X1Y1/XD2;X1Y1/XD2/A2;1;X8Y1/W820;X8Y1/W820/W242;1;X0Y1/W270;X0Y1/W270/W828;1;X1Y1/A2;X1Y1/A2/E272;1;X10Y3/Q4;;1;X10Y3/N240;X10Y3/N240/Q4;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "ws2812 color",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "color[23]": {
          "hide_name": 0,
          "bits": [ 9370 ] ,
          "attributes": {
            "ROUTING": "X5Y1/W810;X5Y1/W810/W212;1;X1Y1/S210;X1Y1/S210/W814;1;X1Y1/A6;X1Y1/A6/S210;1;X10Y2/S200;X10Y2/S200/S101;1;X10Y3/X07;X10Y3/X07/S201;1;X10Y3/A2;X10Y3/A2/X07;1;X1Y2/SEL2;X1Y2/SEL2/X06;1;X1Y2/SEL6;X1Y2/SEL6/X06;1;X8Y1/S210;X8Y1/S210/W211;1;X8Y3/A5;X8Y3/A5/S212;1;X8Y3/XD5;X8Y3/XD5/A5;1;X6Y2/W250;X6Y2/W250/W242;1;X5Y2/N250;X5Y2/N250/W251;1;X5Y2/B7;X5Y2/B7/N250;1;X10Y2/A6;X10Y2/A6/S101;1;X4Y2/S240;X4Y2/S240/W242;1;X4Y3/X05;X4Y3/X05/S241;1;X4Y3/B1;X4Y3/B1/X05;1;X7Y1/W210;X7Y1/W210/W212;1;X5Y1/W210;X5Y1/W210/W212;1;X4Y1/B5;X4Y1/B5/W211;1;X0Y1/S210;X0Y1/S210/E818;1;X0Y2/W210;X0Y2/W210/S211;1;X1Y2/X06;X1Y2/X06/E212;1;X1Y2/SEL0;X1Y2/SEL0/X06;1;X10Y1/EW10;X10Y1/EW10/Q2;1;X9Y1/W210;X9Y1/W210/W111;1;X7Y1/W810;X7Y1/W810/W212;1;X0Y1/W210;X0Y1/W210/E818;1;X1Y1/B4;X1Y1/B4/E212;1;X10Y1/S100;X10Y1/S100/Q2;1;X10Y1/B0;X10Y1/B0/S100;1;X10Y1/Q2;;1;X10Y1/N810;X10Y1/N810/Q2;1;X10Y2/W210;X10Y2/W210/S814;1;X8Y2/W240;X8Y2/W240/W212;1;X6Y2/W240;X6Y2/W240/W242;1;X4Y2/W820;X4Y2/W820/W242;1;X3Y2/W270;X3Y2/W270/E828;1;X1Y2/X08;X1Y2/X08/W272;1;X1Y2/SEL4;X1Y2/SEL4/X08;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "ws2812 color",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F[23]": {
          "hide_name": 0,
          "bits": [ 9368 ] ,
          "attributes": {
            "ROUTING": "X1Y1/F4;;1;X1Y1/E240;X1Y1/E240/F4;1;X3Y1/E240;X3Y1/E240/E242;1;X5Y1/E820;X5Y1/E820/E242;1;X9Y1/N240;X9Y1/N240/E824;1;X9Y0/S240;X9Y0/S240/S242;1;X9Y1/E240;X9Y1/E240/S241;1;X10Y1/C2;X10Y1/C2/E241;1;X10Y1/XD2;X10Y1/XD2/C2;1"
          }
        },
        "color[1]": {
          "hide_name": 0,
          "bits": [ 9363 ] ,
          "attributes": {
            "ROUTING": "X3Y1/N250;X3Y1/N250/W834;1;X3Y0/S250;X3Y0/S250/S252;1;X3Y1/X04;X3Y1/X04/S251;1;X3Y1/SEL3;X3Y1/SEL3/X04;1;X10Y1/EW20;X10Y1/EW20/Q0;1;X9Y1/W260;X9Y1/W260/W121;1;X7Y1/W830;X7Y1/W830/W262;1;X0Y1/W100;X0Y1/W100/E838;1;X0Y1/E240;X0Y1/E240/E101;1;X2Y1/SEL3;X2Y1/SEL3/E242;1;X10Y1/C3;X10Y1/C3/E130;1;X10Y1/XD3;X10Y1/XD3/C3;1;X10Y1/Q0;;1;X10Y1/E130;X10Y1/E130/Q0;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "ws2812 color",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 9361 ] ,
          "attributes": {
            "ROUTING": "X10Y1/F0;;1;X10Y1/XD0;X10Y1/XD0/F0;1"
          }
        },
        "color[3]": {
          "hide_name": 0,
          "bits": [ 9356 ] ,
          "attributes": {
            "ROUTING": "X3Y1/SEL0;X3Y1/SEL0/E261;1;X10Y1/SN10;X10Y1/SN10/Q5;1;X10Y2/B3;X10Y2/B3/S111;1;X10Y2/XD3;X10Y2/XD3/B3;1;X3Y1/SEL4;X3Y1/SEL4/E261;1;X2Y1/SEL6;X2Y1/SEL6/X06;1;X2Y1/SEL0;X2Y1/SEL0/X06;1;X2Y1/SEL2;X2Y1/SEL2/X06;1;X3Y1/SEL2;X3Y1/SEL2/E261;1;X2Y1/N250;X2Y1/N250/W838;1;X2Y0/S250;X2Y0/S250/S252;1;X2Y1/X06;X2Y1/X06/S251;1;X2Y1/SEL4;X2Y1/SEL4/X06;1;X10Y1/Q5;;1;X10Y1/W830;X10Y1/W830/Q5;1;X2Y1/E260;X2Y1/E260/W838;1;X3Y1/SEL6;X3Y1/SEL6/E261;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "ws2812 color",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "color[2]": {
          "hide_name": 0,
          "bits": [ 9351 ] ,
          "attributes": {
            "ROUTING": "X2Y1/SEL5;X2Y1/SEL5/X02;1;X3Y1/SEL5;X3Y1/SEL5/X03;1;X3Y1/X03;X3Y1/X03/E262;1;X3Y1/SEL1;X3Y1/SEL1/X03;1;X10Y1/C5;X10Y1/C5/E230;1;X10Y1/XD5;X10Y1/XD5/C5;1;X8Y1/W800;X8Y1/W800/W232;1;X0Y1/W230;X0Y1/W230/W808;1;X10Y1/Q3;;1;X10Y1/W230;X10Y1/W230/Q3;1;X10Y1/E230;X10Y1/E230/Q3;1;X1Y1/E230;X1Y1/E230/E232;1;X2Y1/X02;X2Y1/X02/E231;1;X2Y1/SEL1;X2Y1/SEL1/X02;1;X1Y1/E260;X1Y1/E260/E232;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "ws2812 color",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "color[9]": {
          "hide_name": 0,
          "bits": [ 9345 ] ,
          "attributes": {
            "ROUTING": "X11Y2/S130;X11Y2/S130/Q2;1;X11Y2/B3;X11Y2/B3/S130;1;X11Y2/XD3;X11Y2/XD3/B3;1;X11Y2/Q2;;1;X11Y2/W810;X11Y2/W810/Q2;1;X3Y2/W810;X3Y2/W810/W818;1;X4Y2/W220;X4Y2/W220/E818;1;X3Y2/X01;X3Y2/X01/W221;1;X3Y2/SEL7;X3Y2/SEL7/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "ws2812 color",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F[9]": {
          "hide_name": 0,
          "bits": [ 9343 ] ,
          "attributes": {
            "ROUTING": "X5Y2/F7;;1;X5Y2/EW20;X5Y2/EW20/F7;1;X6Y2/E220;X6Y2/E220/E121;1;X8Y2/E810;X8Y2/E810/E222;1;X12Y2/S220;X12Y2/S220/E814;1;X12Y3/W220;X12Y3/W220/S221;1;X11Y3/N220;X11Y3/N220/W221;1;X11Y2/D2;X11Y2/D2/N221;1;X11Y2/XD2;X11Y2/XD2/D2;1"
          }
        },
        "color[11]": {
          "hide_name": 0,
          "bits": [ 9338 ] ,
          "attributes": {
            "ROUTING": "X4Y2/SEL2;X4Y2/SEL2/X08;1;X4Y2/SEL6;X4Y2/SEL6/X08;1;X11Y2/SN10;X11Y2/SN10/Q1;1;X11Y1/A2;X11Y1/A2/N111;1;X11Y1/XD2;X11Y1/XD2/A2;1;X3Y2/SEL6;X3Y2/SEL6/X08;1;X4Y2/SEL4;X4Y2/SEL4/X08;1;X3Y2/SEL0;X3Y2/SEL0/X08;1;X3Y2/SEL4;X3Y2/SEL4/X08;1;X3Y2/X08;X3Y2/X08/W252;1;X3Y2/SEL2;X3Y2/SEL2/X08;1;X11Y2/Q1;;1;X11Y2/W210;X11Y2/W210/Q1;1;X9Y2/W210;X9Y2/W210/W212;1;X7Y2/W240;X7Y2/W240/W212;1;X5Y2/W250;X5Y2/W250/W242;1;X4Y2/X08;X4Y2/X08/W251;1;X4Y2/SEL0;X4Y2/SEL0/X08;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "ws2812 color",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "color[10]": {
          "hide_name": 0,
          "bits": [ 9333 ] ,
          "attributes": {
            "ROUTING": "X3Y2/SEL5;X3Y2/SEL5/X04;1;X4Y2/SEL1;X4Y2/SEL1/X04;1;X11Y2/X02;X11Y2/X02/Q3;1;X11Y2/C1;X11Y2/C1/X02;1;X11Y2/XD1;X11Y2/XD1/C1;1;X4Y2/X04;X4Y2/X04/E272;1;X4Y2/SEL5;X4Y2/SEL5/X04;1;X11Y2/Q3;;1;X11Y2/W130;X11Y2/W130/Q3;1;X10Y2/W270;X10Y2/W270/W131;1;X8Y2/W820;X8Y2/W820/W272;1;X0Y2/E270;X0Y2/E270/W828;1;X2Y2/E270;X2Y2/E270/E272;1;X3Y2/X04;X3Y2/X04/E271;1;X3Y2/SEL1;X3Y2/SEL1/X04;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "ws2812 color",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "color[14]": {
          "hide_name": 0,
          "bits": [ 9328 ] ,
          "attributes": {
            "ROUTING": "X9Y1/W240;X9Y1/W240/W101;1;X7Y1/W820;X7Y1/W820/W242;1;X0Y1/E130;X0Y1/E130/E828;1;X0Y1/W260;X0Y1/W260/E130;1;X1Y1/SEL0;X1Y1/SEL0/E262;1;X10Y1/Q4;;1;X10Y1/W100;X10Y1/W100/Q4;1;X10Y1/D1;X10Y1/D1/W100;1;X10Y1/XD1;X10Y1/XD1/D1;1",
            "hdlname": "ws2812 color",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:76.23-76.28"
          }
        },
        "color[13]": {
          "hide_name": 0,
          "bits": [ 9323 ] ,
          "attributes": {
            "ROUTING": "X10Y1/C4;X10Y1/C4/W241;1;X10Y1/XD4;X10Y1/XD4/C4;1;X11Y1/Q4;;1;X11Y1/W240;X11Y1/W240/Q4;1;X9Y1/W820;X9Y1/W820/W242;1;X1Y1/E270;X1Y1/E270/W828;1;X3Y1/E220;X3Y1/E220/E272;1;X4Y1/X01;X4Y1/X01/E221;1;X4Y1/C1;X4Y1/C1/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "ws2812 color",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "color[17]": {
          "hide_name": 0,
          "bits": [ 9318 ] ,
          "attributes": {
            "ROUTING": "X2Y3/E200;X2Y3/E200/W808;1;X4Y3/D0;X4Y3/D0/E202;1;X4Y3/XD0;X4Y3/XD0/D0;1;X10Y3/Q3;;1;X10Y3/W800;X10Y3/W800/Q3;1;X2Y3/W800;X2Y3/W800/W808;1;X5Y3/N230;X5Y3/N230/E808;1;X5Y3/C3;X5Y3/C3/N230;1",
            "hdlname": "ws2812 color",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:76.23-76.28"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F[17]": {
          "hide_name": 0,
          "bits": [ 9316 ] ,
          "attributes": {
            "ROUTING": "X10Y2/F6;;1;X10Y2/SN10;X10Y2/SN10/F6;1;X10Y3/B3;X10Y3/B3/S111;1;X10Y3/XD3;X10Y3/XD3/B3;1"
          }
        },
        "color[19]": {
          "hide_name": 0,
          "bits": [ 9311 ] ,
          "attributes": {
            "ROUTING": "X10Y3/S220;X10Y3/S220/Q2;1;X10Y3/C4;X10Y3/C4/S220;1;X10Y3/XD4;X10Y3/XD4/C4;1;X10Y3/Q2;;1;X10Y3/W810;X10Y3/W810/Q2;1;X2Y3/W810;X2Y3/W810/W818;1;X5Y3/W130;X5Y3/W130/E818;1;X5Y3/N270;X5Y3/N270/W130;1;X5Y3/D7;X5Y3/D7/N270;1",
            "hdlname": "ws2812 color",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:76.23-76.28"
          }
        },
        "ws2812.tick_counter_DFFRE_Q_3_D_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM_MUX2_LUT5_O_S0_LUT4_F_I2_LUT2_I1_F[19]": {
          "hide_name": 0,
          "bits": [ 9309 ] ,
          "attributes": {
            "ROUTING": "X10Y3/F2;;1;X10Y3/XD2;X10Y3/XD2/F2;1"
          }
        },
        "rdy": {
          "hide_name": 0,
          "bits": [ 9304 ] ,
          "attributes": {
            "ROUTING": "X10Y1/CLK1;X10Y1/CLK1/N241;1;X4Y3/E240;X4Y3/E240/N241;1;X6Y3/E250;X6Y3/E250/E242;1;X7Y3/X04;X7Y3/X04/E251;1;X7Y3/D6;X7Y3/D6/X04;1;X6Y5/E200;X6Y5/E200/N804;1;X8Y5/N200;X8Y5/N200/E202;1;X8Y3/X03;X8Y3/X03/N202;1;X8Y3/CLK2;X8Y3/CLK2/X03;1;X7Y1/S200;X7Y1/S200/E201;1;X7Y3/C7;X7Y3/C7/S202;1;X11Y2/CLK1;X11Y2/CLK1/E241;1;X10Y3/CLK2;X10Y3/CLK2/S241;1;X10Y2/S240;X10Y2/S240/E242;1;X10Y2/E240;X10Y2/E240/E242;1;X11Y2/CLK0;X11Y2/CLK0/E241;1;X1Y1/CLK2;X1Y1/CLK2/X04;1;X10Y2/N240;X10Y2/N240/E242;1;X10Y1/E240;X10Y1/E240/N241;1;X11Y1/CLK1;X11Y1/CLK1/E241;1;X10Y1/S200;X10Y1/S200/E202;1;X10Y3/X01;X10Y3/X01/S202;1;X10Y3/CLK1;X10Y3/CLK1/X01;1;X4Y2/E240;X4Y2/E240/N242;1;X6Y2/E240;X6Y2/E240/E242;1;X8Y2/E240;X8Y2/E240/E242;1;X10Y2/CLK1;X10Y2/CLK1/E242;1;X8Y1/E240;X8Y1/E240/E242;1;X10Y1/CLK0;X10Y1/CLK0/E242;1;X8Y1/D3;X8Y1/D3/E202;1;X4Y1/E240;X4Y1/E240/N241;1;X6Y1/E240;X6Y1/E240/E242;1;X8Y1/C2;X8Y1/C2/E242;1;X4Y2/N240;X4Y2/N240/N242;1;X4Y1/CLK2;X4Y1/CLK2/N241;1;X10Y1/X01;X10Y1/X01/E202;1;X10Y1/CLK2;X10Y1/CLK2/X01;1;X3Y13/W100;X3Y13/W100/Q5;1;X2Y13/N240;X2Y13/N240/W101;1;X2Y11/N250;X2Y11/N250/N242;1;X2Y9/N200;X2Y9/N200/N252;1;X2Y7/N210;X2Y7/N210/N202;1;X2Y5/N210;X2Y5/N210/N212;1;X2Y3/W210;X2Y3/W210/N212;1;X1Y3/N210;X1Y3/N210/W211;1;X1Y1/X04;X1Y1/X04/N212;1;X1Y1/CLK1;X1Y1/CLK1/X04;1;X4Y13/N800;X4Y13/N800/E101;1;X4Y5/N100;X4Y5/N100/N808;1;X4Y4/N240;X4Y4/N240/N101;1;X4Y3/CLK0;X4Y3/CLK0/N241;1;X3Y13/Q5;;1;X3Y13/E100;X3Y13/E100/Q5;1;X4Y13/E200;X4Y13/E200/E101;1;X6Y13/N200;X6Y13/N200/E202;1;X6Y11/N200;X6Y11/N200/N202;1;X6Y9/N800;X6Y9/N800/N202;1;X6Y1/E200;X6Y1/E200/N808;1;X8Y1/E200;X8Y1/E200/E202;1;X10Y1/E200;X10Y1/E200/E202;1;X11Y1/X01;X11Y1/X01/E201;1;X11Y1/CLK2;X11Y1/CLK2/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "ws2812 set"
          }
        },
        "lfsr.reset": {
          "hide_name": 0,
          "bits": [ 9300 ] ,
          "attributes": {
            "ROUTING": "X10Y5/N250;X10Y5/N250/N242;1;X10Y3/X06;X10Y3/X06/N252;1;X10Y3/LSR2;X10Y3/LSR2/X06;1;X3Y6/LSR0;X3Y6/LSR0/X08;1;X4Y7/N240;X4Y7/N240/W241;1;X4Y6/X05;X4Y6/X05/N241;1;X4Y6/LSR1;X4Y6/LSR1/X05;1;X8Y7/N830;X8Y7/N830/N252;1;X8Y3/W250;X8Y3/W250/N834;1;X6Y3/W250;X6Y3/W250/W252;1;X5Y3/X08;X5Y3/X08/W251;1;X5Y3/LSR2;X5Y3/LSR2/X08;1;X8Y11/LSR1;X8Y11/LSR1/X08;1;X3Y6/W240;X3Y6/W240/N241;1;X2Y6/X07;X2Y6/X07/W241;1;X2Y6/LSR2;X2Y6/LSR2/X07;1;X10Y2/LSR2;X10Y2/LSR2/X08;1;X4Y6/W270;X4Y6/W270/W272;1;X3Y6/X08;X3Y6/X08/W271;1;X3Y6/LSR1;X3Y6/LSR1/X08;1;X7Y4/LSR1;X7Y4/LSR1/X08;1;X6Y6/LSR0;X6Y6/LSR0/N271;1;X3Y5/S230;X3Y5/S230/W804;1;X3Y6/E230;X3Y6/E230/S231;1;X5Y6/X06;X5Y6/X06/E232;1;X5Y6/LSR2;X5Y6/LSR2/X06;1;X11Y2/LSR0;X11Y2/LSR0/S271;1;X3Y3/X07;X3Y3/X07/S201;1;X3Y3/LSR2;X3Y3/LSR2/X07;1;X7Y11/S200;X7Y11/S200/W202;1;X7Y13/W200;X7Y13/W200/S202;1;X5Y13/W800;X5Y13/W800/W202;1;X2Y13/E200;X2Y13/E200/E808;1;X3Y13/X05;X3Y13/X05/E201;1;X3Y13/LSR2;X3Y13/LSR2/X05;1;X7Y1/S230;X7Y1/S230/N808;1;X7Y3/A7;X7Y3/A7/S232;1;X6Y5/N270;X6Y5/N270/N272;1;X6Y3/N270;X6Y3/N270/N272;1;X6Y2/W270;X6Y2/W270/N271;1;X4Y2/N270;X4Y2/N270/W272;1;X4Y1/LSR2;X4Y1/LSR2/N271;1;X9Y11/W250;X9Y11/W250/W242;1;X8Y11/X08;X8Y11/X08/W251;1;X8Y11/LSR2;X8Y11/LSR2/X08;1;X10Y1/X08;X10Y1/X08/W271;1;X10Y1/LSR0;X10Y1/LSR0/X08;1;X3Y7/N240;X3Y7/N240/W242;1;X10Y5/S270;X10Y5/S270/W271;1;X10Y6/LSR1;X10Y6/LSR1/S271;1;X7Y9/W130;X7Y9/W130/W818;1;X6Y9/N270;X6Y9/N270/W131;1;X6Y7/N270;X6Y7/N270/N272;1;X6Y6/LSR1;X6Y6/LSR1/N271;1;X7Y3/W200;X7Y3/W200/W202;1;X7Y3/A6;X7Y3/A6/W200;1;X7Y9/N800;X7Y9/N800/N202;1;X7Y5/W800;X7Y5/W800/N804;1;X3Y5/N800;X3Y5/N800/W804;1;X3Y2/S200;X3Y2/S200/S808;1;X3Y4/X05;X3Y4/X05/S202;1;X3Y4/LSR0;X3Y4/LSR0/X05;1;X7Y4/A5;X7Y4/A5/N211;1;X9Y5/N210;X9Y5/N210/W212;1;X9Y4/X08;X9Y4/X08/N211;1;X9Y4/LSR1;X9Y4/LSR1/X08;1;X11Y1/W820;X11Y1/W820/N828;1;X3Y1/W240;X3Y1/W240/W828;1;X1Y1/X07;X1Y1/X07/W242;1;X1Y1/LSR2;X1Y1/LSR2/X07;1;X7Y1/N820;X7Y1/N820/N242;1;X7Y2/E270;X7Y2/E270/S824;1;X8Y2/N270;X8Y2/N270/E271;1;X8Y1/A3;X8Y1/A3/N271;1;X9Y3/W200;X9Y3/W200/N202;1;X7Y3/W800;X7Y3/W800/W202;1;X0Y3/W130;X0Y3/W130/E808;1;X0Y3/W270;X0Y3/W270/W130;1;X1Y3/LSR1;X1Y3/LSR1/E272;1;X6Y3/N210;X6Y3/N210/W211;1;X6Y2/W210;X6Y2/W210/N211;1;X5Y2/LSR2;X5Y2/LSR2/W211;1;X7Y11/N200;X7Y11/N200/W202;1;X7Y10/W200;X7Y10/W200/N201;1;X6Y10/N200;X6Y10/N200/W201;1;X6Y8/N200;X6Y8/N200/N202;1;X6Y6/X07;X6Y6/X07/N202;1;X6Y6/LSR2;X6Y6/LSR2/X07;1;X7Y5/N270;X7Y5/N270/W271;1;X7Y4/LSR2;X7Y4/LSR2/N271;1;X9Y11/W200;X9Y11/W200/W252;1;X11Y1/LSR1;X11Y1/LSR1/X05;1;X11Y1/W270;X11Y1/W270/N828;1;X8Y11/N240;X8Y11/N240/W241;1;X8Y9/N820;X8Y9/N820/N242;1;X8Y1/N130;X8Y1/N130/N828;1;X8Y1/A2;X8Y1/A2/N130;1;X11Y5/W210;X11Y5/W210/N814;1;X10Y5/LSR0;X10Y5/LSR0/W211;1;X11Y1/N100;X11Y1/N100/N818;1;X11Y0/N200;X11Y0/N200/N101;1;X11Y1/X05;X11Y1/X05/S202;1;X11Y1/LSR2;X11Y1/LSR2/X05;1;X10Y1/LSR1;X10Y1/LSR1/W211;1;X9Y5/W820;X9Y5/W820/W272;1;X5Y5/N270;X5Y5/N270/W824;1;X5Y4/LSR2;X5Y4/LSR2/N271;1;X7Y7/W210;X7Y7/W210/N212;1;X5Y7/W240;X5Y7/W240/W212;1;X3Y7/W250;X3Y7/W250/W242;1;X1Y7/N250;X1Y7/N250/W252;1;X1Y6/X06;X1Y6/X06/N251;1;X1Y6/LSR1;X1Y6/LSR1/X06;1;X10Y4/LSR2;X10Y4/LSR2/N271;1;X11Y11/N240;X11Y11/N240/W242;1;X11Y9/N820;X11Y9/N820/N242;1;X11Y1/S270;X11Y1/S270/N828;1;X11Y2/LSR1;X11Y2/LSR1/S271;1;X7Y3/N240;X7Y3/N240/N212;1;X7Y1/W240;X7Y1/W240/N242;1;X5Y1/W250;X5Y1/W250/W242;1;X3Y1/W250;X3Y1/W250/W252;1;X1Y1/X08;X1Y1/X08/W252;1;X1Y1/LSR1;X1Y1/LSR1/X08;1;X9Y6/W200;X9Y6/W200/N201;1;X7Y6/W800;X7Y6/W800/W202;1;X0Y6/W200;X0Y6/W200/E808;1;X1Y6/X05;X1Y6/X05/E202;1;X1Y6/LSR2;X1Y6/LSR2/X05;1;X8Y11/N250;X8Y11/N250/W251;1;X9Y5/X07;X9Y5/X07/N202;1;X9Y5/LSR2;X9Y5/LSR2/X07;1;X6Y6/W270;X6Y6/W270/N271;1;X4Y6/X08;X4Y6/X08/W272;1;X8Y3/LSR2;X8Y3/LSR2/E211;1;X4Y6/X06;X4Y6/X06/E231;1;X4Y6/LSR0;X4Y6/LSR0/X06;1;X8Y9/N250;X8Y9/N250/N252;1;X5Y3/S210;X5Y3/S210/W212;1;X5Y4/X08;X5Y4/X08/S211;1;X5Y4/LSR0;X5Y4/LSR0/X08;1;X10Y11/N240;X10Y11/N240/W241;1;X10Y9/N240;X10Y9/N240/N242;1;X10Y7/N240;X10Y7/N240/N242;1;X10Y6/X05;X10Y6/X05/N241;1;X10Y6/LSR0;X10Y6/LSR0/X05;1;X10Y2/X08;X10Y2/X08/S211;1;X10Y2/LSR1;X10Y2/LSR1/X08;1;X6Y4/LSR1;X6Y4/LSR1/N271;1;X7Y6/W210;X7Y6/W210/W202;1;X11Y5/W270;X11Y5/W270/N824;1;X10Y5/N270;X10Y5/N270/W271;1;X4Y3/LSR1;X4Y3/LSR1/W211;1;X10Y1/S210;X10Y1/S210/W211;1;X10Y3/X08;X10Y3/X08/S212;1;X10Y3/LSR1;X10Y3/LSR1/X08;1;X9Y11/N240;X9Y11/N240/W242;1;X9Y9/N250;X9Y9/N250/N242;1;X9Y7/N200;X9Y7/N200/N252;1;X9Y5/N200;X9Y5/N200/N202;1;X5Y5/S240;X5Y5/S240/W824;1;X5Y6/W240;X5Y6/W240/S241;1;X5Y11/N240;X5Y11/N240/W242;1;X5Y9/N240;X5Y9/N240/N242;1;X5Y7/N240;X5Y7/N240/N242;1;X5Y6/X05;X5Y6/X05/N241;1;X5Y6/LSR1;X5Y6/LSR1/X05;1;X3Y4/X08;X3Y4/X08/S211;1;X3Y4/LSR1;X3Y4/LSR1/X08;1;X7Y11/W240;X7Y11/W240/W242;1;X9Y4/LSR2;X9Y4/LSR2/E212;1;X3Y6/X07;X3Y6/X07/W242;1;X3Y6/LSR2;X3Y6/LSR2/X07;1;X4Y6/LSR2;X4Y6/LSR2/X08;1;X11Y11/W250;X11Y11/W250/W242;1;X7Y4/X08;X7Y4/X08/N211;1;X27Y11/W800;X27Y11/W800/N808;1;X19Y11/W200;X19Y11/W200/W808;1;X17Y11/W200;X17Y11/W200/W202;1;X15Y11/W210;X15Y11/W210/W202;1;X13Y11/W240;X13Y11/W240/W212;1;X11Y11/W240;X11Y11/W240/W242;1;X9Y11/W240;X9Y11/W240/W242;1;X3Y3/W210;X3Y3/W210/W212;1;X1Y3/LSR0;X1Y3/LSR0/W212;1;X2Y4/LSR2;X2Y4/LSR2/W211;1;X11Y9/N810;X11Y9/N810/W814;1;X11Y1/W210;X11Y1/W210/N818;1;X10Y1/LSR2;X10Y1/LSR2/W211;1;X7Y4/E210;X7Y4/E210/N211;1;X9Y4/LSR0;X9Y4/LSR0/E212;1;X4Y3/LSR2;X4Y3/LSR2/W211;1;X7Y5/N210;X7Y5/N210/N212;1;X7Y4/W210;X7Y4/W210/N211;1;X5Y4/LSR1;X5Y4/LSR1/W212;1;X6Y3/S210;X6Y3/S210/W211;1;X6Y4/X08;X6Y4/X08/S211;1;X6Y4/LSR2;X6Y4/LSR2/X08;1;X3Y3/S210;X3Y3/S210/W212;1;X3Y4/W210;X3Y4/W210/S211;1;X2Y4/LSR1;X2Y4/LSR1/W211;1;X7Y7/N210;X7Y7/N210/N212;1;X5Y6/LSR0;X5Y6/LSR0/W212;1;X8Y5/W270;X8Y5/W270/N824;1;X7Y3/E210;X7Y3/E210/N814;1;X8Y3/LSR1;X8Y3/LSR1/E211;1;X55Y29/Q6;;1;X55Y29/W260;X55Y29/W260/Q6;1;X53Y29/W830;X53Y29/W830/W262;1;X45Y29/W250;X45Y29/W250/W838;1;X43Y29/N250;X43Y29/N250/W252;1;X43Y27/N830;X43Y27/N830/N252;1;X43Y19/W250;X43Y19/W250/N838;1;X41Y19/W250;X41Y19/W250/W252;1;X39Y19/W250;X39Y19/W250/W252;1;X37Y19/W200;X37Y19/W200/W252;1;X35Y19/W800;X35Y19/W800/W202;1;X27Y19/N800;X27Y19/N800/W808;1;X27Y11/N230;X27Y11/N230/N808;1;X27Y9/W230;X27Y9/W230/N232;1;X25Y9/W230;X25Y9/W230/W232;1;X23Y9/W800;X23Y9/W800/W232;1;X15Y9/W810;X15Y9/W810/W808;1;X7Y9/N210;X7Y9/N210/W818;1;X7Y7/N810;X7Y7/N810/N212;1;X7Y3/W210;X7Y3/W210/N814;1;X5Y3/W210;X5Y3/W210/W212;1;X4Y3/LSR0;X4Y3/LSR0/W211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "ws2812 rst"
          }
        },
        "led0": {
          "hide_name": 0,
          "bits": [ 9201 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:3.17-3.21"
          }
        },
        "pwm.op_pin": {
          "hide_name": 0,
          "bits": [ 9297 ] ,
          "attributes": {
            "ROUTING": "X1Y13/Q2;;1;X1Y13/S220;X1Y13/S220/Q2;1;X1Y15/S220;X1Y15/S220/S222;1;X1Y17/S230;X1Y17/S230/S222;1;X1Y19/S230;X1Y19/S230/S232;1;X1Y21/S260;X1Y21/S260/S232;1;X1Y23/S260;X1Y23/S260/S262;1;X1Y25/S270;X1Y25/S270/S262;1;X1Y27/S270;X1Y27/S270/S272;1;X1Y29/W270;X1Y29/W270/S272;1;X0Y29/S270;X0Y29/S270/W271;1;X0Y31/S270;X0Y31/S270/S272;1;X0Y33/S820;X0Y33/S820/S272;1;X0Y41/S830;X0Y41/S830/S828;1;X0Y49/S100;X0Y49/S100/S838;1;X0Y50/W200;X0Y50/W200/S101;1;X0Y50/D1;X0Y50/D1/E201;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:204.16-204.22",
            "hdlname": "pwm op_pin"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 12566 ] ,
          "attributes": {
            "ROUTING": "X8Y2/N210;X8Y2/N210/VSS;1;X8Y2/A2;X8Y2/A2/N210;1;X7Y1/D3;X7Y1/D3/S270;1;X2Y7/D3;X2Y7/D3/X06;1;X8Y7/D5;X8Y7/D5/N242;1;X6Y7/A0;X6Y7/A0/N251;1;X5Y7/D1;X5Y7/D1/N222;1;X2Y7/D4;X2Y7/D4/W270;1;X1Y13/S250;X1Y13/S250/VSS;1;X1Y13/B2;X1Y13/B2/S250;1;X1Y13/XD2;X1Y13/XD2/B2;1;X4Y7/A1;X4Y7/A1/E271;1;X8Y4/D3;X8Y4/D3/S270;1;X8Y4/A1;X8Y4/A1/X02;1;X5Y4/A2;X5Y4/A2/N210;1;X1Y6/A4;X1Y6/A4/W210;1;X8Y8/A5;X8Y8/A5/W210;1;X9Y8/X06;X9Y8/X06/S271;1;X9Y8/A5;X9Y8/A5/X06;1;X4Y7/A4;X4Y7/A4/W210;1;X10Y8/A1;X10Y8/A1/E210;1;X6Y4/A0;X6Y4/A0/E210;1;X11Y7/D0;X11Y7/D0/E270;1;X9Y3/A4;X9Y3/A4/X06;1;X9Y3/A5;X9Y3/A5/X06;1;X8Y7/D4;X8Y7/D4/N242;1;X8Y8/A3;X8Y8/A3/S271;1;X7Y8/A5;X7Y8/A5/X06;1;X8Y9/N240;X8Y9/N240/VSS;1;X3Y7/A0;X3Y7/A0/E210;1;X7Y7/D4;X7Y7/D4/X04;1;X2Y7/D2;X2Y7/D2/X06;1;X5Y2/S270;X5Y2/S270/VSS;1;X5Y2/D2;X5Y2/D2/S270;1;X7Y3/A4;X7Y3/A4/S211;1;X6Y8/A2;X6Y8/A2/N210;1;X7Y3/A2;X7Y3/A2/N210;1;X9Y7/D2;X9Y7/D2/S270;1;X3Y7/A4;X3Y7/A4/W210;1;X7Y7/D3;X7Y7/D3/S270;1;X6Y7/D1;X6Y7/D1/E270;1;X7Y1/N210;X7Y1/N210/VSS;1;X7Y1/A2;X7Y1/A2/N210;1;X4Y6/A2;X4Y6/A2/N210;1;X9Y8/A2;X9Y8/A2/N210;1;X6Y8/N250;X6Y8/N250/VSS;1;X6Y7/A1;X6Y7/A1/N251;1;X7Y7/D5;X7Y7/D5/X04;1;X3Y7/A3;X3Y7/A3/N210;1;X7Y1/D4;X7Y1/D4/S261;1;X5Y6/A0;X5Y6/A0/X02;1;X1Y6/A2;X1Y6/A2/N210;1;X4Y6/A0;X4Y6/A0/E210;1;X5Y7/D4;X5Y7/D4/W270;1;X2Y4/W210;X2Y4/W210/VSS;1;X2Y4/A4;X2Y4/A4/W210;1;X5Y4/N210;X5Y4/N210/VSS;1;X5Y4/A3;X5Y4/A3/N210;1;X4Y7/W210;X4Y7/W210/VSS;1;X4Y7/A5;X4Y7/A5/W210;1;X8Y2/W270;X8Y2/W270/VSS;1;X8Y2/D4;X8Y2/D4/W270;1;X8Y4/E270;X8Y4/E270/VSS;1;X8Y4/D1;X8Y4/D1/E270;1;X10Y8/E210;X10Y8/E210/VSS;1;X10Y8/A0;X10Y8/A0/E210;1;X5Y4/A4;X5Y4/A4/W210;1;X3Y6/A1;X3Y6/A1/X02;1;X9Y7/D1;X9Y7/D1/E270;1;X3Y7/D4;X3Y7/D4/W270;1;X4Y4/A0;X4Y4/A0/E251;1;X6Y4/E210;X6Y4/E210/VSS;1;X6Y4/A1;X6Y4/A1/E210;1;X7Y0/S260;X7Y0/S260/VSS;1;X7Y1/D5;X7Y1/D5/S261;1;X4Y6/A3;X4Y6/A3/N210;1;X8Y8/A2;X8Y8/A2/S271;1;X9Y7/E270;X9Y7/E270/VSS;1;X9Y7/D0;X9Y7/D0/E270;1;X7Y8/X06;X7Y8/X06/S271;1;X7Y8/A4;X7Y8/A4/X06;1;X9Y3/A3;X9Y3/A3/N210;1;X11Y8/A0;X11Y8/A0/E210;1;X5Y7/A4;X5Y7/A4/W271;1;X6Y7/D2;X6Y7/D2/S270;1;X1Y6/W210;X1Y6/W210/VSS;1;X1Y6/A5;X1Y6/A5/W210;1;X8Y2/D2;X8Y2/D2/S270;1;X7Y8/A1;X7Y8/A1/S271;1;X3Y4/A2;X3Y4/A2/N210;1;X4Y7/D0;X4Y7/D0/X06;1;X6Y7/S230;X6Y7/S230/VSS;1;X6Y8/A5;X6Y8/A5/S231;1;X8Y4/A3;X8Y4/A3/N210;1;X3Y4/A5;X3Y4/A5/N231;1;X4Y7/X06;X4Y7/X06/E211;1;X4Y7/D1;X4Y7/D1/X06;1;X9Y8/A1;X9Y8/A1/E210;1;X10Y8/A3;X10Y8/A3/N210;1;X1Y7/A5;X1Y7/A5/W271;1;X4Y7/X02;X4Y7/X02/E211;1;X4Y7/D4;X4Y7/D4/X02;1;X2Y6/A4;X2Y6/A4/W210;1;X3Y6/A3;X3Y6/A3/N210;1;X6Y7/N210;X6Y7/N210/VSS;1;X6Y7/A2;X6Y7/A2/N210;1;X11Y8/N210;X11Y8/N210/VSS;1;X11Y8/A2;X11Y8/A2/N210;1;X8Y7/D0;X8Y7/D0/E270;1;X5Y7/A5;X5Y7/A5/W271;1;X8Y8/W210;X8Y8/W210/VSS;1;X8Y8/A4;X8Y8/A4/W210;1;X5Y6/X02;X5Y6/X02/E211;1;X5Y6/A1;X5Y6/A1/X02;1;X2Y6/A2;X2Y6/A2/N210;1;X1Y7/A1;X1Y7/A1/W271;1;X9Y7/S270;X9Y7/S270/VSS;1;X9Y7/D3;X9Y7/D3/S270;1;X2Y4/A2;X2Y4/A2/N210;1;X3Y7/D0;X3Y7/D0/E270;1;X12Y7/D2;X12Y7/D2/S270;1;X1Y7/N210;X1Y7/N210/VSS;1;X1Y7/A3;X1Y7/A3/N210;1;X3Y6/X02;X3Y6/X02/N211;1;X3Y6/A0;X3Y6/A0/X02;1;X7Y8/A0;X7Y8/A0/S271;1;X3Y7/D2;X3Y7/D2/S270;1;X2Y6/A0;X2Y6/A0/X02;1;X11Y8/W250;X11Y8/W250/VSS;1;X10Y8/A5;X10Y8/A5/W251;1;X4Y7/D5;X4Y7/D5/X02;1;X10Y8/A4;X10Y8/A4/W251;1;X10Y7/D0;X10Y7/D0/E270;1;X1Y7/D5;X1Y7/D5/W270;1;X2Y6/X02;X2Y6/X02/W211;1;X2Y6/A1;X2Y6/A1/X02;1;X5Y7/W270;X5Y7/W270/VSS;1;X5Y7/D5;X5Y7/D5/W270;1;X5Y7/A3;X5Y7/A3/W271;1;X7Y1/S270;X7Y1/S270/VSS;1;X7Y1/D2;X7Y1/D2/S270;1;X8Y2/E270;X8Y2/E270/VSS;1;X8Y2/D1;X8Y2/D1/E270;1;X9Y7/D5;X9Y7/D5/W270;1;X5Y6/A4;X5Y6/A4/W210;1;X11Y9/N240;X11Y9/N240/VSS;1;X11Y7/D4;X11Y7/D4/N242;1;X10Y7/E270;X10Y7/E270/VSS;1;X10Y7/D1;X10Y7/D1/E270;1;X7Y8/A2;X7Y8/A2/N210;1;X1Y7/D2;X1Y7/D2/S270;1;X5Y6/W210;X5Y6/W210/VSS;1;X5Y6/A5;X5Y6/A5/W210;1;X3Y7/S270;X3Y7/S270/VSS;1;X3Y7/D3;X3Y7/D3/S270;1;X4Y6/E210;X4Y6/E210/VSS;1;X4Y6/A1;X4Y6/A1/E210;1;X3Y4/E250;X3Y4/E250/VSS;1;X4Y4/A1;X4Y4/A1/E251;1;X5Y9/N220;X5Y9/N220/VSS;1;X5Y7/D0;X5Y7/D0/N222;1;X7Y1/A5;X7Y1/A5/E251;1;X4Y7/A2;X4Y7/A2/N210;1;X5Y4/A0;X5Y4/A0/E210;1;X7Y2/S210;X7Y2/S210/VSS;1;X7Y3/A5;X7Y3/A5/S211;1;X10Y7/D5;X10Y7/D5/W270;1;X7Y7/S270;X7Y7/S270/VSS;1;X7Y7/D2;X7Y7/D2/S270;1;X5Y2/E270;X5Y2/E270/VSS;1;X5Y2/D1;X5Y2/D1/E270;1;X7Y1/A4;X7Y1/A4/E251;1;X7Y7/X04;X7Y7/X04/E271;1;X11Y7/D5;X11Y7/D5/N242;1;X9Y3/X06;X9Y3/X06/E211;1;X7Y8/N210;X7Y8/N210/VSS;1;X7Y8/A3;X7Y8/A3/N210;1;X4Y4/A2;X4Y4/A2/N210;1;X6Y8/A4;X6Y8/A4/S231;1;X8Y7/D3;X8Y7/D3/S270;1;X10Y8/A2;X10Y8/A2/N210;1;X3Y7/N210;X3Y7/N210/VSS;1;X3Y7/A2;X3Y7/A2/N210;1;X4Y4/W210;X4Y4/W210/VSS;1;X4Y4/A4;X4Y4/A4/W210;1;X6Y6/E210;X6Y6/E210/VSS;1;X6Y6/A0;X6Y6/A0/E210;1;X6Y6/N210;X6Y6/N210/VSS;1;X6Y6/A2;X6Y6/A2/N210;1;X6Y7/W270;X6Y7/W270/VSS;1;X5Y7/A2;X5Y7/A2/W271;1;X3Y6/W210;X3Y6/W210/VSS;1;X3Y6/A5;X3Y6/A5/W210;1;X9Y8/E210;X9Y8/E210/VSS;1;X9Y8/A0;X9Y8/A0/E210;1;X3Y7/W210;X3Y7/W210/VSS;1;X3Y7/A5;X3Y7/A5/W210;1;X7Y4/E230;X7Y4/E230/VSS;1;X8Y4/X02;X8Y4/X02/E231;1;X8Y4/D4;X8Y4/D4/X02;1;X4Y6/A4;X4Y6/A4/W210;1;X11Y8/E210;X11Y8/E210/VSS;1;X11Y8/A1;X11Y8/A1/E210;1;X12Y7/S270;X12Y7/S270/VSS;1;X6Y7/S270;X6Y7/S270/VSS;1;X8Y7/E270;X8Y7/E270/VSS;1;X8Y7/D1;X8Y7/D1/E270;1;X3Y5/N230;X3Y5/N230/VSS;1;X3Y4/A4;X3Y4/A4/N231;1;X8Y4/S270;X8Y4/S270/VSS;1;X8Y4/D2;X8Y4/D2/S270;1;X2Y7/W210;X2Y7/W210/VSS;1;X2Y7/A5;X2Y7/A5/W210;1;X5Y4/W210;X5Y4/W210/VSS;1;X5Y4/A5;X5Y4/A5/W210;1;X2Y6/N210;X2Y6/N210/VSS;1;X2Y6/A3;X2Y6/A3/N210;1;X2Y7/D1;X2Y7/D1/E270;1;X3Y6/N210;X3Y6/N210/VSS;1;X3Y6/A2;X3Y6/A2/N210;1;X1Y7/S270;X1Y7/S270/VSS;1;X1Y7/D3;X1Y7/D3/S270;1;X11Y7/E270;X11Y7/E270/VSS;1;X11Y7/D1;X11Y7/D1/E270;1;X8Y8/A0;X8Y8/A0/E210;1;X8Y7/S270;X8Y7/S270/VSS;1;X8Y7/D2;X8Y7/D2/S270;1;X6Y6/A1;X6Y6/A1/E210;1;X4Y7/D3;X4Y7/D3/S270;1;X5Y7/D3;X5Y7/D3/S270;1;X8Y3/E210;X8Y3/E210/VSS;1;X8Y3/A0;X8Y3/A0/E210;1;X8Y4/N210;X8Y4/N210/VSS;1;X8Y4/A2;X8Y4/A2/N210;1;X2Y6/W210;X2Y6/W210/VSS;1;X2Y6/A5;X2Y6/A5/W210;1;X11Y7/D3;X11Y7/D3/S270;1;X6Y1/E250;X6Y1/E250/VSS;1;X4Y4/A5;X4Y4/A5/W210;1;X1Y6/N210;X1Y6/N210/VSS;1;X1Y6/A3;X1Y6/A3/N210;1;X5Y7/A1;X5Y7/A1/E210;1;X1Y7/E270;X1Y7/E270/VSS;1;X1Y7/D1;X1Y7/D1/E270;1;X2Y7/W270;X2Y7/W270/VSS;1;X2Y7/D5;X2Y7/D5/W270;1;X5Y4/E210;X5Y4/E210/VSS;1;X5Y4/A1;X5Y4/A1/E210;1;X10Y7/D2;X10Y7/D2/S270;1;X10Y7/S270;X10Y7/S270/VSS;1;X10Y7/D3;X10Y7/D3/S270;1;X8Y2/E210;X8Y2/E210/VSS;1;X8Y2/A1;X8Y2/A1/E210;1;X10Y8/N210;X10Y8/N210/VSS;1;X2Y4/A5;X2Y4/A5/W210;1;X8Y8/E210;X8Y8/E210/VSS;1;X8Y8/A1;X8Y8/A1/E210;1;X10Y7/W270;X10Y7/W270/VSS;1;X10Y7/D4;X10Y7/D4/W270;1;X6Y7/E270;X6Y7/E270/VSS;1;X6Y7/D0;X6Y7/D0/E270;1;X10Y3/E210;X10Y3/E210/VSS;1;X10Y3/A0;X10Y3/A0/E210;1;X1Y7/A2;X1Y7/A2/N210;1;X4Y6/N210;X4Y6/N210/VSS;1;X3Y6/A4;X3Y6/A4/W210;1;X4Y7/A0;X4Y7/A0/W271;1;X9Y8/A4;X9Y8/A4/X06;1;X7Y1/E210;X7Y1/E210/VSS;1;X7Y1/A1;X7Y1/A1/E210;1;X12Y7/D0;X12Y7/D0/E270;1;X4Y7/S270;X4Y7/S270/VSS;1;X4Y7/D2;X4Y7/D2/S270;1;X4Y4/N210;X4Y4/N210/VSS;1;X4Y4/A3;X4Y4/A3/N210;1;X9Y7/W270;X9Y7/W270/VSS;1;X9Y7/D4;X9Y7/D4/W270;1;X7Y1/E270;X7Y1/E270/VSS;1;X7Y1/D1;X7Y1/D1/E270;1;X4Y7/N210;X4Y7/N210/VSS;1;X4Y7/A3;X4Y7/A3/N210;1;X3Y7/W270;X3Y7/W270/VSS;1;X3Y7/D5;X3Y7/D5/W270;1;X5Y2/E210;X5Y2/E210/VSS;1;X5Y2/A1;X5Y2/A1/E210;1;X9Y3/N210;X9Y3/N210/VSS;1;X9Y3/A2;X9Y3/A2/N210;1;X8Y2/S270;X8Y2/S270/VSS;1;X8Y2/D3;X8Y2/D3/S270;1;X3Y4/A0;X3Y4/A0/E210;1;X2Y7/X06;X2Y7/X06/W211;1;X1Y7/W270;X1Y7/W270/VSS;1;X1Y7/D4;X1Y7/D4/W270;1;X6Y8/N210;X6Y8/N210/VSS;1;X6Y8/A3;X6Y8/A3/N210;1;X5Y7/E210;X5Y7/E210/VSS;1;X5Y7/A0;X5Y7/A0/E210;1;X2Y7/E270;X2Y7/E270/VSS;1;X2Y7/D0;X2Y7/D0/E270;1;X3Y7/E210;X3Y7/E210/VSS;1;X3Y7/A1;X3Y7/A1/E210;1;X5Y7/S270;X5Y7/S270/VSS;1;X5Y7/D2;X5Y7/D2/S270;1;X3Y7/E270;X3Y7/E270/VSS;1;X3Y7/D1;X3Y7/D1/E270;1;X11Y7/S270;X11Y7/S270/VSS;1;X11Y7/D2;X11Y7/D2/S270;1;X8Y2/W210;X8Y2/W210/VSS;1;X8Y2/A4;X8Y2/A4/W210;1;X3Y4/N210;X3Y4/N210/VSS;1;X3Y4/A3;X3Y4/A3/N210;1;X3Y4/E210;X3Y4/E210/VSS;1;X3Y4/A1;X3Y4/A1/E210;1;X5Y6/A3;X5Y6/A3/N210;1;X4Y6/W210;X4Y6/W210/VSS;1;X4Y6/A5;X4Y6/A5/W210;1;X5Y6/N210;X5Y6/N210/VSS;1;X5Y6/A2;X5Y6/A2/N210;1;X7Y3/N210;X7Y3/N210/VSS;1;X7Y3/A3;X7Y3/A3/N210;1;X2Y4/N210;X2Y4/N210/VSS;1;X2Y4/A3;X2Y4/A3/N210;1;X12Y7/E270;X12Y7/E270/VSS;1;X12Y7/D1;X12Y7/D1/E270;1;X9Y8/N210;X9Y8/N210/VSS;1;X9Y8/A3;X9Y8/A3/N210;1;X0Y0/VSS;;1;X7Y7/E270;X7Y7/E270/VSS;1;X7Y7/D1;X7Y7/D1/E270;1"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 12565 ] ,
          "attributes": {
            "ROUTING": "X8Y8/D2;X8Y8/D2/S270;1;X3Y4/C4;X3Y4/C4/S220;1;X6Y7/C0;X6Y7/C0/X04;1;X2Y4/C2;X2Y4/C2/X04;1;X1Y6/D2;X1Y6/D2/X08;1;X5Y4/C1;X5Y4/C1/N220;1;X10Y8/C4;X10Y8/C4/S220;1;X2Y7/C2;X2Y7/C2/W220;1;X3Y4/D5;X3Y4/D5/X04;1;X5Y4/C3;X5Y4/C3/S241;1;X9Y8/C0;X9Y8/C0/X04;1;X2Y4/D5;X2Y4/D5/X04;1;X7Y3/C2;X7Y3/C2/E241;1;X2Y6/D2;X2Y6/D2/N221;1;X50Y27/C4;X50Y27/C4/S220;1;X2Y4/D1;X2Y4/D1/X03;1;X8Y4/C3;X8Y4/C3/X04;1;X8Y8/D5;X8Y8/D5/N260;1;X8Y4/C0;X8Y4/C0/X04;1;X6Y4/D1;X6Y4/D1/W221;1;X6Y4/D0;X6Y4/D0/W221;1;X7Y3/C1;X7Y3/C1/N220;1;X9Y7/C1;X9Y7/C1/W241;1;X8Y7/C2;X8Y7/C2/X04;1;X12Y7/C1;X12Y7/C1/N220;1;X2Y6/D0;X2Y6/D0/E270;1;X1Y6/D1;X1Y6/D1/X08;1;X4Y6/C5;X4Y6/C5/E261;1;X2Y6/C0;X2Y6/C0/N220;1;X3Y6/D0;X3Y6/D0/E270;1;X7Y1/C0;X7Y1/C0/N220;1;X7Y8/C1;X7Y8/C1/X04;1;X8Y7/S220;X8Y7/S220/VCC;1;X8Y7/C4;X8Y7/C4/S220;1;X6Y3/E240;X6Y3/E240/VCC;1;X7Y3/C3;X7Y3/C3/E241;1;X7Y3/C0;X7Y3/C0/N220;1;X7Y3/D5;X7Y3/D5/N260;1;X4Y6/D0;X4Y6/D0/S221;1;X9Y8/D1;X9Y8/D1/S260;1;X5Y4/D4;X5Y4/D4/X07;1;X9Y3/D4;X9Y3/D4/N260;1;X4Y4/C1;X4Y4/C1/N220;1;X9Y8/C5;X9Y8/C5/S220;1;X5Y7/X04;X5Y7/X04/VCC;1;X5Y7/C2;X5Y7/C2/X04;1;X3Y4/C2;X3Y4/C2/X04;1;X2Y6/D5;X2Y6/D5/N260;1;X3Y6/D2;X3Y6/D2/E260;1;X4Y4/D3;X4Y4/D3/X08;1;X9Y8/D3;X9Y8/D3/E260;1;X5Y6/D2;X5Y6/D2/X08;1;X4Y4/C3;X4Y4/C3/W220;1;X9Y3/A1;X9Y3/A1/E271;1;X9Y7/C2;X9Y7/C2/W220;1;X4Y7/C3;X4Y7/C3/W220;1;X4Y6/C1;X4Y6/C1/X04;1;X8Y2/A3;X8Y2/A3/E200;1;X2Y7/A2;X2Y7/A2/X07;1;X3Y7/C3;X3Y7/C3/W220;1;X4Y4/N220;X4Y4/N220/VCC;1;X4Y4/C0;X4Y4/C0/N220;1;X8Y2/C1;X8Y2/C1/S261;1;X5Y4/D3;X5Y4/D3/S270;1;X7Y8/C4;X7Y8/C4/X08;1;X4Y4/D0;X4Y4/D0/X08;1;X6Y9/N250;X6Y9/N250/VCC;1;X6Y8/A1;X6Y8/A1/N251;1;X4Y6/S270;X4Y6/S270/VCC;1;X7Y7/C3;X7Y7/C3/W220;1;X3Y7/C0;X3Y7/C0/N220;1;X6Y7/C2;X6Y7/C2/X04;1;X6Y6/C0;X6Y6/C0/N220;1;X8Y3/E270;X8Y3/E270/VCC;1;X8Y3/D0;X8Y3/D0/E270;1;X3Y4/S220;X3Y4/S220/VCC;1;X3Y4/C5;X3Y4/C5/S220;1;X1Y6/C1;X1Y6/C1/X04;1;X9Y8/D5;X9Y8/D5/X04;1;X2Y6/C5;X2Y6/C5/N221;1;X10Y7/C3;X10Y7/C3/X04;1;X8Y8/C0;X8Y8/C0/E261;1;X5Y3/N240;X5Y3/N240/VCC;1;X5Y2/C2;X5Y2/C2/N241;1;X6Y8/C0;X6Y8/C0/X04;1;X3Y6/E260;X3Y6/E260/VCC;1;X3Y6/D3;X3Y6/D3/E260;1;X3Y6/D1;X3Y6/D1/E270;1;X2Y6/D3;X2Y6/D3/W221;1;X2Y6/D1;X2Y6/D1/E270;1;X7Y8/C3;X7Y8/C3/X04;1;X3Y7/C5;X3Y7/C5/S220;1;X7Y2/S270;X7Y2/S270/VCC;1;X7Y3/A1;X7Y3/A1/S271;1;X9Y7/S220;X9Y7/S220/VCC;1;X9Y7/C4;X9Y7/C4/S220;1;X5Y2/C1;X5Y2/C1/N220;1;X1Y7/C2;X1Y7/C2/W220;1;X6Y8/D4;X6Y8/D4/X07;1;X1Y6/C5;X1Y6/C5/X08;1;X4Y4/D5;X4Y4/D5/W270;1;X4Y4/D1;X4Y4/D1/X08;1;X8Y8/C2;X8Y8/C2/E261;1;X8Y8/C3;X8Y8/C3/E261;1;X8Y8/C1;X8Y8/C1/E261;1;X2Y7/A4;X2Y7/A4/X07;1;X6Y8/C4;X6Y8/C4/X08;1;X2Y7/W220;X2Y7/W220/VCC;1;X2Y7/C3;X2Y7/C3/W220;1;X2Y4/D4;X2Y4/D4/X04;1;X8Y8/D1;X8Y8/D1/E270;1;X8Y8/D0;X8Y8/D0/E270;1;X8Y8/D3;X8Y8/D3/S270;1;X10Y8/D0;X10Y8/D0/X03;1;X3Y6/C3;X3Y6/C3/W220;1;X7Y8/D4;X7Y8/D4/X04;1;X1Y7/C5;X1Y7/C5/X08;1;X3Y4/C0;X3Y4/C0/X04;1;X3Y6/D5;X3Y6/D5/W270;1;X3Y4/C3;X3Y4/C3/X04;1;X12Y7/C3;X12Y7/C3/W220;1;X7Y7/C1;X7Y7/C1/N220;1;X2Y4/X03;X2Y4/X03/VCC;1;X2Y4/A1;X2Y4/A1/X03;1;X8Y1/S260;X8Y1/S260/VCC;1;X8Y2/C0;X8Y2/C0/S261;1;X2Y7/C4;X2Y7/C4/S220;1;X5Y7/C1;X5Y7/C1/N220;1;X2Y6/C4;X2Y6/C4/E261;1;X10Y7/W240;X10Y7/W240/VCC;1;X6Y4/N220;X6Y4/N220/VCC;1;X6Y4/C0;X6Y4/C0/N220;1;X6Y8/C2;X6Y8/C2/W220;1;X4Y4/C4;X4Y4/C4/X08;1;X6Y8/D2;X6Y8/D2/X08;1;X7Y7/W220;X7Y7/W220/VCC;1;X7Y7/C2;X7Y7/C2/W220;1;X3Y6/C4;X3Y6/C4/N221;1;X7Y4/W220;X7Y4/W220/VCC;1;X3Y7/W220;X3Y7/W220/VCC;1;X3Y7/C2;X3Y7/C2/W220;1;X8Y2/C4;X8Y2/C4/X08;1;X5Y6/D5;X5Y6/D5/X04;1;X11Y8/X08;X11Y8/X08/VCC;1;X11Y8/D0;X11Y8/D0/X08;1;X7Y8/D0;X7Y8/D0/X08;1;X5Y2/N220;X5Y2/N220/VCC;1;X5Y2/C0;X5Y2/C0/N220;1;X2Y4/C4;X2Y4/C4/S220;1;X3Y4/D1;X3Y4/D1/X03;1;X5Y6/C4;X5Y6/C4/X08;1;X8Y7/C1;X8Y7/C1/X04;1;X3Y4/D3;X3Y4/D3/X03;1;X5Y4/N220;X5Y4/N220/VCC;1;X5Y4/C0;X5Y4/C0/N220;1;X6Y6/S270;X6Y6/S270/VCC;1;X6Y6/D2;X6Y6/D2/S270;1;X5Y4/S270;X5Y4/S270/VCC;1;X5Y4/D2;X5Y4/D2/S270;1;X8Y4/C2;X8Y4/C2/X04;1;X2Y6/C2;X2Y6/C2/W220;1;X9Y8/D0;X9Y8/D0/S260;1;X2Y7/C1;X2Y7/C1/N220;1;X4Y6/C3;X4Y6/C3/X04;1;X1Y7/C1;X1Y7/C1/N220;1;X10Y7/C5;X10Y7/C5/S220;1;X2Y4/C0;X2Y4/C0/X04;1;X7Y1/N220;X7Y1/N220/VCC;1;X6Y6/N220;X6Y6/N220/VCC;1;X6Y6/C1;X6Y6/C1/N220;1;X8Y2/X08;X8Y2/X08/VCC;1;X8Y2/C5;X8Y2/C5/X08;1;X7Y8/C2;X7Y8/C2/X04;1;X6Y4/C1;X6Y4/C1/N220;1;X4Y6/D3;X4Y6/D3/S270;1;X7Y1/C3;X7Y1/C3/W220;1;X11Y7/C1;X11Y7/C1/X04;1;X8Y3/E260;X8Y3/E260/VCC;1;X9Y3/C1;X9Y3/C1/E261;1;X7Y8/D2;X7Y8/D2/X08;1;X8Y2/C3;X8Y2/C3/W220;1;X2Y4/C3;X2Y4/C3/X04;1;X9Y8/C1;X9Y8/C1/X04;1;X3Y6/N220;X3Y6/N220/VCC;1;X3Y6/C1;X3Y6/C1/N220;1;X9Y3/C3;X9Y3/C3/W220;1;X1Y6/X08;X1Y6/X08/VCC;1;X1Y6/C4;X1Y6/C4/X08;1;X4Y7/C1;X4Y7/C1/W261;1;X9Y3/C4;X9Y3/C4/X08;1;X1Y6/C2;X1Y6/C2/X04;1;X4Y6/D4;X4Y6/D4/X04;1;X6Y6/D0;X6Y6/D0/E270;1;X5Y7/W260;X5Y7/W260/VCC;1;X4Y7/C0;X4Y7/C0/W261;1;X7Y3/C5;X7Y3/C5/S220;1;X10Y7/S220;X10Y7/S220/VCC;1;X10Y7/C4;X10Y7/C4/S220;1;X2Y7/X07;X2Y7/X07/VCC;1;X2Y7/A3;X2Y7/A3/X07;1;X5Y3/S240;X5Y3/S240/VCC;1;X5Y4/C2;X5Y4/C2/S241;1;X7Y1/W220;X7Y1/W220/VCC;1;X7Y1/C2;X7Y1/C2/W220;1;X10Y8/C2;X10Y8/C2/X04;1;X1Y7/N220;X1Y7/N220/VCC;1;X1Y7/C0;X1Y7/C0/N220;1;X6Y7/N260;X6Y7/N260/VCC;1;X6Y6/C2;X6Y6/C2/N261;1;X11Y8/C0;X11Y8/C0/X04;1;X7Y7/C5;X7Y7/C5/S220;1;X11Y7/C0;X11Y7/C0/X04;1;X5Y7/N220;X5Y7/N220/VCC;1;X5Y7/C0;X5Y7/C0/N220;1;X4Y7/C5;X4Y7/C5/X08;1;X7Y8/D1;X7Y8/D1/X08;1;X7Y8/E260;X7Y8/E260/VCC;1;X8Y8/C4;X8Y8/C4/S220;1;X10Y8/C0;X10Y8/C0/X04;1;X4Y6/D1;X4Y6/D1/S221;1;X10Y8/D3;X10Y8/D3/X03;1;X7Y3/S220;X7Y3/S220/VCC;1;X7Y3/C4;X7Y3/C4/S220;1;X8Y3/N220;X8Y3/N220/VCC;1;X8Y3/C0;X8Y3/C0/N220;1;X2Y6/N260;X2Y6/N260/VCC;1;X2Y6/D4;X2Y6/D4/N260;1;X10Y8/S220;X10Y8/S220/VCC;1;X10Y8/C5;X10Y8/C5/S220;1;X5Y6/D1;X5Y6/D1/X08;1;X8Y8/S220;X8Y8/S220/VCC;1;X8Y8/C5;X8Y8/C5/S220;1;X2Y7/S220;X2Y7/S220/VCC;1;X2Y7/C5;X2Y7/C5/S220;1;X3Y6/W220;X3Y6/W220/VCC;1;X3Y6/C2;X3Y6/C2/W220;1;X4Y4/D2;X4Y4/D2/X08;1;X5Y6/D0;X5Y6/D0/X08;1;X7Y8/C5;X7Y8/C5/X08;1;X4Y6/C0;X4Y6/C0/X04;1;X5Y7/C5;X5Y7/C5/X08;1;X9Y8/S260;X9Y8/S260/VCC;1;X6Y8/X04;X6Y8/X04/VCC;1;X5Y4/D0;X5Y4/D0/S260;1;X7Y1/C1;X7Y1/C1/N220;1;X4Y7/X08;X4Y7/X08/VCC;1;X4Y7/C4;X4Y7/C4/X08;1;X3Y7/N220;X3Y7/N220/VCC;1;X3Y7/C1;X3Y7/C1/N220;1;X2Y6/N220;X2Y6/N220/VCC;1;X2Y6/C1;X2Y6/C1/N220;1;X6Y6/E270;X6Y6/E270/VCC;1;X6Y6/D1;X6Y6/D1/E270;1;X5Y4/X07;X5Y4/X07/VCC;1;X5Y4/D5;X5Y4/D5/X07;1;X5Y6/X08;X5Y6/X08/VCC;1;X5Y6/C5;X5Y6/C5/X08;1;X11Y7/C2;X11Y7/C2/X04;1;X8Y7/X04;X8Y7/X04/VCC;1;X8Y7/C0;X8Y7/C0/X04;1;X9Y3/D3;X9Y3/D3/X08;1;X11Y7/X04;X11Y7/X04/VCC;1;X11Y7/C3;X11Y7/C3/X04;1;X8Y4/C5;X8Y4/C5/X08;1;X10Y8/C3;X10Y8/C3/X04;1;X8Y2/E200;X8Y2/E200/VCC;1;X4Y6/D2;X4Y6/D2/S270;1;X5Y2/E200;X5Y2/E200/VCC;1;X5Y2/A2;X5Y2/A2/E200;1;X8Y7/C5;X8Y7/C5/S220;1;X6Y7/C3;X6Y7/C3/X04;1;X9Y3/N260;X9Y3/N260/VCC;1;X9Y3/D5;X9Y3/D5/N260;1;X7Y3/N260;X7Y3/N260/VCC;1;X1Y6/E260;X1Y6/E260/VCC;1;X1Y6/D3;X1Y6/D3/E260;1;X3Y4/X03;X3Y4/X03/VCC;1;X3Y4/D0;X3Y4/D0/X03;1;X2Y4/D3;X2Y4/D3/S270;1;X5Y6/C2;X5Y6/C2/X04;1;X1Y7/W220;X1Y7/W220/VCC;1;X1Y7/C3;X1Y7/C3/W220;1;X9Y8/D4;X9Y8/D4/X04;1;X8Y4/S200;X8Y4/S200/VCC;1;X8Y4/A4;X8Y4/A4/S200;1;X7Y3/D4;X7Y3/D4/N260;1;X1Y6/C3;X1Y6/C3/X04;1;X5Y8/E240;X5Y8/E240/VCC;1;X6Y8/C1;X6Y8/C1/E241;1;X1Y6/X04;X1Y6/X04/VCC;1;X1Y6/C0;X1Y6/C0/X04;1;X11Y8/C1;X11Y8/C1/X04;1;X7Y8/X08;X7Y8/X08/VCC;1;X7Y8/D3;X7Y8/D3/X08;1;X3Y4/S270;X3Y4/S270/VCC;1;X3Y4/D2;X3Y4/D2/S270;1;X8Y8/E270;X8Y8/E270/VCC;1;X2Y4/X04;X2Y4/X04/VCC;1;X2Y4/C1;X2Y4/C1/X04;1;X6Y8/X07;X6Y8/X07/VCC;1;X6Y8/D5;X6Y8/D5/X07;1;X6Y8/D1;X6Y8/D1/X08;1;X10Y3/X04;X10Y3/X04/VCC;1;X10Y3/C0;X10Y3/C0/X04;1;X7Y3/D2;X7Y3/D2/E260;1;X12Y7/N220;X12Y7/N220/VCC;1;X12Y7/C0;X12Y7/C0/N220;1;X2Y6/W220;X2Y6/W220/VCC;1;X2Y6/C3;X2Y6/C3/W220;1;X9Y8/S220;X9Y8/S220/VCC;1;X9Y8/C4;X9Y8/C4/S220;1;X10Y3/E270;X10Y3/E270/VCC;1;X10Y3/D0;X10Y3/D0/E270;1;X3Y7/S220;X3Y7/S220/VCC;1;X3Y7/C4;X3Y7/C4/S220;1;X7Y3/E270;X7Y3/E270/VCC;1;X7Y3/D1;X7Y3/D1/E270;1;X5Y8/N260;X5Y8/N260/VCC;1;X5Y7/C3;X5Y7/C3/N261;1;X7Y8/D5;X7Y8/D5/X04;1;X5Y6/D3;X5Y6/D3/X08;1;X9Y7/C0;X9Y7/C0/W241;1;X6Y8/D3;X6Y8/D3/X08;1;X1Y6/D5;X1Y6/D5/W270;1;X8Y7/W220;X8Y7/W220/VCC;1;X8Y7/C3;X8Y7/C3/W220;1;X8Y8/N260;X8Y8/N260/VCC;1;X8Y8/D4;X8Y8/D4/N260;1;X3Y4/C1;X3Y4/C1/X04;1;X4Y4/W270;X4Y4/W270/VCC;1;X4Y4/D4;X4Y4/D4/W270;1;X7Y1/X07;X7Y1/X07/VCC;1;X7Y1/A3;X7Y1/A3/X07;1;X9Y3/W220;X9Y3/W220/VCC;1;X9Y3/C2;X9Y3/C2/W220;1;X3Y6/C5;X3Y6/C5/N221;1;X7Y3/E260;X7Y3/E260/VCC;1;X7Y3/D3;X7Y3/D3/E260;1;X12Y7/W220;X12Y7/W220/VCC;1;X12Y7/C2;X12Y7/C2/W220;1;X8Y4/X08;X8Y4/X08/VCC;1;X8Y4/C4;X8Y4/C4/X08;1;X10Y7/C1;X10Y7/C1/X04;1;X5Y7/X08;X5Y7/X08/VCC;1;X5Y7/C4;X5Y7/C4/X08;1;X9Y3/D2;X9Y3/D2/X08;1;X4Y6/C4;X4Y6/C4/E261;1;X7Y3/N220;X7Y3/N220/VCC;1;X4Y6/D5;X4Y6/D5/X04;1;X2Y7/A0;X2Y7/A0/N200;1;X8Y8/S270;X8Y8/S270/VCC;1;X1Y6/W270;X1Y6/W270/VCC;1;X1Y6/D4;X1Y6/D4/W270;1;X5Y4/S260;X5Y4/S260/VCC;1;X5Y4/D1;X5Y4/D1/S260;1;X7Y7/N220;X7Y7/N220/VCC;1;X7Y7/C0;X7Y7/C0/N220;1;X2Y7/N200;X2Y7/N200/VCC;1;X2Y7/A1;X2Y7/A1/N200;1;X9Y7/C5;X9Y7/C5/S220;1;X3Y6/E270;X3Y6/E270/VCC;1;X11Y8/D1;X11Y8/D1/X08;1;X4Y5/S220;X4Y5/S220/VCC;1;X4Y4/X08;X4Y4/X08/VCC;1;X4Y4/C5;X4Y4/C5/X08;1;X5Y4/C4;X5Y4/C4/S220;1;X9Y7/W220;X9Y7/W220/VCC;1;X9Y7/C3;X9Y7/C3/W220;1;X10Y7/C0;X10Y7/C0/X04;1;X3Y6/W270;X3Y6/W270/VCC;1;X3Y6/D4;X3Y6/D4/W270;1;X0Y6/W270;X0Y6/W270/VCC;1;X10Y8/C1;X10Y8/C1/X04;1;X5Y6/D4;X5Y6/D4/X04;1;X10Y8/D4;X10Y8/D4/X04;1;X8Y1/N220;X8Y1/N220/VCC;1;X8Y1/C0;X8Y1/C0/N220;1;X9Y8/E260;X9Y8/E260/VCC;1;X9Y8/D2;X9Y8/D2/E260;1;X3Y6/C0;X3Y6/C0/N220;1;X9Y3/C0;X9Y3/C0/E261;1;X7Y8/X04;X7Y8/X04/VCC;1;X7Y8/C0;X7Y8/C0/X04;1;X9Y3/C5;X9Y3/C5/X08;1;X7Y7/S220;X7Y7/S220/VCC;1;X7Y7/C4;X7Y7/C4/S220;1;X5Y6/C3;X5Y6/C3/X04;1;X6Y8/W220;X6Y8/W220/VCC;1;X6Y8/C3;X6Y8/C3/W220;1;X5Y6/C1;X5Y6/C1/X04;1;X4Y6/X04;X4Y6/X04/VCC;1;X4Y6/C2;X4Y6/C2/X04;1;X2Y7/N220;X2Y7/N220/VCC;1;X2Y7/C0;X2Y7/C0/N220;1;X6Y8/X08;X6Y8/X08/VCC;1;X6Y8/C5;X6Y8/C5/X08;1;X4Y7/W220;X4Y7/W220/VCC;1;X4Y7/C2;X4Y7/C2/W220;1;X1Y7/X08;X1Y7/X08/VCC;1;X1Y7/C4;X1Y7/C4/X08;1;X1Y7/S200;X1Y7/S200/VCC;1;X1Y7/A4;X1Y7/A4/S200;1;X2Y4/S270;X2Y4/S270/VCC;1;X2Y4/D2;X2Y4/D2/S270;1;X5Y6/X04;X5Y6/X04/VCC;1;X5Y6/C0;X5Y6/C0/X04;1;X50Y27/S220;X50Y27/S220/VCC;1;X11Y8/X04;X11Y8/X04/VCC;1;X11Y8/C2;X11Y8/C2/X04;1;X3Y4/X04;X3Y4/X04/VCC;1;X3Y4/D4;X3Y4/D4/X04;1;X9Y8/C2;X9Y8/C2/X04;1;X11Y7/C5;X11Y7/C5/S220;1;X5Y4/S220;X5Y4/S220/VCC;1;X5Y4/C5;X5Y4/C5/S220;1;X10Y7/X04;X10Y7/X04/VCC;1;X10Y7/C2;X10Y7/C2/X04;1;X8Y4/X04;X8Y4/X04/VCC;1;X8Y4/C1;X8Y4/C1/X04;1;X10Y8/X03;X10Y8/X03/VCC;1;X10Y8/D2;X10Y8/D2/X03;1;X10Y8/X04;X10Y8/X04/VCC;1;X10Y8/D5;X10Y8/D5/X04;1;X7Y1/C4;X7Y1/C4/X08;1;X11Y7/S220;X11Y7/S220/VCC;1;X11Y7/C4;X11Y7/C4/S220;1;X8Y2/W220;X8Y2/W220/VCC;1;X8Y2/C2;X8Y2/C2/W220;1;X11Y8/E260;X11Y8/E260/VCC;1;X11Y8/D2;X11Y8/D2/E260;1;X2Y4/S220;X2Y4/S220/VCC;1;X2Y4/C5;X2Y4/C5/S220;1;X1Y6/A1;X1Y6/A1/E272;1;X2Y6/E270;X2Y6/E270/VCC;1;X6Y7/X04;X6Y7/X04/VCC;1;X6Y7/C1;X6Y7/C1/X04;1;X9Y8/X04;X9Y8/X04/VCC;1;X9Y8/C3;X9Y8/C3/X04;1;X9Y3/X08;X9Y3/X08/VCC;1;X9Y3/D1;X9Y3/D1/X08;1;X7Y1/X08;X7Y1/X08/VCC;1;X7Y1/C5;X7Y1/C5/X08;1;X10Y8/E270;X10Y8/E270/VCC;1;X10Y8/D1;X10Y8/D1/E270;1;X0Y0/VCC;;1;X4Y4/W220;X4Y4/W220/VCC;1;X4Y4/C2;X4Y4/C2/W220;1"
          }
        },
        "WS2812_TX": {
          "hide_name": 0,
          "bits": [ 9198 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:5.17-5.26"
          }
        },
        "ws2812.tx": {
          "hide_name": 0,
          "bits": [ 9204 ] ,
          "attributes": {
            "ROUTING": "X10Y2/Q4;;1;X10Y2/EW20;X10Y2/EW20/Q4;1;X11Y2/E260;X11Y2/E260/E121;1;X13Y2/E270;X13Y2/E270/E262;1;X15Y2/E820;X15Y2/E820/E272;1;X23Y2/E270;X23Y2/E270/E828;1;X25Y2/N270;X25Y2/N270/E272;1;X25Y0/E270;X25Y0/E270/N272;1;X26Y0/X08;X26Y0/X08/E271;1;X26Y0/D1;X26Y0/D1/X08;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\WS2812\\main.v:77.16-77.18",
            "hdlname": "ws2812 tx"
          }
        }
      }
    }
  }
}
