Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 20 Nov 2018 11:07:48 -0000
Received: from icoremail.net (unknown [209.85.210.179])
	by mail-app4 (Coremail) with SMTP id cS_KCgDnX_+9v_Nb3SbeAQ--.57194S3;
	Tue, 20 Nov 2018 16:03:11 +0800 (CST)
Received: from mail-pf1-f179.google.com (unknown [209.85.210.179])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwCXeES7v_NbJupcAA--.161S3;
	Tue, 20 Nov 2018 16:03:08 +0800 (CST)
Received: by mail-pf1-f179.google.com with SMTP id b7so603699pfi.8
        for <xuliker@zju.edu.cn>; Tue, 20 Nov 2018 00:03:08 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :mime-version:references:in-reply-to:from:date:message-id:subject:to
         :cc:sender:precedence:list-id;
        bh=/i/NMJE34HRbvX9W/5vg6A1j8yPDWGSRqnxkRrtKchI=;
        b=tjoHqWNE7C7xLCuzF63Ks1oaccu23LyWdT7ULTE3YbTUPI5E6Ur0dRd7WbpaSA/Co/
         ZLjQev+buRJeO/eqfxGKCEtpo0ZqIC2vNXcymmp57QXqDE23N8z9uIdn2VZD4dt1ofK5
         Jrz+IXog+F66+e9joZm5Co3mnOZGFPeF7gsAuP/oNwcHJdclBh+mwoSIgXs9VQO1a/UG
         BSDKl+3lQ8pNHEdBwmLbTLmQgVWAonfOQMY+wosdovqxIqz98/ZZVglfWPpZ6tfI88cs
         GLGIiLC5v3S1q0lTztQGy1G0Wd2Jsmr8iucxYe0iuFaFT97X/J8Y3wqyKVFsi1lwpV2p
         eAbg==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
X-Gm-Message-State: AGRZ1gL+H87JTuQ1aR2HQn3BHuXjSFsKSBz23VSihxo0ySz9dXII4c0B
	D0MubxsT6uKY84WSaz0RWgrYcxaAhK9jD80FwR3d6IxV8AB5d7w=
X-Received: by 2002:a62:2292:: with SMTP id p18mr1184883pfj.9.1542700987670;
        Tue, 20 Nov 2018 00:03:07 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp298885pju;
        Tue, 20 Nov 2018 00:03:06 -0800 (PST)
X-Google-Smtp-Source: AFSGD/XJ77htVaIoO2IvNRoD8ybnMZJ6paR6WlmZ+eX/c6mMH2gcYR20h4GJGRSe0UtKpNnBfDXh
X-Received: by 2002:a17:902:8306:: with SMTP id bd6mr1148276plb.217.1542700986334;
        Tue, 20 Nov 2018 00:03:06 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542700986; cv=none;
        d=google.com; s=arc-20160816;
        b=hpvC6D3it4s5ldoLPg0X/OwykPlFArPZ5uX4zYxekZHKKQI9NSZolM2mosFUKziNHr
         49GsKuNPPM9v4BwqJTA10onl/K99etJksqdMizm11mWoxCd/Dnrjxc2PSQqjA4lk3bEU
         C2sNcYJd0FEt7DM97gmxig6hy+/JBcMapdsE0LmparqLIenNP9EnMXQonzm/pvHkCrYf
         BmV0bBqkGheXixXkxNjL3rzFFwG1GVuVFjqYqnWQZol+6Heu7TEilWzQo1UkEFql5bbI
         yIIo0m7Fis+2rLo767WvaKCuPDwJnfRSQYXxH5z5wKu6qLdLA4XrCQh1f/i3KOkrMarK
         8Qdg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version;
        bh=/i/NMJE34HRbvX9W/5vg6A1j8yPDWGSRqnxkRrtKchI=;
        b=Mz986zuaUJc5p2xamaw/oQBZORBU6gYtAYfbOEM8q0M2bsURqC3DygnZMFObR86IPo
         3I8ase7wwSIHsPi6txu+wY7sWXqJ/ZbfUlSnPLzF4qbW/GMHZfVstzjRbhr990I/+CsJ
         gQdIFSi0BY2uctAQntt0MTjcNktTNTCMOuIv2P2BB1eChxOFHNRkqpwaCPVEuDXXgAS9
         u2C0gCykiGsPc5IvBTE5D1oEfjeupsHQfuoJu/9Z+Y/+Z8+fWvZh6Apra+M8qu2kRuwH
         O+q3eJWlOEqJOlabOVgZZvzkidqS1Chj7wApkAYYzgu1jIfQV7kHkFrllKhSUr6GJ+Vi
         71MQ==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id z9si40136127pgf.54.2018.11.20.00.02.52;
        Tue, 20 Nov 2018 00:03:06 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726030AbeKTS3b (ORCPT <rfc822;nullbytes00@gmail.com>
        + 99 others); Tue, 20 Nov 2018 13:29:31 -0500
Received: from mail-ua1-f68.google.com ([209.85.222.68]:36380 "EHLO
        mail-ua1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1725780AbeKTS3a (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 20 Nov 2018 13:29:30 -0500
Received: by mail-ua1-f68.google.com with SMTP id j3so337446uap.3;
        Tue, 20 Nov 2018 00:01:42 -0800 (PST)
X-Received: by 2002:ab0:465:: with SMTP id 92mr445526uav.28.1542700901707;
 Tue, 20 Nov 2018 00:01:41 -0800 (PST)
MIME-Version: 1.0
References: <1542621690-10229-1-git-send-email-masonccyang@mxic.com.tw> <1542621690-10229-2-git-send-email-masonccyang@mxic.com.tw>
In-Reply-To: <1542621690-10229-2-git-send-email-masonccyang@mxic.com.tw>
From: Geert Uytterhoeven <geert@linux-m68k.org>
Date: Tue, 20 Nov 2018 09:01:29 +0100
Message-ID: <CAMuHMdVjqkHsqEjEgBWg0eGtE-9ND+a=OeHwu=r39LrfkQq=Yw@mail.gmail.com>
Subject: Re: [PATCH 1/2] spi: Add Renesas R-Car RPC SPI controller driver
To: masonccyang@mxic.com.tw
Cc: Mark Brown <broonie@kernel.org>, Trent Piepho <tpiepho@impinj.com>,
        Linux Kernel Mailing List <linux-kernel@vger.kernel.org>,
        linux-spi <linux-spi@vger.kernel.org>,
        Linux-Renesas <linux-renesas-soc@vger.kernel.org>,
        Simon Horman <horms@verge.net.au>,
        Boris Brezillon <boris.brezillon@bootlin.com>,
        juliensu@mxic.com.tw, Geert Uytterhoeven <geert+renesas@glider.be>,
        zhengxunli@mxic.com.tw
Content-Type: text/plain; charset="UTF-8"
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwCXeES7v_NbJupcAA--.161S3
Authentication-Results: mail-app4; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxAw45JF4fCw1fAFyDArW8WFg_yoW5uFy3pa
	y8WFySkFs2qrW093WDJ3ZFvrWF9r4fWFy8Xa98K34DC3s8Cw1rGFWkKrnYv3Z0vr1DCa1j
	y3W7Kw48CanYvFDanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUU0bIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUU9jb7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Xr0_Ar1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1j
	6r18McIj6I8E87Iv67AKxVW8JVWxJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IY64vIr4
	1l7I0Y6sxI4wCY1x0264kExVAvwVAq07x20xylc2IjII80xcxEwVAKI48JMxvI42IY6xII
	jxv20xvE14v26r1I6r4UMxvI42IY6xIIjxv20xvEc7CjxVAFwI0_Jr0_Gr1lcIIF0xvEx4
	A2jsIE14v26rxl6s0DMxvI42IY6I8E87Iv6xkF7I0E14v26rxl6s0DMxAIw28IcxkI7VAK
	I48JMxAIw28IcVAKzI0EY4vE52x082I5MxCjnVCjjxCrMxC20s026xCaFVCjc4AY6r1j6r
	4UMI8I3I0E5I8CrVAFwI0_Jr0_Jr4lx2IqxVCjr7xvwVAFwI0_JrI_JrWlx4CE17CEb7AF
	67AKxVWUtVW8ZwCIc40Y0x0EwIxGrwCI42IY6xAIw20EY4v20xvaj40_Gr0_ZrUvcSsGvf
	C2KfnxnUUI43ZEXa7IUYuVbPUUUUU==

Hi Mason,

On Mon, Nov 19, 2018 at 11:01 AM Mason Yang <masonccyang@mxic.com.tw> wrote:
> Add a driver for Renesas R-Car D3 RPC SPI controller driver.
>
> Signed-off-by: Mason Yang <masonccyang@mxic.com.tw>

Thanks for your patch!

> --- /dev/null
> +++ b/drivers/spi/spi-renesas-rpc.c
> @@ -0,0 +1,750 @@

> +static int rpc_spi_set_freq(struct rpc_spi *rpc, unsigned long freq)
> +{
> +       int ret;
> +
> +       if (rpc->cur_speed_hz == freq)
> +               return 0;
> +
> +       clk_disable_unprepare(rpc->clk_rpc);
> +       ret = clk_set_rate(rpc->clk_rpc, freq);
> +       if (ret)
> +               return ret;
> +
> +       ret = clk_prepare_enable(rpc->clk_rpc);
> +       if (ret)
> +               return ret;

The clk_{disable_unprepare,prepare_enable}() may be needed on the Macronix
controller you based this driver on, but will be futile on Renesas SoCs.

As the RPC is part of the CPG/MSSR clock domain, its clock will be controlled
by the Runtime PM.  As you've already called pm_runtime_get_sync() from your
.probe() calback, Runtime PM will have enabled the clock.
If you disable it manually, you create an imbalance between automatic and
manual clock control.

So please don't control the clock explicitly, but always use
pm_runtime_*() calls.

> +static int __maybe_unused rpc_spi_runtime_suspend(struct device *dev)
> +{
> +       struct platform_device *pdev = to_platform_device(dev);
> +       struct spi_master *master = platform_get_drvdata(pdev);
> +       struct rpc_spi *rpc = spi_master_get_devdata(master);
> +
> +       clk_disable_unprepare(rpc->clk_rpc);

At this point, the clock is enabled due to Runtime PM, and you disable it
manually.
During system suspend, the clock will be disabled by the PM framework
again, leading to a negative enable count.
I expect you to see warning splats during system suspend.
Hence please drop the explicit clock management from this function.

I'm not familiar with the spimem framework, but for a normal SPI controller,
you want to call spi_master_resume(master) here.
See e.g. commit c1ca59c22c56930b ("spi: rspi: Fix invalid SPI use during
system suspend")

> +
> +       return 0;
> +}
> +
> +static int __maybe_unused rpc_spi_runtime_resume(struct device *dev)
> +{
> +       struct platform_device *pdev = to_platform_device(dev);
> +       struct spi_master *master = platform_get_drvdata(pdev);
> +       struct rpc_spi *rpc = spi_master_get_devdata(master);
> +       int ret;
> +
> +       ret = clk_prepare_enable(rpc->clk_rpc);
> +       if (ret)
> +               dev_err(dev, "Can't enable rpc->clk_rpc\n");

Likewise, please drop the explicit clock management here. The PM core
code will handle it through the clock domain.

+ spi_master_resume(master)

> +
> +       return ret;
> +}
> +
> +static const struct dev_pm_ops rpc_spi_dev_pm_ops = {
> +       SET_RUNTIME_PM_OPS(rpc_spi_runtime_suspend,
> +                          rpc_spi_runtime_resume, NULL)

Ah, you only use these for Runtime PM.  Not needed, as Runtime PM handles
the clock domain without any callbacks.

With spi_master_{suspend,resume}() added, you can use SIMPLE_DEV_PM_OPS(),
and make everything work during/after system suspend.

Gr{oetje,eeting}s,

                        Geert

--
Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k.org

In personal conversations with technical people, I call myself a hacker. But
when I'm talking to journalists I just say "programmer" or something like that.
                                -- Linus Torvalds
