Kenneth M. Butler, The Stuck-At Fault: It Ain't Over 'Til It's Over, Proceedings of the 1998 IEEE International Test Conference, p.1165, October 18-22, 1998
Jayashree Saxena , Kenneth M. Butler , Hari Balachandran , David B. Lavo , Tracy Larrabee , F. Joel Ferguson , Brian Chess, On applying non-classical defect models to automated diagnosis, Proceedings of the 1998 IEEE International Test Conference, p.748-757, October 18-22, 1998
R. G.  (Ben) Bennitts, Progress in Design for Test: A Personal View, IEEE Design & Test, v.11 n.1, p.53-59, January 1994
U. Mahlstedt , J. Alt , I. Hollenbeck, Deterministic test generation for non-classical faults on the gate level, Proceedings of the 4th Asian Test Symposium, p.244, November 23-24, 1995
C. V. Ramamoorthy, A structural theory of machine diagnosis, Proceedings of the April 18-20, 1967, spring joint computer conference, April 18-20, 1967, Atlantic City, New Jersey
Asad Karim , Stephen A. Szygenda, SMARTGEN: the implementation of an expert system for the generation of digital logic diagnostic tests, Proceedings of the 1st international conference on Industrial and engineering applications of artificial intelligence and expert systems, p.355-360, June 1988, Tullahoma, Tennessee, United States
Xiao Liu , Michael S. Hsiao, A Novel Transition Fault ATPG That Reduces Yield Loss, IEEE Design & Test, v.22 n.6, p.576-584, November 2005
Xiao Liu , Michael S. Hsiao , Sreejit Chakravarty , Paul J. Thadikaran, Efficient Transition Fault ATPG Algorithms Based on Stuck-At Test Vectors, Journal of Electronic Testing: Theory and Applications, v.19 n.4, p.437-445, August 2003
J. P. Verma , D. M. Selove , J. N. Tessier, Automatic test-generation and test-verification of digital systems, Proceedings of the 11th workshop on Design automation, p.149-158, January 1974
K. A. Foster, Sensitive test data for logic expressions, ACM SIGSOFT Software Engineering Notes, v.9 n.2, p.120-125, April 1984
William A. Rogers , Jacob A. Abraham, High level hierarchical fault simulation techniques, Proceedings of the 1985 ACM thirteenth annual conference on Computer Science, p.89-97, March 1985, New Orleans, Louisiana, United States
Xiao Liu , Michael S. Hsiao , Sreejit Chakravarty , Paul J. Thadikaran, Efficient techniques for transition testing, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.2, p.258-278, April 2005
Kenneth M. Butler , M. Ray Mercer, The influences of fault type and topology on fault model performance and the implications to test and testable design, Proceedings of the 27th ACM/IEEE conference on Design automation, p.673-678, June 24-27, 1990, Orlando, Florida, United States
Saad Alrawaf , Igor Chikalov , Shahid Hussain , Mikhail Moshkov, Diagnosis of constant faults in iteration-free circuits over monotone basis, Discrete Applied Mathematics, v.166 n.C, p.287-291, March 2014
Saad Alrawaf , Igor Chikalov , Shahid Hussain , Mikhail Moshkov, Communication: Diagnosis of constant faults in iteration-free circuits over monotone basis, Discrete Applied Mathematics, 166, p.287-291, March, 2014
W. C. Carter , H. C. Montgomery , R. J. Preiss , H. J. Reinheimer, Design of serviceability features for the IBM system/360, IBM Journal of Research and Development, v.8 n.2, p.115-126, April 1964
Karsten Scheibler , Bernd Becker, Using Interval Constraint Propagation for Pseudo-Boolean Constraint Solving, Proceedings of the 14th Conference on Formal Methods in Computer-Aided Design, October 21-24, 2014, Lausanne, Switzerland
Mark Heap , William A. Rogers, Generating Single-Stuck-Fault Coverage From a Collapsed-Fault Set, Computer, v.22 n.4, p.51-57, April 1989
Bernd Becker , Rolf Drechsler , Sudhakar M. Reddy, (Quasi-) Linear Path Delay Fault Tests for Adders, Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications, p.101, January 04-07, 1997
Robert C. Aiken, Nanometer Technology Effects on Fault Models for IC Testing, Computer, v.32 n.11, p.46-51, November 1999
R. Drechsler , H. Hengster , H. Schafer , J. Hartmann , B. Becker, Testability of 2-level AND/EXOR circuits, Proceedings of the 1997 European conference on Design and Test, p.548, March 17-20, 1997
R. O. Hippert , L. R. Palounek , J. Provetero , R. O. Skatrud, Reliability, availability, and serviceability design considerations for the supermarket and retail store systems, IBM Systems Journal, v.14 n.1, p.81-95, March 1975
Random Pattern Fault Simulation in Multi-Valued Circuits, Proceedings of the 25th International Symposium on Multiple-Valued Logic, p.98, May 23-25, 1995
Ujjwal Guin , Daniel Dimase , Mohammad Tehranipoor, A Comprehensive Framework for Counterfeit Defect Coverage Analysis and Detection Assessment, Journal of Electronic Testing: Theory and Applications, v.30 n.1, p.25-40, February  2014
Bernd Becker , Rolf Drechsler , Rolf Krieger , Sudhakar M. Reddy, A Fast Optimal Robust Path Delay Fault Testable Adder, Proceedings of the 1996 European conference on Design and Test, p.491, March 11-14, 1996
Rolf Drechsler , Harry Hengster , Horst Schäfer , Joachim Hartmann , Bernd Becker, Testability of 2-Level AND/EXOR Circuits, Journal of Electronic Testing: Theory and Applications, v.14 n.3, p.219-225, June 1999
Martin Keim , Nicole Drechsler , Rolf Drechsler , Bernd Becker, Combining GAs and Symbolic Methods for High Quality Tests of Sequential Circuits, Journal of Electronic Testing: Theory and Applications, v.17 n.1, p.37-51, February 2001
H. Y. Chang , J. M. Scanlon, Design principles for processor maintainability in real-time systems, Proceedings of the November 18-20, 1969, fall joint computer conference, November 18-20, 1969, Las Vegas, Nevada
Eugen I. Muehldorf , Anil D. Savkar, LSI logic testing: an overview, IEEE Transactions on Computers, v.30 n.1, p.1-17, January 1981
Ulrich Abelein , Alejandro Cook , Piet Engelke , Michael Glaß , Felix Reimann , Laura Rodríguez Gómez , Thomas Russ , Jürgen Teich , Dominik Ull , Hans-Joachim Wunderlich, Non-intrusive integration of advanced diagnosis features in automotive E/E-architectures, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
Subhasish Mitra , Sanjit A. Seshia , Nicola Nicolici, Post-silicon validation opportunities, challenges and recent advances, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California
Ujjwal Guin , Daniel Dimase , Mohammad Tehranipoor, Counterfeit Integrated Circuits: Detection, Avoidance, and the Challenges Ahead, Journal of Electronic Testing: Theory and Applications, v.30 n.1, p.9-23, February  2014
Matthias Pflanz, On-line error detection and fast recover techniques for dependable embedded processors, Springer-Verlag, Berlin, Heidelberg, 2002
Mikhail Ju. Moshkov, Time complexity of decision trees, Transactions on Rough Sets III, Springer-Verlag, Berlin, Heidelberg, 2005
Jacob A. Abraham, Challenges in fault detection, Proceedings of the Twenty-Fifth international conference on Fault-tolerant computing, June 27-30, 1995, Pasadena, California
T. W. Williams , K. P. Parker, Design for Testability A Survey, IEEE Transactions on Computers, v.31 n.1, p.2-15, January 1982
