$date
	Mon Aug 28 10:58:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sr_tb $end
$var wire 1 ! qb $end
$var wire 1 " q $end
$var reg 1 # r $end
$var reg 1 $ s $end
$scope module M $end
$var wire 1 " q $end
$var wire 1 ! qb $end
$var wire 1 # r $end
$var wire 1 $ s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x$
x#
x"
x!
$end
#5
1"
1!
0#
0$
#10
0"
1#
#15
1$
#20
0!
1"
0#
#25
0"
1!
1#
0$
