[2021-09-09 09:45:21,642]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-09-09 09:45:21,642]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:45:22,020]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; ".

Peak memory: 14307328 bytes

[2021-09-09 09:45:22,021]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:45:22,154]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34533376 bytes

[2021-09-09 09:45:22,155]mapper_test.py:156:[INFO]: area: 59 level: 4
[2021-09-09 09:45:22,156]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:45:22,185]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :105
		klut.num_gates():75
		max delay       :4
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :59
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 7806976 bytes

[2021-09-09 09:45:22,186]mapper_test.py:220:[INFO]: area: 75 level: 4
[2021-09-09 11:37:16,136]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-09-09 11:37:16,136]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:37:16,495]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; ".

Peak memory: 14688256 bytes

[2021-09-09 11:37:16,496]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:37:16,659]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34500608 bytes

[2021-09-09 11:37:16,660]mapper_test.py:156:[INFO]: area: 59 level: 4
[2021-09-09 11:37:16,661]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:37:18,497]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :105
		klut.num_gates():75
		max delay       :4
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :59
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 14737408 bytes

[2021-09-09 11:37:18,498]mapper_test.py:220:[INFO]: area: 75 level: 4
[2021-09-09 13:08:09,020]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-09-09 13:08:09,020]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:08:09,374]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; ".

Peak memory: 14249984 bytes

[2021-09-09 13:08:09,374]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:08:09,498]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34516992 bytes

[2021-09-09 13:08:09,500]mapper_test.py:156:[INFO]: area: 59 level: 4
[2021-09-09 13:08:09,500]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:08:11,301]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :75
score:100
	Report mapping result:
		klut_size()     :105
		klut.num_gates():75
		max delay       :4
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :59
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 14819328 bytes

[2021-09-09 13:08:11,302]mapper_test.py:220:[INFO]: area: 75 level: 4
[2021-09-09 14:58:03,905]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-09-09 14:58:03,906]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:58:03,906]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:58:04,044]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34836480 bytes

[2021-09-09 14:58:04,045]mapper_test.py:156:[INFO]: area: 59 level: 4
[2021-09-09 14:58:04,045]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:58:06,291]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 14696448 bytes

[2021-09-09 14:58:06,291]mapper_test.py:220:[INFO]: area: 80 level: 4
[2021-09-09 15:27:07,177]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-09-09 15:27:07,177]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:27:07,177]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:27:07,312]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34766848 bytes

[2021-09-09 15:27:07,313]mapper_test.py:156:[INFO]: area: 59 level: 4
[2021-09-09 15:27:07,314]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:27:09,358]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 14708736 bytes

[2021-09-09 15:27:09,359]mapper_test.py:220:[INFO]: area: 80 level: 4
[2021-09-09 16:05:09,579]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-09-09 16:05:09,580]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:05:09,580]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:05:09,715]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34820096 bytes

[2021-09-09 16:05:09,716]mapper_test.py:156:[INFO]: area: 59 level: 4
[2021-09-09 16:05:09,717]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:05:11,720]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 14659584 bytes

[2021-09-09 16:05:11,720]mapper_test.py:220:[INFO]: area: 80 level: 4
[2021-09-09 16:39:50,831]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-09-09 16:39:50,831]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:39:50,832]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:39:50,999]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34562048 bytes

[2021-09-09 16:39:51,000]mapper_test.py:156:[INFO]: area: 59 level: 4
[2021-09-09 16:39:51,000]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:39:53,005]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 14770176 bytes

[2021-09-09 16:39:53,005]mapper_test.py:220:[INFO]: area: 80 level: 4
[2021-09-09 17:16:24,648]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-09-09 17:16:24,649]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:16:24,649]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:16:24,784]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34578432 bytes

[2021-09-09 17:16:24,786]mapper_test.py:156:[INFO]: area: 59 level: 4
[2021-09-09 17:16:24,786]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:16:26,829]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 14786560 bytes

[2021-09-09 17:16:26,830]mapper_test.py:220:[INFO]: area: 80 level: 4
[2021-09-13 23:23:08,515]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-09-13 23:23:08,516]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:23:08,516]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:23:08,679]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34525184 bytes

[2021-09-13 23:23:08,681]mapper_test.py:156:[INFO]: area: 59 level: 4
[2021-09-13 23:23:08,681]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:23:10,481]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 14172160 bytes

[2021-09-13 23:23:10,482]mapper_test.py:220:[INFO]: area: 80 level: 4
[2021-09-13 23:40:51,276]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-09-13 23:40:51,277]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:40:51,277]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:40:51,399]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34385920 bytes

[2021-09-13 23:40:51,401]mapper_test.py:156:[INFO]: area: 59 level: 4
[2021-09-13 23:40:51,401]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:40:51,448]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 7581696 bytes

[2021-09-13 23:40:51,449]mapper_test.py:220:[INFO]: area: 80 level: 4
[2021-09-14 08:52:13,586]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-09-14 08:52:13,587]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:52:13,587]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:52:13,742]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34648064 bytes

[2021-09-14 08:52:13,744]mapper_test.py:156:[INFO]: area: 59 level: 4
[2021-09-14 08:52:13,744]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:52:15,526]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 14880768 bytes

[2021-09-14 08:52:15,526]mapper_test.py:220:[INFO]: area: 80 level: 4
[2021-09-14 09:19:48,074]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-09-14 09:19:48,074]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:19:48,074]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:19:48,204]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34721792 bytes

[2021-09-14 09:19:48,205]mapper_test.py:156:[INFO]: area: 59 level: 4
[2021-09-14 09:19:48,206]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:19:48,249]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 8126464 bytes

[2021-09-14 09:19:48,250]mapper_test.py:220:[INFO]: area: 80 level: 4
[2021-09-15 15:26:57,683]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-09-15 15:26:57,684]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:26:57,684]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:26:57,795]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34349056 bytes

[2021-09-15 15:26:57,797]mapper_test.py:156:[INFO]: area: 59 level: 4
[2021-09-15 15:26:57,797]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:26:59,400]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 15323136 bytes

[2021-09-15 15:26:59,400]mapper_test.py:220:[INFO]: area: 80 level: 4
[2021-09-15 15:53:21,202]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-09-15 15:53:21,203]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:21,203]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:21,319]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34512896 bytes

[2021-09-15 15:53:21,320]mapper_test.py:156:[INFO]: area: 59 level: 4
[2021-09-15 15:53:21,321]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:21,356]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 7045120 bytes

[2021-09-15 15:53:21,357]mapper_test.py:220:[INFO]: area: 80 level: 4
[2021-09-18 13:57:39,196]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-09-18 13:57:39,197]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:57:39,197]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:57:39,312]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34205696 bytes

[2021-09-18 13:57:39,314]mapper_test.py:156:[INFO]: area: 59 level: 4
[2021-09-18 13:57:39,314]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:57:40,944]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 12599296 bytes

[2021-09-18 13:57:40,945]mapper_test.py:220:[INFO]: area: 80 level: 4
[2021-09-18 16:22:22,148]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-09-18 16:22:22,148]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:22:22,148]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:22:22,259]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34131968 bytes

[2021-09-18 16:22:22,260]mapper_test.py:156:[INFO]: area: 59 level: 4
[2021-09-18 16:22:22,260]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:22:23,888]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 12136448 bytes

[2021-09-18 16:22:23,889]mapper_test.py:220:[INFO]: area: 80 level: 4
[2021-09-22 08:55:15,019]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-09-22 08:55:15,019]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:55:15,020]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:55:15,132]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34447360 bytes

[2021-09-22 08:55:15,134]mapper_test.py:156:[INFO]: area: 59 level: 4
[2021-09-22 08:55:15,134]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:55:15,959]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :5
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 11792384 bytes

[2021-09-22 08:55:15,959]mapper_test.py:220:[INFO]: area: 80 level: 5
[2021-09-22 11:21:02,440]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-09-22 11:21:02,440]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:21:02,440]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:21:02,552]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34443264 bytes

[2021-09-22 11:21:02,554]mapper_test.py:156:[INFO]: area: 59 level: 4
[2021-09-22 11:21:02,554]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:21:04,155]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 12230656 bytes

[2021-09-22 11:21:04,156]mapper_test.py:220:[INFO]: area: 80 level: 4
[2021-09-23 16:39:30,662]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-09-23 16:39:30,662]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:39:30,663]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:39:30,774]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34443264 bytes

[2021-09-23 16:39:30,775]mapper_test.py:156:[INFO]: area: 59 level: 4
[2021-09-23 16:39:30,776]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:39:32,377]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
balancing!
	current map manager:
		current min nodes:177
		current min depth:8
rewriting!
	current map manager:
		current min nodes:177
		current min depth:8
balancing!
	current map manager:
		current min nodes:177
		current min depth:8
rewriting!
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 12288000 bytes

[2021-09-23 16:39:32,378]mapper_test.py:220:[INFO]: area: 80 level: 4
[2021-09-23 17:03:04,244]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-09-23 17:03:04,245]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:03:04,245]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:03:04,360]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34476032 bytes

[2021-09-23 17:03:04,362]mapper_test.py:156:[INFO]: area: 59 level: 4
[2021-09-23 17:03:04,362]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:03:06,069]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
balancing!
	current map manager:
		current min nodes:177
		current min depth:8
rewriting!
	current map manager:
		current min nodes:177
		current min depth:8
balancing!
	current map manager:
		current min nodes:177
		current min depth:8
rewriting!
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 12410880 bytes

[2021-09-23 17:03:06,069]mapper_test.py:220:[INFO]: area: 80 level: 4
[2021-09-23 18:04:09,484]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-09-23 18:04:09,484]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:04:09,484]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:04:09,595]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34414592 bytes

[2021-09-23 18:04:09,597]mapper_test.py:156:[INFO]: area: 59 level: 4
[2021-09-23 18:04:09,597]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:04:11,254]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
balancing!
	current map manager:
		current min nodes:177
		current min depth:8
rewriting!
	current map manager:
		current min nodes:177
		current min depth:8
balancing!
	current map manager:
		current min nodes:177
		current min depth:8
rewriting!
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 12115968 bytes

[2021-09-23 18:04:11,254]mapper_test.py:220:[INFO]: area: 80 level: 4
[2021-09-27 16:31:26,029]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-09-27 16:31:26,030]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:31:26,030]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:31:26,146]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34578432 bytes

[2021-09-27 16:31:26,147]mapper_test.py:156:[INFO]: area: 59 level: 4
[2021-09-27 16:31:26,148]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:31:27,813]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
balancing!
	current map manager:
		current min nodes:177
		current min depth:8
rewriting!
	current map manager:
		current min nodes:177
		current min depth:8
balancing!
	current map manager:
		current min nodes:177
		current min depth:8
rewriting!
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 12574720 bytes

[2021-09-27 16:31:27,814]mapper_test.py:220:[INFO]: area: 80 level: 4
[2021-09-27 17:38:13,610]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-09-27 17:38:13,610]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:38:13,610]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:38:13,721]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34279424 bytes

[2021-09-27 17:38:13,723]mapper_test.py:156:[INFO]: area: 59 level: 4
[2021-09-27 17:38:13,723]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:38:15,334]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
balancing!
	current map manager:
		current min nodes:177
		current min depth:8
rewriting!
	current map manager:
		current min nodes:177
		current min depth:8
balancing!
	current map manager:
		current min nodes:177
		current min depth:8
rewriting!
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 12390400 bytes

[2021-09-27 17:38:15,334]mapper_test.py:220:[INFO]: area: 80 level: 4
[2021-09-28 02:04:28,130]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-09-28 02:04:28,130]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:04:28,130]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:04:28,294]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34570240 bytes

[2021-09-28 02:04:28,295]mapper_test.py:156:[INFO]: area: 59 level: 4
[2021-09-28 02:04:28,296]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:04:29,936]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 12320768 bytes

[2021-09-28 02:04:29,936]mapper_test.py:220:[INFO]: area: 80 level: 4
[2021-09-28 16:44:11,447]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-09-28 16:44:11,447]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:44:11,447]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:44:11,606]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34459648 bytes

[2021-09-28 16:44:11,608]mapper_test.py:156:[INFO]: area: 59 level: 4
[2021-09-28 16:44:11,608]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:44:13,232]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 12701696 bytes

[2021-09-28 16:44:13,233]mapper_test.py:220:[INFO]: area: 80 level: 4
[2021-09-28 17:23:10,743]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-09-28 17:23:10,743]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:23:10,743]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:23:10,902]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34508800 bytes

[2021-09-28 17:23:10,904]mapper_test.py:156:[INFO]: area: 59 level: 4
[2021-09-28 17:23:10,904]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:23:12,539]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 12881920 bytes

[2021-09-28 17:23:12,540]mapper_test.py:220:[INFO]: area: 80 level: 4
[2021-10-09 10:39:30,004]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-10-09 10:39:30,005]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:30,005]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:30,118]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34541568 bytes

[2021-10-09 10:39:30,120]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-10-09 10:39:30,120]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:39:30,179]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 7135232 bytes

[2021-10-09 10:39:30,180]mapper_test.py:224:[INFO]: area: 80 level: 4
[2021-10-09 11:22:08,156]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-10-09 11:22:08,156]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:22:08,156]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:22:08,269]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34648064 bytes

[2021-10-09 11:22:08,271]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-10-09 11:22:08,271]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:22:08,328]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 7032832 bytes

[2021-10-09 11:22:08,329]mapper_test.py:224:[INFO]: area: 80 level: 4
[2021-10-09 16:30:03,614]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-10-09 16:30:03,614]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:30:03,614]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:30:03,734]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34562048 bytes

[2021-10-09 16:30:03,736]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-10-09 16:30:03,736]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:30:04,649]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 11272192 bytes

[2021-10-09 16:30:04,650]mapper_test.py:224:[INFO]: area: 80 level: 4
[2021-10-09 16:47:14,226]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-10-09 16:47:14,227]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:47:14,227]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:47:14,389]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34246656 bytes

[2021-10-09 16:47:14,391]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-10-09 16:47:14,391]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:47:15,296]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 11304960 bytes

[2021-10-09 16:47:15,296]mapper_test.py:224:[INFO]: area: 80 level: 4
[2021-10-12 10:54:09,375]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-10-12 10:54:09,376]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:54:09,376]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:54:09,494]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34611200 bytes

[2021-10-12 10:54:09,496]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-10-12 10:54:09,496]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:54:11,228]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 11177984 bytes

[2021-10-12 10:54:11,228]mapper_test.py:224:[INFO]: area: 80 level: 4
[2021-10-12 11:16:10,386]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-10-12 11:16:10,387]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:16:10,387]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:16:10,503]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34406400 bytes

[2021-10-12 11:16:10,505]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-10-12 11:16:10,505]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:16:10,602]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 6893568 bytes

[2021-10-12 11:16:10,602]mapper_test.py:224:[INFO]: area: 80 level: 4
[2021-10-12 13:29:35,706]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-10-12 13:29:35,707]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:29:35,707]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:29:35,869]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34504704 bytes

[2021-10-12 13:29:35,871]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-10-12 13:29:35,871]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:29:37,614]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 11087872 bytes

[2021-10-12 13:29:37,615]mapper_test.py:224:[INFO]: area: 80 level: 4
[2021-10-12 15:00:12,237]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-10-12 15:00:12,238]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:00:12,238]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:00:12,412]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34455552 bytes

[2021-10-12 15:00:12,414]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-10-12 15:00:12,414]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:00:14,176]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 11235328 bytes

[2021-10-12 15:00:14,176]mapper_test.py:224:[INFO]: area: 80 level: 4
[2021-10-12 18:45:01,548]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-10-12 18:45:01,548]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:45:01,548]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:45:01,666]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34246656 bytes

[2021-10-12 18:45:01,668]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-10-12 18:45:01,668]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:45:03,376]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 11415552 bytes

[2021-10-12 18:45:03,376]mapper_test.py:224:[INFO]: area: 80 level: 4
[2021-10-18 11:38:29,108]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-10-18 11:38:29,108]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:38:29,109]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:38:29,232]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34193408 bytes

[2021-10-18 11:38:29,234]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-10-18 11:38:29,234]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:38:30,932]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 11403264 bytes

[2021-10-18 11:38:30,933]mapper_test.py:224:[INFO]: area: 80 level: 4
[2021-10-18 12:03:08,465]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-10-18 12:03:08,466]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:08,466]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:08,589]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34222080 bytes

[2021-10-18 12:03:08,591]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-10-18 12:03:08,591]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:08,623]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 6025216 bytes

[2021-10-18 12:03:08,623]mapper_test.py:224:[INFO]: area: 80 level: 4
[2021-10-19 14:11:05,866]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-10-19 14:11:05,866]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:05,867]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:05,983]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34312192 bytes

[2021-10-19 14:11:05,984]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-10-19 14:11:05,985]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:06,008]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 6266880 bytes

[2021-10-19 14:11:06,009]mapper_test.py:224:[INFO]: area: 80 level: 4
[2021-10-22 13:30:15,465]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-10-22 13:30:15,466]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:30:15,466]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:30:15,582]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34426880 bytes

[2021-10-22 13:30:15,584]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-10-22 13:30:15,584]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:30:15,654]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 9121792 bytes

[2021-10-22 13:30:15,655]mapper_test.py:224:[INFO]: area: 80 level: 4
[2021-10-22 13:51:08,636]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-10-22 13:51:08,636]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:51:08,636]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:51:08,753]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34504704 bytes

[2021-10-22 13:51:08,755]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-10-22 13:51:08,755]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:51:08,865]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 9031680 bytes

[2021-10-22 13:51:08,866]mapper_test.py:224:[INFO]: area: 80 level: 4
[2021-10-22 14:01:26,902]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-10-22 14:01:26,902]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:26,902]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:27,020]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34332672 bytes

[2021-10-22 14:01:27,021]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-10-22 14:01:27,021]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:27,046]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 6373376 bytes

[2021-10-22 14:01:27,047]mapper_test.py:224:[INFO]: area: 80 level: 4
[2021-10-22 14:04:47,621]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-10-22 14:04:47,621]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:47,621]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:47,738]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34402304 bytes

[2021-10-22 14:04:47,740]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-10-22 14:04:47,740]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:47,764]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 6287360 bytes

[2021-10-22 14:04:47,765]mapper_test.py:224:[INFO]: area: 80 level: 4
[2021-10-23 13:28:22,726]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-10-23 13:28:22,726]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:28:22,726]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:28:22,843]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34201600 bytes

[2021-10-23 13:28:22,845]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-10-23 13:28:22,845]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:28:24,513]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :108
score:100
	Report mapping result:
		klut_size()     :138
		klut.num_gates():108
		max delay       :4
		max area        :108
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :34
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 11231232 bytes

[2021-10-23 13:28:24,513]mapper_test.py:224:[INFO]: area: 108 level: 4
[2021-10-24 17:39:47,494]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-10-24 17:39:47,495]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:39:47,495]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:39:47,612]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34217984 bytes

[2021-10-24 17:39:47,613]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-10-24 17:39:47,614]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:39:49,296]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :108
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 11554816 bytes

[2021-10-24 17:39:49,297]mapper_test.py:224:[INFO]: area: 80 level: 4
[2021-10-24 18:00:14,150]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-10-24 18:00:14,150]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:00:14,151]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:00:14,321]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34242560 bytes

[2021-10-24 18:00:14,323]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-10-24 18:00:14,323]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:00:15,990]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
	current map manager:
		current min nodes:177
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :80
score:100
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 11415552 bytes

[2021-10-24 18:00:15,990]mapper_test.py:224:[INFO]: area: 80 level: 4
[2021-10-26 10:24:47,481]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-10-26 10:24:47,481]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:47,481]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:47,596]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34480128 bytes

[2021-10-26 10:24:47,597]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-10-26 10:24:47,598]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:47,629]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	current map manager:
		current min nodes:177
		current min depth:8
	Report mapping result:
		klut_size()     :102
		klut.num_gates():72
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :37
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 6098944 bytes

[2021-10-26 10:24:47,630]mapper_test.py:224:[INFO]: area: 72 level: 4
[2021-10-26 10:57:53,216]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-10-26 10:57:53,217]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:57:53,217]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:57:53,397]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34467840 bytes

[2021-10-26 10:57:53,399]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-10-26 10:57:53,399]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:57:55,105]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	Report mapping result:
		klut_size()     :102
		klut.num_gates():72
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :37
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 11296768 bytes

[2021-10-26 10:57:55,105]mapper_test.py:224:[INFO]: area: 72 level: 4
[2021-10-26 11:19:08,527]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-10-26 11:19:08,528]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:19:08,528]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:19:08,643]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34385920 bytes

[2021-10-26 11:19:08,645]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-10-26 11:19:08,645]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:19:10,316]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	Report mapping result:
		klut_size()     :118
		klut.num_gates():88
		max delay       :4
		max area        :108
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :40
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 11350016 bytes

[2021-10-26 11:19:10,317]mapper_test.py:224:[INFO]: area: 88 level: 4
[2021-10-26 12:17:16,861]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-10-26 12:17:16,861]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:17:16,861]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:17:16,977]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34582528 bytes

[2021-10-26 12:17:16,979]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-10-26 12:17:16,979]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:17:18,712]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 11227136 bytes

[2021-10-26 12:17:18,712]mapper_test.py:224:[INFO]: area: 80 level: 4
[2021-10-26 14:12:22,166]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-10-26 14:12:22,167]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:22,167]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:22,288]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34455552 bytes

[2021-10-26 14:12:22,289]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-10-26 14:12:22,290]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:22,314]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	Report mapping result:
		klut_size()     :102
		klut.num_gates():72
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :37
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 5984256 bytes

[2021-10-26 14:12:22,315]mapper_test.py:224:[INFO]: area: 72 level: 4
[2021-10-29 16:09:26,793]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-10-29 16:09:26,794]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:26,794]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:26,946]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34390016 bytes

[2021-10-29 16:09:26,948]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-10-29 16:09:26,948]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:26,987]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	Report mapping result:
		klut_size()     :139
		klut.num_gates():109
		max delay       :5
		max area        :109
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :34
		LUT fanins:4	 numbers :51
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
Peak memory: 5980160 bytes

[2021-10-29 16:09:26,988]mapper_test.py:224:[INFO]: area: 109 level: 5
[2021-11-03 09:50:47,962]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-11-03 09:50:47,962]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:50:47,963]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:50:48,085]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34258944 bytes

[2021-11-03 09:50:48,086]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-11-03 09:50:48,087]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:50:48,119]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	Report mapping result:
		klut_size()     :139
		klut.num_gates():109
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :34
		LUT fanins:4	 numbers :51
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig_output.v
	Peak memory: 6201344 bytes

[2021-11-03 09:50:48,119]mapper_test.py:226:[INFO]: area: 109 level: 4
[2021-11-03 10:02:54,001]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-11-03 10:02:54,001]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:02:54,002]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:02:54,118]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34484224 bytes

[2021-11-03 10:02:54,119]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-11-03 10:02:54,120]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:02:54,160]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	Report mapping result:
		klut_size()     :139
		klut.num_gates():109
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :55
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig_output.v
	Peak memory: 6221824 bytes

[2021-11-03 10:02:54,160]mapper_test.py:226:[INFO]: area: 109 level: 4
[2021-11-03 13:42:53,320]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-11-03 13:42:53,320]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:42:53,320]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:42:53,438]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34385920 bytes

[2021-11-03 13:42:53,440]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-11-03 13:42:53,440]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:42:53,473]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	Report mapping result:
		klut_size()     :139
		klut.num_gates():109
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :55
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig_output.v
	Peak memory: 6258688 bytes

[2021-11-03 13:42:53,474]mapper_test.py:226:[INFO]: area: 109 level: 4
[2021-11-03 13:49:09,226]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-11-03 13:49:09,227]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:09,227]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:09,344]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34250752 bytes

[2021-11-03 13:49:09,346]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-11-03 13:49:09,346]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:09,378]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	Report mapping result:
		klut_size()     :139
		klut.num_gates():109
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :23
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :55
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig_output.v
	Peak memory: 6180864 bytes

[2021-11-03 13:49:09,379]mapper_test.py:226:[INFO]: area: 109 level: 4
[2021-11-04 15:56:00,793]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-11-04 15:56:00,793]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:00,794]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:00,973]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34312192 bytes

[2021-11-04 15:56:00,975]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-11-04 15:56:00,975]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:01,017]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
	Report mapping result:
		klut_size()     :100
		klut.num_gates():70
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :35
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig_output.v
	Peak memory: 6180864 bytes

[2021-11-04 15:56:01,018]mapper_test.py:226:[INFO]: area: 70 level: 4
[2021-11-16 12:27:28,719]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-11-16 12:27:28,720]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:28,720]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:28,844]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34177024 bytes

[2021-11-16 12:27:28,846]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-11-16 12:27:28,846]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:28,871]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
Mapping time: 0.00258 secs
	Report mapping result:
		klut_size()     :100
		klut.num_gates():70
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :35
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
	Peak memory: 6164480 bytes

[2021-11-16 12:27:28,872]mapper_test.py:228:[INFO]: area: 70 level: 4
[2021-11-16 14:16:24,136]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-11-16 14:16:24,137]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:24,137]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:24,258]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34418688 bytes

[2021-11-16 14:16:24,260]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-11-16 14:16:24,260]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:24,284]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
Mapping time: 0.002717 secs
	Report mapping result:
		klut_size()     :100
		klut.num_gates():70
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :35
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
	Peak memory: 6029312 bytes

[2021-11-16 14:16:24,285]mapper_test.py:228:[INFO]: area: 70 level: 4
[2021-11-16 14:22:44,330]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-11-16 14:22:44,331]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:44,331]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:44,454]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34463744 bytes

[2021-11-16 14:22:44,456]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-11-16 14:22:44,456]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:44,494]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
Mapping time: 0.004023 secs
	Report mapping result:
		klut_size()     :100
		klut.num_gates():70
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :35
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
	Peak memory: 6250496 bytes

[2021-11-16 14:22:44,494]mapper_test.py:228:[INFO]: area: 70 level: 4
[2021-11-17 16:35:23,840]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-11-17 16:35:23,840]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:23,841]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:24,012]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34500608 bytes

[2021-11-17 16:35:24,013]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-11-17 16:35:24,014]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:24,045]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
Mapping time: 0.002823 secs
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
	Peak memory: 6156288 bytes

[2021-11-17 16:35:24,045]mapper_test.py:228:[INFO]: area: 80 level: 4
[2021-11-18 10:17:52,740]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-11-18 10:17:52,740]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:52,740]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:52,858]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34471936 bytes

[2021-11-18 10:17:52,860]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-11-18 10:17:52,860]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:52,888]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
Mapping time: 0.005901 secs
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
	Peak memory: 6348800 bytes

[2021-11-18 10:17:52,889]mapper_test.py:228:[INFO]: area: 80 level: 4
[2021-11-23 16:10:43,551]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-11-23 16:10:43,552]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:43,552]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:43,673]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34394112 bytes

[2021-11-23 16:10:43,675]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-11-23 16:10:43,675]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:43,707]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
Mapping time: 0.005934 secs
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
	Peak memory: 6344704 bytes

[2021-11-23 16:10:43,707]mapper_test.py:228:[INFO]: area: 80 level: 4
[2021-11-23 16:41:41,576]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-11-23 16:41:41,577]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:41,577]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:41,695]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34344960 bytes

[2021-11-23 16:41:41,697]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-11-23 16:41:41,697]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:41,731]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
Mapping time: 0.006218 secs
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
	Peak memory: 6475776 bytes

[2021-11-23 16:41:41,731]mapper_test.py:228:[INFO]: area: 80 level: 4
[2021-11-24 11:38:16,926]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-11-24 11:38:16,927]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:16,927]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:17,052]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34373632 bytes

[2021-11-24 11:38:17,054]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-11-24 11:38:17,054]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:17,077]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
Mapping time: 0.00017 secs
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
	Peak memory: 6144000 bytes

[2021-11-24 11:38:17,077]mapper_test.py:228:[INFO]: area: 80 level: 4
[2021-11-24 12:01:31,360]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-11-24 12:01:31,360]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:31,360]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:31,476]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34332672 bytes

[2021-11-24 12:01:31,478]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-11-24 12:01:31,478]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:31,508]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
Mapping time: 0.000171 secs
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
	Peak memory: 6090752 bytes

[2021-11-24 12:01:31,509]mapper_test.py:228:[INFO]: area: 80 level: 4
[2021-11-24 12:05:06,022]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-11-24 12:05:06,023]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:06,023]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:06,140]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34385920 bytes

[2021-11-24 12:05:06,142]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-11-24 12:05:06,142]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:06,172]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
Mapping time: 0.002604 secs
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
	Peak memory: 6103040 bytes

[2021-11-24 12:05:06,172]mapper_test.py:228:[INFO]: area: 80 level: 4
[2021-11-24 12:10:51,723]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-11-24 12:10:51,723]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:51,724]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:51,847]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34435072 bytes

[2021-11-24 12:10:51,848]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-11-24 12:10:51,848]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:51,876]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00090 secs
	Report mapping result:
		klut_size()     :85
		klut.num_gates():55
		max delay       :5
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
	Peak memory: 6303744 bytes

[2021-11-24 12:10:51,877]mapper_test.py:228:[INFO]: area: 55 level: 5
[2021-11-24 12:57:04,511]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-11-24 12:57:04,511]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:04,511]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:04,634]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34492416 bytes

[2021-11-24 12:57:04,636]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-11-24 12:57:04,636]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:04,667]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
Mapping time: 0.002567 secs
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
	Peak memory: 5935104 bytes

[2021-11-24 12:57:04,667]mapper_test.py:228:[INFO]: area: 80 level: 4
[2021-11-24 13:05:12,797]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-11-24 13:05:12,798]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:05:12,798]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:05:12,913]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34684928 bytes

[2021-11-24 13:05:12,915]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-11-24 13:05:12,915]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:05:14,654]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
Mapping time: 0.002547 secs
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
	Peak memory: 11259904 bytes

[2021-11-24 13:05:14,655]mapper_test.py:228:[INFO]: area: 80 level: 4
[2021-11-24 13:28:33,297]mapper_test.py:79:[INFO]: run case "steppermotordrive_comb"
[2021-11-24 13:28:33,297]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:28:33,297]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:28:33,417]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     148.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      80.0.  Edge =      253.  Cut =      813.  T =     0.00 sec
P:  Del =    4.00.  Ar =      75.0.  Edge =      263.  Cut =      810.  T =     0.00 sec
P:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
E:  Del =    4.00.  Ar =      64.0.  Edge =      210.  Cut =      813.  T =     0.00 sec
F:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      197.  Cut =      657.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      656.  T =     0.00 sec
A:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
E:  Del =    4.00.  Ar =      59.0.  Edge =      187.  Cut =      648.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.28 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       29     47.54 %
Or           =        0      0.00 %
Other        =       30     49.18 %
TOTAL        =       61    100.00 %
Level =    0.  COs =    2.     7.4 %
Level =    4.  COs =   25.   100.0 %
Peak memory: 34332672 bytes

[2021-11-24 13:28:33,418]mapper_test.py:160:[INFO]: area: 59 level: 4
[2021-11-24 13:28:33,419]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:28:35,101]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.opt.aig
Mapping time: 0.000155 secs
	Report mapping result:
		klut_size()     :110
		klut.num_gates():80
		max delay       :4
		max area        :80
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :33
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/steppermotordrive_comb/steppermotordrive_comb.ifpga.v
	Peak memory: 11247616 bytes

[2021-11-24 13:28:35,102]mapper_test.py:228:[INFO]: area: 80 level: 4
