set SynModuleInfo {
  {SRCNAME encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 MODELNAME encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3 RTLNAME lane_seg_top_encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3
    SUBMODULES {
      {MODELNAME lane_seg_top_mac_muladd_8ns_8ns_8ns_16_4_1 RTLNAME lane_seg_top_mac_muladd_8ns_8ns_8ns_16_4_1 BINDTYPE op TYPE all IMPL dsp48 LATENCY 3 ALLOW_PRAGMA 1}
      {MODELNAME lane_seg_top_flow_control_loop_pipe_sequential_init RTLNAME lane_seg_top_flow_control_loop_pipe_sequential_init BINDTYPE interface TYPE internal_upc_flow_control INSTNAME lane_seg_top_flow_control_loop_pipe_sequential_init_U}
    }
  }
  {SRCNAME encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 MODELNAME encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5 RTLNAME lane_seg_top_encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5
    SUBMODULES {
      {MODELNAME lane_seg_top_mul_8ns_9ns_16_1_1 RTLNAME lane_seg_top_mul_8ns_9ns_16_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME lane_seg_top_mul_16s_10s_26_1_1 RTLNAME lane_seg_top_mul_16s_10s_26_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME lane_seg_top_mul_16s_10ns_26_1_1 RTLNAME lane_seg_top_mul_16s_10ns_26_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME lane_seg_top_mul_16s_8s_24_1_1 RTLNAME lane_seg_top_mul_16s_8s_24_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME lane_seg_top_mul_16s_12ns_28_1_1 RTLNAME lane_seg_top_mul_16s_12ns_28_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME lane_seg_top_mul_16s_7ns_23_1_1 RTLNAME lane_seg_top_mul_16s_7ns_23_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME lane_seg_top_mul_16s_5s_21_1_1 RTLNAME lane_seg_top_mul_16s_5s_21_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME lane_seg_top_mul_16s_9s_25_1_1 RTLNAME lane_seg_top_mul_16s_9s_25_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME lane_seg_top_mul_16s_9ns_25_1_1 RTLNAME lane_seg_top_mul_16s_9ns_25_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME lane_seg_top_mul_16s_13ns_28_1_1 RTLNAME lane_seg_top_mul_16s_13ns_28_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME lane_seg_top_mul_16s_7s_23_1_1 RTLNAME lane_seg_top_mul_16s_7s_23_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME lane_seg_top_mul_16s_11s_27_1_1 RTLNAME lane_seg_top_mul_16s_11s_27_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME lane_seg_top_mul_16s_12s_28_1_1 RTLNAME lane_seg_top_mul_16s_12s_28_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME lane_seg_top_mul_16s_14ns_28_1_1 RTLNAME lane_seg_top_mul_16s_14ns_28_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME lane_seg_top_mul_16s_5ns_21_1_1 RTLNAME lane_seg_top_mul_16s_5ns_21_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME lane_seg_top_mul_16s_6ns_22_1_1 RTLNAME lane_seg_top_mul_16s_6ns_22_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME lane_seg_top_mul_16s_13s_28_1_1 RTLNAME lane_seg_top_mul_16s_13s_28_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME lane_seg_top_mul_16s_11ns_27_1_1 RTLNAME lane_seg_top_mul_16s_11ns_27_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME lane_seg_top_mul_16s_8ns_24_1_1 RTLNAME lane_seg_top_mul_16s_8ns_24_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME lane_seg_top_mul_16s_6s_22_1_1 RTLNAME lane_seg_top_mul_16s_6s_22_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME lane_seg_top_mul_16s_14s_28_1_1 RTLNAME lane_seg_top_mul_16s_14s_28_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME lane_seg_top_mul_16s_15s_28_1_1 RTLNAME lane_seg_top_mul_16s_15s_28_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME lane_seg_top_mul_16s_15ns_28_1_1 RTLNAME lane_seg_top_mul_16s_15ns_28_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
    }
  }
  {SRCNAME encoder0_c1 MODELNAME encoder0_c1 RTLNAME lane_seg_top_encoder0_c1
    SUBMODULES {
      {MODELNAME lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W RTLNAME lane_seg_top_encoder0_c1_padded_RAM_1WNR_AUTO_1R1W BINDTYPE storage TYPE ram_1wnr IMPL auto LATENCY 2 ALLOW_PRAGMA 1}
    }
  }
  {SRCNAME lane_seg_top MODELNAME lane_seg_top RTLNAME lane_seg_top IS_TOP 1
    SUBMODULES {
      {MODELNAME lane_seg_top_gmem_in_m_axi RTLNAME lane_seg_top_gmem_in_m_axi BINDTYPE interface TYPE adapter IMPL m_axi}
      {MODELNAME lane_seg_top_gmem_out_m_axi RTLNAME lane_seg_top_gmem_out_m_axi BINDTYPE interface TYPE adapter IMPL m_axi}
      {MODELNAME lane_seg_top_control_s_axi RTLNAME lane_seg_top_control_s_axi BINDTYPE interface TYPE interface_s_axilite}
    }
  }
}
