\doxysection{I2\+C\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_i2_c___type_def}{}\label{struct_i2_c___type_def}\index{I2C\_TypeDef@{I2C\_TypeDef}}


Inter-\/integrated Circuit Interface.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_ad35ea0b199cefb757de20e9b78168534}{CR1}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_aee6ec4cf81ee0bb5b038576ba0d738a2}{RESERVED0}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_ac8bff45acc455489620d50e697a24c9d}{CR2}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_a6c3d147223993f2b832b508ee5a5178e}{RESERVED1}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_ad218fdcb9606477c1d63f8ee38d3c5c9}{OAR1}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_a5e98c83a176deeb4a8a68f9ca12fdfd2}{RESERVED2}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_a03189e2a57c81ae5d103739b72f52c93}{OAR2}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_a355b2c5aa0dd467de1f9dea4a9afe986}{RESERVED3}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_a5c1551b886fbb8e801b9203f6d7dc7c5}{DR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_a05a1a3482d9534ba9ef976e3277040f0}{RESERVED4}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_ae1602cd1c9cad449523099c97138f991}{SR1}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_ae736412dcff4daa38bfa8bf8628df316}{RESERVED5}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_a95c7f729b10eb2acafe499d9c9a81a83}{SR2}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_aaf1b319262f53669f49e244d94955a60}{RESERVED6}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_a1775e779008da2b4d1807c2b5033b8a5}{CCR}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_a0f398bdcc3f24e7547c3cb9343111fd0}{RESERVED7}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_aaba7a808e4dfae5cc06b197c298af206}{TRISE}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_a6e762751c9d5a1e41efb6033a26d8ed8}{RESERVED8}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Inter-\/integrated Circuit Interface. 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_i2_c___type_def_a1775e779008da2b4d1807c2b5033b8a5}\label{struct_i2_c___type_def_a1775e779008da2b4d1807c2b5033b8a5} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+CCR}

I2C Clock control register, Address offset\+: 0x1C \Hypertarget{struct_i2_c___type_def_ad35ea0b199cefb757de20e9b78168534}\label{struct_i2_c___type_def_ad35ea0b199cefb757de20e9b78168534} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+CR1}

I2C Control register 1, Address offset\+: 0x00 \Hypertarget{struct_i2_c___type_def_ac8bff45acc455489620d50e697a24c9d}\label{struct_i2_c___type_def_ac8bff45acc455489620d50e697a24c9d} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+CR2}

I2C Control register 2, Address offset\+: 0x04 \Hypertarget{struct_i2_c___type_def_a5c1551b886fbb8e801b9203f6d7dc7c5}\label{struct_i2_c___type_def_a5c1551b886fbb8e801b9203f6d7dc7c5} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!DR@{DR}}
\index{DR@{DR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+DR}

I2C Data register, Address offset\+: 0x10 \Hypertarget{struct_i2_c___type_def_ad218fdcb9606477c1d63f8ee38d3c5c9}\label{struct_i2_c___type_def_ad218fdcb9606477c1d63f8ee38d3c5c9} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!OAR1@{OAR1}}
\index{OAR1@{OAR1}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OAR1}{OAR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+OAR1}

I2C Own address register 1, Address offset\+: 0x08 \Hypertarget{struct_i2_c___type_def_a03189e2a57c81ae5d103739b72f52c93}\label{struct_i2_c___type_def_a03189e2a57c81ae5d103739b72f52c93} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!OAR2@{OAR2}}
\index{OAR2@{OAR2}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OAR2}{OAR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+OAR2}

I2C Own address register 2, Address offset\+: 0x0C \Hypertarget{struct_i2_c___type_def_aee6ec4cf81ee0bb5b038576ba0d738a2}\label{struct_i2_c___type_def_aee6ec4cf81ee0bb5b038576ba0d738a2} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+RESERVED0}

Reserved, 0x02 ~\newline
 \Hypertarget{struct_i2_c___type_def_a6c3d147223993f2b832b508ee5a5178e}\label{struct_i2_c___type_def_a6c3d147223993f2b832b508ee5a5178e} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved, 0x06 ~\newline
 \Hypertarget{struct_i2_c___type_def_a5e98c83a176deeb4a8a68f9ca12fdfd2}\label{struct_i2_c___type_def_a5e98c83a176deeb4a8a68f9ca12fdfd2} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+RESERVED2}

Reserved, 0x0A ~\newline
 \Hypertarget{struct_i2_c___type_def_a355b2c5aa0dd467de1f9dea4a9afe986}\label{struct_i2_c___type_def_a355b2c5aa0dd467de1f9dea4a9afe986} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+RESERVED3}

Reserved, 0x0E ~\newline
 \Hypertarget{struct_i2_c___type_def_a05a1a3482d9534ba9ef976e3277040f0}\label{struct_i2_c___type_def_a05a1a3482d9534ba9ef976e3277040f0} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+RESERVED4}

Reserved, 0x12 ~\newline
 \Hypertarget{struct_i2_c___type_def_ae736412dcff4daa38bfa8bf8628df316}\label{struct_i2_c___type_def_ae736412dcff4daa38bfa8bf8628df316} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+RESERVED5}

Reserved, 0x16 ~\newline
 \Hypertarget{struct_i2_c___type_def_aaf1b319262f53669f49e244d94955a60}\label{struct_i2_c___type_def_aaf1b319262f53669f49e244d94955a60} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}}
{\footnotesize\ttfamily uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+RESERVED6}

Reserved, 0x1A ~\newline
 \Hypertarget{struct_i2_c___type_def_a0f398bdcc3f24e7547c3cb9343111fd0}\label{struct_i2_c___type_def_a0f398bdcc3f24e7547c3cb9343111fd0} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED7}{RESERVED7}}
{\footnotesize\ttfamily uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+RESERVED7}

Reserved, 0x1E ~\newline
 \Hypertarget{struct_i2_c___type_def_a6e762751c9d5a1e41efb6033a26d8ed8}\label{struct_i2_c___type_def_a6e762751c9d5a1e41efb6033a26d8ed8} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED8}{RESERVED8}}
{\footnotesize\ttfamily uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+RESERVED8}

Reserved, 0x22 ~\newline
 \Hypertarget{struct_i2_c___type_def_ae1602cd1c9cad449523099c97138f991}\label{struct_i2_c___type_def_ae1602cd1c9cad449523099c97138f991} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!SR1@{SR1}}
\index{SR1@{SR1}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR1}{SR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+SR1}

I2C Status register 1, Address offset\+: 0x14 \Hypertarget{struct_i2_c___type_def_a95c7f729b10eb2acafe499d9c9a81a83}\label{struct_i2_c___type_def_a95c7f729b10eb2acafe499d9c9a81a83} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!SR2@{SR2}}
\index{SR2@{SR2}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR2}{SR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+SR2}

I2C Status register 2, Address offset\+: 0x18 \Hypertarget{struct_i2_c___type_def_aaba7a808e4dfae5cc06b197c298af206}\label{struct_i2_c___type_def_aaba7a808e4dfae5cc06b197c298af206} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!TRISE@{TRISE}}
\index{TRISE@{TRISE}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TRISE}{TRISE}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+TRISE}

I2C TRISE register, Address offset\+: 0x20 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
