<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p508" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_508{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_508{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_508{left:69px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_508{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t5_508{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#t6_508{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_508{left:69px;bottom:1028px;}
#t8_508{left:95px;bottom:1031px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t9_508{left:387px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ta_508{left:95px;bottom:1014px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tb_508{left:69px;bottom:988px;}
#tc_508{left:95px;bottom:991px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#td_508{left:401px;bottom:991px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_508{left:95px;bottom:975px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tf_508{left:69px;bottom:948px;}
#tg_508{left:95px;bottom:952px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#th_508{left:69px;bottom:925px;}
#ti_508{left:95px;bottom:929px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tj_508{left:483px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tk_508{left:95px;bottom:912px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tl_508{left:69px;bottom:886px;}
#tm_508{left:95px;bottom:889px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tn_508{left:69px;bottom:863px;}
#to_508{left:95px;bottom:866px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tp_508{left:347px;bottom:866px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tq_508{left:95px;bottom:849px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_508{left:95px;bottom:833px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#ts_508{left:69px;bottom:806px;}
#tt_508{left:95px;bottom:810px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tu_508{left:69px;bottom:783px;}
#tv_508{left:95px;bottom:787px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tw_508{left:349px;bottom:787px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tx_508{left:95px;bottom:770px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_508{left:95px;bottom:753px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tz_508{left:69px;bottom:727px;}
#t10_508{left:95px;bottom:730px;letter-spacing:-0.16px;word-spacing:-1.42px;}
#t11_508{left:341px;bottom:730px;letter-spacing:-0.15px;word-spacing:-1.42px;}
#t12_508{left:95px;bottom:713px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t13_508{left:95px;bottom:697px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t14_508{left:69px;bottom:657px;letter-spacing:0.13px;}
#t15_508{left:69px;bottom:632px;letter-spacing:-0.18px;word-spacing:-0.49px;}
#t16_508{left:69px;bottom:616px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#t17_508{left:69px;bottom:599px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t18_508{left:69px;bottom:574px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t19_508{left:109px;bottom:554px;letter-spacing:-0.22px;word-spacing:-0.42px;}
#t1a_508{left:138px;bottom:535px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t1b_508{left:109px;bottom:515px;letter-spacing:-0.16px;}
#t1c_508{left:138px;bottom:495px;letter-spacing:-0.23px;word-spacing:-0.37px;}
#t1d_508{left:69px;bottom:475px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1e_508{left:109px;bottom:455px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t1f_508{left:138px;bottom:435px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t1g_508{left:109px;bottom:415px;letter-spacing:-0.22px;word-spacing:-0.42px;}
#t1h_508{left:137px;bottom:396px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t1i_508{left:109px;bottom:376px;letter-spacing:-0.16px;}
#t1j_508{left:137px;bottom:356px;letter-spacing:-0.23px;word-spacing:-0.37px;}
#t1k_508{left:69px;bottom:310px;letter-spacing:-0.09px;}
#t1l_508{left:155px;bottom:310px;letter-spacing:-0.11px;}
#t1m_508{left:69px;bottom:286px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1n_508{left:69px;bottom:270px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1o_508{left:69px;bottom:253px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1p_508{left:69px;bottom:236px;letter-spacing:-0.2px;word-spacing:-0.47px;}
#t1q_508{left:69px;bottom:210px;}
#t1r_508{left:95px;bottom:213px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t1s_508{left:95px;bottom:189px;}
#t1t_508{left:121px;bottom:189px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#t1u_508{left:121px;bottom:172px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t1v_508{left:95px;bottom:147px;}
#t1w_508{left:121px;bottom:147px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1x_508{left:121px;bottom:130px;letter-spacing:-0.16px;word-spacing:-0.9px;}

.s1_508{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_508{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_508{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_508{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_508{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_508{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_508{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts508" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg508Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg508" style="-webkit-user-select: none;"><object width="935" height="1210" data="508/508.svg" type="image/svg+xml" id="pdf508" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_508" class="t s1_508">15-12 </span><span id="t2_508" class="t s1_508">Vol. 3B </span>
<span id="t3_508" class="t s2_508">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_508" class="t s3_508">The layout of the IA32_HWP_PECI_REQUEST_INFO MSR is shown in Figure 15-8. This MSR is writable by the </span>
<span id="t5_508" class="t s3_508">embedded controller but is read-only by software executing on the CPU. This MSR has Package scope. The bit fields </span>
<span id="t6_508" class="t s3_508">are described below: </span>
<span id="t7_508" class="t s4_508">• </span><span id="t8_508" class="t s5_508">Minimum_Performance (bits 7:0, RO) </span><span id="t9_508" class="t s3_508">— Used by the OS to read the latest value of PECI minimum </span>
<span id="ta_508" class="t s3_508">performance input. </span>
<span id="tb_508" class="t s4_508">• </span><span id="tc_508" class="t s5_508">Maximum_Performance (bits 15:8, RO) </span><span id="td_508" class="t s3_508">— Used by the OS to read the latest value of PECI maximum </span>
<span id="te_508" class="t s3_508">performance input. </span>
<span id="tf_508" class="t s4_508">• </span><span id="tg_508" class="t s3_508">Bits 23:16 are reserved and must be zero. </span>
<span id="th_508" class="t s4_508">• </span><span id="ti_508" class="t s5_508">Energy_Performance_Preference (bits 31:24, RO) </span><span id="tj_508" class="t s3_508">— Used by the OS to read the latest value of PECI </span>
<span id="tk_508" class="t s3_508">energy performance preference input. </span>
<span id="tl_508" class="t s4_508">• </span><span id="tm_508" class="t s3_508">Bits 59:32 are reserved and must be zero. </span>
<span id="tn_508" class="t s4_508">• </span><span id="to_508" class="t s5_508">EPP_PECI_Override (bit 60, RO) </span><span id="tp_508" class="t s3_508">— Indicates whether PECI if currently overriding the Energy Performance </span>
<span id="tq_508" class="t s3_508">Preference input. If set(1), PECI is overriding the Energy Performance Preference input. If clear(0), OS has </span>
<span id="tr_508" class="t s3_508">control over Energy Performance Preference input. </span>
<span id="ts_508" class="t s4_508">• </span><span id="tt_508" class="t s3_508">Bit 61 is reserved and must be zero. </span>
<span id="tu_508" class="t s4_508">• </span><span id="tv_508" class="t s5_508">Max_PECI_Override (bit 62, RO) </span><span id="tw_508" class="t s3_508">— Indicates whether PECI if currently overriding the Maximum </span>
<span id="tx_508" class="t s3_508">Performance input. If set(1), PECI is overriding the Maximum Performance input. If clear(0), OS has control </span>
<span id="ty_508" class="t s3_508">over Maximum Performance input. </span>
<span id="tz_508" class="t s4_508">• </span><span id="t10_508" class="t s5_508">Min_PECI_Override (bit 63, RO) </span><span id="t11_508" class="t s3_508">— Indicates whether PECI if currently overriding the Minimum Performance </span>
<span id="t12_508" class="t s3_508">input. If set(1), PECI is overriding the Minimum Performance input. If clear(0), OS has control over Minimum </span>
<span id="t13_508" class="t s3_508">Performance input. </span>
<span id="t14_508" class="t s6_508">HWP Request Field Hierarchical Resolution </span>
<span id="t15_508" class="t s3_508">HWP Request field resolution is fed by three MSRs: IA32_HWP_REQUEST, IA32_HWP_REQUEST_PKG, and </span>
<span id="t16_508" class="t s3_508">IA32_HWP_PECI_REQUEST_INFO. The flow that the processor goes through to resolve which field value is chosen </span>
<span id="t17_508" class="t s3_508">is shown below. </span>
<span id="t18_508" class="t s3_508">For each of the two HWP Request fields; Desired and Activity Window: </span>
<span id="t19_508" class="t s3_508">If IA32_HWP_REQUEST.PACKAGE_CONTROL = 1 and IA32_HWP_REQUEST.&lt;field&gt; valid bit = 0 </span>
<span id="t1a_508" class="t s3_508">Resolved Field Value = IA32_HWP_REQUEST_PKG.&lt;field&gt; </span>
<span id="t1b_508" class="t s3_508">Else </span>
<span id="t1c_508" class="t s3_508">Resolved Field Value = IA32_HWP_REQUEST.&lt;field&gt; </span>
<span id="t1d_508" class="t s3_508">For each of the three HWP Request fields; Min, Max, and EPP: </span>
<span id="t1e_508" class="t s3_508">If IA32_HWP_PECI_REQUEST_INFO.&lt;field&gt; PECI Override bit = 1 </span>
<span id="t1f_508" class="t s3_508">Resolved Field Value = IA32_HWP_PECI_REQUEST_INFO.&lt;field&gt; </span>
<span id="t1g_508" class="t s3_508">Else if IA32_HWP_REQUEST.PACKAGE_CONTROL = 1 and IA32_HWP_REQUEST.&lt;field&gt; valid bit = 0 </span>
<span id="t1h_508" class="t s3_508">Resolved Field Value = IA32_HWP_REQUEST_PKG.&lt;field&gt; </span>
<span id="t1i_508" class="t s3_508">Else </span>
<span id="t1j_508" class="t s3_508">Resolved Field Value = IA32_HWP_REQUEST.&lt;field&gt; </span>
<span id="t1k_508" class="t s7_508">15.4.4.4 </span><span id="t1l_508" class="t s7_508">IA32_HWP_CTL MSR (Address: 776H Logical Processor Scope) </span>
<span id="t1m_508" class="t s3_508">IA32_HWP_CTL[0] controls the behavior of IA32_HWP_REQUEST Package Control [bit 42]. This control bit allows </span>
<span id="t1n_508" class="t s3_508">the IA32_HWP_REQUEST MSR to stay in INIT mode most of the time (Control Bit is equal to its RESET value of 0) </span>
<span id="t1o_508" class="t s3_508">thus avoiding actual saving/restoring of the MSR contents when the OS adds it to the register set saved and </span>
<span id="t1p_508" class="t s3_508">restored by XSAVES/XRSTORS. </span>
<span id="t1q_508" class="t s4_508">• </span><span id="t1r_508" class="t s3_508">When IA32_HWP_CTL[0] = 0: </span>
<span id="t1s_508" class="t s3_508">— </span><span id="t1t_508" class="t s3_508">If IA32_HWP_REQUEST[42] = 0, the processor ignores all fields of the IA32_HWP_REQUEST_PKG MSR and </span>
<span id="t1u_508" class="t s3_508">selects all HWP values (Min, Max, EPP, Desired, Activity Window) from the IA32_HWP_REQUEST MSR. </span>
<span id="t1v_508" class="t s3_508">— </span><span id="t1w_508" class="t s3_508">If IA32_HWP_REQUEST[42] = 1, the processor selects the HWP values (Min, Max, EPP, Desired, Activity </span>
<span id="t1x_508" class="t s3_508">Window) either from the IA32_HWP_REQUEST MSR or from the IA32_HWP_REQUEST_PKG MSR according </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
