
---------- Begin Simulation Statistics ----------
final_tick                                32283523125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     73                       # Simulator instruction rate (inst/s)
host_mem_usage                                8744044                       # Number of bytes of host memory used
host_op_rate                                       78                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18293.24                       # Real time elapsed on the host
host_tick_rate                                1738009                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1331940                       # Number of instructions simulated
sim_ops                                       1419164                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031794                       # Number of seconds simulated
sim_ticks                                 31793820000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.362906                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  151045                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               156746                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                230                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2354                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            156767                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2158                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2823                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              665                       # Number of indirect misses.
system.cpu.branchPred.lookups                  178097                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7582                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          666                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1055631                       # Number of instructions committed
system.cpu.committedOps                       1075767                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.218798                       # CPI: cycles per instruction
system.cpu.discardedOps                          6229                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             586870                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             52364                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           280955                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1129754                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.310675                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      197                       # number of quiesce instructions executed
system.cpu.numCycles                          3397863                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       197                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  731518     68.00%     68.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1025      0.10%     68.09% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                  53183      4.94%     73.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite                290041     26.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1075767                       # Class of committed instruction
system.cpu.quiesceCycles                     47472249                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2268109                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          197                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1336                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        257743                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               82081                       # Transaction distribution
system.membus.trans_dist::ReadResp              83424                       # Transaction distribution
system.membus.trans_dist::WriteReq              48460                       # Transaction distribution
system.membus.trans_dist::WriteResp             48460                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           90                       # Transaction distribution
system.membus.trans_dist::WriteClean              188                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1041                       # Transaction distribution
system.membus.trans_dist::ReadExReq                55                       # Transaction distribution
system.membus.trans_dist::ReadExResp               55                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1237                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           106                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       127604                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        127604                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         3487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       255785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       261710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       255208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       255208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 520405                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        79168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        79168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        26688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6790                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        37294                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      8165296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      8165296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8281758                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            387215                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000553                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023502                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  387001     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                     214      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              387215                       # Request fanout histogram
system.membus.reqLayer6.occupancy           649420959                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5931000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             3354515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1164625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4144815                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          503921745                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            6335000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       182272                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       182272                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       256515                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       256515                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio          560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           40                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           48                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           70                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4670                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        82080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        86176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port        82080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::total        86176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        81920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution1_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       368640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       491520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.convolution1_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       163840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        37888                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         7304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         7304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       877574                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1.pio          560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio          880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6790                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1312720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1378256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port      1312720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::total      1378256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1310720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution1_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5898240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      7864320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.convolution1_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      2621440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       606208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       116752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       116752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     13972022                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1327827250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              4.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1134322268                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          3.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    806403000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution1_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       262144                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       262144                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       458752                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       208896                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        71680                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2061281                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.convolution1_dma      2061281                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      6183843                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      8245124                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     18551530                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      8245124                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      6183843                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     14428968                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2061281                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution1_dma      2061281                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     14428968                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     14428968                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     32980497                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       458752                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       655360                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       196608                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       264208                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       458752                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       464896                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       196608                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       198724                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4637882                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     14428968                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      1545961                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       20612811                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      6183843                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2126199                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       8310043                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4637882                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     20612811                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3672160                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      28922854                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        81780                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        81780                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        45824                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        45824                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        38992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution1_dma.dma::system.membus.slave[7]        38992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       122880                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        40960                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         9728                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         3656                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       255208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1247184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution1_dma.dma::system.membus.slave[7]      1247184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3932160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1310720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       311296                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       116752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      8165296                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       165825                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       165825    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       165825                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    377649250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          1.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    454672000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     64312960                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1310720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     65623680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1310720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1312720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      2623440                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     16078240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        40960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     16119200                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        41040                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       368720                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2022813239                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     41225622                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2064038860                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     41225622                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     41288527                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     82514149                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2064038860                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     41288527                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     41225622                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2146553009                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      3932160                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      5898240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      3932160                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      5898240                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       983040                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      1044480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       491520                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       122880                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       614400                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    123676866                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     61838433                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    185515298                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     61838433                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    123676866                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    185515298                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    185515298                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    185515298                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    371030597                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1.system.acctest.convolution1     64312960                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.elem_matrix1_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::total     65623680                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1.system.acctest.convolution1      1310720                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1_dma      1312720                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::total      2623440                       # Number of bytes written to this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1.system.acctest.convolution1     16078240                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.elem_matrix1_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::total     16119200                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1.system.acctest.convolution1       327680                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1_dma        41040                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::total       368720                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.bw_read::.acctest.convolution1.system.acctest.convolution1   2022813239                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.elem_matrix0_dma     20612811                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.elem_matrix1_dma     20612811                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::total   2064038860                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1.system.acctest.convolution1     41225622                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1_dma     41288527                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::total     82514149                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1.system.acctest.convolution1   2064038860                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1_dma     41288527                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.elem_matrix0_dma     20612811                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.elem_matrix1_dma     20612811                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::total   2146553009                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      1310720                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       655360                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      1966080                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1       655360                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      1310720                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      1966080                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       327680                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        20480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       348160                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        40960                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       204800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     41225622                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma     20612811                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total     61838433                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1     20612811                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma     41225622                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total     61838433                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1     61838433                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma     61838433                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total    123676866                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        79168                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        80576                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        79168                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        79168                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1237                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1259                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2490044                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        44285                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2534329                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2490044                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2490044                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2490044                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        44285                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2534329                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1247184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution1_dma      1247184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma       655360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           8896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5241456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2950528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        19496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution1_dma        19496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        10240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               81919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          278                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46102                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     39227246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution1_dma     39227246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     61838433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma     20612811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      1545961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2126199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            279803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             164857699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         559606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     61838433                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma     20612811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      8245124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      1545961                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             92801934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         559606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     39227246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution1_dma     39227246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    123676866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma     41225622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      9791085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3672160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           279803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            257659633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     19481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution1_dma::samples     19451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     61440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     20451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      4840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003092814250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          149                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          149                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              155925                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              48856                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       81919                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46102                       # Number of write requests accepted
system.mem_ctrls.readBursts                     81919                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46102                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    117                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2884                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2649620505                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  409010000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4796923005                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32390.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58640.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        62                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    76239                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   42921                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 81915                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46102                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   71549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    124                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8756                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    934.973047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   853.700324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.924042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          227      2.59%      2.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          236      2.70%      5.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          124      1.42%      6.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          136      1.55%      8.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          199      2.27%     10.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          102      1.16%     11.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          160      1.83%     13.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          131      1.50%     15.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7441     84.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8756                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     549.073826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    986.505846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            108     72.48%     72.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.67%     73.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      1.34%     74.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      1.34%     75.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      1.34%     77.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.67%     77.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           29     19.46%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2879            1      0.67%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            3      2.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           149                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     309.483221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     92.875153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    422.017366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             71     47.65%     47.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             9      6.04%     53.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            13      8.72%     62.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      2.01%     64.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.67%     65.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      1.34%     66.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      1.34%     67.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.67%     68.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      2.68%     71.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      2.01%     73.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.67%     73.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.67%     74.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.67%     75.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.67%     75.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      2.68%     78.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           32     21.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           149                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5235328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2951232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5241456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2950528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       164.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        92.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    164.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     92.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   31792900125                       # Total gap between requests
system.mem_ctrls.avgGap                     248341.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1246224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution1_dma      1244304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      1966080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma       653504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        47616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         8640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19520                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1965056                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 39197051.502461798489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution1_dma 39136662.407977402210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 61838432.752025395632                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 20554434.792673543096                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 1497649.543213115074                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2126199.368304909673                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 271750.925179799087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 613955.793924731319                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 61806225.234967045486                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 20612810.917341798544                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 8245124.366936719045                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 1545960.818800634705                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        19496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution1_dma        19496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        30720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        10240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          139                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          278                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1137442405                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution1_dma   1147646885                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   1795837565                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma    601322310                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     45086040                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     62748990                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      6838810                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5464577525                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 236552903125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma 238643860435                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  25696860625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1204933500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58342.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution1_dma     58865.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58458.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58722.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     58705.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     59197.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     49200.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19656753.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   7700289.82                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma  23305064.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   6273647.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1568923.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  28569291210                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1719900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1504971915                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 394                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           197                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     150610352.157360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    425847804.909752                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          197    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        18750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1440417750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             197                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      2613283750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  29670239375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       521614                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           521614                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       521614                       # number of overall hits
system.cpu.icache.overall_hits::total          521614                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1237                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1237                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1237                       # number of overall misses
system.cpu.icache.overall_misses::total          1237                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53893750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53893750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53893750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53893750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       522851                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       522851                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       522851                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       522851                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002366                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002366                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002366                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002366                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43568.108327                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43568.108327                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43568.108327                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43568.108327                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1237                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1237                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1237                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1237                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51998625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51998625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51998625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51998625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002366                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002366                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002366                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002366                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42036.075182                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42036.075182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42036.075182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42036.075182                       # average overall mshr miss latency
system.cpu.icache.replacements                   1013                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       521614                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          521614                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1237                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1237                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53893750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53893750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       522851                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       522851                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002366                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002366                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43568.108327                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43568.108327                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51998625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51998625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002366                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002366                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42036.075182                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42036.075182                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           356.085460                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              146831                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1013                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            144.946693                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   356.085460                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.695479                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.695479                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          361                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          348                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.705078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1046939                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1046939                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        83982                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            83982                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        83982                       # number of overall hits
system.cpu.dcache.overall_hits::total           83982                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          211                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            211                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          211                       # number of overall misses
system.cpu.dcache.overall_misses::total           211                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     16807875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     16807875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     16807875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     16807875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        84193                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        84193                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        84193                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        84193                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002506                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002506                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002506                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002506                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79658.175355                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79658.175355                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79658.175355                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79658.175355                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           90                       # number of writebacks
system.cpu.dcache.writebacks::total                90                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           50                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           50                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          161                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          161                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          161                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          161                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2937                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2937                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12276500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12276500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12276500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12276500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      6526000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      6526000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001912                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001912                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001912                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001912                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76251.552795                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76251.552795                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76251.552795                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76251.552795                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2221.995233                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2221.995233                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    118                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        52237                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           52237                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          119                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           119                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8510750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8510750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        52356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        52356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002273                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002273                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71518.907563                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71518.907563                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          106                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          106                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          301                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          301                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7451750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7451750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      6526000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      6526000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002025                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002025                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70299.528302                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70299.528302                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21681.063123                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21681.063123                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        31745                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          31745                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           92                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8297125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8297125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        31837                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        31837                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002890                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002890                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 90186.141304                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 90186.141304                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           55                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           55                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2636                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2636                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4824750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4824750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001728                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001728                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87722.727273                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87722.727273                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       127604                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       127604                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1338916125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1338916125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10492.744154                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10492.744154                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        16440                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        16440                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       111164                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       111164                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1287886959                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1287886959                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11585.467948                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11585.467948                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           377.821833                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5497                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               306                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.964052                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   377.821833                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.737933                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.737933                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          335                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1357765                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1357765                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  32283523125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                32283723125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     73                       # Simulator instruction rate (inst/s)
host_mem_usage                                8744044                       # Number of bytes of host memory used
host_op_rate                                       78                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18293.34                       # Real time elapsed on the host
host_tick_rate                                1738011                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1331949                       # Number of instructions simulated
sim_ops                                       1419179                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031794                       # Number of seconds simulated
sim_ticks                                 31794020000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.361722                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  151047                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               156750                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                231                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2356                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            156767                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2158                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2823                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              665                       # Number of indirect misses.
system.cpu.branchPred.lookups                  178103                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7584                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          666                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1055640                       # Number of instructions committed
system.cpu.committedOps                       1075782                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.219074                       # CPI: cycles per instruction
system.cpu.discardedOps                          6234                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             586887                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             52364                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           280956                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1130026                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.310648                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      197                       # number of quiesce instructions executed
system.cpu.numCycles                          3398183                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       197                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  731526     68.00%     68.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1025      0.10%     68.09% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                  53189      4.94%     73.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite                290041     26.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1075782                       # Class of committed instruction
system.cpu.quiesceCycles                     47472249                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2268157                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          197                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1340                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        257751                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               82081                       # Transaction distribution
system.membus.trans_dist::ReadResp              83428                       # Transaction distribution
system.membus.trans_dist::WriteReq              48460                       # Transaction distribution
system.membus.trans_dist::WriteResp             48460                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           91                       # Transaction distribution
system.membus.trans_dist::WriteClean              188                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1044                       # Transaction distribution
system.membus.trans_dist::ReadExReq                55                       # Transaction distribution
system.membus.trans_dist::ReadExResp               55                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1239                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           108                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       127604                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        127604                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         3493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           51                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       255791                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       261716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       255208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       255208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 520417                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        79296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        79296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        26880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6790                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        37486                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      8165296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      8165296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8282078                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            387219                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000553                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.023502                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  387005     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                     214      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              387219                       # Request fanout histogram
system.membus.reqLayer6.occupancy           649430459                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5931000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             3360140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1164625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4156065                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          503921745                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            6345000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       182272                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       182272                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       256515                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       256515                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1.pio          400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio          560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           40                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           48                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           70                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4670                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        82080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        86176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port        82080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::total        86176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        81920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution1_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       368640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       491520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.convolution1_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       163840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        37888                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         7304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         7304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       877574                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1.pio          560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio          880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1980                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6790                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1312720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1378256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port      1312720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::total      1378256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1310720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution1_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5898240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      7864320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.convolution1_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      2621440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       606208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       116752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       116752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     13972022                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1327827250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              4.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1134322268                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          3.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    806403000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          2.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution1_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       262144                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       262144                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       458752                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       208896                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        71680                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2061268                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.convolution1_dma      2061268                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      6183804                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      8245073                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     18551413                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      8245073                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      6183804                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     14428877                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2061268                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution1_dma      2061268                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     14428877                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     14428877                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     32980290                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       458752                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       655360                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       196608                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        67600                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       264208                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       458752                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       464896                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       196608                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         2116                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       198724                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4637853                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     14428877                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      1545951                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       20612681                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      6183804                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2126186                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       8309990                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4637853                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     20612681                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3672137                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      28922672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        81780                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        81780                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        45824                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        45824                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        38992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution1_dma.dma::system.membus.slave[7]        38992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       122880                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        40960                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         9728                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         3656                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       255208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1247184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution1_dma.dma::system.membus.slave[7]      1247184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3932160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      1310720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       311296                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       116752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      8165296                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       165825                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       165825    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       165825                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    377649250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          1.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    454672000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     64312960                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1310720                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     65623680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1310720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1312720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      2623440                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     16078240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        40960                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     16119200                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        41040                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       368720                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2022800514                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     41225363                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2064025877                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     41225363                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     41288267                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     82513630                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2064025877                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     41288267                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     41225363                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2146539506                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      3932160                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      5898240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      3932160                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      5898240                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       983040                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      1044480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       491520                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       122880                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       614400                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    123676088                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     61838044                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    185514131                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     61838044                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    123676088                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    185514131                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    185514131                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    185514131                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    371028263                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1.system.acctest.convolution1     64312960                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.elem_matrix1_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::total     65623680                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1.system.acctest.convolution1      1310720                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1_dma      1312720                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::total      2623440                       # Number of bytes written to this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1.system.acctest.convolution1     16078240                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.elem_matrix1_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::total     16119200                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1.system.acctest.convolution1       327680                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1_dma        41040                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::total       368720                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.bw_read::.acctest.convolution1.system.acctest.convolution1   2022800514                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.elem_matrix0_dma     20612681                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.elem_matrix1_dma     20612681                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::total   2064025877                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1.system.acctest.convolution1     41225363                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1_dma     41288267                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::total     82513630                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1.system.acctest.convolution1   2064025877                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1_dma     41288267                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.elem_matrix0_dma     20612681                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.elem_matrix1_dma     20612681                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::total   2146539506                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      1310720                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       655360                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      1966080                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1       655360                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      1310720                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      1966080                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       327680                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        20480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       348160                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        40960                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       204800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     41225363                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma     20612681                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total     61838044                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1     20612681                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma     41225363                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total     61838044                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1     61838044                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma     61838044                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total    123676088                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        79296                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        80704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        79296                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        79296                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1239                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1261                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2494054                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        44285                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2538339                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2494054                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2494054                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2494054                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        44285                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2538339                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1247184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution1_dma      1247184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma       655360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        67600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           9024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5241584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        17856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2950592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        19496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution1_dma        19496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        10240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               81921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          279                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46103                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     39226999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution1_dma     39226999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     61838044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma     20612681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      1545951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2126186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            283827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             164860688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         561615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     61838044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma     20612681                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      8245073                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      1545951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             92803364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         561615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     39226999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution1_dma     39226999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    123676088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma     41225363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      9791024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3672137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           283827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            257664051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     19481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution1_dma::samples     19451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     61440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     20451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      4840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003092814250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          149                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          149                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              155930                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              48856                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       81921                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46103                       # Number of write requests accepted
system.mem_ctrls.readBursts                     81921                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46103                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    117                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2884                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2649664755                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  409020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4797019755                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32390.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58640.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        62                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    76240                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   42921                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     4                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 81917                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46103                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   71549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    124                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8756                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    934.973047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   853.700324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.924042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          227      2.59%      2.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          236      2.70%      5.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          124      1.42%      6.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          136      1.55%      8.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          199      2.27%     10.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          102      1.16%     11.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          160      1.83%     13.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          131      1.50%     15.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7441     84.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8756                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          149                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     549.073826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    986.505846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            108     72.48%     72.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.67%     73.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            2      1.34%     74.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      1.34%     75.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      1.34%     77.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.67%     77.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           29     19.46%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2879            1      0.67%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            3      2.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           149                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     309.483221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     92.875153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    422.017366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             71     47.65%     47.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             9      6.04%     53.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            13      8.72%     62.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      2.01%     64.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.67%     65.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      1.34%     66.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      1.34%     67.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.67%     68.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      2.68%     71.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      2.01%     73.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.67%     73.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.67%     74.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.67%     75.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.67%     75.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            4      2.68%     78.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           32     21.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           149                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5235456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2951232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5241584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2950592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       164.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        92.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    164.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     92.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   31794130625                       # Total gap between requests
system.mem_ctrls.avgGap                     248345.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1246224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution1_dma      1244304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      1966080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma       653504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        47616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        67600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         8768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        19520                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      1965056                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 39196804.933757983148                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution1_dma 39136416.219150647521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 61838043.757914222777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 20554305.495184313506                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 1497640.122261985205                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2126185.993466695771                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 275775.130040177377                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 613951.931841270765                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 61805836.443456977606                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 20612681.252638075501                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 8245072.501055230387                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 1545951.093947855756                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        19496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution1_dma        19496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        30720                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        10240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          141                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          279                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1137442405                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution1_dma   1147646885                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   1795837565                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma    601322310                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     45086040                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     62748990                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      6935560                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5464577525                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 236552903125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma 238643860435                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  25696860625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1204933500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58342.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution1_dma     58865.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58458.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58722.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     58705.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     59197.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     49188.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19586299.37                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   7700289.82                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma  23305064.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   6273647.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1568923.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  28569294335                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1719900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1505168790                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 394                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           197                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     150610352.157360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    425847804.909752                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          197    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        18750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1440417750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             197                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      2613483750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  29670239375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       521624                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           521624                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       521624                       # number of overall hits
system.cpu.icache.overall_hits::total          521624                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1239                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1239                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1239                       # number of overall misses
system.cpu.icache.overall_misses::total          1239                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53980625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53980625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53980625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53980625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       522863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       522863                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       522863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       522863                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002370                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002370                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002370                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002370                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43567.897498                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43567.897498                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43567.897498                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43567.897498                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1239                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1239                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1239                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1239                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52082125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52082125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52082125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52082125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002370                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002370                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002370                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002370                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42035.613398                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42035.613398                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42035.613398                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42035.613398                       # average overall mshr miss latency
system.cpu.icache.replacements                   1015                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       521624                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          521624                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1239                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1239                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53980625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53980625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       522863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       522863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002370                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002370                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43567.897498                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43567.897498                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1239                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1239                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52082125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52082125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42035.613398                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42035.613398                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           356.085491                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              662940                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1376                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            481.787791                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   356.085491                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.695479                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.695479                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          361                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          346                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.705078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1046965                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1046965                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        83986                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            83986                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        83986                       # number of overall hits
system.cpu.dcache.overall_hits::total           83986                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          213                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            213                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          213                       # number of overall misses
system.cpu.dcache.overall_misses::total           213                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     16973500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     16973500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     16973500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     16973500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        84199                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        84199                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        84199                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        84199                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002530                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002530                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002530                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002530                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79687.793427                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79687.793427                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79687.793427                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79687.793427                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           91                       # number of writebacks
system.cpu.dcache.writebacks::total                91                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           50                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           50                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          163                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          163                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          163                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          163                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2937                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2937                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12438875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12438875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12438875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12438875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      6526000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      6526000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001936                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001936                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001936                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001936                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76312.116564                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76312.116564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76312.116564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76312.116564                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2221.995233                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2221.995233                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    120                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        52241                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           52241                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8676375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8676375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        52362                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        52362                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002311                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002311                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71705.578512                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71705.578512                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          301                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          301                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7614125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7614125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      6526000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      6526000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002063                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002063                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70501.157407                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70501.157407                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21681.063123                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21681.063123                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        31745                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          31745                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           92                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8297125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8297125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        31837                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        31837                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002890                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002890                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 90186.141304                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 90186.141304                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           55                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           55                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2636                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2636                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4824750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4824750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001728                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001728                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87722.727273                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87722.727273                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       127604                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       127604                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1338916125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1338916125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10492.744154                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10492.744154                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        16440                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        16440                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       111164                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       111164                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1287886959                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1287886959                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11585.467948                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11585.467948                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           377.821765                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               90004                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               675                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            133.339259                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   377.821765                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.737933                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.737933                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1357791                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1357791                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  32283723125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
