/* Text_Tag % Vendor Intel % Product c73p4rfshdxrom % Techno P1273.1 % Tag_Spec 1.0 % ECCN US_3E002 % Signature bff017adda05188970c26ada99546591760dc69f % Version r1.0.0_m1.18 % _View_Id lib % Date_Time 20160303_050305 */
 




/*
------------------------------------------------------------------------------
-- Intel Confidential                                                        -
------------------------------------------------------------------------------
-- (C) Copyright, 2008 Intel Corporation                                     -
-- Licensed material --  Property of Intel Corporation.                      -
-- All Rights Reserved                                                       -
--                                                                           -
-- Memory Compiler design by SEG Memory Compiler team                        -
                                                                             -
-- For more information about our team and our products, visit our web page: -
-- http://cdtg.fm.intel.com/SEGMDG/Static%5FMemory                           -
------------------------------------------------------------------------------
-- Foundry              : Intel 
-- Compiler Description : SEG SCC 
-- Revision             : Iron 
-- Instance Name        : c73p1rfshdxrom2048x16hb4img100  (2048 words x 16 bits, 8 col_mux)
-- Date of Generation   : 03/03/16
--       
-- Compiler Version     : r1.0.0                                                                   
------------------------------------------------------------------------------
- View                 : Synopsis Timing Model (.lib)
- Template Revision    : 1.0
------------------------------------------------------------------------------
*/
/*
Internal Information
xlllprom_timing_x2r1.dat
xlllprom_power_x2r1.dat

*/
   /* !upf ::  1273.1x2r1 */
   /* Timing De-Rate Applied = YES */


library ("c73p1rfshdxrom2048x16hb4img100_pfff_1.12v_0c"){
  define ("is_macro_cell", "cell", "boolean");
   comment : "p1273 pfff_1_12 xlllprom";
   technology (cmos) ;
   date : "03/03/16" ;
   revision : Undefined ;
   delay_model : table_lookup ;
   current_unit : 1mA;
   time_unit : 1ps;
   voltage_unit : 1V;
   leakage_power_unit : 1uW;
   capacitive_load_unit (1,ff);
   slew_lower_threshold_pct_fall : 20.0;
   slew_lower_threshold_pct_rise : 20.0;
   slew_upper_threshold_pct_fall : 80.0;
   slew_upper_threshold_pct_rise : 80.0;
   input_threshold_pct_rise : 50.0;
   input_threshold_pct_fall : 50.0;
   output_threshold_pct_rise : 50.0;
   output_threshold_pct_fall : 50.0;
   slew_derate_from_library : 1.00
   default_leakage_power_density : 0;
   default_max_transition        : 200 ;
   default_fanout_load           : 1.000 ;
   default_input_pin_cap         : 1.000 ;
   default_output_pin_cap        : 1.000 ;
   default_inout_pin_cap         : 1.000 ;
   pulling_resistance_unit       : 1kohm;
   bus_naming_style              : "%s[%d]";
   nom_process : 1.0 ;
   nom_temperature : 0 ;
   nom_voltage : 1.12;

   voltage_map(vccd_1p0, 1.12);
   voltage_map(vccdgt_1p0, 1.12);
   voltage_map(vss, 0.0);

   define(min_delay_flag, timing, boolean);

   operating_conditions("typical_1.0") {
     process : 1.0 ;
     temperature : 0 ;
     voltage : 1.12 ;
     tree_type : "balanced_tree" ;
   }

   default_operating_conditions : "typical_1.0" ;

  /* detailed report delay calculation enabled */
   library_features (report_delay_calculation) ;

   type (addrbus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 11 ;
      bit_from  : 10;
      bit_to    : 0 ;
      downto    : true ;
   }

   type (databus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 16 ;
      bit_from  : 15;
      bit_to    : 0 ;
      downto    : true ;
   }





   lu_table_template (c73p1rfshdxrom2048x16hb4img100_tco_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 ("  5,  15,  40,  70, 100, 140");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_delay_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_transition_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 ("  5,  15,  40,  70, 100, 140");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_constraint_2) {
      variable_1 : constrained_pin_transition;
      variable_2 : related_pin_transition;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  15,  40,  70, 100, 140");
   }

   power_lut_template (c73p1rfshdxrom2048x16hb4img100_inputPin) {
     variable_1 : input_transition_time ;
     index_1 ("110");
   }

   power_lut_template (c73p1rfshdxrom2048x16hb4img100_outputPin) {
     variable_1 : total_output_net_capacitance ;
     variable_2 : input_transition_time ;
     index_1 ("50");
     index_2 ("110");
   }

/* lut model for cell c73p1rfshdxrom2048x16hb4img100 */
cell (c73p1rfshdxrom2048x16hb4img100) {
	is_macro_cell : true;	
	switch_cell_type : fine_grain;
	interface_timing : true;
      dont_use         : true;
      dont_touch       : true;
	  area :    2227.2052;
	  cell_leakage_power :      19.0424;
	leakage_power() {
		when : !ipwreninb;
		value :      19.0424;
	}
	leakage_power() {
		when : ipwreninb;
		value :       0.1421;
	}
      pin(ickr) {
         clock : true;
         direction : input;
         related_power_pin : vccdgt_1p0;
         related_ground_pin : vss;
		 internal_power() {
			  related_pg_pin : vccdgt_1p0; 
			  when : iren;
            rise_power(c73p1rfshdxrom2048x16hb4img100_inputPin) {
				index_1 ("110");
				values ("2482.18");
            }
            fall_power(c73p1rfshdxrom2048x16hb4img100_inputPin) {
				index_1 ("110");
				values ("3724.04");
            }
         }
		 internal_power() {
			  related_pg_pin : vccdgt_1p0; 
			  when : !iren;
            rise_power(c73p1rfshdxrom2048x16hb4img100_inputPin) {
				index_1 ("110");
				values ("452.87");
            }
            fall_power(c73p1rfshdxrom2048x16hb4img100_inputPin) {
				index_1 ("110");
				values ("543.45");
            }
         }
         capacitance :      7.364;

 	 min_pulse_width_high :   427.032;
         min_pulse_width_low  :   427.032;
         min_period           :   854.066;
      } /* pin ickr */

      bus(iar) {
            bus_type :  addrbus;
            direction : input;
            related_power_pin : vccdgt_1p0 ;
            related_ground_pin : vss ;
            capacitance :      2.897;

            pin(iar[10:0]) {
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "192, 190, 185, 180, 175, 169", \
                     "196, 194, 189, 183, 178, 172", \
                     "205, 203, 198, 193, 188, 182", \
                     "211, 209, 204, 198, 193, 188", \
                     "219, 217, 212, 207, 202, 196", \
                     "226, 224, 219, 213, 208, 202");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "182, 180, 175, 170, 165, 159", \
                     "186, 183, 179, 173, 168, 162", \
                     "194, 192, 187, 182, 177, 171", \
                     "200, 197, 192, 187, 182, 176", \
                     "207, 205, 200, 195, 190, 184", \
                     "214, 212, 207, 201, 196, 190");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "233, 235, 240, 246, 251, 257", \
                     "232, 234, 239, 245, 250, 256", \
                     "229, 232, 236, 242, 247, 253", \
                     "228, 230, 235, 241, 246, 251", \
                     "226, 229, 234, 239, 244, 250", \
                     "226, 228, 233, 238, 243, 249");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "234, 236, 241, 247, 252, 258", \
                     "233, 235, 240, 246, 251, 257", \
                     "231, 233, 238, 243, 248, 254", \
                     "229, 231, 236, 242, 247, 253", \
                     "228, 230, 235, 241, 246, 251", \
                     "228, 230, 235, 240, 245, 251");
               }
            }
          } /* pin iar[10:0] */
      } /* bus iar */


      pin(iren) {
         direction : input;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         capacitance :      2.429;
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     " 94,  91,  86,  81,  76,  70", \
                     " 97,  95,  90,  84,  79,  74", \
                     "107, 105, 100,  94,  89,  83", \
                     "112, 110, 105, 100,  95,  89", \
                     "121, 119, 114, 108, 103,  97", \
                     "128, 126, 121, 115, 110, 104");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     " 95,  93,  88,  82,  77,  71", \
                     " 98,  96,  91,  86,  81,  75", \
                     "107, 105, 100,  95,  90,  84", \
                     "113, 111, 106, 100,  95,  90", \
                     "121, 119, 114, 109, 104,  98", \
                     "128, 126, 121, 116, 111, 105");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     " 64,  66,  71,  77,  82,  88", \
                     " 63,  65,  70,  76,  80,  86", \
                     " 60,  62,  67,  73,  78,  83", \
                     " 59,  61,  66,  71,  76,  82", \
                     " 57,  59,  64,  69,  74,  80", \
                     " 56,  58,  63,  69,  74,  80");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     " 65,  67,  72,  78,  83,  88", \
                     " 64,  66,  71,  77,  82,  87", \
                     " 61,  63,  68,  74,  79,  85", \
                     " 60,  62,  67,  73,  78,  83", \
                     " 59,  61,  66,  71,  76,  82", \
                     " 58,  60,  65,  71,  76,  82");
               }
            }
      } /* pin iren */


      pin(ipwreninb) {
         direction : input;
	 switch_pin : true;
         related_power_pin : vccd_1p0 ;
         related_ground_pin : vss ;
         capacitance :      4.460;
      }  /* pin ipwreninb */


      bus(odout) {
         bus_type : databus;
         direction : output;
         power_down_function :"!vccdgt_1p0 + vss" ;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         max_capacitance : 200.0;
         pin(odout[15:0]) {
            internal_power() {
				  related_pg_pin : vccdgt_1p0; 
				  related_pin : ickr;
            rise_power(c73p1rfshdxrom2048x16hb4img100_outputPin) {
				index_1 ("50");
			index_2 ("110");
				values ("86.87");
            }
            fall_power(c73p1rfshdxrom2048x16hb4img100_outputPin) {
				index_1 ("50");
			index_2 ("110");
				values ("19.54");
            }
            }
            timing() {
               related_pin : "ickr";
               min_delay_flag : true ;
               timing_type : rising_edge;
               cell_rise(c73p1rfshdxrom2048x16hb4img100_tco_1) {
                  values ( \
                     "555, 562, 575, 583, 600, 623", \
                     "557, 564, 577, 585, 602, 625", \
                     "562, 569, 582, 590, 607, 630", \
                     "567, 574, 587, 595, 613, 635", \
                     "573, 579, 592, 600, 618, 640", \
                     "579, 585, 598, 606, 624, 646");
               }
               rise_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     "  6,  14,  31,  41,  71, 140", \
                     "  6,  14,  31,  41,  71, 140", \
                     "  6,  14,  31,  41,  71, 140", \
                     "  6,  14,  31,  41,  71, 140", \
                     "  6,  14,  31,  41,  71, 140", \
                     "  6,  14,  31,  41,  71, 140");
               }
               cell_fall(c73p1rfshdxrom2048x16hb4img100_tco_1) {
                  values ( \
                     "251, 259, 272, 280, 297, 315", \
                     "253, 261, 274, 282, 300, 317", \
                     "258, 266, 279, 287, 304, 322", \
                     "264, 271, 284, 292, 310, 327", \
                     "269, 276, 289, 297, 315, 332", \
                     "275, 282, 296, 303, 321, 338");
               }
               fall_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     "  6,  14,  28,  37,  61, 113", \
                     "  6,  14,  28,  37,  61, 113", \
                     "  6,  14,  28,  37,  61, 113", \
                     "  6,  14,  28,  37,  61, 113", \
                     "  6,  14,  28,  37,  61, 113", \
                     "  6,  14,  28,  37,  61, 113");
               }
            }
         } /* pin odout[15:0] */
      } /* bus odout */


    pin(opwrenoutb) {
        direction : output;
        power_down_function : "!vccd_1p0+ vss" ;
        related_power_pin : vccd_1p0;
        related_ground_pin : vss ;
        max_capacitance : 200.0;
        timing() {
            min_delay_flag : true ;
            related_pin : "ipwreninb";
            timing_sense : positive_unate;
            timing_type : combinational;
            cell_rise(c73p1rfshdxrom2048x16hb4img100_delay_1) {
                  values ( \
                     "2521, 2539, 2572, 2592, 2641, 2713", \
                     "2526, 2544, 2577, 2597, 2646, 2718", \
                     "2540, 2558, 2591, 2611, 2660, 2732", \
                     "2549, 2566, 2599, 2619, 2668, 2740", \
                     "2560, 2578, 2611, 2631, 2680, 2752", \
                     "2570, 2587, 2620, 2640, 2689, 2761");
            }
            rise_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 12,  25,  55,  77, 148, 367", \
                     " 12,  25,  55,  77, 148, 367", \
                     " 12,  25,  55,  77, 148, 367", \
                     " 12,  25,  55,  77, 148, 367", \
                     " 12,  25,  55,  77, 148, 367", \
                     " 12,  25,  55,  77, 148, 367");
            }
            cell_fall(c73p1rfshdxrom2048x16hb4img100_delay_1) {
                  values ( \
                     "2514, 2531, 2563, 2582, 2628, 2688", \
                     "2519, 2536, 2568, 2587, 2633, 2693", \
                     "2533, 2550, 2582, 2602, 2647, 2707", \
                     "2542, 2559, 2591, 2610, 2655, 2716", \
                     "2553, 2571, 2602, 2622, 2667, 2728", \
                     "2563, 2580, 2612, 2631, 2676, 2737");
            }
            fall_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 12,  23,  47,  66, 124, 296", \
                     " 12,  23,  47,  66, 124, 296", \
                     " 12,  23,  47,  66, 124, 296", \
                     " 12,  23,  47,  66, 124, 296", \
                     " 12,  23,  47,  66, 124, 296", \
                     " 12,  23,  47,  66, 124, 296");
            }
        }
    } /* pin opwrenoutb */

      pg_pin(vccd_1p0) {
         voltage_name : vccd_1p0;
         pg_type : primary_power;
         direction : input; 
      }

      pg_pin(vccdgt_1p0) {
         voltage_name : vccdgt_1p0;
         pg_type : internal_power;
         direction : internal; 
         switch_function : "ipwreninb";
         pg_function : "vccd_1p0";
      }

      pg_pin(vss) {
         voltage_name : vss;
         pg_type : primary_ground;
         direction : input; 
      }
   } /* scell */
} /* library c73p1rfshdxrom2048x16hb4img100 */


