
Sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a240  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  0800a428  0800a428  0001a428  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a568  0800a568  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  0800a568  0800a568  0001a568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a570  0800a570  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a570  0800a570  0001a570  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a574  0800a574  0001a574  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800a578  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000030c  20000078  0800a5f0  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000384  0800a5f0  00020384  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014146  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002bcb  00000000  00000000  000341e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001250  00000000  00000000  00036db8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001108  00000000  00000000  00038008  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001e178  00000000  00000000  00039110  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e166  00000000  00000000  00057288  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000a767f  00000000  00000000  000653ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0010ca6d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005334  00000000  00000000  0010cae8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000078 	.word	0x20000078
 8000204:	00000000 	.word	0x00000000
 8000208:	0800a410 	.word	0x0800a410

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	2000007c 	.word	0x2000007c
 8000224:	0800a410 	.word	0x0800a410

08000228 <__aeabi_drsub>:
 8000228:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800022c:	e002      	b.n	8000234 <__adddf3>
 800022e:	bf00      	nop

08000230 <__aeabi_dsub>:
 8000230:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000234 <__adddf3>:
 8000234:	b530      	push	{r4, r5, lr}
 8000236:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023e:	ea94 0f05 	teq	r4, r5
 8000242:	bf08      	it	eq
 8000244:	ea90 0f02 	teqeq	r0, r2
 8000248:	bf1f      	itttt	ne
 800024a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000252:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000256:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025a:	f000 80e2 	beq.w	8000422 <__adddf3+0x1ee>
 800025e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000262:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000266:	bfb8      	it	lt
 8000268:	426d      	neglt	r5, r5
 800026a:	dd0c      	ble.n	8000286 <__adddf3+0x52>
 800026c:	442c      	add	r4, r5
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	ea82 0000 	eor.w	r0, r2, r0
 800027a:	ea83 0101 	eor.w	r1, r3, r1
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	2d36      	cmp	r5, #54	; 0x36
 8000288:	bf88      	it	hi
 800028a:	bd30      	pophi	{r4, r5, pc}
 800028c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000290:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000294:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000298:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800029c:	d002      	beq.n	80002a4 <__adddf3+0x70>
 800029e:	4240      	negs	r0, r0
 80002a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x84>
 80002b2:	4252      	negs	r2, r2
 80002b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b8:	ea94 0f05 	teq	r4, r5
 80002bc:	f000 80a7 	beq.w	800040e <__adddf3+0x1da>
 80002c0:	f1a4 0401 	sub.w	r4, r4, #1
 80002c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c8:	db0d      	blt.n	80002e6 <__adddf3+0xb2>
 80002ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ce:	fa22 f205 	lsr.w	r2, r2, r5
 80002d2:	1880      	adds	r0, r0, r2
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002dc:	1880      	adds	r0, r0, r2
 80002de:	fa43 f305 	asr.w	r3, r3, r5
 80002e2:	4159      	adcs	r1, r3
 80002e4:	e00e      	b.n	8000304 <__adddf3+0xd0>
 80002e6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ea:	f10e 0e20 	add.w	lr, lr, #32
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f4:	bf28      	it	cs
 80002f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fa:	fa43 f305 	asr.w	r3, r3, r5
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000304:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000308:	d507      	bpl.n	800031a <__adddf3+0xe6>
 800030a:	f04f 0e00 	mov.w	lr, #0
 800030e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000312:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000316:	eb6e 0101 	sbc.w	r1, lr, r1
 800031a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800031e:	d31b      	bcc.n	8000358 <__adddf3+0x124>
 8000320:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000324:	d30c      	bcc.n	8000340 <__adddf3+0x10c>
 8000326:	0849      	lsrs	r1, r1, #1
 8000328:	ea5f 0030 	movs.w	r0, r0, rrx
 800032c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000330:	f104 0401 	add.w	r4, r4, #1
 8000334:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000338:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800033c:	f080 809a 	bcs.w	8000474 <__adddf3+0x240>
 8000340:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	ea41 0105 	orr.w	r1, r1, r5
 8000356:	bd30      	pop	{r4, r5, pc}
 8000358:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800035c:	4140      	adcs	r0, r0
 800035e:	eb41 0101 	adc.w	r1, r1, r1
 8000362:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000366:	f1a4 0401 	sub.w	r4, r4, #1
 800036a:	d1e9      	bne.n	8000340 <__adddf3+0x10c>
 800036c:	f091 0f00 	teq	r1, #0
 8000370:	bf04      	itt	eq
 8000372:	4601      	moveq	r1, r0
 8000374:	2000      	moveq	r0, #0
 8000376:	fab1 f381 	clz	r3, r1
 800037a:	bf08      	it	eq
 800037c:	3320      	addeq	r3, #32
 800037e:	f1a3 030b 	sub.w	r3, r3, #11
 8000382:	f1b3 0220 	subs.w	r2, r3, #32
 8000386:	da0c      	bge.n	80003a2 <__adddf3+0x16e>
 8000388:	320c      	adds	r2, #12
 800038a:	dd08      	ble.n	800039e <__adddf3+0x16a>
 800038c:	f102 0c14 	add.w	ip, r2, #20
 8000390:	f1c2 020c 	rsb	r2, r2, #12
 8000394:	fa01 f00c 	lsl.w	r0, r1, ip
 8000398:	fa21 f102 	lsr.w	r1, r1, r2
 800039c:	e00c      	b.n	80003b8 <__adddf3+0x184>
 800039e:	f102 0214 	add.w	r2, r2, #20
 80003a2:	bfd8      	it	le
 80003a4:	f1c2 0c20 	rsble	ip, r2, #32
 80003a8:	fa01 f102 	lsl.w	r1, r1, r2
 80003ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b0:	bfdc      	itt	le
 80003b2:	ea41 010c 	orrle.w	r1, r1, ip
 80003b6:	4090      	lslle	r0, r2
 80003b8:	1ae4      	subs	r4, r4, r3
 80003ba:	bfa2      	ittt	ge
 80003bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c0:	4329      	orrge	r1, r5
 80003c2:	bd30      	popge	{r4, r5, pc}
 80003c4:	ea6f 0404 	mvn.w	r4, r4
 80003c8:	3c1f      	subs	r4, #31
 80003ca:	da1c      	bge.n	8000406 <__adddf3+0x1d2>
 80003cc:	340c      	adds	r4, #12
 80003ce:	dc0e      	bgt.n	80003ee <__adddf3+0x1ba>
 80003d0:	f104 0414 	add.w	r4, r4, #20
 80003d4:	f1c4 0220 	rsb	r2, r4, #32
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f302 	lsl.w	r3, r1, r2
 80003e0:	ea40 0003 	orr.w	r0, r0, r3
 80003e4:	fa21 f304 	lsr.w	r3, r1, r4
 80003e8:	ea45 0103 	orr.w	r1, r5, r3
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f1c4 040c 	rsb	r4, r4, #12
 80003f2:	f1c4 0220 	rsb	r2, r4, #32
 80003f6:	fa20 f002 	lsr.w	r0, r0, r2
 80003fa:	fa01 f304 	lsl.w	r3, r1, r4
 80003fe:	ea40 0003 	orr.w	r0, r0, r3
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	fa21 f004 	lsr.w	r0, r1, r4
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f094 0f00 	teq	r4, #0
 8000412:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000416:	bf06      	itte	eq
 8000418:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800041c:	3401      	addeq	r4, #1
 800041e:	3d01      	subne	r5, #1
 8000420:	e74e      	b.n	80002c0 <__adddf3+0x8c>
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf18      	it	ne
 8000428:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800042c:	d029      	beq.n	8000482 <__adddf3+0x24e>
 800042e:	ea94 0f05 	teq	r4, r5
 8000432:	bf08      	it	eq
 8000434:	ea90 0f02 	teqeq	r0, r2
 8000438:	d005      	beq.n	8000446 <__adddf3+0x212>
 800043a:	ea54 0c00 	orrs.w	ip, r4, r0
 800043e:	bf04      	itt	eq
 8000440:	4619      	moveq	r1, r3
 8000442:	4610      	moveq	r0, r2
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea91 0f03 	teq	r1, r3
 800044a:	bf1e      	ittt	ne
 800044c:	2100      	movne	r1, #0
 800044e:	2000      	movne	r0, #0
 8000450:	bd30      	popne	{r4, r5, pc}
 8000452:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000456:	d105      	bne.n	8000464 <__adddf3+0x230>
 8000458:	0040      	lsls	r0, r0, #1
 800045a:	4149      	adcs	r1, r1
 800045c:	bf28      	it	cs
 800045e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000462:	bd30      	pop	{r4, r5, pc}
 8000464:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000468:	bf3c      	itt	cc
 800046a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800046e:	bd30      	popcc	{r4, r5, pc}
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000478:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800047c:	f04f 0000 	mov.w	r0, #0
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf1a      	itte	ne
 8000488:	4619      	movne	r1, r3
 800048a:	4610      	movne	r0, r2
 800048c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000490:	bf1c      	itt	ne
 8000492:	460b      	movne	r3, r1
 8000494:	4602      	movne	r2, r0
 8000496:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049a:	bf06      	itte	eq
 800049c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a0:	ea91 0f03 	teqeq	r1, r3
 80004a4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	bf00      	nop

080004ac <__aeabi_ui2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f04f 0500 	mov.w	r5, #0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e750      	b.n	800036c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_i2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004e4:	bf48      	it	mi
 80004e6:	4240      	negmi	r0, r0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e73e      	b.n	800036c <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_f2d>:
 80004f0:	0042      	lsls	r2, r0, #1
 80004f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fe:	bf1f      	itttt	ne
 8000500:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000504:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000508:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800050c:	4770      	bxne	lr
 800050e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000512:	bf08      	it	eq
 8000514:	4770      	bxeq	lr
 8000516:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800051a:	bf04      	itt	eq
 800051c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000530:	e71c      	b.n	800036c <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_ul2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f04f 0500 	mov.w	r5, #0
 8000542:	e00a      	b.n	800055a <__aeabi_l2d+0x16>

08000544 <__aeabi_l2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000552:	d502      	bpl.n	800055a <__aeabi_l2d+0x16>
 8000554:	4240      	negs	r0, r0
 8000556:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800055a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800055e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000562:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000566:	f43f aed8 	beq.w	800031a <__adddf3+0xe6>
 800056a:	f04f 0203 	mov.w	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000582:	f1c2 0320 	rsb	r3, r2, #32
 8000586:	fa00 fc03 	lsl.w	ip, r0, r3
 800058a:	fa20 f002 	lsr.w	r0, r0, r2
 800058e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000592:	ea40 000e 	orr.w	r0, r0, lr
 8000596:	fa21 f102 	lsr.w	r1, r1, r2
 800059a:	4414      	add	r4, r2
 800059c:	e6bd      	b.n	800031a <__adddf3+0xe6>
 800059e:	bf00      	nop

080005a0 <__aeabi_dmul>:
 80005a0:	b570      	push	{r4, r5, r6, lr}
 80005a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005a6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ae:	bf1d      	ittte	ne
 80005b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005b4:	ea94 0f0c 	teqne	r4, ip
 80005b8:	ea95 0f0c 	teqne	r5, ip
 80005bc:	f000 f8de 	bleq	800077c <__aeabi_dmul+0x1dc>
 80005c0:	442c      	add	r4, r5
 80005c2:	ea81 0603 	eor.w	r6, r1, r3
 80005c6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ca:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ce:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005d2:	bf18      	it	ne
 80005d4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e0:	d038      	beq.n	8000654 <__aeabi_dmul+0xb4>
 80005e2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ee:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005f2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005f6:	f04f 0600 	mov.w	r6, #0
 80005fa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005fe:	f09c 0f00 	teq	ip, #0
 8000602:	bf18      	it	ne
 8000604:	f04e 0e01 	orrne.w	lr, lr, #1
 8000608:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800060c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000610:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000614:	d204      	bcs.n	8000620 <__aeabi_dmul+0x80>
 8000616:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800061a:	416d      	adcs	r5, r5
 800061c:	eb46 0606 	adc.w	r6, r6, r6
 8000620:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000624:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000628:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800062c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000630:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000634:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000638:	bf88      	it	hi
 800063a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800063e:	d81e      	bhi.n	800067e <__aeabi_dmul+0xde>
 8000640:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000644:	bf08      	it	eq
 8000646:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800064a:	f150 0000 	adcs.w	r0, r0, #0
 800064e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000658:	ea46 0101 	orr.w	r1, r6, r1
 800065c:	ea40 0002 	orr.w	r0, r0, r2
 8000660:	ea81 0103 	eor.w	r1, r1, r3
 8000664:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000668:	bfc2      	ittt	gt
 800066a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800066e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000672:	bd70      	popgt	{r4, r5, r6, pc}
 8000674:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000678:	f04f 0e00 	mov.w	lr, #0
 800067c:	3c01      	subs	r4, #1
 800067e:	f300 80ab 	bgt.w	80007d8 <__aeabi_dmul+0x238>
 8000682:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000686:	bfde      	ittt	le
 8000688:	2000      	movle	r0, #0
 800068a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800068e:	bd70      	pople	{r4, r5, r6, pc}
 8000690:	f1c4 0400 	rsb	r4, r4, #0
 8000694:	3c20      	subs	r4, #32
 8000696:	da35      	bge.n	8000704 <__aeabi_dmul+0x164>
 8000698:	340c      	adds	r4, #12
 800069a:	dc1b      	bgt.n	80006d4 <__aeabi_dmul+0x134>
 800069c:	f104 0414 	add.w	r4, r4, #20
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f305 	lsl.w	r3, r0, r5
 80006a8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c0:	fa21 f604 	lsr.w	r6, r1, r4
 80006c4:	eb42 0106 	adc.w	r1, r2, r6
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f1c4 040c 	rsb	r4, r4, #12
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f304 	lsl.w	r3, r0, r4
 80006e0:	fa20 f005 	lsr.w	r0, r0, r5
 80006e4:	fa01 f204 	lsl.w	r2, r1, r4
 80006e8:	ea40 0002 	orr.w	r0, r0, r2
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006f4:	f141 0100 	adc.w	r1, r1, #0
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f1c4 0520 	rsb	r5, r4, #32
 8000708:	fa00 f205 	lsl.w	r2, r0, r5
 800070c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000710:	fa20 f304 	lsr.w	r3, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea43 0302 	orr.w	r3, r3, r2
 800071c:	fa21 f004 	lsr.w	r0, r1, r4
 8000720:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000724:	fa21 f204 	lsr.w	r2, r1, r4
 8000728:	ea20 0002 	bic.w	r0, r0, r2
 800072c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f094 0f00 	teq	r4, #0
 8000740:	d10f      	bne.n	8000762 <__aeabi_dmul+0x1c2>
 8000742:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000746:	0040      	lsls	r0, r0, #1
 8000748:	eb41 0101 	adc.w	r1, r1, r1
 800074c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3c01      	subeq	r4, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1a6>
 8000756:	ea41 0106 	orr.w	r1, r1, r6
 800075a:	f095 0f00 	teq	r5, #0
 800075e:	bf18      	it	ne
 8000760:	4770      	bxne	lr
 8000762:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000766:	0052      	lsls	r2, r2, #1
 8000768:	eb43 0303 	adc.w	r3, r3, r3
 800076c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000770:	bf08      	it	eq
 8000772:	3d01      	subeq	r5, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1c6>
 8000776:	ea43 0306 	orr.w	r3, r3, r6
 800077a:	4770      	bx	lr
 800077c:	ea94 0f0c 	teq	r4, ip
 8000780:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000784:	bf18      	it	ne
 8000786:	ea95 0f0c 	teqne	r5, ip
 800078a:	d00c      	beq.n	80007a6 <__aeabi_dmul+0x206>
 800078c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000790:	bf18      	it	ne
 8000792:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000796:	d1d1      	bne.n	800073c <__aeabi_dmul+0x19c>
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a0:	f04f 0000 	mov.w	r0, #0
 80007a4:	bd70      	pop	{r4, r5, r6, pc}
 80007a6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007aa:	bf06      	itte	eq
 80007ac:	4610      	moveq	r0, r2
 80007ae:	4619      	moveq	r1, r3
 80007b0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b4:	d019      	beq.n	80007ea <__aeabi_dmul+0x24a>
 80007b6:	ea94 0f0c 	teq	r4, ip
 80007ba:	d102      	bne.n	80007c2 <__aeabi_dmul+0x222>
 80007bc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c0:	d113      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007c2:	ea95 0f0c 	teq	r5, ip
 80007c6:	d105      	bne.n	80007d4 <__aeabi_dmul+0x234>
 80007c8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007cc:	bf1c      	itt	ne
 80007ce:	4610      	movne	r0, r2
 80007d0:	4619      	movne	r1, r3
 80007d2:	d10a      	bne.n	80007ea <__aeabi_dmul+0x24a>
 80007d4:	ea81 0103 	eor.w	r1, r1, r3
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007e4:	f04f 0000 	mov.w	r0, #0
 80007e8:	bd70      	pop	{r4, r5, r6, pc}
 80007ea:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ee:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007f2:	bd70      	pop	{r4, r5, r6, pc}

080007f4 <__aeabi_ddiv>:
 80007f4:	b570      	push	{r4, r5, r6, lr}
 80007f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000802:	bf1d      	ittte	ne
 8000804:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000808:	ea94 0f0c 	teqne	r4, ip
 800080c:	ea95 0f0c 	teqne	r5, ip
 8000810:	f000 f8a7 	bleq	8000962 <__aeabi_ddiv+0x16e>
 8000814:	eba4 0405 	sub.w	r4, r4, r5
 8000818:	ea81 0e03 	eor.w	lr, r1, r3
 800081c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000820:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000824:	f000 8088 	beq.w	8000938 <__aeabi_ddiv+0x144>
 8000828:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800082c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000830:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000834:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000838:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800083c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000840:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000844:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000848:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800084c:	429d      	cmp	r5, r3
 800084e:	bf08      	it	eq
 8000850:	4296      	cmpeq	r6, r2
 8000852:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000856:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800085a:	d202      	bcs.n	8000862 <__aeabi_ddiv+0x6e>
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	1ab6      	subs	r6, r6, r2
 8000864:	eb65 0503 	sbc.w	r5, r5, r3
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000872:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 000c 	orrcs.w	r0, r0, ip
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008d4:	d018      	beq.n	8000908 <__aeabi_ddiv+0x114>
 80008d6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008da:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008de:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008e2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008e6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ee:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008f2:	d1c0      	bne.n	8000876 <__aeabi_ddiv+0x82>
 80008f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f8:	d10b      	bne.n	8000912 <__aeabi_ddiv+0x11e>
 80008fa:	ea41 0100 	orr.w	r1, r1, r0
 80008fe:	f04f 0000 	mov.w	r0, #0
 8000902:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000906:	e7b6      	b.n	8000876 <__aeabi_ddiv+0x82>
 8000908:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800090c:	bf04      	itt	eq
 800090e:	4301      	orreq	r1, r0
 8000910:	2000      	moveq	r0, #0
 8000912:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000916:	bf88      	it	hi
 8000918:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800091c:	f63f aeaf 	bhi.w	800067e <__aeabi_dmul+0xde>
 8000920:	ebb5 0c03 	subs.w	ip, r5, r3
 8000924:	bf04      	itt	eq
 8000926:	ebb6 0c02 	subseq.w	ip, r6, r2
 800092a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800092e:	f150 0000 	adcs.w	r0, r0, #0
 8000932:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000936:	bd70      	pop	{r4, r5, r6, pc}
 8000938:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800093c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000940:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000944:	bfc2      	ittt	gt
 8000946:	ebd4 050c 	rsbsgt	r5, r4, ip
 800094a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800094e:	bd70      	popgt	{r4, r5, r6, pc}
 8000950:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000954:	f04f 0e00 	mov.w	lr, #0
 8000958:	3c01      	subs	r4, #1
 800095a:	e690      	b.n	800067e <__aeabi_dmul+0xde>
 800095c:	ea45 0e06 	orr.w	lr, r5, r6
 8000960:	e68d      	b.n	800067e <__aeabi_dmul+0xde>
 8000962:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000966:	ea94 0f0c 	teq	r4, ip
 800096a:	bf08      	it	eq
 800096c:	ea95 0f0c 	teqeq	r5, ip
 8000970:	f43f af3b 	beq.w	80007ea <__aeabi_dmul+0x24a>
 8000974:	ea94 0f0c 	teq	r4, ip
 8000978:	d10a      	bne.n	8000990 <__aeabi_ddiv+0x19c>
 800097a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800097e:	f47f af34 	bne.w	80007ea <__aeabi_dmul+0x24a>
 8000982:	ea95 0f0c 	teq	r5, ip
 8000986:	f47f af25 	bne.w	80007d4 <__aeabi_dmul+0x234>
 800098a:	4610      	mov	r0, r2
 800098c:	4619      	mov	r1, r3
 800098e:	e72c      	b.n	80007ea <__aeabi_dmul+0x24a>
 8000990:	ea95 0f0c 	teq	r5, ip
 8000994:	d106      	bne.n	80009a4 <__aeabi_ddiv+0x1b0>
 8000996:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800099a:	f43f aefd 	beq.w	8000798 <__aeabi_dmul+0x1f8>
 800099e:	4610      	mov	r0, r2
 80009a0:	4619      	mov	r1, r3
 80009a2:	e722      	b.n	80007ea <__aeabi_dmul+0x24a>
 80009a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a8:	bf18      	it	ne
 80009aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ae:	f47f aec5 	bne.w	800073c <__aeabi_dmul+0x19c>
 80009b2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009b6:	f47f af0d 	bne.w	80007d4 <__aeabi_dmul+0x234>
 80009ba:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009be:	f47f aeeb 	bne.w	8000798 <__aeabi_dmul+0x1f8>
 80009c2:	e712      	b.n	80007ea <__aeabi_dmul+0x24a>

080009c4 <__gedf2>:
 80009c4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80009c8:	e006      	b.n	80009d8 <__cmpdf2+0x4>
 80009ca:	bf00      	nop

080009cc <__ledf2>:
 80009cc:	f04f 0c01 	mov.w	ip, #1
 80009d0:	e002      	b.n	80009d8 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__cmpdf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009dc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e8:	bf18      	it	ne
 80009ea:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ee:	d01b      	beq.n	8000a28 <__cmpdf2+0x54>
 80009f0:	b001      	add	sp, #4
 80009f2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009f6:	bf0c      	ite	eq
 80009f8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009fc:	ea91 0f03 	teqne	r1, r3
 8000a00:	bf02      	ittt	eq
 8000a02:	ea90 0f02 	teqeq	r0, r2
 8000a06:	2000      	moveq	r0, #0
 8000a08:	4770      	bxeq	lr
 8000a0a:	f110 0f00 	cmn.w	r0, #0
 8000a0e:	ea91 0f03 	teq	r1, r3
 8000a12:	bf58      	it	pl
 8000a14:	4299      	cmppl	r1, r3
 8000a16:	bf08      	it	eq
 8000a18:	4290      	cmpeq	r0, r2
 8000a1a:	bf2c      	ite	cs
 8000a1c:	17d8      	asrcs	r0, r3, #31
 8000a1e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a22:	f040 0001 	orr.w	r0, r0, #1
 8000a26:	4770      	bx	lr
 8000a28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d102      	bne.n	8000a38 <__cmpdf2+0x64>
 8000a32:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a36:	d107      	bne.n	8000a48 <__cmpdf2+0x74>
 8000a38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d1d6      	bne.n	80009f0 <__cmpdf2+0x1c>
 8000a42:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a46:	d0d3      	beq.n	80009f0 <__cmpdf2+0x1c>
 8000a48:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdrcmple>:
 8000a50:	4684      	mov	ip, r0
 8000a52:	4610      	mov	r0, r2
 8000a54:	4662      	mov	r2, ip
 8000a56:	468c      	mov	ip, r1
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4663      	mov	r3, ip
 8000a5c:	e000      	b.n	8000a60 <__aeabi_cdcmpeq>
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdcmpeq>:
 8000a60:	b501      	push	{r0, lr}
 8000a62:	f7ff ffb7 	bl	80009d4 <__cmpdf2>
 8000a66:	2800      	cmp	r0, #0
 8000a68:	bf48      	it	mi
 8000a6a:	f110 0f00 	cmnmi.w	r0, #0
 8000a6e:	bd01      	pop	{r0, pc}

08000a70 <__aeabi_dcmpeq>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff fff4 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a78:	bf0c      	ite	eq
 8000a7a:	2001      	moveq	r0, #1
 8000a7c:	2000      	movne	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmplt>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffea 	bl	8000a60 <__aeabi_cdcmpeq>
 8000a8c:	bf34      	ite	cc
 8000a8e:	2001      	movcc	r0, #1
 8000a90:	2000      	movcs	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmple>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffe0 	bl	8000a60 <__aeabi_cdcmpeq>
 8000aa0:	bf94      	ite	ls
 8000aa2:	2001      	movls	r0, #1
 8000aa4:	2000      	movhi	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmpge>:
 8000aac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab0:	f7ff ffce 	bl	8000a50 <__aeabi_cdrcmple>
 8000ab4:	bf94      	ite	ls
 8000ab6:	2001      	movls	r0, #1
 8000ab8:	2000      	movhi	r0, #0
 8000aba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000abe:	bf00      	nop

08000ac0 <__aeabi_dcmpgt>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff ffc4 	bl	8000a50 <__aeabi_cdrcmple>
 8000ac8:	bf34      	ite	cc
 8000aca:	2001      	movcc	r0, #1
 8000acc:	2000      	movcs	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmpun>:
 8000ad4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000adc:	d102      	bne.n	8000ae4 <__aeabi_dcmpun+0x10>
 8000ade:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ae2:	d10a      	bne.n	8000afa <__aeabi_dcmpun+0x26>
 8000ae4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x20>
 8000aee:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000af2:	d102      	bne.n	8000afa <__aeabi_dcmpun+0x26>
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	f04f 0001 	mov.w	r0, #1
 8000afe:	4770      	bx	lr

08000b00 <__aeabi_d2iz>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b08:	d215      	bcs.n	8000b36 <__aeabi_d2iz+0x36>
 8000b0a:	d511      	bpl.n	8000b30 <__aeabi_d2iz+0x30>
 8000b0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b14:	d912      	bls.n	8000b3c <__aeabi_d2iz+0x3c>
 8000b16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b22:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b26:	fa23 f002 	lsr.w	r0, r3, r2
 8000b2a:	bf18      	it	ne
 8000b2c:	4240      	negne	r0, r0
 8000b2e:	4770      	bx	lr
 8000b30:	f04f 0000 	mov.w	r0, #0
 8000b34:	4770      	bx	lr
 8000b36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b3a:	d105      	bne.n	8000b48 <__aeabi_d2iz+0x48>
 8000b3c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b40:	bf08      	it	eq
 8000b42:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b46:	4770      	bx	lr
 8000b48:	f04f 0000 	mov.w	r0, #0
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop

08000b50 <__aeabi_d2f>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b58:	bf24      	itt	cs
 8000b5a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b5e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b62:	d90d      	bls.n	8000b80 <__aeabi_d2f+0x30>
 8000b64:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b68:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b6c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b70:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b74:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b78:	bf08      	it	eq
 8000b7a:	f020 0001 	biceq.w	r0, r0, #1
 8000b7e:	4770      	bx	lr
 8000b80:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b84:	d121      	bne.n	8000bca <__aeabi_d2f+0x7a>
 8000b86:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b8a:	bfbc      	itt	lt
 8000b8c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	4770      	bxlt	lr
 8000b92:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b96:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b9a:	f1c2 0218 	rsb	r2, r2, #24
 8000b9e:	f1c2 0c20 	rsb	ip, r2, #32
 8000ba2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ba6:	fa20 f002 	lsr.w	r0, r0, r2
 8000baa:	bf18      	it	ne
 8000bac:	f040 0001 	orrne.w	r0, r0, #1
 8000bb0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bb8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bbc:	ea40 000c 	orr.w	r0, r0, ip
 8000bc0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bc4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bc8:	e7cc      	b.n	8000b64 <__aeabi_d2f+0x14>
 8000bca:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bce:	d107      	bne.n	8000be0 <__aeabi_d2f+0x90>
 8000bd0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bd4:	bf1e      	ittt	ne
 8000bd6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bda:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bde:	4770      	bxne	lr
 8000be0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000be4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000be8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <__aeabi_frsub>:
 8000bf0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000bf4:	e002      	b.n	8000bfc <__addsf3>
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_fsub>:
 8000bf8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bfc <__addsf3>:
 8000bfc:	0042      	lsls	r2, r0, #1
 8000bfe:	bf1f      	itttt	ne
 8000c00:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c04:	ea92 0f03 	teqne	r2, r3
 8000c08:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c0c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c10:	d06a      	beq.n	8000ce8 <__addsf3+0xec>
 8000c12:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c16:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c1a:	bfc1      	itttt	gt
 8000c1c:	18d2      	addgt	r2, r2, r3
 8000c1e:	4041      	eorgt	r1, r0
 8000c20:	4048      	eorgt	r0, r1
 8000c22:	4041      	eorgt	r1, r0
 8000c24:	bfb8      	it	lt
 8000c26:	425b      	neglt	r3, r3
 8000c28:	2b19      	cmp	r3, #25
 8000c2a:	bf88      	it	hi
 8000c2c:	4770      	bxhi	lr
 8000c2e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c32:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c36:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c3a:	bf18      	it	ne
 8000c3c:	4240      	negne	r0, r0
 8000c3e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c42:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c46:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c4a:	bf18      	it	ne
 8000c4c:	4249      	negne	r1, r1
 8000c4e:	ea92 0f03 	teq	r2, r3
 8000c52:	d03f      	beq.n	8000cd4 <__addsf3+0xd8>
 8000c54:	f1a2 0201 	sub.w	r2, r2, #1
 8000c58:	fa41 fc03 	asr.w	ip, r1, r3
 8000c5c:	eb10 000c 	adds.w	r0, r0, ip
 8000c60:	f1c3 0320 	rsb	r3, r3, #32
 8000c64:	fa01 f103 	lsl.w	r1, r1, r3
 8000c68:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6c:	d502      	bpl.n	8000c74 <__addsf3+0x78>
 8000c6e:	4249      	negs	r1, r1
 8000c70:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c74:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c78:	d313      	bcc.n	8000ca2 <__addsf3+0xa6>
 8000c7a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c7e:	d306      	bcc.n	8000c8e <__addsf3+0x92>
 8000c80:	0840      	lsrs	r0, r0, #1
 8000c82:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c86:	f102 0201 	add.w	r2, r2, #1
 8000c8a:	2afe      	cmp	r2, #254	; 0xfe
 8000c8c:	d251      	bcs.n	8000d32 <__addsf3+0x136>
 8000c8e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c92:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c96:	bf08      	it	eq
 8000c98:	f020 0001 	biceq.w	r0, r0, #1
 8000c9c:	ea40 0003 	orr.w	r0, r0, r3
 8000ca0:	4770      	bx	lr
 8000ca2:	0049      	lsls	r1, r1, #1
 8000ca4:	eb40 0000 	adc.w	r0, r0, r0
 8000ca8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000cac:	f1a2 0201 	sub.w	r2, r2, #1
 8000cb0:	d1ed      	bne.n	8000c8e <__addsf3+0x92>
 8000cb2:	fab0 fc80 	clz	ip, r0
 8000cb6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cba:	ebb2 020c 	subs.w	r2, r2, ip
 8000cbe:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cc2:	bfaa      	itet	ge
 8000cc4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cc8:	4252      	neglt	r2, r2
 8000cca:	4318      	orrge	r0, r3
 8000ccc:	bfbc      	itt	lt
 8000cce:	40d0      	lsrlt	r0, r2
 8000cd0:	4318      	orrlt	r0, r3
 8000cd2:	4770      	bx	lr
 8000cd4:	f092 0f00 	teq	r2, #0
 8000cd8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000cdc:	bf06      	itte	eq
 8000cde:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000ce2:	3201      	addeq	r2, #1
 8000ce4:	3b01      	subne	r3, #1
 8000ce6:	e7b5      	b.n	8000c54 <__addsf3+0x58>
 8000ce8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cec:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cf0:	bf18      	it	ne
 8000cf2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cf6:	d021      	beq.n	8000d3c <__addsf3+0x140>
 8000cf8:	ea92 0f03 	teq	r2, r3
 8000cfc:	d004      	beq.n	8000d08 <__addsf3+0x10c>
 8000cfe:	f092 0f00 	teq	r2, #0
 8000d02:	bf08      	it	eq
 8000d04:	4608      	moveq	r0, r1
 8000d06:	4770      	bx	lr
 8000d08:	ea90 0f01 	teq	r0, r1
 8000d0c:	bf1c      	itt	ne
 8000d0e:	2000      	movne	r0, #0
 8000d10:	4770      	bxne	lr
 8000d12:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d16:	d104      	bne.n	8000d22 <__addsf3+0x126>
 8000d18:	0040      	lsls	r0, r0, #1
 8000d1a:	bf28      	it	cs
 8000d1c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d20:	4770      	bx	lr
 8000d22:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d26:	bf3c      	itt	cc
 8000d28:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d2c:	4770      	bxcc	lr
 8000d2e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d32:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d36:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d3a:	4770      	bx	lr
 8000d3c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d40:	bf16      	itet	ne
 8000d42:	4608      	movne	r0, r1
 8000d44:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d48:	4601      	movne	r1, r0
 8000d4a:	0242      	lsls	r2, r0, #9
 8000d4c:	bf06      	itte	eq
 8000d4e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d52:	ea90 0f01 	teqeq	r0, r1
 8000d56:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d5a:	4770      	bx	lr

08000d5c <__aeabi_ui2f>:
 8000d5c:	f04f 0300 	mov.w	r3, #0
 8000d60:	e004      	b.n	8000d6c <__aeabi_i2f+0x8>
 8000d62:	bf00      	nop

08000d64 <__aeabi_i2f>:
 8000d64:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d68:	bf48      	it	mi
 8000d6a:	4240      	negmi	r0, r0
 8000d6c:	ea5f 0c00 	movs.w	ip, r0
 8000d70:	bf08      	it	eq
 8000d72:	4770      	bxeq	lr
 8000d74:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d78:	4601      	mov	r1, r0
 8000d7a:	f04f 0000 	mov.w	r0, #0
 8000d7e:	e01c      	b.n	8000dba <__aeabi_l2f+0x2a>

08000d80 <__aeabi_ul2f>:
 8000d80:	ea50 0201 	orrs.w	r2, r0, r1
 8000d84:	bf08      	it	eq
 8000d86:	4770      	bxeq	lr
 8000d88:	f04f 0300 	mov.w	r3, #0
 8000d8c:	e00a      	b.n	8000da4 <__aeabi_l2f+0x14>
 8000d8e:	bf00      	nop

08000d90 <__aeabi_l2f>:
 8000d90:	ea50 0201 	orrs.w	r2, r0, r1
 8000d94:	bf08      	it	eq
 8000d96:	4770      	bxeq	lr
 8000d98:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d9c:	d502      	bpl.n	8000da4 <__aeabi_l2f+0x14>
 8000d9e:	4240      	negs	r0, r0
 8000da0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000da4:	ea5f 0c01 	movs.w	ip, r1
 8000da8:	bf02      	ittt	eq
 8000daa:	4684      	moveq	ip, r0
 8000dac:	4601      	moveq	r1, r0
 8000dae:	2000      	moveq	r0, #0
 8000db0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000db4:	bf08      	it	eq
 8000db6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000dba:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000dbe:	fabc f28c 	clz	r2, ip
 8000dc2:	3a08      	subs	r2, #8
 8000dc4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000dc8:	db10      	blt.n	8000dec <__aeabi_l2f+0x5c>
 8000dca:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dce:	4463      	add	r3, ip
 8000dd0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dd4:	f1c2 0220 	rsb	r2, r2, #32
 8000dd8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000ddc:	fa20 f202 	lsr.w	r2, r0, r2
 8000de0:	eb43 0002 	adc.w	r0, r3, r2
 8000de4:	bf08      	it	eq
 8000de6:	f020 0001 	biceq.w	r0, r0, #1
 8000dea:	4770      	bx	lr
 8000dec:	f102 0220 	add.w	r2, r2, #32
 8000df0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000df4:	f1c2 0220 	rsb	r2, r2, #32
 8000df8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dfc:	fa21 f202 	lsr.w	r2, r1, r2
 8000e00:	eb43 0002 	adc.w	r0, r3, r2
 8000e04:	bf08      	it	eq
 8000e06:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e0a:	4770      	bx	lr

08000e0c <__gesf2>:
 8000e0c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000e10:	e006      	b.n	8000e20 <__cmpsf2+0x4>
 8000e12:	bf00      	nop

08000e14 <__lesf2>:
 8000e14:	f04f 0c01 	mov.w	ip, #1
 8000e18:	e002      	b.n	8000e20 <__cmpsf2+0x4>
 8000e1a:	bf00      	nop

08000e1c <__cmpsf2>:
 8000e1c:	f04f 0c01 	mov.w	ip, #1
 8000e20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e24:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e28:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e2c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e30:	bf18      	it	ne
 8000e32:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e36:	d011      	beq.n	8000e5c <__cmpsf2+0x40>
 8000e38:	b001      	add	sp, #4
 8000e3a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e3e:	bf18      	it	ne
 8000e40:	ea90 0f01 	teqne	r0, r1
 8000e44:	bf58      	it	pl
 8000e46:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e4a:	bf88      	it	hi
 8000e4c:	17c8      	asrhi	r0, r1, #31
 8000e4e:	bf38      	it	cc
 8000e50:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e54:	bf18      	it	ne
 8000e56:	f040 0001 	orrne.w	r0, r0, #1
 8000e5a:	4770      	bx	lr
 8000e5c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e60:	d102      	bne.n	8000e68 <__cmpsf2+0x4c>
 8000e62:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000e66:	d105      	bne.n	8000e74 <__cmpsf2+0x58>
 8000e68:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000e6c:	d1e4      	bne.n	8000e38 <__cmpsf2+0x1c>
 8000e6e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000e72:	d0e1      	beq.n	8000e38 <__cmpsf2+0x1c>
 8000e74:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop

08000e7c <__aeabi_cfrcmple>:
 8000e7c:	4684      	mov	ip, r0
 8000e7e:	4608      	mov	r0, r1
 8000e80:	4661      	mov	r1, ip
 8000e82:	e7ff      	b.n	8000e84 <__aeabi_cfcmpeq>

08000e84 <__aeabi_cfcmpeq>:
 8000e84:	b50f      	push	{r0, r1, r2, r3, lr}
 8000e86:	f7ff ffc9 	bl	8000e1c <__cmpsf2>
 8000e8a:	2800      	cmp	r0, #0
 8000e8c:	bf48      	it	mi
 8000e8e:	f110 0f00 	cmnmi.w	r0, #0
 8000e92:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000e94 <__aeabi_fcmpeq>:
 8000e94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e98:	f7ff fff4 	bl	8000e84 <__aeabi_cfcmpeq>
 8000e9c:	bf0c      	ite	eq
 8000e9e:	2001      	moveq	r0, #1
 8000ea0:	2000      	movne	r0, #0
 8000ea2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ea6:	bf00      	nop

08000ea8 <__aeabi_fcmplt>:
 8000ea8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000eac:	f7ff ffea 	bl	8000e84 <__aeabi_cfcmpeq>
 8000eb0:	bf34      	ite	cc
 8000eb2:	2001      	movcc	r0, #1
 8000eb4:	2000      	movcs	r0, #0
 8000eb6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000eba:	bf00      	nop

08000ebc <__aeabi_fcmple>:
 8000ebc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ec0:	f7ff ffe0 	bl	8000e84 <__aeabi_cfcmpeq>
 8000ec4:	bf94      	ite	ls
 8000ec6:	2001      	movls	r0, #1
 8000ec8:	2000      	movhi	r0, #0
 8000eca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ece:	bf00      	nop

08000ed0 <__aeabi_fcmpge>:
 8000ed0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ed4:	f7ff ffd2 	bl	8000e7c <__aeabi_cfrcmple>
 8000ed8:	bf94      	ite	ls
 8000eda:	2001      	movls	r0, #1
 8000edc:	2000      	movhi	r0, #0
 8000ede:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_fcmpgt>:
 8000ee4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ee8:	f7ff ffc8 	bl	8000e7c <__aeabi_cfrcmple>
 8000eec:	bf34      	ite	cc
 8000eee:	2001      	movcc	r0, #1
 8000ef0:	2000      	movcs	r0, #0
 8000ef2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ef6:	bf00      	nop

08000ef8 <__aeabi_f2iz>:
 8000ef8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000efc:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f00:	d30f      	bcc.n	8000f22 <__aeabi_f2iz+0x2a>
 8000f02:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f06:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f0a:	d90d      	bls.n	8000f28 <__aeabi_f2iz+0x30>
 8000f0c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f10:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f14:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000f18:	fa23 f002 	lsr.w	r0, r3, r2
 8000f1c:	bf18      	it	ne
 8000f1e:	4240      	negne	r0, r0
 8000f20:	4770      	bx	lr
 8000f22:	f04f 0000 	mov.w	r0, #0
 8000f26:	4770      	bx	lr
 8000f28:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000f2c:	d101      	bne.n	8000f32 <__aeabi_f2iz+0x3a>
 8000f2e:	0242      	lsls	r2, r0, #9
 8000f30:	d105      	bne.n	8000f3e <__aeabi_f2iz+0x46>
 8000f32:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000f36:	bf08      	it	eq
 8000f38:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000f3c:	4770      	bx	lr
 8000f3e:	f04f 0000 	mov.w	r0, #0
 8000f42:	4770      	bx	lr

08000f44 <__aeabi_uldivmod>:
 8000f44:	b953      	cbnz	r3, 8000f5c <__aeabi_uldivmod+0x18>
 8000f46:	b94a      	cbnz	r2, 8000f5c <__aeabi_uldivmod+0x18>
 8000f48:	2900      	cmp	r1, #0
 8000f4a:	bf08      	it	eq
 8000f4c:	2800      	cmpeq	r0, #0
 8000f4e:	bf1c      	itt	ne
 8000f50:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000f54:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000f58:	f000 b974 	b.w	8001244 <__aeabi_idiv0>
 8000f5c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f60:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f64:	f000 f806 	bl	8000f74 <__udivmoddi4>
 8000f68:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f70:	b004      	add	sp, #16
 8000f72:	4770      	bx	lr

08000f74 <__udivmoddi4>:
 8000f74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f78:	468c      	mov	ip, r1
 8000f7a:	4604      	mov	r4, r0
 8000f7c:	9e08      	ldr	r6, [sp, #32]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d14b      	bne.n	800101a <__udivmoddi4+0xa6>
 8000f82:	428a      	cmp	r2, r1
 8000f84:	4615      	mov	r5, r2
 8000f86:	d967      	bls.n	8001058 <__udivmoddi4+0xe4>
 8000f88:	fab2 f282 	clz	r2, r2
 8000f8c:	b14a      	cbz	r2, 8000fa2 <__udivmoddi4+0x2e>
 8000f8e:	f1c2 0720 	rsb	r7, r2, #32
 8000f92:	fa01 f302 	lsl.w	r3, r1, r2
 8000f96:	fa20 f707 	lsr.w	r7, r0, r7
 8000f9a:	4095      	lsls	r5, r2
 8000f9c:	ea47 0c03 	orr.w	ip, r7, r3
 8000fa0:	4094      	lsls	r4, r2
 8000fa2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000fa6:	fbbc f7fe 	udiv	r7, ip, lr
 8000faa:	fa1f f885 	uxth.w	r8, r5
 8000fae:	fb0e c317 	mls	r3, lr, r7, ip
 8000fb2:	fb07 f908 	mul.w	r9, r7, r8
 8000fb6:	0c21      	lsrs	r1, r4, #16
 8000fb8:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000fbc:	4599      	cmp	r9, r3
 8000fbe:	d909      	bls.n	8000fd4 <__udivmoddi4+0x60>
 8000fc0:	18eb      	adds	r3, r5, r3
 8000fc2:	f107 31ff 	add.w	r1, r7, #4294967295	; 0xffffffff
 8000fc6:	f080 811c 	bcs.w	8001202 <__udivmoddi4+0x28e>
 8000fca:	4599      	cmp	r9, r3
 8000fcc:	f240 8119 	bls.w	8001202 <__udivmoddi4+0x28e>
 8000fd0:	3f02      	subs	r7, #2
 8000fd2:	442b      	add	r3, r5
 8000fd4:	eba3 0309 	sub.w	r3, r3, r9
 8000fd8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000fdc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000fe0:	fb00 f108 	mul.w	r1, r0, r8
 8000fe4:	b2a4      	uxth	r4, r4
 8000fe6:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fea:	42a1      	cmp	r1, r4
 8000fec:	d909      	bls.n	8001002 <__udivmoddi4+0x8e>
 8000fee:	192c      	adds	r4, r5, r4
 8000ff0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000ff4:	f080 8107 	bcs.w	8001206 <__udivmoddi4+0x292>
 8000ff8:	42a1      	cmp	r1, r4
 8000ffa:	f240 8104 	bls.w	8001206 <__udivmoddi4+0x292>
 8000ffe:	3802      	subs	r0, #2
 8001000:	442c      	add	r4, r5
 8001002:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8001006:	2700      	movs	r7, #0
 8001008:	1a64      	subs	r4, r4, r1
 800100a:	b11e      	cbz	r6, 8001014 <__udivmoddi4+0xa0>
 800100c:	2300      	movs	r3, #0
 800100e:	40d4      	lsrs	r4, r2
 8001010:	e9c6 4300 	strd	r4, r3, [r6]
 8001014:	4639      	mov	r1, r7
 8001016:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800101a:	428b      	cmp	r3, r1
 800101c:	d909      	bls.n	8001032 <__udivmoddi4+0xbe>
 800101e:	2e00      	cmp	r6, #0
 8001020:	f000 80ec 	beq.w	80011fc <__udivmoddi4+0x288>
 8001024:	2700      	movs	r7, #0
 8001026:	e9c6 0100 	strd	r0, r1, [r6]
 800102a:	4638      	mov	r0, r7
 800102c:	4639      	mov	r1, r7
 800102e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001032:	fab3 f783 	clz	r7, r3
 8001036:	2f00      	cmp	r7, #0
 8001038:	d148      	bne.n	80010cc <__udivmoddi4+0x158>
 800103a:	428b      	cmp	r3, r1
 800103c:	d302      	bcc.n	8001044 <__udivmoddi4+0xd0>
 800103e:	4282      	cmp	r2, r0
 8001040:	f200 80fb 	bhi.w	800123a <__udivmoddi4+0x2c6>
 8001044:	1a84      	subs	r4, r0, r2
 8001046:	eb61 0303 	sbc.w	r3, r1, r3
 800104a:	2001      	movs	r0, #1
 800104c:	469c      	mov	ip, r3
 800104e:	2e00      	cmp	r6, #0
 8001050:	d0e0      	beq.n	8001014 <__udivmoddi4+0xa0>
 8001052:	e9c6 4c00 	strd	r4, ip, [r6]
 8001056:	e7dd      	b.n	8001014 <__udivmoddi4+0xa0>
 8001058:	b902      	cbnz	r2, 800105c <__udivmoddi4+0xe8>
 800105a:	deff      	udf	#255	; 0xff
 800105c:	fab2 f282 	clz	r2, r2
 8001060:	2a00      	cmp	r2, #0
 8001062:	f040 808f 	bne.w	8001184 <__udivmoddi4+0x210>
 8001066:	2701      	movs	r7, #1
 8001068:	1b49      	subs	r1, r1, r5
 800106a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800106e:	fa1f f985 	uxth.w	r9, r5
 8001072:	fbb1 fef8 	udiv	lr, r1, r8
 8001076:	fb08 111e 	mls	r1, r8, lr, r1
 800107a:	fb09 f00e 	mul.w	r0, r9, lr
 800107e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8001082:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8001086:	4298      	cmp	r0, r3
 8001088:	d907      	bls.n	800109a <__udivmoddi4+0x126>
 800108a:	18eb      	adds	r3, r5, r3
 800108c:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 8001090:	d202      	bcs.n	8001098 <__udivmoddi4+0x124>
 8001092:	4298      	cmp	r0, r3
 8001094:	f200 80cd 	bhi.w	8001232 <__udivmoddi4+0x2be>
 8001098:	468e      	mov	lr, r1
 800109a:	1a1b      	subs	r3, r3, r0
 800109c:	fbb3 f0f8 	udiv	r0, r3, r8
 80010a0:	fb08 3310 	mls	r3, r8, r0, r3
 80010a4:	fb09 f900 	mul.w	r9, r9, r0
 80010a8:	b2a4      	uxth	r4, r4
 80010aa:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80010ae:	45a1      	cmp	r9, r4
 80010b0:	d907      	bls.n	80010c2 <__udivmoddi4+0x14e>
 80010b2:	192c      	adds	r4, r5, r4
 80010b4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80010b8:	d202      	bcs.n	80010c0 <__udivmoddi4+0x14c>
 80010ba:	45a1      	cmp	r9, r4
 80010bc:	f200 80b6 	bhi.w	800122c <__udivmoddi4+0x2b8>
 80010c0:	4618      	mov	r0, r3
 80010c2:	eba4 0409 	sub.w	r4, r4, r9
 80010c6:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 80010ca:	e79e      	b.n	800100a <__udivmoddi4+0x96>
 80010cc:	f1c7 0520 	rsb	r5, r7, #32
 80010d0:	40bb      	lsls	r3, r7
 80010d2:	fa22 fc05 	lsr.w	ip, r2, r5
 80010d6:	ea4c 0c03 	orr.w	ip, ip, r3
 80010da:	fa21 f405 	lsr.w	r4, r1, r5
 80010de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80010e2:	fbb4 f9fe 	udiv	r9, r4, lr
 80010e6:	fa1f f88c 	uxth.w	r8, ip
 80010ea:	fb0e 4419 	mls	r4, lr, r9, r4
 80010ee:	fa20 f305 	lsr.w	r3, r0, r5
 80010f2:	40b9      	lsls	r1, r7
 80010f4:	fb09 fa08 	mul.w	sl, r9, r8
 80010f8:	4319      	orrs	r1, r3
 80010fa:	0c0b      	lsrs	r3, r1, #16
 80010fc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8001100:	45a2      	cmp	sl, r4
 8001102:	fa02 f207 	lsl.w	r2, r2, r7
 8001106:	fa00 f307 	lsl.w	r3, r0, r7
 800110a:	d90b      	bls.n	8001124 <__udivmoddi4+0x1b0>
 800110c:	eb1c 0404 	adds.w	r4, ip, r4
 8001110:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8001114:	f080 8088 	bcs.w	8001228 <__udivmoddi4+0x2b4>
 8001118:	45a2      	cmp	sl, r4
 800111a:	f240 8085 	bls.w	8001228 <__udivmoddi4+0x2b4>
 800111e:	f1a9 0902 	sub.w	r9, r9, #2
 8001122:	4464      	add	r4, ip
 8001124:	eba4 040a 	sub.w	r4, r4, sl
 8001128:	fbb4 f0fe 	udiv	r0, r4, lr
 800112c:	fb0e 4410 	mls	r4, lr, r0, r4
 8001130:	fb00 fa08 	mul.w	sl, r0, r8
 8001134:	b289      	uxth	r1, r1
 8001136:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 800113a:	45a2      	cmp	sl, r4
 800113c:	d908      	bls.n	8001150 <__udivmoddi4+0x1dc>
 800113e:	eb1c 0404 	adds.w	r4, ip, r4
 8001142:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8001146:	d26b      	bcs.n	8001220 <__udivmoddi4+0x2ac>
 8001148:	45a2      	cmp	sl, r4
 800114a:	d969      	bls.n	8001220 <__udivmoddi4+0x2ac>
 800114c:	3802      	subs	r0, #2
 800114e:	4464      	add	r4, ip
 8001150:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001154:	fba0 8902 	umull	r8, r9, r0, r2
 8001158:	eba4 040a 	sub.w	r4, r4, sl
 800115c:	454c      	cmp	r4, r9
 800115e:	4641      	mov	r1, r8
 8001160:	46ce      	mov	lr, r9
 8001162:	d354      	bcc.n	800120e <__udivmoddi4+0x29a>
 8001164:	d051      	beq.n	800120a <__udivmoddi4+0x296>
 8001166:	2e00      	cmp	r6, #0
 8001168:	d069      	beq.n	800123e <__udivmoddi4+0x2ca>
 800116a:	1a5a      	subs	r2, r3, r1
 800116c:	eb64 040e 	sbc.w	r4, r4, lr
 8001170:	fa04 f505 	lsl.w	r5, r4, r5
 8001174:	fa22 f307 	lsr.w	r3, r2, r7
 8001178:	40fc      	lsrs	r4, r7
 800117a:	431d      	orrs	r5, r3
 800117c:	e9c6 5400 	strd	r5, r4, [r6]
 8001180:	2700      	movs	r7, #0
 8001182:	e747      	b.n	8001014 <__udivmoddi4+0xa0>
 8001184:	4095      	lsls	r5, r2
 8001186:	f1c2 0320 	rsb	r3, r2, #32
 800118a:	fa21 f003 	lsr.w	r0, r1, r3
 800118e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8001192:	fbb0 f7f8 	udiv	r7, r0, r8
 8001196:	fa1f f985 	uxth.w	r9, r5
 800119a:	fb08 0017 	mls	r0, r8, r7, r0
 800119e:	fa24 f303 	lsr.w	r3, r4, r3
 80011a2:	4091      	lsls	r1, r2
 80011a4:	fb07 fc09 	mul.w	ip, r7, r9
 80011a8:	430b      	orrs	r3, r1
 80011aa:	0c19      	lsrs	r1, r3, #16
 80011ac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80011b0:	458c      	cmp	ip, r1
 80011b2:	fa04 f402 	lsl.w	r4, r4, r2
 80011b6:	d907      	bls.n	80011c8 <__udivmoddi4+0x254>
 80011b8:	1869      	adds	r1, r5, r1
 80011ba:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 80011be:	d231      	bcs.n	8001224 <__udivmoddi4+0x2b0>
 80011c0:	458c      	cmp	ip, r1
 80011c2:	d92f      	bls.n	8001224 <__udivmoddi4+0x2b0>
 80011c4:	3f02      	subs	r7, #2
 80011c6:	4429      	add	r1, r5
 80011c8:	eba1 010c 	sub.w	r1, r1, ip
 80011cc:	fbb1 f0f8 	udiv	r0, r1, r8
 80011d0:	fb08 1c10 	mls	ip, r8, r0, r1
 80011d4:	fb00 fe09 	mul.w	lr, r0, r9
 80011d8:	b299      	uxth	r1, r3
 80011da:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80011de:	458e      	cmp	lr, r1
 80011e0:	d907      	bls.n	80011f2 <__udivmoddi4+0x27e>
 80011e2:	1869      	adds	r1, r5, r1
 80011e4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80011e8:	d218      	bcs.n	800121c <__udivmoddi4+0x2a8>
 80011ea:	458e      	cmp	lr, r1
 80011ec:	d916      	bls.n	800121c <__udivmoddi4+0x2a8>
 80011ee:	3802      	subs	r0, #2
 80011f0:	4429      	add	r1, r5
 80011f2:	eba1 010e 	sub.w	r1, r1, lr
 80011f6:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80011fa:	e73a      	b.n	8001072 <__udivmoddi4+0xfe>
 80011fc:	4637      	mov	r7, r6
 80011fe:	4630      	mov	r0, r6
 8001200:	e708      	b.n	8001014 <__udivmoddi4+0xa0>
 8001202:	460f      	mov	r7, r1
 8001204:	e6e6      	b.n	8000fd4 <__udivmoddi4+0x60>
 8001206:	4618      	mov	r0, r3
 8001208:	e6fb      	b.n	8001002 <__udivmoddi4+0x8e>
 800120a:	4543      	cmp	r3, r8
 800120c:	d2ab      	bcs.n	8001166 <__udivmoddi4+0x1f2>
 800120e:	ebb8 0102 	subs.w	r1, r8, r2
 8001212:	eb69 020c 	sbc.w	r2, r9, ip
 8001216:	3801      	subs	r0, #1
 8001218:	4696      	mov	lr, r2
 800121a:	e7a4      	b.n	8001166 <__udivmoddi4+0x1f2>
 800121c:	4618      	mov	r0, r3
 800121e:	e7e8      	b.n	80011f2 <__udivmoddi4+0x27e>
 8001220:	4608      	mov	r0, r1
 8001222:	e795      	b.n	8001150 <__udivmoddi4+0x1dc>
 8001224:	4607      	mov	r7, r0
 8001226:	e7cf      	b.n	80011c8 <__udivmoddi4+0x254>
 8001228:	4681      	mov	r9, r0
 800122a:	e77b      	b.n	8001124 <__udivmoddi4+0x1b0>
 800122c:	3802      	subs	r0, #2
 800122e:	442c      	add	r4, r5
 8001230:	e747      	b.n	80010c2 <__udivmoddi4+0x14e>
 8001232:	f1ae 0e02 	sub.w	lr, lr, #2
 8001236:	442b      	add	r3, r5
 8001238:	e72f      	b.n	800109a <__udivmoddi4+0x126>
 800123a:	4638      	mov	r0, r7
 800123c:	e707      	b.n	800104e <__udivmoddi4+0xda>
 800123e:	4637      	mov	r7, r6
 8001240:	e6e8      	b.n	8001014 <__udivmoddi4+0xa0>
 8001242:	bf00      	nop

08001244 <__aeabi_idiv0>:
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop

08001248 <AHT10_Init>:
uint8_t AHT10_Switcher = 255;

I2C_HandleTypeDef *AHT10_hi2c;

HAL_StatusTypeDef AHT10_Init(I2C_HandleTypeDef *hi2c)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
	AHT10_hi2c = hi2c;
 8001250:	4a04      	ldr	r2, [pc, #16]	; (8001264 <AHT10_Init+0x1c>)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	6013      	str	r3, [r2, #0]
}
 8001256:	bf00      	nop
 8001258:	4618      	mov	r0, r3
 800125a:	370c      	adds	r7, #12
 800125c:	46bd      	mov	sp, r7
 800125e:	bc80      	pop	{r7}
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	200000a4 	.word	0x200000a4

08001268 <AHT10_GetRaw_Temperature_hum>:

void AHT10_GetRaw_Temperature_hum(void) {
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af02      	add	r7, sp, #8
	HAL_I2C_Master_Receive(AHT10_hi2c, AHT10_ADRESS, (uint8_t*)AHT10_RX_Data, 6,100);
 800126e:	4b06      	ldr	r3, [pc, #24]	; (8001288 <AHT10_GetRaw_Temperature_hum+0x20>)
 8001270:	6818      	ldr	r0, [r3, #0]
 8001272:	2364      	movs	r3, #100	; 0x64
 8001274:	9300      	str	r3, [sp, #0]
 8001276:	2306      	movs	r3, #6
 8001278:	4a04      	ldr	r2, [pc, #16]	; (800128c <AHT10_GetRaw_Temperature_hum+0x24>)
 800127a:	2170      	movs	r1, #112	; 0x70
 800127c:	f003 f87a 	bl	8004374 <HAL_I2C_Master_Receive>
}
 8001280:	bf00      	nop
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	200000a4 	.word	0x200000a4
 800128c:	2000009c 	.word	0x2000009c

08001290 <AHT10_GetTemperature_hum>:

void AHT10_GetTemperature_hum(int8_t* Data) {
 8001290:	b590      	push	{r4, r7, lr}
 8001292:	b085      	sub	sp, #20
 8001294:	af02      	add	r7, sp, #8
 8001296:	6078      	str	r0, [r7, #4]
	HAL_I2C_Master_Transmit(AHT10_hi2c, AHT10_ADRESS, (uint8_t*)AHT10_TmpHum_Cmd, 3,100);
 8001298:	4b3d      	ldr	r3, [pc, #244]	; (8001390 <AHT10_GetTemperature_hum+0x100>)
 800129a:	6818      	ldr	r0, [r3, #0]
 800129c:	2364      	movs	r3, #100	; 0x64
 800129e:	9300      	str	r3, [sp, #0]
 80012a0:	2303      	movs	r3, #3
 80012a2:	4a3c      	ldr	r2, [pc, #240]	; (8001394 <AHT10_GetTemperature_hum+0x104>)
 80012a4:	2170      	movs	r1, #112	; 0x70
 80012a6:	f002 ff67 	bl	8004178 <HAL_I2C_Master_Transmit>
	AHT10_GetRaw_Temperature_hum();
 80012aa:	f7ff ffdd 	bl	8001268 <AHT10_GetRaw_Temperature_hum>
	AHT10_ADC_Raw = (((uint32_t)AHT10_RX_Data[3] & 15) << 16) | ((uint32_t)AHT10_RX_Data[4] << 8) | AHT10_RX_Data[5];
 80012ae:	4b3a      	ldr	r3, [pc, #232]	; (8001398 <AHT10_GetTemperature_hum+0x108>)
 80012b0:	78db      	ldrb	r3, [r3, #3]
 80012b2:	041b      	lsls	r3, r3, #16
 80012b4:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 80012b8:	4b37      	ldr	r3, [pc, #220]	; (8001398 <AHT10_GetTemperature_hum+0x108>)
 80012ba:	791b      	ldrb	r3, [r3, #4]
 80012bc:	021b      	lsls	r3, r3, #8
 80012be:	4313      	orrs	r3, r2
 80012c0:	4a35      	ldr	r2, [pc, #212]	; (8001398 <AHT10_GetTemperature_hum+0x108>)
 80012c2:	7952      	ldrb	r2, [r2, #5]
 80012c4:	4313      	orrs	r3, r2
 80012c6:	4a35      	ldr	r2, [pc, #212]	; (800139c <AHT10_GetTemperature_hum+0x10c>)
 80012c8:	6013      	str	r3, [r2, #0]
	AHT10_Temperature = (float)(AHT10_ADC_Raw * 200.00 / 1048576.00) - 50.00;
 80012ca:	4b34      	ldr	r3, [pc, #208]	; (800139c <AHT10_GetTemperature_hum+0x10c>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff f8ec 	bl	80004ac <__aeabi_ui2d>
 80012d4:	f04f 0200 	mov.w	r2, #0
 80012d8:	4b31      	ldr	r3, [pc, #196]	; (80013a0 <AHT10_GetTemperature_hum+0x110>)
 80012da:	f7ff f961 	bl	80005a0 <__aeabi_dmul>
 80012de:	4603      	mov	r3, r0
 80012e0:	460c      	mov	r4, r1
 80012e2:	4618      	mov	r0, r3
 80012e4:	4621      	mov	r1, r4
 80012e6:	f04f 0200 	mov.w	r2, #0
 80012ea:	4b2e      	ldr	r3, [pc, #184]	; (80013a4 <AHT10_GetTemperature_hum+0x114>)
 80012ec:	f7ff fa82 	bl	80007f4 <__aeabi_ddiv>
 80012f0:	4603      	mov	r3, r0
 80012f2:	460c      	mov	r4, r1
 80012f4:	4618      	mov	r0, r3
 80012f6:	4621      	mov	r1, r4
 80012f8:	f7ff fc2a 	bl	8000b50 <__aeabi_d2f>
 80012fc:	4603      	mov	r3, r0
 80012fe:	492a      	ldr	r1, [pc, #168]	; (80013a8 <AHT10_GetTemperature_hum+0x118>)
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff fc79 	bl	8000bf8 <__aeabi_fsub>
 8001306:	4603      	mov	r3, r0
 8001308:	461a      	mov	r2, r3
 800130a:	4b28      	ldr	r3, [pc, #160]	; (80013ac <AHT10_GetTemperature_hum+0x11c>)
 800130c:	601a      	str	r2, [r3, #0]

	AHT10_ADC_Raw = ((uint32_t)AHT10_RX_Data[1] << 12) | ((uint32_t)AHT10_RX_Data[2] << 4) | (AHT10_RX_Data[3] >> 4);
 800130e:	4b22      	ldr	r3, [pc, #136]	; (8001398 <AHT10_GetTemperature_hum+0x108>)
 8001310:	785b      	ldrb	r3, [r3, #1]
 8001312:	031a      	lsls	r2, r3, #12
 8001314:	4b20      	ldr	r3, [pc, #128]	; (8001398 <AHT10_GetTemperature_hum+0x108>)
 8001316:	789b      	ldrb	r3, [r3, #2]
 8001318:	011b      	lsls	r3, r3, #4
 800131a:	4313      	orrs	r3, r2
 800131c:	4a1e      	ldr	r2, [pc, #120]	; (8001398 <AHT10_GetTemperature_hum+0x108>)
 800131e:	78d2      	ldrb	r2, [r2, #3]
 8001320:	0912      	lsrs	r2, r2, #4
 8001322:	b2d2      	uxtb	r2, r2
 8001324:	4313      	orrs	r3, r2
 8001326:	4a1d      	ldr	r2, [pc, #116]	; (800139c <AHT10_GetTemperature_hum+0x10c>)
 8001328:	6013      	str	r3, [r2, #0]
	AHT10_Humidity = (float)(AHT10_ADC_Raw*100.00/1048576.00);
 800132a:	4b1c      	ldr	r3, [pc, #112]	; (800139c <AHT10_GetTemperature_hum+0x10c>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4618      	mov	r0, r3
 8001330:	f7ff f8bc 	bl	80004ac <__aeabi_ui2d>
 8001334:	f04f 0200 	mov.w	r2, #0
 8001338:	4b1d      	ldr	r3, [pc, #116]	; (80013b0 <AHT10_GetTemperature_hum+0x120>)
 800133a:	f7ff f931 	bl	80005a0 <__aeabi_dmul>
 800133e:	4603      	mov	r3, r0
 8001340:	460c      	mov	r4, r1
 8001342:	4618      	mov	r0, r3
 8001344:	4621      	mov	r1, r4
 8001346:	f04f 0200 	mov.w	r2, #0
 800134a:	4b16      	ldr	r3, [pc, #88]	; (80013a4 <AHT10_GetTemperature_hum+0x114>)
 800134c:	f7ff fa52 	bl	80007f4 <__aeabi_ddiv>
 8001350:	4603      	mov	r3, r0
 8001352:	460c      	mov	r4, r1
 8001354:	4618      	mov	r0, r3
 8001356:	4621      	mov	r1, r4
 8001358:	f7ff fbfa 	bl	8000b50 <__aeabi_d2f>
 800135c:	4602      	mov	r2, r0
 800135e:	4b15      	ldr	r3, [pc, #84]	; (80013b4 <AHT10_GetTemperature_hum+0x124>)
 8001360:	601a      	str	r2, [r3, #0]

	*Data = AHT10_Temperature;
 8001362:	4b12      	ldr	r3, [pc, #72]	; (80013ac <AHT10_GetTemperature_hum+0x11c>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4618      	mov	r0, r3
 8001368:	f7ff fdc6 	bl	8000ef8 <__aeabi_f2iz>
 800136c:	4603      	mov	r3, r0
 800136e:	b25a      	sxtb	r2, r3
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	701a      	strb	r2, [r3, #0]
	*(Data+1) = AHT10_Humidity	;
 8001374:	4b0f      	ldr	r3, [pc, #60]	; (80013b4 <AHT10_GetTemperature_hum+0x124>)
 8001376:	681a      	ldr	r2, [r3, #0]
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	1c5c      	adds	r4, r3, #1
 800137c:	4610      	mov	r0, r2
 800137e:	f7ff fdbb 	bl	8000ef8 <__aeabi_f2iz>
 8001382:	4603      	mov	r3, r0
 8001384:	b25b      	sxtb	r3, r3
 8001386:	7023      	strb	r3, [r4, #0]
}
 8001388:	bf00      	nop
 800138a:	370c      	adds	r7, #12
 800138c:	46bd      	mov	sp, r7
 800138e:	bd90      	pop	{r4, r7, pc}
 8001390:	200000a4 	.word	0x200000a4
 8001394:	20000000 	.word	0x20000000
 8001398:	2000009c 	.word	0x2000009c
 800139c:	200000b0 	.word	0x200000b0
 80013a0:	40690000 	.word	0x40690000
 80013a4:	41300000 	.word	0x41300000
 80013a8:	42480000 	.word	0x42480000
 80013ac:	200000a8 	.word	0x200000a8
 80013b0:	40590000 	.word	0x40590000
 80013b4:	200000ac 	.word	0x200000ac

080013b8 <BMP180_Init>:

/**
 * @brief Initializes the BMP180 temperature/pressure sensor.
 * @param hi2c User I2C handle pointer.
 */
void BMP180_Init(I2C_HandleTypeDef *hi2c) {
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
	_bmp180_ui2c = hi2c;
 80013c0:	4a03      	ldr	r2, [pc, #12]	; (80013d0 <BMP180_Init+0x18>)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6013      	str	r3, [r2, #0]
}
 80013c6:	bf00      	nop
 80013c8:	370c      	adds	r7, #12
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bc80      	pop	{r7}
 80013ce:	4770      	bx	lr
 80013d0:	200000cc 	.word	0x200000cc

080013d4 <BMP180_SetOversampling>:
/**
 * @param oss Enum, oversampling setting.
 * @note Available resolutions: BMP180_LOW, BMP180_STANDARD, BMP180_HIGH, BMP180_ULTRA.
 * @note Refer to section 3.3.1 of datasheet.
 */
void BMP180_SetOversampling(BMP180_OSS oss) {
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	4603      	mov	r3, r0
 80013dc:	71fb      	strb	r3, [r7, #7]
	_bmp180_oss = oss;
 80013de:	4a04      	ldr	r2, [pc, #16]	; (80013f0 <BMP180_SetOversampling+0x1c>)
 80013e0:	79fb      	ldrb	r3, [r7, #7]
 80013e2:	7013      	strb	r3, [r2, #0]
}
 80013e4:	bf00      	nop
 80013e6:	370c      	adds	r7, #12
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bc80      	pop	{r7}
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop
 80013f0:	200000ca 	.word	0x200000ca

080013f4 <BMP180_UpdateCalibrationData>:

/**
 * @brief Updates calibration data.
 * @note Must be called once before main loop.
 */
void BMP180_UpdateCalibrationData(void) {
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
	uint8_t result[2];
	BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC1], (uint8_t *)result);
 80013fa:	22aa      	movs	r2, #170	; 0xaa
 80013fc:	1d3b      	adds	r3, r7, #4
 80013fe:	4619      	mov	r1, r3
 8001400:	4610      	mov	r0, r2
 8001402:	f000 f8e9 	bl	80015d8 <BMP180_ReadReg>
	_bmp180_eeprom.BMP180_AC1 =(result[0] << 8) | result[1];
 8001406:	793b      	ldrb	r3, [r7, #4]
 8001408:	021b      	lsls	r3, r3, #8
 800140a:	b21a      	sxth	r2, r3
 800140c:	797b      	ldrb	r3, [r7, #5]
 800140e:	b21b      	sxth	r3, r3
 8001410:	4313      	orrs	r3, r2
 8001412:	b21a      	sxth	r2, r3
 8001414:	4b4f      	ldr	r3, [pc, #316]	; (8001554 <BMP180_UpdateCalibrationData+0x160>)
 8001416:	801a      	strh	r2, [r3, #0]
	BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC2], (uint8_t *)result);
 8001418:	22ac      	movs	r2, #172	; 0xac
 800141a:	1d3b      	adds	r3, r7, #4
 800141c:	4619      	mov	r1, r3
 800141e:	4610      	mov	r0, r2
 8001420:	f000 f8da 	bl	80015d8 <BMP180_ReadReg>
	_bmp180_eeprom.BMP180_AC2 =(result[0] << 8) | result[1];
 8001424:	793b      	ldrb	r3, [r7, #4]
 8001426:	021b      	lsls	r3, r3, #8
 8001428:	b21a      	sxth	r2, r3
 800142a:	797b      	ldrb	r3, [r7, #5]
 800142c:	b21b      	sxth	r3, r3
 800142e:	4313      	orrs	r3, r2
 8001430:	b21a      	sxth	r2, r3
 8001432:	4b48      	ldr	r3, [pc, #288]	; (8001554 <BMP180_UpdateCalibrationData+0x160>)
 8001434:	805a      	strh	r2, [r3, #2]
	BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC3], (uint8_t *)result);
 8001436:	22ae      	movs	r2, #174	; 0xae
 8001438:	1d3b      	adds	r3, r7, #4
 800143a:	4619      	mov	r1, r3
 800143c:	4610      	mov	r0, r2
 800143e:	f000 f8cb 	bl	80015d8 <BMP180_ReadReg>
	_bmp180_eeprom.BMP180_AC3 = (result[0] << 8) | result[1];
 8001442:	793b      	ldrb	r3, [r7, #4]
 8001444:	021b      	lsls	r3, r3, #8
 8001446:	b21a      	sxth	r2, r3
 8001448:	797b      	ldrb	r3, [r7, #5]
 800144a:	b21b      	sxth	r3, r3
 800144c:	4313      	orrs	r3, r2
 800144e:	b21a      	sxth	r2, r3
 8001450:	4b40      	ldr	r3, [pc, #256]	; (8001554 <BMP180_UpdateCalibrationData+0x160>)
 8001452:	809a      	strh	r2, [r3, #4]
	BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC4], (uint8_t *)result);
 8001454:	22b0      	movs	r2, #176	; 0xb0
 8001456:	1d3b      	adds	r3, r7, #4
 8001458:	4619      	mov	r1, r3
 800145a:	4610      	mov	r0, r2
 800145c:	f000 f8bc 	bl	80015d8 <BMP180_ReadReg>
	_bmp180_eeprom.BMP180_AC4 = (result[0] << 8) | result[1];
 8001460:	793b      	ldrb	r3, [r7, #4]
 8001462:	021b      	lsls	r3, r3, #8
 8001464:	b21a      	sxth	r2, r3
 8001466:	797b      	ldrb	r3, [r7, #5]
 8001468:	b21b      	sxth	r3, r3
 800146a:	4313      	orrs	r3, r2
 800146c:	b21b      	sxth	r3, r3
 800146e:	b29a      	uxth	r2, r3
 8001470:	4b38      	ldr	r3, [pc, #224]	; (8001554 <BMP180_UpdateCalibrationData+0x160>)
 8001472:	80da      	strh	r2, [r3, #6]
	BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC5], (uint8_t *)result);
 8001474:	22b2      	movs	r2, #178	; 0xb2
 8001476:	1d3b      	adds	r3, r7, #4
 8001478:	4619      	mov	r1, r3
 800147a:	4610      	mov	r0, r2
 800147c:	f000 f8ac 	bl	80015d8 <BMP180_ReadReg>
	_bmp180_eeprom.BMP180_AC5 = (result[0] << 8) | result[1];
 8001480:	793b      	ldrb	r3, [r7, #4]
 8001482:	021b      	lsls	r3, r3, #8
 8001484:	b21a      	sxth	r2, r3
 8001486:	797b      	ldrb	r3, [r7, #5]
 8001488:	b21b      	sxth	r3, r3
 800148a:	4313      	orrs	r3, r2
 800148c:	b21b      	sxth	r3, r3
 800148e:	b29a      	uxth	r2, r3
 8001490:	4b30      	ldr	r3, [pc, #192]	; (8001554 <BMP180_UpdateCalibrationData+0x160>)
 8001492:	811a      	strh	r2, [r3, #8]
	BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC6], (uint8_t *)result);
 8001494:	22b4      	movs	r2, #180	; 0xb4
 8001496:	1d3b      	adds	r3, r7, #4
 8001498:	4619      	mov	r1, r3
 800149a:	4610      	mov	r0, r2
 800149c:	f000 f89c 	bl	80015d8 <BMP180_ReadReg>
	_bmp180_eeprom.BMP180_AC6 = (result[0] << 8) | result[1];
 80014a0:	793b      	ldrb	r3, [r7, #4]
 80014a2:	021b      	lsls	r3, r3, #8
 80014a4:	b21a      	sxth	r2, r3
 80014a6:	797b      	ldrb	r3, [r7, #5]
 80014a8:	b21b      	sxth	r3, r3
 80014aa:	4313      	orrs	r3, r2
 80014ac:	b21b      	sxth	r3, r3
 80014ae:	b29a      	uxth	r2, r3
 80014b0:	4b28      	ldr	r3, [pc, #160]	; (8001554 <BMP180_UpdateCalibrationData+0x160>)
 80014b2:	815a      	strh	r2, [r3, #10]
	BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_B1], (uint8_t *)result);
 80014b4:	22b6      	movs	r2, #182	; 0xb6
 80014b6:	1d3b      	adds	r3, r7, #4
 80014b8:	4619      	mov	r1, r3
 80014ba:	4610      	mov	r0, r2
 80014bc:	f000 f88c 	bl	80015d8 <BMP180_ReadReg>
	_bmp180_eeprom.BMP180_B1 = (result[0] << 8) | result[1];
 80014c0:	793b      	ldrb	r3, [r7, #4]
 80014c2:	021b      	lsls	r3, r3, #8
 80014c4:	b21a      	sxth	r2, r3
 80014c6:	797b      	ldrb	r3, [r7, #5]
 80014c8:	b21b      	sxth	r3, r3
 80014ca:	4313      	orrs	r3, r2
 80014cc:	b21a      	sxth	r2, r3
 80014ce:	4b21      	ldr	r3, [pc, #132]	; (8001554 <BMP180_UpdateCalibrationData+0x160>)
 80014d0:	819a      	strh	r2, [r3, #12]
	BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_B2], (uint8_t *)result);
 80014d2:	22b8      	movs	r2, #184	; 0xb8
 80014d4:	1d3b      	adds	r3, r7, #4
 80014d6:	4619      	mov	r1, r3
 80014d8:	4610      	mov	r0, r2
 80014da:	f000 f87d 	bl	80015d8 <BMP180_ReadReg>
	_bmp180_eeprom.BMP180_B2 = (result[0] << 8) | result[1];
 80014de:	793b      	ldrb	r3, [r7, #4]
 80014e0:	021b      	lsls	r3, r3, #8
 80014e2:	b21a      	sxth	r2, r3
 80014e4:	797b      	ldrb	r3, [r7, #5]
 80014e6:	b21b      	sxth	r3, r3
 80014e8:	4313      	orrs	r3, r2
 80014ea:	b21a      	sxth	r2, r3
 80014ec:	4b19      	ldr	r3, [pc, #100]	; (8001554 <BMP180_UpdateCalibrationData+0x160>)
 80014ee:	81da      	strh	r2, [r3, #14]
	BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MB], (uint8_t *)result);
 80014f0:	22ba      	movs	r2, #186	; 0xba
 80014f2:	1d3b      	adds	r3, r7, #4
 80014f4:	4619      	mov	r1, r3
 80014f6:	4610      	mov	r0, r2
 80014f8:	f000 f86e 	bl	80015d8 <BMP180_ReadReg>
	_bmp180_eeprom.BMP180_MB = (result[0] << 8) | result[1];
 80014fc:	793b      	ldrb	r3, [r7, #4]
 80014fe:	021b      	lsls	r3, r3, #8
 8001500:	b21a      	sxth	r2, r3
 8001502:	797b      	ldrb	r3, [r7, #5]
 8001504:	b21b      	sxth	r3, r3
 8001506:	4313      	orrs	r3, r2
 8001508:	b21a      	sxth	r2, r3
 800150a:	4b12      	ldr	r3, [pc, #72]	; (8001554 <BMP180_UpdateCalibrationData+0x160>)
 800150c:	821a      	strh	r2, [r3, #16]
	BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MC], (uint8_t *)result);
 800150e:	22bc      	movs	r2, #188	; 0xbc
 8001510:	1d3b      	adds	r3, r7, #4
 8001512:	4619      	mov	r1, r3
 8001514:	4610      	mov	r0, r2
 8001516:	f000 f85f 	bl	80015d8 <BMP180_ReadReg>
	_bmp180_eeprom.BMP180_MC = (result[0] << 8) | result[1];
 800151a:	793b      	ldrb	r3, [r7, #4]
 800151c:	021b      	lsls	r3, r3, #8
 800151e:	b21a      	sxth	r2, r3
 8001520:	797b      	ldrb	r3, [r7, #5]
 8001522:	b21b      	sxth	r3, r3
 8001524:	4313      	orrs	r3, r2
 8001526:	b21a      	sxth	r2, r3
 8001528:	4b0a      	ldr	r3, [pc, #40]	; (8001554 <BMP180_UpdateCalibrationData+0x160>)
 800152a:	825a      	strh	r2, [r3, #18]
	BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MD], (uint8_t *)result);
 800152c:	22be      	movs	r2, #190	; 0xbe
 800152e:	1d3b      	adds	r3, r7, #4
 8001530:	4619      	mov	r1, r3
 8001532:	4610      	mov	r0, r2
 8001534:	f000 f850 	bl	80015d8 <BMP180_ReadReg>
	_bmp180_eeprom.BMP180_MD = (result[0] << 8) | result[1];
 8001538:	793b      	ldrb	r3, [r7, #4]
 800153a:	021b      	lsls	r3, r3, #8
 800153c:	b21a      	sxth	r2, r3
 800153e:	797b      	ldrb	r3, [r7, #5]
 8001540:	b21b      	sxth	r3, r3
 8001542:	4313      	orrs	r3, r2
 8001544:	b21a      	sxth	r2, r3
 8001546:	4b03      	ldr	r3, [pc, #12]	; (8001554 <BMP180_UpdateCalibrationData+0x160>)
 8001548:	829a      	strh	r2, [r3, #20]
}
 800154a:	bf00      	nop
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	200000b4 	.word	0x200000b4

08001558 <BMP180_WriteReg>:
/**
 * @brief Writes to a specific register.
 * @param reg Address of register to write to.
 * @param cmd Byte to write.
 */
void BMP180_WriteReg(uint8_t reg, uint8_t cmd) {
 8001558:	b580      	push	{r7, lr}
 800155a:	b086      	sub	sp, #24
 800155c:	af02      	add	r7, sp, #8
 800155e:	4603      	mov	r3, r0
 8001560:	460a      	mov	r2, r1
 8001562:	71fb      	strb	r3, [r7, #7]
 8001564:	4613      	mov	r3, r2
 8001566:	71bb      	strb	r3, [r7, #6]
	uint8_t arr[2] = { reg, cmd };
 8001568:	79fb      	ldrb	r3, [r7, #7]
 800156a:	733b      	strb	r3, [r7, #12]
 800156c:	79bb      	ldrb	r3, [r7, #6]
 800156e:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(_bmp180_ui2c, BMP180_I2C_ADDR << 1, arr, 2, BMP180_I2C_TIMEOUT);
 8001570:	4b07      	ldr	r3, [pc, #28]	; (8001590 <BMP180_WriteReg+0x38>)
 8001572:	6818      	ldr	r0, [r3, #0]
 8001574:	f107 020c 	add.w	r2, r7, #12
 8001578:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800157c:	9300      	str	r3, [sp, #0]
 800157e:	2302      	movs	r3, #2
 8001580:	21ee      	movs	r1, #238	; 0xee
 8001582:	f002 fdf9 	bl	8004178 <HAL_I2C_Master_Transmit>
}
 8001586:	bf00      	nop
 8001588:	3710      	adds	r7, #16
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	200000cc 	.word	0x200000cc

08001594 <BMP180_ReadReg8>:
/**
 * @brief Reads from a specific register.
 * @param reg Address of register to read from.
 * @return Byte read.
 */
uint8_t BMP180_ReadReg8(uint8_t reg) {
 8001594:	b580      	push	{r7, lr}
 8001596:	b086      	sub	sp, #24
 8001598:	af02      	add	r7, sp, #8
 800159a:	4603      	mov	r3, r0
 800159c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(_bmp180_ui2c, BMP180_I2C_ADDR << 1, &reg, 1, BMP180_I2C_TIMEOUT);
 800159e:	4b0d      	ldr	r3, [pc, #52]	; (80015d4 <BMP180_ReadReg8+0x40>)
 80015a0:	6818      	ldr	r0, [r3, #0]
 80015a2:	1dfa      	adds	r2, r7, #7
 80015a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015a8:	9300      	str	r3, [sp, #0]
 80015aa:	2301      	movs	r3, #1
 80015ac:	21ee      	movs	r1, #238	; 0xee
 80015ae:	f002 fde3 	bl	8004178 <HAL_I2C_Master_Transmit>
	uint8_t result;
	HAL_I2C_Master_Receive(_bmp180_ui2c, BMP180_I2C_ADDR << 1, &result, 1, BMP180_I2C_TIMEOUT);
 80015b2:	4b08      	ldr	r3, [pc, #32]	; (80015d4 <BMP180_ReadReg8+0x40>)
 80015b4:	6818      	ldr	r0, [r3, #0]
 80015b6:	f107 020f 	add.w	r2, r7, #15
 80015ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015be:	9300      	str	r3, [sp, #0]
 80015c0:	2301      	movs	r3, #1
 80015c2:	21ee      	movs	r1, #238	; 0xee
 80015c4:	f002 fed6 	bl	8004374 <HAL_I2C_Master_Receive>
	return result;
 80015c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3710      	adds	r7, #16
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	200000cc 	.word	0x200000cc

080015d8 <BMP180_ReadReg>:
/**
 * @brief Reads from a specific register.
 * @param reg Address of register to read from.
 * @return Byte read.
 */
void BMP180_ReadReg(uint8_t reg, uint8_t *result) {
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af02      	add	r7, sp, #8
 80015de:	4603      	mov	r3, r0
 80015e0:	6039      	str	r1, [r7, #0]
 80015e2:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(_bmp180_ui2c, BMP180_I2C_ADDR << 1, &reg, 1, BMP180_I2C_TIMEOUT);
 80015e4:	4b0b      	ldr	r3, [pc, #44]	; (8001614 <BMP180_ReadReg+0x3c>)
 80015e6:	6818      	ldr	r0, [r3, #0]
 80015e8:	1dfa      	adds	r2, r7, #7
 80015ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015ee:	9300      	str	r3, [sp, #0]
 80015f0:	2301      	movs	r3, #1
 80015f2:	21ee      	movs	r1, #238	; 0xee
 80015f4:	f002 fdc0 	bl	8004178 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(_bmp180_ui2c, BMP180_I2C_ADDR << 1, (uint8_t*)result, 2, BMP180_I2C_TIMEOUT);
 80015f8:	4b06      	ldr	r3, [pc, #24]	; (8001614 <BMP180_ReadReg+0x3c>)
 80015fa:	6818      	ldr	r0, [r3, #0]
 80015fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001600:	9300      	str	r3, [sp, #0]
 8001602:	2302      	movs	r3, #2
 8001604:	683a      	ldr	r2, [r7, #0]
 8001606:	21ee      	movs	r1, #238	; 0xee
 8001608:	f002 feb4 	bl	8004374 <HAL_I2C_Master_Receive>
}
 800160c:	bf00      	nop
 800160e:	3708      	adds	r7, #8
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	200000cc 	.word	0x200000cc

08001618 <BMP180_GetRawTemperature>:

/**
 * @brief Measures and calculates temperature.
 * @return Temperature in 0.1 (1/10) degrees Celsius.
 */
int32_t BMP180_GetRawTemperature(void) {
 8001618:	b580      	push	{r7, lr}
 800161a:	b086      	sub	sp, #24
 800161c:	af00      	add	r7, sp, #0
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_TEMP);
 800161e:	232e      	movs	r3, #46	; 0x2e
 8001620:	4619      	mov	r1, r3
 8001622:	20f4      	movs	r0, #244	; 0xf4
 8001624:	f7ff ff98 	bl	8001558 <BMP180_WriteReg>
	HAL_Delay(BMP180_DELAY_TEMP);
 8001628:	2305      	movs	r3, #5
 800162a:	4618      	mov	r0, r3
 800162c:	f002 f9a6 	bl	800397c <HAL_Delay>
	uint8_t result[2];
	BMP180_ReadReg(BMP180_MSB_REG, (uint8_t *)result);
 8001630:	1d3b      	adds	r3, r7, #4
 8001632:	4619      	mov	r1, r3
 8001634:	20f6      	movs	r0, #246	; 0xf6
 8001636:	f7ff ffcf 	bl	80015d8 <BMP180_ReadReg>
	int32_t ut = (result[0] << 8) | result[1];
 800163a:	793b      	ldrb	r3, [r7, #4]
 800163c:	021b      	lsls	r3, r3, #8
 800163e:	797a      	ldrb	r2, [r7, #5]
 8001640:	4313      	orrs	r3, r2
 8001642:	617b      	str	r3, [r7, #20]
	int32_t x1 = (ut - _bmp180_eeprom.BMP180_AC6) * _bmp180_eeprom.BMP180_AC5 / (1 << 15);
 8001644:	4b15      	ldr	r3, [pc, #84]	; (800169c <BMP180_GetRawTemperature+0x84>)
 8001646:	895b      	ldrh	r3, [r3, #10]
 8001648:	461a      	mov	r2, r3
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	1a9b      	subs	r3, r3, r2
 800164e:	4a13      	ldr	r2, [pc, #76]	; (800169c <BMP180_GetRawTemperature+0x84>)
 8001650:	8912      	ldrh	r2, [r2, #8]
 8001652:	fb02 f303 	mul.w	r3, r2, r3
 8001656:	2b00      	cmp	r3, #0
 8001658:	da02      	bge.n	8001660 <BMP180_GetRawTemperature+0x48>
 800165a:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 800165e:	337f      	adds	r3, #127	; 0x7f
 8001660:	13db      	asrs	r3, r3, #15
 8001662:	613b      	str	r3, [r7, #16]
	int32_t x2 = (_bmp180_eeprom.BMP180_MC * (1 << 11)) / (x1 + _bmp180_eeprom.BMP180_MD);
 8001664:	4b0d      	ldr	r3, [pc, #52]	; (800169c <BMP180_GetRawTemperature+0x84>)
 8001666:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800166a:	02da      	lsls	r2, r3, #11
 800166c:	4b0b      	ldr	r3, [pc, #44]	; (800169c <BMP180_GetRawTemperature+0x84>)
 800166e:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001672:	4619      	mov	r1, r3
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	440b      	add	r3, r1
 8001678:	fb92 f3f3 	sdiv	r3, r2, r3
 800167c:	60fb      	str	r3, [r7, #12]
	int32_t b5 = x1 + x2;
 800167e:	693a      	ldr	r2, [r7, #16]
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	4413      	add	r3, r2
 8001684:	60bb      	str	r3, [r7, #8]
	return (b5 + 8) / (1 << 4);
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	3308      	adds	r3, #8
 800168a:	2b00      	cmp	r3, #0
 800168c:	da00      	bge.n	8001690 <BMP180_GetRawTemperature+0x78>
 800168e:	330f      	adds	r3, #15
 8001690:	111b      	asrs	r3, r3, #4
}
 8001692:	4618      	mov	r0, r3
 8001694:	3718      	adds	r7, #24
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	200000b4 	.word	0x200000b4

080016a0 <BMP180_GetTemperature>:

/**
 * @brief Measures and calculates temperature.
 * @return Temperature in degrees Celsius.
 */
float BMP180_GetTemperature(void) {
 80016a0:	b590      	push	{r4, r7, lr}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
	int32_t temp = BMP180_GetRawTemperature();
 80016a6:	f7ff ffb7 	bl	8001618 <BMP180_GetRawTemperature>
 80016aa:	6078      	str	r0, [r7, #4]
	return temp / 10.0;
 80016ac:	6878      	ldr	r0, [r7, #4]
 80016ae:	f7fe ff0d 	bl	80004cc <__aeabi_i2d>
 80016b2:	f04f 0200 	mov.w	r2, #0
 80016b6:	4b07      	ldr	r3, [pc, #28]	; (80016d4 <BMP180_GetTemperature+0x34>)
 80016b8:	f7ff f89c 	bl	80007f4 <__aeabi_ddiv>
 80016bc:	4603      	mov	r3, r0
 80016be:	460c      	mov	r4, r1
 80016c0:	4618      	mov	r0, r3
 80016c2:	4621      	mov	r1, r4
 80016c4:	f7ff fa44 	bl	8000b50 <__aeabi_d2f>
 80016c8:	4603      	mov	r3, r0
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	370c      	adds	r7, #12
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd90      	pop	{r4, r7, pc}
 80016d2:	bf00      	nop
 80016d4:	40240000 	.word	0x40240000

080016d8 <BMP180_GetPressure>:

/**
 * @brief Measures and calculates pressure.
 * @return Pressure in Pascal(Pa).
 */
int32_t BMP180_GetPressure(void) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	b08c      	sub	sp, #48	; 0x30
 80016dc:	af00      	add	r7, sp, #0
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_TEMP);
 80016de:	232e      	movs	r3, #46	; 0x2e
 80016e0:	4619      	mov	r1, r3
 80016e2:	20f4      	movs	r0, #244	; 0xf4
 80016e4:	f7ff ff38 	bl	8001558 <BMP180_WriteReg>
	HAL_Delay(BMP180_DELAY_TEMP);
 80016e8:	2305      	movs	r3, #5
 80016ea:	4618      	mov	r0, r3
 80016ec:	f002 f946 	bl	800397c <HAL_Delay>
	int32_t ut = BMP180_GetUT();
 80016f0:	f000 f904 	bl	80018fc <BMP180_GetUT>
 80016f4:	62b8      	str	r0, [r7, #40]	; 0x28
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_PRES[_bmp180_oss]);
 80016f6:	4b7c      	ldr	r3, [pc, #496]	; (80018e8 <BMP180_GetPressure+0x210>)
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	461a      	mov	r2, r3
 80016fc:	4b7b      	ldr	r3, [pc, #492]	; (80018ec <BMP180_GetPressure+0x214>)
 80016fe:	5c9b      	ldrb	r3, [r3, r2]
 8001700:	4619      	mov	r1, r3
 8001702:	20f4      	movs	r0, #244	; 0xf4
 8001704:	f7ff ff28 	bl	8001558 <BMP180_WriteReg>
	HAL_Delay(BMP180_DELAY_PRES[_bmp180_oss]);
 8001708:	4b77      	ldr	r3, [pc, #476]	; (80018e8 <BMP180_GetPressure+0x210>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	461a      	mov	r2, r3
 800170e:	4b78      	ldr	r3, [pc, #480]	; (80018f0 <BMP180_GetPressure+0x218>)
 8001710:	5c9b      	ldrb	r3, [r3, r2]
 8001712:	4618      	mov	r0, r3
 8001714:	f002 f932 	bl	800397c <HAL_Delay>
	int32_t up = BMP180_GetUP();
 8001718:	f000 f900 	bl	800191c <BMP180_GetUP>
 800171c:	6278      	str	r0, [r7, #36]	; 0x24
	int32_t x1 = (ut - _bmp180_eeprom.BMP180_AC6) * _bmp180_eeprom.BMP180_AC5 / (1 << 15);
 800171e:	4b75      	ldr	r3, [pc, #468]	; (80018f4 <BMP180_GetPressure+0x21c>)
 8001720:	895b      	ldrh	r3, [r3, #10]
 8001722:	461a      	mov	r2, r3
 8001724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001726:	1a9b      	subs	r3, r3, r2
 8001728:	4a72      	ldr	r2, [pc, #456]	; (80018f4 <BMP180_GetPressure+0x21c>)
 800172a:	8912      	ldrh	r2, [r2, #8]
 800172c:	fb02 f303 	mul.w	r3, r2, r3
 8001730:	2b00      	cmp	r3, #0
 8001732:	da02      	bge.n	800173a <BMP180_GetPressure+0x62>
 8001734:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 8001738:	337f      	adds	r3, #127	; 0x7f
 800173a:	13db      	asrs	r3, r3, #15
 800173c:	623b      	str	r3, [r7, #32]
	int32_t x2 = (_bmp180_eeprom.BMP180_MC * (1 << 11)) / (x1 + _bmp180_eeprom.BMP180_MD);
 800173e:	4b6d      	ldr	r3, [pc, #436]	; (80018f4 <BMP180_GetPressure+0x21c>)
 8001740:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001744:	02da      	lsls	r2, r3, #11
 8001746:	4b6b      	ldr	r3, [pc, #428]	; (80018f4 <BMP180_GetPressure+0x21c>)
 8001748:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800174c:	4619      	mov	r1, r3
 800174e:	6a3b      	ldr	r3, [r7, #32]
 8001750:	440b      	add	r3, r1
 8001752:	fb92 f3f3 	sdiv	r3, r2, r3
 8001756:	61fb      	str	r3, [r7, #28]
	int32_t b5 = x1 + x2;
 8001758:	6a3a      	ldr	r2, [r7, #32]
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	4413      	add	r3, r2
 800175e:	61bb      	str	r3, [r7, #24]
	int32_t b6 = b5 - 4000;
 8001760:	69bb      	ldr	r3, [r7, #24]
 8001762:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 8001766:	617b      	str	r3, [r7, #20]
	x1 = (_bmp180_eeprom.BMP180_B2 * (b6 * b6 / (1 << 12))) / (1 << 11);
 8001768:	4b62      	ldr	r3, [pc, #392]	; (80018f4 <BMP180_GetPressure+0x21c>)
 800176a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800176e:	4619      	mov	r1, r3
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	697a      	ldr	r2, [r7, #20]
 8001774:	fb02 f303 	mul.w	r3, r2, r3
 8001778:	2b00      	cmp	r3, #0
 800177a:	da01      	bge.n	8001780 <BMP180_GetPressure+0xa8>
 800177c:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001780:	131b      	asrs	r3, r3, #12
 8001782:	fb03 f301 	mul.w	r3, r3, r1
 8001786:	2b00      	cmp	r3, #0
 8001788:	da01      	bge.n	800178e <BMP180_GetPressure+0xb6>
 800178a:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800178e:	12db      	asrs	r3, r3, #11
 8001790:	623b      	str	r3, [r7, #32]
	x2 = _bmp180_eeprom.BMP180_AC2 * b6 / (1 << 11);
 8001792:	4b58      	ldr	r3, [pc, #352]	; (80018f4 <BMP180_GetPressure+0x21c>)
 8001794:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001798:	461a      	mov	r2, r3
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	fb03 f302 	mul.w	r3, r3, r2
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	da01      	bge.n	80017a8 <BMP180_GetPressure+0xd0>
 80017a4:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 80017a8:	12db      	asrs	r3, r3, #11
 80017aa:	61fb      	str	r3, [r7, #28]
	int32_t x3 = x1 + x2;
 80017ac:	6a3a      	ldr	r2, [r7, #32]
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	4413      	add	r3, r2
 80017b2:	613b      	str	r3, [r7, #16]
	int32_t b3 = (((_bmp180_eeprom.BMP180_AC1 * 4 + x3) << _bmp180_oss) + 2) / 4;
 80017b4:	4b4f      	ldr	r3, [pc, #316]	; (80018f4 <BMP180_GetPressure+0x21c>)
 80017b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017ba:	009a      	lsls	r2, r3, #2
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	4413      	add	r3, r2
 80017c0:	4a49      	ldr	r2, [pc, #292]	; (80018e8 <BMP180_GetPressure+0x210>)
 80017c2:	7812      	ldrb	r2, [r2, #0]
 80017c4:	4093      	lsls	r3, r2
 80017c6:	3302      	adds	r3, #2
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	da00      	bge.n	80017ce <BMP180_GetPressure+0xf6>
 80017cc:	3303      	adds	r3, #3
 80017ce:	109b      	asrs	r3, r3, #2
 80017d0:	60fb      	str	r3, [r7, #12]
	x1 = _bmp180_eeprom.BMP180_AC3 * b6 / (1 << 13);
 80017d2:	4b48      	ldr	r3, [pc, #288]	; (80018f4 <BMP180_GetPressure+0x21c>)
 80017d4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80017d8:	461a      	mov	r2, r3
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	fb03 f302 	mul.w	r3, r3, r2
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	da02      	bge.n	80017ea <BMP180_GetPressure+0x112>
 80017e4:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 80017e8:	331f      	adds	r3, #31
 80017ea:	135b      	asrs	r3, r3, #13
 80017ec:	623b      	str	r3, [r7, #32]
	x2 = (_bmp180_eeprom.BMP180_B1 * (b6 * b6 / (1 << 12))) / (1 << 16);
 80017ee:	4b41      	ldr	r3, [pc, #260]	; (80018f4 <BMP180_GetPressure+0x21c>)
 80017f0:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80017f4:	4619      	mov	r1, r3
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	697a      	ldr	r2, [r7, #20]
 80017fa:	fb02 f303 	mul.w	r3, r2, r3
 80017fe:	2b00      	cmp	r3, #0
 8001800:	da01      	bge.n	8001806 <BMP180_GetPressure+0x12e>
 8001802:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001806:	131b      	asrs	r3, r3, #12
 8001808:	fb03 f301 	mul.w	r3, r3, r1
 800180c:	2b00      	cmp	r3, #0
 800180e:	da02      	bge.n	8001816 <BMP180_GetPressure+0x13e>
 8001810:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001814:	33ff      	adds	r3, #255	; 0xff
 8001816:	141b      	asrs	r3, r3, #16
 8001818:	61fb      	str	r3, [r7, #28]
	x3 = ((x1 + x2) + 2) / 4;
 800181a:	6a3a      	ldr	r2, [r7, #32]
 800181c:	69fb      	ldr	r3, [r7, #28]
 800181e:	4413      	add	r3, r2
 8001820:	3302      	adds	r3, #2
 8001822:	2b00      	cmp	r3, #0
 8001824:	da00      	bge.n	8001828 <BMP180_GetPressure+0x150>
 8001826:	3303      	adds	r3, #3
 8001828:	109b      	asrs	r3, r3, #2
 800182a:	613b      	str	r3, [r7, #16]
	uint32_t b4 = _bmp180_eeprom.BMP180_AC4 * (uint32_t) (x3 + 32768) / (1 << 15);
 800182c:	4b31      	ldr	r3, [pc, #196]	; (80018f4 <BMP180_GetPressure+0x21c>)
 800182e:	88db      	ldrh	r3, [r3, #6]
 8001830:	461a      	mov	r2, r3
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001838:	fb03 f302 	mul.w	r3, r3, r2
 800183c:	0bdb      	lsrs	r3, r3, #15
 800183e:	60bb      	str	r3, [r7, #8]
	uint32_t b7 = ((uint32_t) up - b3) * (50000 >> _bmp180_oss);
 8001840:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	1ad3      	subs	r3, r2, r3
 8001846:	4a28      	ldr	r2, [pc, #160]	; (80018e8 <BMP180_GetPressure+0x210>)
 8001848:	7812      	ldrb	r2, [r2, #0]
 800184a:	4611      	mov	r1, r2
 800184c:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001850:	410a      	asrs	r2, r1
 8001852:	fb02 f303 	mul.w	r3, r2, r3
 8001856:	607b      	str	r3, [r7, #4]
	int32_t p;
	if (b7 < 0x80000000)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2b00      	cmp	r3, #0
 800185c:	db06      	blt.n	800186c <BMP180_GetPressure+0x194>
		p = (b7 * 2) / b4;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	005a      	lsls	r2, r3, #1
 8001862:	68bb      	ldr	r3, [r7, #8]
 8001864:	fbb2 f3f3 	udiv	r3, r2, r3
 8001868:	62fb      	str	r3, [r7, #44]	; 0x2c
 800186a:	e005      	b.n	8001878 <BMP180_GetPressure+0x1a0>
	else
		p = (b7 / b4) * 2;
 800186c:	687a      	ldr	r2, [r7, #4]
 800186e:	68bb      	ldr	r3, [r7, #8]
 8001870:	fbb2 f3f3 	udiv	r3, r2, r3
 8001874:	005b      	lsls	r3, r3, #1
 8001876:	62fb      	str	r3, [r7, #44]	; 0x2c
	x1 = (p / (1 << 8)) * (p / (1 << 8));
 8001878:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800187a:	2b00      	cmp	r3, #0
 800187c:	da00      	bge.n	8001880 <BMP180_GetPressure+0x1a8>
 800187e:	33ff      	adds	r3, #255	; 0xff
 8001880:	121b      	asrs	r3, r3, #8
 8001882:	461a      	mov	r2, r3
 8001884:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001886:	2b00      	cmp	r3, #0
 8001888:	da00      	bge.n	800188c <BMP180_GetPressure+0x1b4>
 800188a:	33ff      	adds	r3, #255	; 0xff
 800188c:	121b      	asrs	r3, r3, #8
 800188e:	fb03 f302 	mul.w	r3, r3, r2
 8001892:	623b      	str	r3, [r7, #32]
	x1 = (x1 * 3038) / (1 << 16);
 8001894:	6a3b      	ldr	r3, [r7, #32]
 8001896:	f640 32de 	movw	r2, #3038	; 0xbde
 800189a:	fb02 f303 	mul.w	r3, r2, r3
 800189e:	2b00      	cmp	r3, #0
 80018a0:	da02      	bge.n	80018a8 <BMP180_GetPressure+0x1d0>
 80018a2:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80018a6:	33ff      	adds	r3, #255	; 0xff
 80018a8:	141b      	asrs	r3, r3, #16
 80018aa:	623b      	str	r3, [r7, #32]
	x2 = (-7357 * p) / (1 << 16);
 80018ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018ae:	4a12      	ldr	r2, [pc, #72]	; (80018f8 <BMP180_GetPressure+0x220>)
 80018b0:	fb02 f303 	mul.w	r3, r2, r3
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	da02      	bge.n	80018be <BMP180_GetPressure+0x1e6>
 80018b8:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80018bc:	33ff      	adds	r3, #255	; 0xff
 80018be:	141b      	asrs	r3, r3, #16
 80018c0:	61fb      	str	r3, [r7, #28]
	p = p + (x1 + x2 + 3791) / (1 << 4);
 80018c2:	6a3a      	ldr	r2, [r7, #32]
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	4413      	add	r3, r2
 80018c8:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	da00      	bge.n	80018d2 <BMP180_GetPressure+0x1fa>
 80018d0:	330f      	adds	r3, #15
 80018d2:	111b      	asrs	r3, r3, #4
 80018d4:	461a      	mov	r2, r3
 80018d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018d8:	4413      	add	r3, r2
 80018da:	62fb      	str	r3, [r7, #44]	; 0x2c
	return p;
 80018dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3730      	adds	r7, #48	; 0x30
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	200000ca 	.word	0x200000ca
 80018ec:	0800a468 	.word	0x0800a468
 80018f0:	0800a46c 	.word	0x0800a46c
 80018f4:	200000b4 	.word	0x200000b4
 80018f8:	ffffe343 	.word	0xffffe343

080018fc <BMP180_GetUT>:

int32_t BMP180_GetUT(void){
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
	uint8_t result[2];
	BMP180_ReadReg(BMP180_MSB_REG, (uint8_t *)result);
 8001902:	1d3b      	adds	r3, r7, #4
 8001904:	4619      	mov	r1, r3
 8001906:	20f6      	movs	r0, #246	; 0xf6
 8001908:	f7ff fe66 	bl	80015d8 <BMP180_ReadReg>
	return (result[0] << 8) | result[1];
 800190c:	793b      	ldrb	r3, [r7, #4]
 800190e:	021b      	lsls	r3, r3, #8
 8001910:	797a      	ldrb	r2, [r7, #5]
 8001912:	4313      	orrs	r3, r2
}
 8001914:	4618      	mov	r0, r3
 8001916:	3708      	adds	r7, #8
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}

0800191c <BMP180_GetUP>:

int32_t BMP180_GetUP(void){
 800191c:	b590      	push	{r4, r7, lr}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
	uint8_t result1[2];
	BMP180_ReadReg(BMP180_MSB_REG, (uint8_t *)result1);
 8001922:	1d3b      	adds	r3, r7, #4
 8001924:	4619      	mov	r1, r3
 8001926:	20f6      	movs	r0, #246	; 0xf6
 8001928:	f7ff fe56 	bl	80015d8 <BMP180_ReadReg>
	return ((result1[0] << 16) | (result1[1] << 8) | BMP180_ReadReg8(BMP180_XLSB_REG)) >> (8 - _bmp180_oss);
 800192c:	793b      	ldrb	r3, [r7, #4]
 800192e:	041a      	lsls	r2, r3, #16
 8001930:	797b      	ldrb	r3, [r7, #5]
 8001932:	021b      	lsls	r3, r3, #8
 8001934:	ea42 0403 	orr.w	r4, r2, r3
 8001938:	20f8      	movs	r0, #248	; 0xf8
 800193a:	f7ff fe2b 	bl	8001594 <BMP180_ReadReg8>
 800193e:	4603      	mov	r3, r0
 8001940:	ea44 0203 	orr.w	r2, r4, r3
 8001944:	4b04      	ldr	r3, [pc, #16]	; (8001958 <BMP180_GetUP+0x3c>)
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	f1c3 0308 	rsb	r3, r3, #8
 800194c:	fa42 f303 	asr.w	r3, r2, r3
}
 8001950:	4618      	mov	r0, r3
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	bd90      	pop	{r4, r7, pc}
 8001958:	200000ca 	.word	0x200000ca

0800195c <HCSR05_Init>:

/**
 * @brief Initialization sensor requirments.
 */
void HCSR05_Init(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
	// Init delay function
	DWT_Init();
 8001960:	f001 f9fa 	bl	8002d58 <DWT_Init>
}
 8001964:	bf00      	nop
 8001966:	bd80      	pop	{r7, pc}

08001968 <HCSR05_Calculate_SoundSpeed>:
 * @brief Calculate sound speed based on Owen Cramer's method.
 * @param T Temperature (Celsius).
 * @param P Air pressure (Pa).
 * @param H Relative humidity (%).
 */
void HCSR05_Calculate_SoundSpeed(int8_t T, uint32_t P, int8_t H){
 8001968:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800196c:	b098      	sub	sp, #96	; 0x60
 800196e:	af00      	add	r7, sp, #0
 8001970:	4603      	mov	r3, r0
 8001972:	6039      	str	r1, [r7, #0]
 8001974:	71fb      	strb	r3, [r7, #7]
 8001976:	4613      	mov	r3, r2
 8001978:	71bb      	strb	r3, [r7, #6]
	double_t Xc, Xw, V1, V2, V3, f, PSV, PSV1, PSV2, T_kel, T_sqr;

	// Variables description is in the report
	Xc = 400 * 1e-6;
 800197a:	a4d7      	add	r4, pc, #860	; (adr r4, 8001cd8 <HCSR05_Calculate_SoundSpeed+0x370>)
 800197c:	e9d4 3400 	ldrd	r3, r4, [r4]
 8001980:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
	T_kel = 273.15 + T;
 8001984:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001988:	4618      	mov	r0, r3
 800198a:	f7fe fd9f 	bl	80004cc <__aeabi_i2d>
 800198e:	a3d4      	add	r3, pc, #848	; (adr r3, 8001ce0 <HCSR05_Calculate_SoundSpeed+0x378>)
 8001990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001994:	f7fe fc4e 	bl	8000234 <__adddf3>
 8001998:	4603      	mov	r3, r0
 800199a:	460c      	mov	r4, r1
 800199c:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
	T_sqr = pow(T, 2);
 80019a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7fe fd91 	bl	80004cc <__aeabi_i2d>
 80019aa:	f04f 0200 	mov.w	r2, #0
 80019ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80019b2:	f007 f81b 	bl	80089ec <pow>
 80019b6:	e9c7 0112 	strd	r0, r1, [r7, #72]	; 0x48
	f = 1.00062 + 3.141593 * 1e-8 * P + T_sqr * 5.6 * 1e-7;
 80019ba:	6838      	ldr	r0, [r7, #0]
 80019bc:	f7fe fd76 	bl	80004ac <__aeabi_ui2d>
 80019c0:	a3c9      	add	r3, pc, #804	; (adr r3, 8001ce8 <HCSR05_Calculate_SoundSpeed+0x380>)
 80019c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c6:	f7fe fdeb 	bl	80005a0 <__aeabi_dmul>
 80019ca:	4603      	mov	r3, r0
 80019cc:	460c      	mov	r4, r1
 80019ce:	4618      	mov	r0, r3
 80019d0:	4621      	mov	r1, r4
 80019d2:	a3c7      	add	r3, pc, #796	; (adr r3, 8001cf0 <HCSR05_Calculate_SoundSpeed+0x388>)
 80019d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019d8:	f7fe fc2c 	bl	8000234 <__adddf3>
 80019dc:	4603      	mov	r3, r0
 80019de:	460c      	mov	r4, r1
 80019e0:	4625      	mov	r5, r4
 80019e2:	461c      	mov	r4, r3
 80019e4:	a3c4      	add	r3, pc, #784	; (adr r3, 8001cf8 <HCSR05_Calculate_SoundSpeed+0x390>)
 80019e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ea:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80019ee:	f7fe fdd7 	bl	80005a0 <__aeabi_dmul>
 80019f2:	4602      	mov	r2, r0
 80019f4:	460b      	mov	r3, r1
 80019f6:	4610      	mov	r0, r2
 80019f8:	4619      	mov	r1, r3
 80019fa:	a3c1      	add	r3, pc, #772	; (adr r3, 8001d00 <HCSR05_Calculate_SoundSpeed+0x398>)
 80019fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a00:	f7fe fdce 	bl	80005a0 <__aeabi_dmul>
 8001a04:	4602      	mov	r2, r0
 8001a06:	460b      	mov	r3, r1
 8001a08:	4620      	mov	r0, r4
 8001a0a:	4629      	mov	r1, r5
 8001a0c:	f7fe fc12 	bl	8000234 <__adddf3>
 8001a10:	4603      	mov	r3, r0
 8001a12:	460c      	mov	r4, r1
 8001a14:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	PSV1 = pow(T_kel, 2) * 1.2378847 * 1e-8 - 1.9121316 * 1e-2 * T_kel;
 8001a18:	f04f 0200 	mov.w	r2, #0
 8001a1c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a20:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8001a24:	f006 ffe2 	bl	80089ec <pow>
 8001a28:	a3b7      	add	r3, pc, #732	; (adr r3, 8001d08 <HCSR05_Calculate_SoundSpeed+0x3a0>)
 8001a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a2e:	f7fe fdb7 	bl	80005a0 <__aeabi_dmul>
 8001a32:	4603      	mov	r3, r0
 8001a34:	460c      	mov	r4, r1
 8001a36:	4618      	mov	r0, r3
 8001a38:	4621      	mov	r1, r4
 8001a3a:	a3b5      	add	r3, pc, #724	; (adr r3, 8001d10 <HCSR05_Calculate_SoundSpeed+0x3a8>)
 8001a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a40:	f7fe fdae 	bl	80005a0 <__aeabi_dmul>
 8001a44:	4603      	mov	r3, r0
 8001a46:	460c      	mov	r4, r1
 8001a48:	4625      	mov	r5, r4
 8001a4a:	461c      	mov	r4, r3
 8001a4c:	a3b2      	add	r3, pc, #712	; (adr r3, 8001d18 <HCSR05_Calculate_SoundSpeed+0x3b0>)
 8001a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a52:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8001a56:	f7fe fda3 	bl	80005a0 <__aeabi_dmul>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	460b      	mov	r3, r1
 8001a5e:	4620      	mov	r0, r4
 8001a60:	4629      	mov	r1, r5
 8001a62:	f7fe fbe5 	bl	8000230 <__aeabi_dsub>
 8001a66:	4603      	mov	r3, r0
 8001a68:	460c      	mov	r4, r1
 8001a6a:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	PSV2 = 33.93711047 - 6.3431645 * 1e3 / T_kel;
 8001a6e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001a72:	a1ab      	add	r1, pc, #684	; (adr r1, 8001d20 <HCSR05_Calculate_SoundSpeed+0x3b8>)
 8001a74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001a78:	f7fe febc 	bl	80007f4 <__aeabi_ddiv>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	460c      	mov	r4, r1
 8001a80:	461a      	mov	r2, r3
 8001a82:	4623      	mov	r3, r4
 8001a84:	a1a8      	add	r1, pc, #672	; (adr r1, 8001d28 <HCSR05_Calculate_SoundSpeed+0x3c0>)
 8001a86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001a8a:	f7fe fbd1 	bl	8000230 <__aeabi_dsub>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	460c      	mov	r4, r1
 8001a92:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	PSV = exp(PSV1 + PSV2);
 8001a96:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001a9a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001a9e:	f7fe fbc9 	bl	8000234 <__adddf3>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	460c      	mov	r4, r1
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	4621      	mov	r1, r4
 8001aaa:	f006 fed1 	bl	8008850 <exp>
 8001aae:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
	Xw = (H / 100) * f * PSV / P;
 8001ab2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001ab6:	4abc      	ldr	r2, [pc, #752]	; (8001da8 <HCSR05_Calculate_SoundSpeed+0x440>)
 8001ab8:	fb82 1203 	smull	r1, r2, r2, r3
 8001abc:	1152      	asrs	r2, r2, #5
 8001abe:	17db      	asrs	r3, r3, #31
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	b25b      	sxtb	r3, r3
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7fe fd01 	bl	80004cc <__aeabi_i2d>
 8001aca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001ace:	f7fe fd67 	bl	80005a0 <__aeabi_dmul>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	460c      	mov	r4, r1
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	4621      	mov	r1, r4
 8001ada:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001ade:	f7fe fd5f 	bl	80005a0 <__aeabi_dmul>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	460c      	mov	r4, r1
 8001ae6:	4625      	mov	r5, r4
 8001ae8:	461c      	mov	r4, r3
 8001aea:	6838      	ldr	r0, [r7, #0]
 8001aec:	f7fe fcde 	bl	80004ac <__aeabi_ui2d>
 8001af0:	4602      	mov	r2, r0
 8001af2:	460b      	mov	r3, r1
 8001af4:	4620      	mov	r0, r4
 8001af6:	4629      	mov	r1, r5
 8001af8:	f7fe fe7c 	bl	80007f4 <__aeabi_ddiv>
 8001afc:	4603      	mov	r3, r0
 8001afe:	460c      	mov	r4, r1
 8001b00:	e9c7 3408 	strd	r3, r4, [r7, #32]
	V1 = 0.603055 * T + 331.5024 - T_sqr * 5.28 * 1e-4 + (0.1495874 * T + 51.471935 -T_sqr * 7.82 * 1e-4) * Xw;
 8001b04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f7fe fcdf 	bl	80004cc <__aeabi_i2d>
 8001b0e:	a388      	add	r3, pc, #544	; (adr r3, 8001d30 <HCSR05_Calculate_SoundSpeed+0x3c8>)
 8001b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b14:	f7fe fd44 	bl	80005a0 <__aeabi_dmul>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	460c      	mov	r4, r1
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	4621      	mov	r1, r4
 8001b20:	a385      	add	r3, pc, #532	; (adr r3, 8001d38 <HCSR05_Calculate_SoundSpeed+0x3d0>)
 8001b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b26:	f7fe fb85 	bl	8000234 <__adddf3>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	460c      	mov	r4, r1
 8001b2e:	4625      	mov	r5, r4
 8001b30:	461c      	mov	r4, r3
 8001b32:	a383      	add	r3, pc, #524	; (adr r3, 8001d40 <HCSR05_Calculate_SoundSpeed+0x3d8>)
 8001b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b38:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001b3c:	f7fe fd30 	bl	80005a0 <__aeabi_dmul>
 8001b40:	4602      	mov	r2, r0
 8001b42:	460b      	mov	r3, r1
 8001b44:	4610      	mov	r0, r2
 8001b46:	4619      	mov	r1, r3
 8001b48:	a37f      	add	r3, pc, #508	; (adr r3, 8001d48 <HCSR05_Calculate_SoundSpeed+0x3e0>)
 8001b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b4e:	f7fe fd27 	bl	80005a0 <__aeabi_dmul>
 8001b52:	4602      	mov	r2, r0
 8001b54:	460b      	mov	r3, r1
 8001b56:	4620      	mov	r0, r4
 8001b58:	4629      	mov	r1, r5
 8001b5a:	f7fe fb69 	bl	8000230 <__aeabi_dsub>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	460c      	mov	r4, r1
 8001b62:	4625      	mov	r5, r4
 8001b64:	461c      	mov	r4, r3
 8001b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f7fe fcae 	bl	80004cc <__aeabi_i2d>
 8001b70:	a377      	add	r3, pc, #476	; (adr r3, 8001d50 <HCSR05_Calculate_SoundSpeed+0x3e8>)
 8001b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b76:	f7fe fd13 	bl	80005a0 <__aeabi_dmul>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	460b      	mov	r3, r1
 8001b7e:	4610      	mov	r0, r2
 8001b80:	4619      	mov	r1, r3
 8001b82:	a375      	add	r3, pc, #468	; (adr r3, 8001d58 <HCSR05_Calculate_SoundSpeed+0x3f0>)
 8001b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b88:	f7fe fb54 	bl	8000234 <__adddf3>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	460b      	mov	r3, r1
 8001b90:	4690      	mov	r8, r2
 8001b92:	4699      	mov	r9, r3
 8001b94:	a372      	add	r3, pc, #456	; (adr r3, 8001d60 <HCSR05_Calculate_SoundSpeed+0x3f8>)
 8001b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b9a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001b9e:	f7fe fcff 	bl	80005a0 <__aeabi_dmul>
 8001ba2:	4602      	mov	r2, r0
 8001ba4:	460b      	mov	r3, r1
 8001ba6:	4610      	mov	r0, r2
 8001ba8:	4619      	mov	r1, r3
 8001baa:	a367      	add	r3, pc, #412	; (adr r3, 8001d48 <HCSR05_Calculate_SoundSpeed+0x3e0>)
 8001bac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bb0:	f7fe fcf6 	bl	80005a0 <__aeabi_dmul>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	4640      	mov	r0, r8
 8001bba:	4649      	mov	r1, r9
 8001bbc:	f7fe fb38 	bl	8000230 <__aeabi_dsub>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	4610      	mov	r0, r2
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001bcc:	f7fe fce8 	bl	80005a0 <__aeabi_dmul>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	460b      	mov	r3, r1
 8001bd4:	4620      	mov	r0, r4
 8001bd6:	4629      	mov	r1, r5
 8001bd8:	f7fe fb2c 	bl	8000234 <__adddf3>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	460c      	mov	r4, r1
 8001be0:	e9c7 3406 	strd	r3, r4, [r7, #24]
	V2 = (-1.82 * 1e-7 + 3.73 * 1e-8 * T - T_sqr * 2.93 * 1e-10) * P + (-85.20931 - 0.228525 * T + T_sqr * 5.91 * 1e-5) * Xc;
 8001be4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be8:	4618      	mov	r0, r3
 8001bea:	f7fe fc6f 	bl	80004cc <__aeabi_i2d>
 8001bee:	a35e      	add	r3, pc, #376	; (adr r3, 8001d68 <HCSR05_Calculate_SoundSpeed+0x400>)
 8001bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bf4:	f7fe fcd4 	bl	80005a0 <__aeabi_dmul>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	460c      	mov	r4, r1
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	4621      	mov	r1, r4
 8001c00:	a35b      	add	r3, pc, #364	; (adr r3, 8001d70 <HCSR05_Calculate_SoundSpeed+0x408>)
 8001c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c06:	f7fe fb13 	bl	8000230 <__aeabi_dsub>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	460c      	mov	r4, r1
 8001c0e:	4625      	mov	r5, r4
 8001c10:	461c      	mov	r4, r3
 8001c12:	a359      	add	r3, pc, #356	; (adr r3, 8001d78 <HCSR05_Calculate_SoundSpeed+0x410>)
 8001c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c18:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001c1c:	f7fe fcc0 	bl	80005a0 <__aeabi_dmul>
 8001c20:	4602      	mov	r2, r0
 8001c22:	460b      	mov	r3, r1
 8001c24:	4610      	mov	r0, r2
 8001c26:	4619      	mov	r1, r3
 8001c28:	a355      	add	r3, pc, #340	; (adr r3, 8001d80 <HCSR05_Calculate_SoundSpeed+0x418>)
 8001c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c2e:	f7fe fcb7 	bl	80005a0 <__aeabi_dmul>
 8001c32:	4602      	mov	r2, r0
 8001c34:	460b      	mov	r3, r1
 8001c36:	4620      	mov	r0, r4
 8001c38:	4629      	mov	r1, r5
 8001c3a:	f7fe faf9 	bl	8000230 <__aeabi_dsub>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	460c      	mov	r4, r1
 8001c42:	4625      	mov	r5, r4
 8001c44:	461c      	mov	r4, r3
 8001c46:	6838      	ldr	r0, [r7, #0]
 8001c48:	f7fe fc30 	bl	80004ac <__aeabi_ui2d>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	460b      	mov	r3, r1
 8001c50:	4620      	mov	r0, r4
 8001c52:	4629      	mov	r1, r5
 8001c54:	f7fe fca4 	bl	80005a0 <__aeabi_dmul>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	460c      	mov	r4, r1
 8001c5c:	4625      	mov	r5, r4
 8001c5e:	461c      	mov	r4, r3
 8001c60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7fe fc31 	bl	80004cc <__aeabi_i2d>
 8001c6a:	a347      	add	r3, pc, #284	; (adr r3, 8001d88 <HCSR05_Calculate_SoundSpeed+0x420>)
 8001c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c70:	f7fe fc96 	bl	80005a0 <__aeabi_dmul>
 8001c74:	4602      	mov	r2, r0
 8001c76:	460b      	mov	r3, r1
 8001c78:	a145      	add	r1, pc, #276	; (adr r1, 8001d90 <HCSR05_Calculate_SoundSpeed+0x428>)
 8001c7a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001c7e:	f7fe fad7 	bl	8000230 <__aeabi_dsub>
 8001c82:	4602      	mov	r2, r0
 8001c84:	460b      	mov	r3, r1
 8001c86:	4690      	mov	r8, r2
 8001c88:	4699      	mov	r9, r3
 8001c8a:	a343      	add	r3, pc, #268	; (adr r3, 8001d98 <HCSR05_Calculate_SoundSpeed+0x430>)
 8001c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c90:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001c94:	f7fe fc84 	bl	80005a0 <__aeabi_dmul>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	460b      	mov	r3, r1
 8001c9c:	4610      	mov	r0, r2
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	a33f      	add	r3, pc, #252	; (adr r3, 8001da0 <HCSR05_Calculate_SoundSpeed+0x438>)
 8001ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ca6:	f7fe fc7b 	bl	80005a0 <__aeabi_dmul>
 8001caa:	4602      	mov	r2, r0
 8001cac:	460b      	mov	r3, r1
 8001cae:	4640      	mov	r0, r8
 8001cb0:	4649      	mov	r1, r9
 8001cb2:	f7fe fabf 	bl	8000234 <__adddf3>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	460b      	mov	r3, r1
 8001cba:	4610      	mov	r0, r2
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001cc2:	f7fe fc6d 	bl	80005a0 <__aeabi_dmul>
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	460b      	mov	r3, r1
 8001cca:	4620      	mov	r0, r4
 8001ccc:	4629      	mov	r1, r5
 8001cce:	f7fe fab1 	bl	8000234 <__adddf3>
 8001cd2:	e06b      	b.n	8001dac <HCSR05_Calculate_SoundSpeed+0x444>
 8001cd4:	f3af 8000 	nop.w
 8001cd8:	eb1c432c 	.word	0xeb1c432c
 8001cdc:	3f3a36e2 	.word	0x3f3a36e2
 8001ce0:	66666666 	.word	0x66666666
 8001ce4:	40711266 	.word	0x40711266
 8001ce8:	c548725f 	.word	0xc548725f
 8001cec:	3e60ddc5 	.word	0x3e60ddc5
 8001cf0:	1dfb938a 	.word	0x1dfb938a
 8001cf4:	3ff0028a 	.word	0x3ff0028a
 8001cf8:	66666666 	.word	0x66666666
 8001cfc:	40166666 	.word	0x40166666
 8001d00:	9abcaf48 	.word	0x9abcaf48
 8001d04:	3e7ad7f2 	.word	0x3e7ad7f2
 8001d08:	2feb8016 	.word	0x2feb8016
 8001d0c:	3ff3ce60 	.word	0x3ff3ce60
 8001d10:	e2308c3a 	.word	0xe2308c3a
 8001d14:	3e45798e 	.word	0x3e45798e
 8001d18:	cb818460 	.word	0xcb818460
 8001d1c:	3f939489 	.word	0x3f939489
 8001d20:	1cac0832 	.word	0x1cac0832
 8001d24:	40b8c72a 	.word	0x40b8c72a
 8001d28:	3c62b1d1 	.word	0x3c62b1d1
 8001d2c:	4040f7f3 	.word	0x4040f7f3
 8001d30:	ffd60e95 	.word	0xffd60e95
 8001d34:	3fe34c39 	.word	0x3fe34c39
 8001d38:	d495182b 	.word	0xd495182b
 8001d3c:	4074b809 	.word	0x4074b809
 8001d40:	51eb851f 	.word	0x51eb851f
 8001d44:	40151eb8 	.word	0x40151eb8
 8001d48:	eb1c432d 	.word	0xeb1c432d
 8001d4c:	3f1a36e2 	.word	0x3f1a36e2
 8001d50:	0f7263cb 	.word	0x0f7263cb
 8001d54:	3fc325ae 	.word	0x3fc325ae
 8001d58:	5db76b3c 	.word	0x5db76b3c
 8001d5c:	4049bc68 	.word	0x4049bc68
 8001d60:	147ae148 	.word	0x147ae148
 8001d64:	401f47ae 	.word	0x401f47ae
 8001d68:	1433abb9 	.word	0x1433abb9
 8001d6c:	3e640679 	.word	0x3e640679
 8001d70:	ee17391b 	.word	0xee17391b
 8001d74:	3e886d78 	.word	0x3e886d78
 8001d78:	d70a3d71 	.word	0xd70a3d71
 8001d7c:	400770a3 	.word	0x400770a3
 8001d80:	d9d7bdbb 	.word	0xd9d7bdbb
 8001d84:	3ddb7cdf 	.word	0x3ddb7cdf
 8001d88:	a4a8c155 	.word	0xa4a8c155
 8001d8c:	3fcd404e 	.word	0x3fcd404e
 8001d90:	55c52e73 	.word	0x55c52e73
 8001d94:	c0554d65 	.word	0xc0554d65
 8001d98:	0a3d70a4 	.word	0x0a3d70a4
 8001d9c:	4017a3d7 	.word	0x4017a3d7
 8001da0:	88e368f1 	.word	0x88e368f1
 8001da4:	3ee4f8b5 	.word	0x3ee4f8b5
 8001da8:	51eb851f 	.word	0x51eb851f
 8001dac:	4603      	mov	r3, r0
 8001dae:	460c      	mov	r4, r1
 8001db0:	e9c7 3404 	strd	r3, r4, [r7, #16]
	V3 = pow(Xw, 2) * 2.835149 - pow(P, 2) * 2.15 * 1e-13 + pow(Xc, 2) * 29.179762 + 4.86 * 1e-4 * Xw * P * Xc;
 8001db4:	f04f 0200 	mov.w	r2, #0
 8001db8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001dbc:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001dc0:	f006 fe14 	bl	80089ec <pow>
 8001dc4:	a342      	add	r3, pc, #264	; (adr r3, 8001ed0 <HCSR05_Calculate_SoundSpeed+0x568>)
 8001dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dca:	f7fe fbe9 	bl	80005a0 <__aeabi_dmul>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	460c      	mov	r4, r1
 8001dd2:	4625      	mov	r5, r4
 8001dd4:	461c      	mov	r4, r3
 8001dd6:	6838      	ldr	r0, [r7, #0]
 8001dd8:	f7fe fb68 	bl	80004ac <__aeabi_ui2d>
 8001ddc:	f04f 0200 	mov.w	r2, #0
 8001de0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001de4:	f006 fe02 	bl	80089ec <pow>
 8001de8:	a33b      	add	r3, pc, #236	; (adr r3, 8001ed8 <HCSR05_Calculate_SoundSpeed+0x570>)
 8001dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dee:	f7fe fbd7 	bl	80005a0 <__aeabi_dmul>
 8001df2:	4602      	mov	r2, r0
 8001df4:	460b      	mov	r3, r1
 8001df6:	4610      	mov	r0, r2
 8001df8:	4619      	mov	r1, r3
 8001dfa:	a339      	add	r3, pc, #228	; (adr r3, 8001ee0 <HCSR05_Calculate_SoundSpeed+0x578>)
 8001dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e00:	f7fe fbce 	bl	80005a0 <__aeabi_dmul>
 8001e04:	4602      	mov	r2, r0
 8001e06:	460b      	mov	r3, r1
 8001e08:	4620      	mov	r0, r4
 8001e0a:	4629      	mov	r1, r5
 8001e0c:	f7fe fa10 	bl	8000230 <__aeabi_dsub>
 8001e10:	4603      	mov	r3, r0
 8001e12:	460c      	mov	r4, r1
 8001e14:	4625      	mov	r5, r4
 8001e16:	461c      	mov	r4, r3
 8001e18:	f04f 0200 	mov.w	r2, #0
 8001e1c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001e20:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8001e24:	f006 fde2 	bl	80089ec <pow>
 8001e28:	a32f      	add	r3, pc, #188	; (adr r3, 8001ee8 <HCSR05_Calculate_SoundSpeed+0x580>)
 8001e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e2e:	f7fe fbb7 	bl	80005a0 <__aeabi_dmul>
 8001e32:	4602      	mov	r2, r0
 8001e34:	460b      	mov	r3, r1
 8001e36:	4620      	mov	r0, r4
 8001e38:	4629      	mov	r1, r5
 8001e3a:	f7fe f9fb 	bl	8000234 <__adddf3>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	460c      	mov	r4, r1
 8001e42:	4625      	mov	r5, r4
 8001e44:	461c      	mov	r4, r3
 8001e46:	a32a      	add	r3, pc, #168	; (adr r3, 8001ef0 <HCSR05_Calculate_SoundSpeed+0x588>)
 8001e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e4c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e50:	f7fe fba6 	bl	80005a0 <__aeabi_dmul>
 8001e54:	4602      	mov	r2, r0
 8001e56:	460b      	mov	r3, r1
 8001e58:	4690      	mov	r8, r2
 8001e5a:	4699      	mov	r9, r3
 8001e5c:	6838      	ldr	r0, [r7, #0]
 8001e5e:	f7fe fb25 	bl	80004ac <__aeabi_ui2d>
 8001e62:	4602      	mov	r2, r0
 8001e64:	460b      	mov	r3, r1
 8001e66:	4640      	mov	r0, r8
 8001e68:	4649      	mov	r1, r9
 8001e6a:	f7fe fb99 	bl	80005a0 <__aeabi_dmul>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	460b      	mov	r3, r1
 8001e72:	4610      	mov	r0, r2
 8001e74:	4619      	mov	r1, r3
 8001e76:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001e7a:	f7fe fb91 	bl	80005a0 <__aeabi_dmul>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	460b      	mov	r3, r1
 8001e82:	4620      	mov	r0, r4
 8001e84:	4629      	mov	r1, r5
 8001e86:	f7fe f9d5 	bl	8000234 <__adddf3>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	460c      	mov	r4, r1
 8001e8e:	e9c7 3402 	strd	r3, r4, [r7, #8]

	HCSR05_SoundSpeed =  V1 + V2 - V3;
 8001e92:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001e96:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e9a:	f7fe f9cb 	bl	8000234 <__adddf3>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	460c      	mov	r4, r1
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	4621      	mov	r1, r4
 8001ea6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001eaa:	f7fe f9c1 	bl	8000230 <__aeabi_dsub>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	460c      	mov	r4, r1
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	4621      	mov	r1, r4
 8001eb6:	f7fe fe4b 	bl	8000b50 <__aeabi_d2f>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	4b0e      	ldr	r3, [pc, #56]	; (8001ef8 <HCSR05_Calculate_SoundSpeed+0x590>)
 8001ebe:	601a      	str	r2, [r3, #0]
}
 8001ec0:	bf00      	nop
 8001ec2:	3760      	adds	r7, #96	; 0x60
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001eca:	bf00      	nop
 8001ecc:	f3af 8000 	nop.w
 8001ed0:	99524bfd 	.word	0x99524bfd
 8001ed4:	4006ae62 	.word	0x4006ae62
 8001ed8:	33333333 	.word	0x33333333
 8001edc:	40013333 	.word	0x40013333
 8001ee0:	68497682 	.word	0x68497682
 8001ee4:	3d3c25c2 	.word	0x3d3c25c2
 8001ee8:	e1e71045 	.word	0xe1e71045
 8001eec:	403d2e04 	.word	0x403d2e04
 8001ef0:	1b1960fb 	.word	0x1b1960fb
 8001ef4:	3f3fd9ba 	.word	0x3f3fd9ba
 8001ef8:	200000e4 	.word	0x200000e4

08001efc <HCSR05_Calculate_TOF>:

/**
 * @brief Calculate sound time of flight.
 */
void HCSR05_Calculate_TOF(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
	// Send 10 microsecond pulse on trigger pin
	HAL_GPIO_WritePin(HCSR05_Trigger_Port, HCSR05_Trigger_Pin, GPIO_PIN_SET);
 8001f02:	4b1d      	ldr	r3, [pc, #116]	; (8001f78 <HCSR05_Calculate_TOF+0x7c>)
 8001f04:	6818      	ldr	r0, [r3, #0]
 8001f06:	4b1d      	ldr	r3, [pc, #116]	; (8001f7c <HCSR05_Calculate_TOF+0x80>)
 8001f08:	881b      	ldrh	r3, [r3, #0]
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	f001 fff2 	bl	8003ef6 <HAL_GPIO_WritePin>
	DWT_Delay(10);
 8001f12:	200a      	movs	r0, #10
 8001f14:	f000 ff40 	bl	8002d98 <DWT_Delay>
	HAL_GPIO_WritePin(HCSR05_Trigger_Port, HCSR05_Trigger_Pin, GPIO_PIN_RESET);
 8001f18:	4b17      	ldr	r3, [pc, #92]	; (8001f78 <HCSR05_Calculate_TOF+0x7c>)
 8001f1a:	6818      	ldr	r0, [r3, #0]
 8001f1c:	4b17      	ldr	r3, [pc, #92]	; (8001f7c <HCSR05_Calculate_TOF+0x80>)
 8001f1e:	881b      	ldrh	r3, [r3, #0]
 8001f20:	2200      	movs	r2, #0
 8001f22:	4619      	mov	r1, r3
 8001f24:	f001 ffe7 	bl	8003ef6 <HAL_GPIO_WritePin>

	// Start timer
	HAL_TIM_IC_Start_IT(HCSR05_Htim, HCSR05_Channel);
 8001f28:	4b15      	ldr	r3, [pc, #84]	; (8001f80 <HCSR05_Calculate_TOF+0x84>)
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	4b15      	ldr	r3, [pc, #84]	; (8001f84 <HCSR05_Calculate_TOF+0x88>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4619      	mov	r1, r3
 8001f32:	4610      	mov	r0, r2
 8001f34:	f005 fe2c 	bl	8007b90 <HAL_TIM_IC_Start_IT>

	// Wait for Echo pulse
	uint32_t startTick = HAL_GetTick();
 8001f38:	f001 fd16 	bl	8003968 <HAL_GetTick>
 8001f3c:	6078      	str	r0, [r7, #4]
	do{
		if(HCSR05_Captured) break;
 8001f3e:	4b12      	ldr	r3, [pc, #72]	; (8001f88 <HCSR05_Calculate_TOF+0x8c>)
 8001f40:	781b      	ldrb	r3, [r3, #0]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d108      	bne.n	8001f58 <HCSR05_Calculate_TOF+0x5c>
	}while((HAL_GetTick() - startTick) < 500);
 8001f46:	f001 fd0f 	bl	8003968 <HAL_GetTick>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	1ad3      	subs	r3, r2, r3
 8001f50:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001f54:	d3f3      	bcc.n	8001f3e <HCSR05_Calculate_TOF+0x42>
 8001f56:	e000      	b.n	8001f5a <HCSR05_Calculate_TOF+0x5e>
		if(HCSR05_Captured) break;
 8001f58:	bf00      	nop

	// Reset state
	HCSR05_Captured = 0;
 8001f5a:	4b0b      	ldr	r3, [pc, #44]	; (8001f88 <HCSR05_Calculate_TOF+0x8c>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	701a      	strb	r2, [r3, #0]
	HAL_TIM_IC_Stop_IT(HCSR05_Htim, HCSR05_Channel);
 8001f60:	4b07      	ldr	r3, [pc, #28]	; (8001f80 <HCSR05_Calculate_TOF+0x84>)
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	4b07      	ldr	r3, [pc, #28]	; (8001f84 <HCSR05_Calculate_TOF+0x88>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4619      	mov	r1, r3
 8001f6a:	4610      	mov	r0, r2
 8001f6c:	f005 fe78 	bl	8007c60 <HAL_TIM_IC_Stop_IT>
}
 8001f70:	bf00      	nop
 8001f72:	3708      	adds	r7, #8
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	200000d8 	.word	0x200000d8
 8001f7c:	200000dc 	.word	0x200000dc
 8001f80:	200000f8 	.word	0x200000f8
 8001f84:	200000e8 	.word	0x200000e8
 8001f88:	200000d5 	.word	0x200000d5

08001f8c <HCSR05_TIM_Callback>:
/**
 * @brief must put in HAL_TIM_IC_CaptureCallback.
 */
void HCSR05_TIM_Callback(TIM_HandleTypeDef *htim)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
	// If the interrupt source is on our channel
	if (htim->Channel == HCSR05_Channel) {
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	7f1b      	ldrb	r3, [r3, #28]
 8001f98:	461a      	mov	r2, r3
 8001f9a:	4b82      	ldr	r3, [pc, #520]	; (80021a4 <HCSR05_TIM_Callback+0x218>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	f040 80fb 	bne.w	800219a <HCSR05_TIM_Callback+0x20e>
		// If the first val is not captured
		if (HCSR05_Is_First_Val_Captured==0) {
 8001fa4:	4b80      	ldr	r3, [pc, #512]	; (80021a8 <HCSR05_TIM_Callback+0x21c>)
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d16a      	bne.n	8002082 <HCSR05_TIM_Callback+0xf6>
			// Get first value
			HCSR05_IC_First_Val = HAL_TIM_ReadCapturedValue(htim, HCSR05_Channel);
 8001fac:	4b7d      	ldr	r3, [pc, #500]	; (80021a4 <HCSR05_TIM_Callback+0x218>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f006 f920 	bl	80081f8 <HAL_TIM_ReadCapturedValue>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	4b7c      	ldr	r3, [pc, #496]	; (80021ac <HCSR05_TIM_Callback+0x220>)
 8001fbc:	601a      	str	r2, [r3, #0]
			// Set first val captured as true
			HCSR05_Is_First_Val_Captured = 1;
 8001fbe:	4b7a      	ldr	r3, [pc, #488]	; (80021a8 <HCSR05_TIM_Callback+0x21c>)
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	701a      	strb	r2, [r3, #0]
			// change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, HCSR05_Channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001fc4:	4b77      	ldr	r3, [pc, #476]	; (80021a4 <HCSR05_TIM_Callback+0x218>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d108      	bne.n	8001fde <HCSR05_TIM_Callback+0x52>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	6a1a      	ldr	r2, [r3, #32]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f022 020a 	bic.w	r2, r2, #10
 8001fda:	621a      	str	r2, [r3, #32]
 8001fdc:	e021      	b.n	8002022 <HCSR05_TIM_Callback+0x96>
 8001fde:	4b71      	ldr	r3, [pc, #452]	; (80021a4 <HCSR05_TIM_Callback+0x218>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	2b04      	cmp	r3, #4
 8001fe4:	d108      	bne.n	8001ff8 <HCSR05_TIM_Callback+0x6c>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	6a1a      	ldr	r2, [r3, #32]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001ff4:	621a      	str	r2, [r3, #32]
 8001ff6:	e014      	b.n	8002022 <HCSR05_TIM_Callback+0x96>
 8001ff8:	4b6a      	ldr	r3, [pc, #424]	; (80021a4 <HCSR05_TIM_Callback+0x218>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	2b08      	cmp	r3, #8
 8001ffe:	d108      	bne.n	8002012 <HCSR05_TIM_Callback+0x86>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	6a1a      	ldr	r2, [r3, #32]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800200e:	621a      	str	r2, [r3, #32]
 8002010:	e007      	b.n	8002022 <HCSR05_TIM_Callback+0x96>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	6a1a      	ldr	r2, [r3, #32]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002020:	621a      	str	r2, [r3, #32]
 8002022:	4b60      	ldr	r3, [pc, #384]	; (80021a4 <HCSR05_TIM_Callback+0x218>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d108      	bne.n	800203c <HCSR05_TIM_Callback+0xb0>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	6a1a      	ldr	r2, [r3, #32]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f042 0202 	orr.w	r2, r2, #2
 8002038:	621a      	str	r2, [r3, #32]
			__HAL_TIM_SET_COUNTER(htim, 0);
			// Set polarity to rising edge for next use
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, HCSR05_Channel, TIM_INPUTCHANNELPOLARITY_RISING);
		}
	}
}
 800203a:	e0ae      	b.n	800219a <HCSR05_TIM_Callback+0x20e>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, HCSR05_Channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 800203c:	4b59      	ldr	r3, [pc, #356]	; (80021a4 <HCSR05_TIM_Callback+0x218>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2b04      	cmp	r3, #4
 8002042:	d108      	bne.n	8002056 <HCSR05_TIM_Callback+0xca>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	6a1a      	ldr	r2, [r3, #32]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f042 0220 	orr.w	r2, r2, #32
 8002052:	621a      	str	r2, [r3, #32]
}
 8002054:	e0a1      	b.n	800219a <HCSR05_TIM_Callback+0x20e>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, HCSR05_Channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8002056:	4b53      	ldr	r3, [pc, #332]	; (80021a4 <HCSR05_TIM_Callback+0x218>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	2b08      	cmp	r3, #8
 800205c:	d108      	bne.n	8002070 <HCSR05_TIM_Callback+0xe4>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	6a1a      	ldr	r2, [r3, #32]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800206c:	621a      	str	r2, [r3, #32]
}
 800206e:	e094      	b.n	800219a <HCSR05_TIM_Callback+0x20e>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, HCSR05_Channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	6a1a      	ldr	r2, [r3, #32]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800207e:	621a      	str	r2, [r3, #32]
}
 8002080:	e08b      	b.n	800219a <HCSR05_TIM_Callback+0x20e>
		} else if (HCSR05_Is_First_Val_Captured==1) { // If first val is already captured
 8002082:	4b49      	ldr	r3, [pc, #292]	; (80021a8 <HCSR05_TIM_Callback+0x21c>)
 8002084:	781b      	ldrb	r3, [r3, #0]
 8002086:	2b01      	cmp	r3, #1
 8002088:	f040 8087 	bne.w	800219a <HCSR05_TIM_Callback+0x20e>
			HCSR05_IC_Second_Val = HAL_TIM_ReadCapturedValue(htim, HCSR05_Channel);
 800208c:	4b45      	ldr	r3, [pc, #276]	; (80021a4 <HCSR05_TIM_Callback+0x218>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4619      	mov	r1, r3
 8002092:	6878      	ldr	r0, [r7, #4]
 8002094:	f006 f8b0 	bl	80081f8 <HAL_TIM_ReadCapturedValue>
 8002098:	4602      	mov	r2, r0
 800209a:	4b45      	ldr	r3, [pc, #276]	; (80021b0 <HCSR05_TIM_Callback+0x224>)
 800209c:	601a      	str	r2, [r3, #0]
			if (HCSR05_IC_Second_Val > HCSR05_IC_First_Val) {
 800209e:	4b44      	ldr	r3, [pc, #272]	; (80021b0 <HCSR05_TIM_Callback+0x224>)
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	4b42      	ldr	r3, [pc, #264]	; (80021ac <HCSR05_TIM_Callback+0x220>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d907      	bls.n	80020ba <HCSR05_TIM_Callback+0x12e>
				HCSR05_TOF = HCSR05_IC_Second_Val-HCSR05_IC_First_Val;
 80020aa:	4b41      	ldr	r3, [pc, #260]	; (80021b0 <HCSR05_TIM_Callback+0x224>)
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	4b3f      	ldr	r3, [pc, #252]	; (80021ac <HCSR05_TIM_Callback+0x220>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	1ad3      	subs	r3, r2, r3
 80020b4:	4a3f      	ldr	r2, [pc, #252]	; (80021b4 <HCSR05_TIM_Callback+0x228>)
 80020b6:	6013      	str	r3, [r2, #0]
 80020b8:	e00f      	b.n	80020da <HCSR05_TIM_Callback+0x14e>
			} else if (HCSR05_IC_First_Val > HCSR05_IC_Second_Val) {
 80020ba:	4b3c      	ldr	r3, [pc, #240]	; (80021ac <HCSR05_TIM_Callback+0x220>)
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	4b3c      	ldr	r3, [pc, #240]	; (80021b0 <HCSR05_TIM_Callback+0x224>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d909      	bls.n	80020da <HCSR05_TIM_Callback+0x14e>
				HCSR05_TOF = (0xffff - HCSR05_IC_First_Val) + HCSR05_IC_Second_Val;
 80020c6:	4b3a      	ldr	r3, [pc, #232]	; (80021b0 <HCSR05_TIM_Callback+0x224>)
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	4b38      	ldr	r3, [pc, #224]	; (80021ac <HCSR05_TIM_Callback+0x220>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	1ad3      	subs	r3, r2, r3
 80020d0:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80020d4:	33ff      	adds	r3, #255	; 0xff
 80020d6:	4a37      	ldr	r2, [pc, #220]	; (80021b4 <HCSR05_TIM_Callback+0x228>)
 80020d8:	6013      	str	r3, [r2, #0]
			HCSR05_Captured = 1;
 80020da:	4b37      	ldr	r3, [pc, #220]	; (80021b8 <HCSR05_TIM_Callback+0x22c>)
 80020dc:	2201      	movs	r2, #1
 80020de:	701a      	strb	r2, [r3, #0]
			HCSR05_Is_First_Val_Captured = 0;
 80020e0:	4b31      	ldr	r3, [pc, #196]	; (80021a8 <HCSR05_TIM_Callback+0x21c>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	2200      	movs	r2, #0
 80020ec:	625a      	str	r2, [r3, #36]	; 0x24
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, HCSR05_Channel, TIM_INPUTCHANNELPOLARITY_RISING);
 80020ee:	4b2d      	ldr	r3, [pc, #180]	; (80021a4 <HCSR05_TIM_Callback+0x218>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d108      	bne.n	8002108 <HCSR05_TIM_Callback+0x17c>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	6a1a      	ldr	r2, [r3, #32]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f022 020a 	bic.w	r2, r2, #10
 8002104:	621a      	str	r2, [r3, #32]
 8002106:	e021      	b.n	800214c <HCSR05_TIM_Callback+0x1c0>
 8002108:	4b26      	ldr	r3, [pc, #152]	; (80021a4 <HCSR05_TIM_Callback+0x218>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	2b04      	cmp	r3, #4
 800210e:	d108      	bne.n	8002122 <HCSR05_TIM_Callback+0x196>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	6a1a      	ldr	r2, [r3, #32]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800211e:	621a      	str	r2, [r3, #32]
 8002120:	e014      	b.n	800214c <HCSR05_TIM_Callback+0x1c0>
 8002122:	4b20      	ldr	r3, [pc, #128]	; (80021a4 <HCSR05_TIM_Callback+0x218>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	2b08      	cmp	r3, #8
 8002128:	d108      	bne.n	800213c <HCSR05_TIM_Callback+0x1b0>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	6a1a      	ldr	r2, [r3, #32]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002138:	621a      	str	r2, [r3, #32]
 800213a:	e007      	b.n	800214c <HCSR05_TIM_Callback+0x1c0>
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	6a1a      	ldr	r2, [r3, #32]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800214a:	621a      	str	r2, [r3, #32]
 800214c:	4b15      	ldr	r3, [pc, #84]	; (80021a4 <HCSR05_TIM_Callback+0x218>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d106      	bne.n	8002162 <HCSR05_TIM_Callback+0x1d6>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	6a12      	ldr	r2, [r2, #32]
 800215e:	621a      	str	r2, [r3, #32]
}
 8002160:	e01b      	b.n	800219a <HCSR05_TIM_Callback+0x20e>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, HCSR05_Channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8002162:	4b10      	ldr	r3, [pc, #64]	; (80021a4 <HCSR05_TIM_Callback+0x218>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	2b04      	cmp	r3, #4
 8002168:	d106      	bne.n	8002178 <HCSR05_TIM_Callback+0x1ec>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	6a12      	ldr	r2, [r2, #32]
 8002174:	621a      	str	r2, [r3, #32]
}
 8002176:	e010      	b.n	800219a <HCSR05_TIM_Callback+0x20e>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, HCSR05_Channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8002178:	4b0a      	ldr	r3, [pc, #40]	; (80021a4 <HCSR05_TIM_Callback+0x218>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	2b08      	cmp	r3, #8
 800217e:	d106      	bne.n	800218e <HCSR05_TIM_Callback+0x202>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	6a12      	ldr	r2, [r2, #32]
 800218a:	621a      	str	r2, [r3, #32]
}
 800218c:	e005      	b.n	800219a <HCSR05_TIM_Callback+0x20e>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, HCSR05_Channel, TIM_INPUTCHANNELPOLARITY_RISING);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	6a12      	ldr	r2, [r2, #32]
 8002198:	621a      	str	r2, [r3, #32]
}
 800219a:	bf00      	nop
 800219c:	3708      	adds	r7, #8
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	200000e8 	.word	0x200000e8
 80021a8:	200000ec 	.word	0x200000ec
 80021ac:	200000d0 	.word	0x200000d0
 80021b0:	200000f0 	.word	0x200000f0
 80021b4:	200000e0 	.word	0x200000e0
 80021b8:	200000d5 	.word	0x200000d5

080021bc <HCSR05_Ready>:
 * @param trig_pin HCSR05 Trigger pin.
 * @param htim HCSR05 timer.
 * @param timer_channel HCSR05 timer channel.
 * @param distance Distance between transducers (cm).
 */
void HCSR05_Ready(GPIO_TypeDef *trig_port, uint16_t trig_pin, TIM_HandleTypeDef* htim, uint32_t timer_channel, uint8_t distance, int8_t angle_difference){
 80021bc:	b480      	push	{r7}
 80021be:	b085      	sub	sp, #20
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	60f8      	str	r0, [r7, #12]
 80021c4:	607a      	str	r2, [r7, #4]
 80021c6:	603b      	str	r3, [r7, #0]
 80021c8:	460b      	mov	r3, r1
 80021ca:	817b      	strh	r3, [r7, #10]
	// Set trigger port and pin global variables
	HCSR05_Trigger_Port = trig_port;
 80021cc:	4a16      	ldr	r2, [pc, #88]	; (8002228 <HCSR05_Ready+0x6c>)
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	6013      	str	r3, [r2, #0]
	HCSR05_Trigger_Pin = trig_pin;
 80021d2:	4a16      	ldr	r2, [pc, #88]	; (800222c <HCSR05_Ready+0x70>)
 80021d4:	897b      	ldrh	r3, [r7, #10]
 80021d6:	8013      	strh	r3, [r2, #0]
	// Set timer global variables
	HCSR05_Htim = htim;
 80021d8:	4a15      	ldr	r2, [pc, #84]	; (8002230 <HCSR05_Ready+0x74>)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6013      	str	r3, [r2, #0]
	HCSR05_Channel = timer_channel;
 80021de:	4a15      	ldr	r2, [pc, #84]	; (8002234 <HCSR05_Ready+0x78>)
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	6013      	str	r3, [r2, #0]
	// Set distance global variable
	HCSR05_Distance = distance;
 80021e4:	4a14      	ldr	r2, [pc, #80]	; (8002238 <HCSR05_Ready+0x7c>)
 80021e6:	7e3b      	ldrb	r3, [r7, #24]
 80021e8:	7013      	strb	r3, [r2, #0]
	// Set angle difference global variable
	HCSR05_Angle_Difference = angle_difference;
 80021ea:	4a14      	ldr	r2, [pc, #80]	; (800223c <HCSR05_Ready+0x80>)
 80021ec:	7f3b      	ldrb	r3, [r7, #28]
 80021ee:	7013      	strb	r3, [r2, #0]
	// Reset measurement Variables
	HCSR05_TOF = 0;
 80021f0:	4b13      	ldr	r3, [pc, #76]	; (8002240 <HCSR05_Ready+0x84>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	601a      	str	r2, [r3, #0]
	HCSR05_Captured = 0;
 80021f6:	4b13      	ldr	r3, [pc, #76]	; (8002244 <HCSR05_Ready+0x88>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	701a      	strb	r2, [r3, #0]
	HCSR05_IC_First_Val = 0;
 80021fc:	4b12      	ldr	r3, [pc, #72]	; (8002248 <HCSR05_Ready+0x8c>)
 80021fe:	2200      	movs	r2, #0
 8002200:	601a      	str	r2, [r3, #0]
	HCSR05_IC_Second_Val = 0;
 8002202:	4b12      	ldr	r3, [pc, #72]	; (800224c <HCSR05_Ready+0x90>)
 8002204:	2200      	movs	r2, #0
 8002206:	601a      	str	r2, [r3, #0]
	HCSR05_TOF = 0;
 8002208:	4b0d      	ldr	r3, [pc, #52]	; (8002240 <HCSR05_Ready+0x84>)
 800220a:	2200      	movs	r2, #0
 800220c:	601a      	str	r2, [r3, #0]
	HCSR05_Is_First_Val_Captured = 0;
 800220e:	4b10      	ldr	r3, [pc, #64]	; (8002250 <HCSR05_Ready+0x94>)
 8002210:	2200      	movs	r2, #0
 8002212:	701a      	strb	r2, [r3, #0]
	HCSR05_SoundSpeed = 0;
 8002214:	4b0f      	ldr	r3, [pc, #60]	; (8002254 <HCSR05_Ready+0x98>)
 8002216:	f04f 0200 	mov.w	r2, #0
 800221a:	601a      	str	r2, [r3, #0]
}
 800221c:	bf00      	nop
 800221e:	3714      	adds	r7, #20
 8002220:	46bd      	mov	sp, r7
 8002222:	bc80      	pop	{r7}
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	200000d8 	.word	0x200000d8
 800222c:	200000dc 	.word	0x200000dc
 8002230:	200000f8 	.word	0x200000f8
 8002234:	200000e8 	.word	0x200000e8
 8002238:	200000f4 	.word	0x200000f4
 800223c:	200000d4 	.word	0x200000d4
 8002240:	200000e0 	.word	0x200000e0
 8002244:	200000d5 	.word	0x200000d5
 8002248:	200000d0 	.word	0x200000d0
 800224c:	200000f0 	.word	0x200000f0
 8002250:	200000ec 	.word	0x200000ec
 8002254:	200000e4 	.word	0x200000e4

08002258 <HCSR05_Get_WindSpeed>:
 * @brief Get wind speed on one axis.
 * @param T Temperature (Celsius).
 * @param P Air pressure (Pa).
 * @param H Relative humidity (%).
 */
float_t HCSR05_Get_WindSpeed(int8_t T, uint32_t P, int8_t H){
 8002258:	b5b0      	push	{r4, r5, r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
 800225e:	4603      	mov	r3, r0
 8002260:	6039      	str	r1, [r7, #0]
 8002262:	71fb      	strb	r3, [r7, #7]
 8002264:	4613      	mov	r3, r2
 8002266:	71bb      	strb	r3, [r7, #6]
	// Calculate sound speed
	HCSR05_Calculate_SoundSpeed(T, P, H);
 8002268:	f997 2006 	ldrsb.w	r2, [r7, #6]
 800226c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002270:	6839      	ldr	r1, [r7, #0]
 8002272:	4618      	mov	r0, r3
 8002274:	f7ff fb78 	bl	8001968 <HCSR05_Calculate_SoundSpeed>
	// Calculate time of flight
	HCSR05_Calculate_TOF();
 8002278:	f7ff fe40 	bl	8001efc <HCSR05_Calculate_TOF>

	// If Calculated values true
	if(HCSR05_TOF > 0 && HCSR05_SoundSpeed > 0){
 800227c:	4b24      	ldr	r3, [pc, #144]	; (8002310 <HCSR05_Get_WindSpeed+0xb8>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d039      	beq.n	80022f8 <HCSR05_Get_WindSpeed+0xa0>
 8002284:	4b23      	ldr	r3, [pc, #140]	; (8002314 <HCSR05_Get_WindSpeed+0xbc>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f04f 0100 	mov.w	r1, #0
 800228c:	4618      	mov	r0, r3
 800228e:	f7fe fe29 	bl	8000ee4 <__aeabi_fcmpgt>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d02f      	beq.n	80022f8 <HCSR05_Get_WindSpeed+0xa0>
		// Calculate and Return Wind Speed on one axis
		return (HCSR05_Distance * 1e4 / HCSR05_TOF) - HCSR05_SoundSpeed;
 8002298:	4b1f      	ldr	r3, [pc, #124]	; (8002318 <HCSR05_Get_WindSpeed+0xc0>)
 800229a:	781b      	ldrb	r3, [r3, #0]
 800229c:	4618      	mov	r0, r3
 800229e:	f7fe f915 	bl	80004cc <__aeabi_i2d>
 80022a2:	a319      	add	r3, pc, #100	; (adr r3, 8002308 <HCSR05_Get_WindSpeed+0xb0>)
 80022a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022a8:	f7fe f97a 	bl	80005a0 <__aeabi_dmul>
 80022ac:	4603      	mov	r3, r0
 80022ae:	460c      	mov	r4, r1
 80022b0:	4625      	mov	r5, r4
 80022b2:	461c      	mov	r4, r3
 80022b4:	4b16      	ldr	r3, [pc, #88]	; (8002310 <HCSR05_Get_WindSpeed+0xb8>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7fe f8f7 	bl	80004ac <__aeabi_ui2d>
 80022be:	4602      	mov	r2, r0
 80022c0:	460b      	mov	r3, r1
 80022c2:	4620      	mov	r0, r4
 80022c4:	4629      	mov	r1, r5
 80022c6:	f7fe fa95 	bl	80007f4 <__aeabi_ddiv>
 80022ca:	4603      	mov	r3, r0
 80022cc:	460c      	mov	r4, r1
 80022ce:	4625      	mov	r5, r4
 80022d0:	461c      	mov	r4, r3
 80022d2:	4b10      	ldr	r3, [pc, #64]	; (8002314 <HCSR05_Get_WindSpeed+0xbc>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4618      	mov	r0, r3
 80022d8:	f7fe f90a 	bl	80004f0 <__aeabi_f2d>
 80022dc:	4602      	mov	r2, r0
 80022de:	460b      	mov	r3, r1
 80022e0:	4620      	mov	r0, r4
 80022e2:	4629      	mov	r1, r5
 80022e4:	f7fd ffa4 	bl	8000230 <__aeabi_dsub>
 80022e8:	4603      	mov	r3, r0
 80022ea:	460c      	mov	r4, r1
 80022ec:	4618      	mov	r0, r3
 80022ee:	4621      	mov	r1, r4
 80022f0:	f7fe fc2e 	bl	8000b50 <__aeabi_d2f>
 80022f4:	4603      	mov	r3, r0
 80022f6:	e001      	b.n	80022fc <HCSR05_Get_WindSpeed+0xa4>
	}
	return 0;
 80022f8:	f04f 0300 	mov.w	r3, #0
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	3708      	adds	r7, #8
 8002300:	46bd      	mov	sp, r7
 8002302:	bdb0      	pop	{r4, r5, r7, pc}
 8002304:	f3af 8000 	nop.w
 8002308:	00000000 	.word	0x00000000
 800230c:	40c38800 	.word	0x40c38800
 8002310:	200000e0 	.word	0x200000e0
 8002314:	200000e4 	.word	0x200000e4
 8002318:	200000f4 	.word	0x200000f4
 800231c:	00000000 	.word	0x00000000

08002320 <HCSR05_Calculate_Angle>:

/**
 * @brief Calculate angle from x and y.
 * @return Angle in degree.
 */
float_t HCSR05_Calculate_Angle(double_t x, double_t y){
 8002320:	b590      	push	{r4, r7, lr}
 8002322:	b085      	sub	sp, #20
 8002324:	af00      	add	r7, sp, #0
 8002326:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800232a:	e9c7 2300 	strd	r2, r3, [r7]
	// Calculate angle and convert to degree
	return atan2(y, x) * 180.0 / PI;
 800232e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002332:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002336:	f006 fa89 	bl	800884c <atan2>
 800233a:	f04f 0200 	mov.w	r2, #0
 800233e:	4b0e      	ldr	r3, [pc, #56]	; (8002378 <HCSR05_Calculate_Angle+0x58>)
 8002340:	f7fe f92e 	bl	80005a0 <__aeabi_dmul>
 8002344:	4603      	mov	r3, r0
 8002346:	460c      	mov	r4, r1
 8002348:	4618      	mov	r0, r3
 800234a:	4621      	mov	r1, r4
 800234c:	a308      	add	r3, pc, #32	; (adr r3, 8002370 <HCSR05_Calculate_Angle+0x50>)
 800234e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002352:	f7fe fa4f 	bl	80007f4 <__aeabi_ddiv>
 8002356:	4603      	mov	r3, r0
 8002358:	460c      	mov	r4, r1
 800235a:	4618      	mov	r0, r3
 800235c:	4621      	mov	r1, r4
 800235e:	f7fe fbf7 	bl	8000b50 <__aeabi_d2f>
 8002362:	4603      	mov	r3, r0
}
 8002364:	4618      	mov	r0, r3
 8002366:	3714      	adds	r7, #20
 8002368:	46bd      	mov	sp, r7
 800236a:	bd90      	pop	{r4, r7, pc}
 800236c:	f3af 8000 	nop.w
 8002370:	54442d18 	.word	0x54442d18
 8002374:	400921fb 	.word	0x400921fb
 8002378:	40668000 	.word	0x40668000

0800237c <HCSR05_Calculate_WindSpeedNdAngle>:
 * @param Y_axis Y axis speed.
 * @param compass_x compass measured x.
 * @param compass_y compass measured y.
 * @param result will fill with calculated speed and angle
 */
void HCSR05_Calculate_WindSpeedNdAngle(float_t X_axis, float_t Y_axis, int16_t compass_x, int16_t compass_y, float_t *result){
 800237c:	b5b0      	push	{r4, r5, r7, lr}
 800237e:	b088      	sub	sp, #32
 8002380:	af00      	add	r7, sp, #0
 8002382:	60f8      	str	r0, [r7, #12]
 8002384:	60b9      	str	r1, [r7, #8]
 8002386:	4611      	mov	r1, r2
 8002388:	461a      	mov	r2, r3
 800238a:	460b      	mov	r3, r1
 800238c:	80fb      	strh	r3, [r7, #6]
 800238e:	4613      	mov	r3, r2
 8002390:	80bb      	strh	r3, [r7, #4]
	// Calculate angle
	float_t compose_angle = HCSR05_Calculate_Angle(compass_x, compass_y);
 8002392:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002396:	4618      	mov	r0, r3
 8002398:	f7fe f898 	bl	80004cc <__aeabi_i2d>
 800239c:	4604      	mov	r4, r0
 800239e:	460d      	mov	r5, r1
 80023a0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80023a4:	4618      	mov	r0, r3
 80023a6:	f7fe f891 	bl	80004cc <__aeabi_i2d>
 80023aa:	4602      	mov	r2, r0
 80023ac:	460b      	mov	r3, r1
 80023ae:	4620      	mov	r0, r4
 80023b0:	4629      	mov	r1, r5
 80023b2:	f7ff ffb5 	bl	8002320 <HCSR05_Calculate_Angle>
 80023b6:	61b8      	str	r0, [r7, #24]
	float_t wind_angle = HCSR05_Calculate_Angle(X_axis, Y_axis);
 80023b8:	68f8      	ldr	r0, [r7, #12]
 80023ba:	f7fe f899 	bl	80004f0 <__aeabi_f2d>
 80023be:	4604      	mov	r4, r0
 80023c0:	460d      	mov	r5, r1
 80023c2:	68b8      	ldr	r0, [r7, #8]
 80023c4:	f7fe f894 	bl	80004f0 <__aeabi_f2d>
 80023c8:	4602      	mov	r2, r0
 80023ca:	460b      	mov	r3, r1
 80023cc:	4620      	mov	r0, r4
 80023ce:	4629      	mov	r1, r5
 80023d0:	f7ff ffa6 	bl	8002320 <HCSR05_Calculate_Angle>
 80023d4:	6178      	str	r0, [r7, #20]
	float_t angle = compose_angle + wind_angle + HCSR05_Angle_Difference;
 80023d6:	6979      	ldr	r1, [r7, #20]
 80023d8:	69b8      	ldr	r0, [r7, #24]
 80023da:	f7fe fc0f 	bl	8000bfc <__addsf3>
 80023de:	4603      	mov	r3, r0
 80023e0:	461c      	mov	r4, r3
 80023e2:	4b1d      	ldr	r3, [pc, #116]	; (8002458 <HCSR05_Calculate_WindSpeedNdAngle+0xdc>)
 80023e4:	f993 3000 	ldrsb.w	r3, [r3]
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7fe fcbb 	bl	8000d64 <__aeabi_i2f>
 80023ee:	4603      	mov	r3, r0
 80023f0:	4619      	mov	r1, r3
 80023f2:	4620      	mov	r0, r4
 80023f4:	f7fe fc02 	bl	8000bfc <__addsf3>
 80023f8:	4603      	mov	r3, r0
 80023fa:	61fb      	str	r3, [r7, #28]
	if(angle<=0) angle += 360;
 80023fc:	f04f 0100 	mov.w	r1, #0
 8002400:	69f8      	ldr	r0, [r7, #28]
 8002402:	f7fe fd5b 	bl	8000ebc <__aeabi_fcmple>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d005      	beq.n	8002418 <HCSR05_Calculate_WindSpeedNdAngle+0x9c>
 800240c:	4913      	ldr	r1, [pc, #76]	; (800245c <HCSR05_Calculate_WindSpeedNdAngle+0xe0>)
 800240e:	69f8      	ldr	r0, [r7, #28]
 8002410:	f7fe fbf4 	bl	8000bfc <__addsf3>
 8002414:	4603      	mov	r3, r0
 8002416:	61fb      	str	r3, [r7, #28]
	// Fill result with R(speed) and theta(angle)
	*result = hypot(X_axis, Y_axis);
 8002418:	68f8      	ldr	r0, [r7, #12]
 800241a:	f7fe f869 	bl	80004f0 <__aeabi_f2d>
 800241e:	4604      	mov	r4, r0
 8002420:	460d      	mov	r5, r1
 8002422:	68b8      	ldr	r0, [r7, #8]
 8002424:	f7fe f864 	bl	80004f0 <__aeabi_f2d>
 8002428:	4602      	mov	r2, r0
 800242a:	460b      	mov	r3, r1
 800242c:	4620      	mov	r0, r4
 800242e:	4629      	mov	r1, r5
 8002430:	f006 fa86 	bl	8008940 <hypot>
 8002434:	4603      	mov	r3, r0
 8002436:	460c      	mov	r4, r1
 8002438:	4618      	mov	r0, r3
 800243a:	4621      	mov	r1, r4
 800243c:	f7fe fb88 	bl	8000b50 <__aeabi_d2f>
 8002440:	4602      	mov	r2, r0
 8002442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002444:	601a      	str	r2, [r3, #0]
	*(result+1) = angle;
 8002446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002448:	3304      	adds	r3, #4
 800244a:	69fa      	ldr	r2, [r7, #28]
 800244c:	601a      	str	r2, [r3, #0]
}
 800244e:	bf00      	nop
 8002450:	3720      	adds	r7, #32
 8002452:	46bd      	mov	sp, r7
 8002454:	bdb0      	pop	{r4, r5, r7, pc}
 8002456:	bf00      	nop
 8002458:	200000d4 	.word	0x200000d4
 800245c:	43b40000 	.word	0x43b40000

08002460 <MAX44009_Begin>:
#include "MAX44009.h"

I2C_HandleTypeDef *MAX44009_hi2c;

HAL_StatusTypeDef MAX44009_Begin(I2C_HandleTypeDef *hi2c)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b086      	sub	sp, #24
 8002464:	af04      	add	r7, sp, #16
 8002466:	6078      	str	r0, [r7, #4]
	MAX44009_hi2c = hi2c;
 8002468:	4a0a      	ldr	r2, [pc, #40]	; (8002494 <MAX44009_Begin+0x34>)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6013      	str	r3, [r2, #0]
	return 	HAL_I2C_Mem_Write(MAX44009_hi2c, MAX44009_ADDR, 0x02, 1, 0x00, 1, 100);
 800246e:	4b09      	ldr	r3, [pc, #36]	; (8002494 <MAX44009_Begin+0x34>)
 8002470:	6818      	ldr	r0, [r3, #0]
 8002472:	2364      	movs	r3, #100	; 0x64
 8002474:	9302      	str	r3, [sp, #8]
 8002476:	2301      	movs	r3, #1
 8002478:	9301      	str	r3, [sp, #4]
 800247a:	2300      	movs	r3, #0
 800247c:	9300      	str	r3, [sp, #0]
 800247e:	2301      	movs	r3, #1
 8002480:	2202      	movs	r2, #2
 8002482:	2194      	movs	r1, #148	; 0x94
 8002484:	f002 f9a4 	bl	80047d0 <HAL_I2C_Mem_Write>
 8002488:	4603      	mov	r3, r0
}
 800248a:	4618      	mov	r0, r3
 800248c:	3708      	adds	r7, #8
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	200000fc 	.word	0x200000fc

08002498 <MAX44009_Get_Lux>:


float MAX44009_Get_Lux(void)
{
 8002498:	b590      	push	{r4, r7, lr}
 800249a:	b089      	sub	sp, #36	; 0x24
 800249c:	af04      	add	r7, sp, #16
	uint8_t data[2];

	if(HAL_I2C_Mem_Read(MAX44009_hi2c, MAX44009_ADDR, 0x03, 1, data, 1, 100) == HAL_OK){
 800249e:	4b28      	ldr	r3, [pc, #160]	; (8002540 <MAX44009_Get_Lux+0xa8>)
 80024a0:	6818      	ldr	r0, [r3, #0]
 80024a2:	2364      	movs	r3, #100	; 0x64
 80024a4:	9302      	str	r3, [sp, #8]
 80024a6:	2301      	movs	r3, #1
 80024a8:	9301      	str	r3, [sp, #4]
 80024aa:	1d3b      	adds	r3, r7, #4
 80024ac:	9300      	str	r3, [sp, #0]
 80024ae:	2301      	movs	r3, #1
 80024b0:	2203      	movs	r2, #3
 80024b2:	2194      	movs	r1, #148	; 0x94
 80024b4:	f002 fa86 	bl	80049c4 <HAL_I2C_Mem_Read>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d134      	bne.n	8002528 <MAX44009_Get_Lux+0x90>
		if(HAL_I2C_Mem_Read(MAX44009_hi2c, MAX44009_ADDR, 0x04, 1, data+1, 1, 100) == HAL_OK){
 80024be:	4b20      	ldr	r3, [pc, #128]	; (8002540 <MAX44009_Get_Lux+0xa8>)
 80024c0:	6818      	ldr	r0, [r3, #0]
 80024c2:	1d3b      	adds	r3, r7, #4
 80024c4:	3301      	adds	r3, #1
 80024c6:	2264      	movs	r2, #100	; 0x64
 80024c8:	9202      	str	r2, [sp, #8]
 80024ca:	2201      	movs	r2, #1
 80024cc:	9201      	str	r2, [sp, #4]
 80024ce:	9300      	str	r3, [sp, #0]
 80024d0:	2301      	movs	r3, #1
 80024d2:	2204      	movs	r2, #4
 80024d4:	2194      	movs	r1, #148	; 0x94
 80024d6:	f002 fa75 	bl	80049c4 <HAL_I2C_Mem_Read>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d123      	bne.n	8002528 <MAX44009_Get_Lux+0x90>
				// Convert the data to lux
				uint8_t exponent = data[0]>>4;
 80024e0:	793b      	ldrb	r3, [r7, #4]
 80024e2:	091b      	lsrs	r3, r3, #4
 80024e4:	73fb      	strb	r3, [r7, #15]
				uint32_t mantisa = ((data[0] & 0x0F)<<4) + (data[1] & 0x0F);
 80024e6:	793b      	ldrb	r3, [r7, #4]
 80024e8:	011b      	lsls	r3, r3, #4
 80024ea:	b2da      	uxtb	r2, r3
 80024ec:	797b      	ldrb	r3, [r7, #5]
 80024ee:	f003 030f 	and.w	r3, r3, #15
 80024f2:	4413      	add	r3, r2
 80024f4:	60bb      	str	r3, [r7, #8]
				mantisa <<= exponent;
 80024f6:	7bfb      	ldrb	r3, [r7, #15]
 80024f8:	68ba      	ldr	r2, [r7, #8]
 80024fa:	fa02 f303 	lsl.w	r3, r2, r3
 80024fe:	60bb      	str	r3, [r7, #8]
				return ((float)(mantisa) * 0.045);
 8002500:	68b8      	ldr	r0, [r7, #8]
 8002502:	f7fe fc2b 	bl	8000d5c <__aeabi_ui2f>
 8002506:	4603      	mov	r3, r0
 8002508:	4618      	mov	r0, r3
 800250a:	f7fd fff1 	bl	80004f0 <__aeabi_f2d>
 800250e:	a30a      	add	r3, pc, #40	; (adr r3, 8002538 <MAX44009_Get_Lux+0xa0>)
 8002510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002514:	f7fe f844 	bl	80005a0 <__aeabi_dmul>
 8002518:	4603      	mov	r3, r0
 800251a:	460c      	mov	r4, r1
 800251c:	4618      	mov	r0, r3
 800251e:	4621      	mov	r1, r4
 8002520:	f7fe fb16 	bl	8000b50 <__aeabi_d2f>
 8002524:	4603      	mov	r3, r0
 8002526:	e001      	b.n	800252c <MAX44009_Get_Lux+0x94>
			}
	}
	return 0;
 8002528:	f04f 0300 	mov.w	r3, #0
}
 800252c:	4618      	mov	r0, r3
 800252e:	3714      	adds	r7, #20
 8002530:	46bd      	mov	sp, r7
 8002532:	bd90      	pop	{r4, r7, pc}
 8002534:	f3af 8000 	nop.w
 8002538:	70a3d70a 	.word	0x70a3d70a
 800253c:	3fa70a3d 	.word	0x3fa70a3d
 8002540:	200000fc 	.word	0x200000fc

08002544 <QMC5883L_Write_Register>:
#endif

I2C_HandleTypeDef *QMC5883L_i2c;

void QMC5883L_Write_Register(uint16_t reg, int value)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b086      	sub	sp, #24
 8002548:	af04      	add	r7, sp, #16
 800254a:	4603      	mov	r3, r0
 800254c:	6039      	str	r1, [r7, #0]
 800254e:	80fb      	strh	r3, [r7, #6]
	HAL_I2C_Mem_Write(QMC5883L_i2c, QMC5883L_ADDR, reg, 1, (uint8_t *)value, 1, 100);
 8002550:	4b08      	ldr	r3, [pc, #32]	; (8002574 <QMC5883L_Write_Register+0x30>)
 8002552:	6818      	ldr	r0, [r3, #0]
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	88f9      	ldrh	r1, [r7, #6]
 8002558:	2264      	movs	r2, #100	; 0x64
 800255a:	9202      	str	r2, [sp, #8]
 800255c:	2201      	movs	r2, #1
 800255e:	9201      	str	r2, [sp, #4]
 8002560:	9300      	str	r3, [sp, #0]
 8002562:	2301      	movs	r3, #1
 8002564:	460a      	mov	r2, r1
 8002566:	211a      	movs	r1, #26
 8002568:	f002 f932 	bl	80047d0 <HAL_I2C_Mem_Write>
}
 800256c:	bf00      	nop
 800256e:	3708      	adds	r7, #8
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}
 8002574:	2000010c 	.word	0x2000010c

08002578 <QMC5883L_Read_Register>:

void QMC5883L_Read_Register(uint8_t *data, uint16_t reg, uint16_t count)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b086      	sub	sp, #24
 800257c:	af04      	add	r7, sp, #16
 800257e:	6078      	str	r0, [r7, #4]
 8002580:	460b      	mov	r3, r1
 8002582:	807b      	strh	r3, [r7, #2]
 8002584:	4613      	mov	r3, r2
 8002586:	803b      	strh	r3, [r7, #0]
	HAL_I2C_Mem_Read(QMC5883L_i2c, QMC5883L_ADDR, reg, 1, data, count, 100);
 8002588:	4b08      	ldr	r3, [pc, #32]	; (80025ac <QMC5883L_Read_Register+0x34>)
 800258a:	6818      	ldr	r0, [r3, #0]
 800258c:	887a      	ldrh	r2, [r7, #2]
 800258e:	2364      	movs	r3, #100	; 0x64
 8002590:	9302      	str	r3, [sp, #8]
 8002592:	883b      	ldrh	r3, [r7, #0]
 8002594:	9301      	str	r3, [sp, #4]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	9300      	str	r3, [sp, #0]
 800259a:	2301      	movs	r3, #1
 800259c:	211a      	movs	r1, #26
 800259e:	f002 fa11 	bl	80049c4 <HAL_I2C_Mem_Read>
}
 80025a2:	bf00      	nop
 80025a4:	3708      	adds	r7, #8
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	2000010c 	.word	0x2000010c

080025b0 <QMC5883L_Reconfig>:

void QMC5883L_Reconfig()
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
  QMC5883L_Write_Register(QMC5883L_CONFIG,oversampling|range|rate|mode);
 80025b4:	4b09      	ldr	r3, [pc, #36]	; (80025dc <QMC5883L_Reconfig+0x2c>)
 80025b6:	781a      	ldrb	r2, [r3, #0]
 80025b8:	4b09      	ldr	r3, [pc, #36]	; (80025e0 <QMC5883L_Reconfig+0x30>)
 80025ba:	781b      	ldrb	r3, [r3, #0]
 80025bc:	4313      	orrs	r3, r2
 80025be:	b2da      	uxtb	r2, r3
 80025c0:	4b08      	ldr	r3, [pc, #32]	; (80025e4 <QMC5883L_Reconfig+0x34>)
 80025c2:	781b      	ldrb	r3, [r3, #0]
 80025c4:	4313      	orrs	r3, r2
 80025c6:	b2da      	uxtb	r2, r3
 80025c8:	4b07      	ldr	r3, [pc, #28]	; (80025e8 <QMC5883L_Reconfig+0x38>)
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	b2db      	uxtb	r3, r3
 80025d0:	4619      	mov	r1, r3
 80025d2:	2009      	movs	r0, #9
 80025d4:	f7ff ffb6 	bl	8002544 <QMC5883L_Write_Register>
}
 80025d8:	bf00      	nop
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	20000109 	.word	0x20000109
 80025e0:	20000110 	.word	0x20000110
 80025e4:	20000102 	.word	0x20000102
 80025e8:	20000108 	.word	0x20000108

080025ec <QMC5883L_Reset>:

void QMC5883L_Reset()
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
  QMC5883L_Write_Register(QMC5883L_RESET, 0x01);
 80025f0:	2101      	movs	r1, #1
 80025f2:	200b      	movs	r0, #11
 80025f4:	f7ff ffa6 	bl	8002544 <QMC5883L_Write_Register>
  QMC5883L_Reconfig();
 80025f8:	f7ff ffda 	bl	80025b0 <QMC5883L_Reconfig>
}
 80025fc:	bf00      	nop
 80025fe:	bd80      	pop	{r7, pc}

08002600 <QMC5883L_Set_Sampling_Rate>:
  }
  QMC5883L_Reconfig();
}

void QMC5883L_Set_Sampling_Rate( int x )
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  switch(x) {
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2b32      	cmp	r3, #50	; 0x32
 800260c:	d00d      	beq.n	800262a <QMC5883L_Set_Sampling_Rate+0x2a>
 800260e:	2b32      	cmp	r3, #50	; 0x32
 8002610:	dc02      	bgt.n	8002618 <QMC5883L_Set_Sampling_Rate+0x18>
 8002612:	2b0a      	cmp	r3, #10
 8002614:	d005      	beq.n	8002622 <QMC5883L_Set_Sampling_Rate+0x22>
 8002616:	e014      	b.n	8002642 <QMC5883L_Set_Sampling_Rate+0x42>
 8002618:	2b64      	cmp	r3, #100	; 0x64
 800261a:	d00a      	beq.n	8002632 <QMC5883L_Set_Sampling_Rate+0x32>
 800261c:	2bc8      	cmp	r3, #200	; 0xc8
 800261e:	d00c      	beq.n	800263a <QMC5883L_Set_Sampling_Rate+0x3a>
 8002620:	e00f      	b.n	8002642 <QMC5883L_Set_Sampling_Rate+0x42>
    case 10:
      rate = QMC5883L_CONFIG_10HZ;
 8002622:	4b0b      	ldr	r3, [pc, #44]	; (8002650 <QMC5883L_Set_Sampling_Rate+0x50>)
 8002624:	2200      	movs	r2, #0
 8002626:	701a      	strb	r2, [r3, #0]
      break;
 8002628:	e00b      	b.n	8002642 <QMC5883L_Set_Sampling_Rate+0x42>
    case 50:
      rate = QMC5883L_CONFIG_50HZ;
 800262a:	4b09      	ldr	r3, [pc, #36]	; (8002650 <QMC5883L_Set_Sampling_Rate+0x50>)
 800262c:	2204      	movs	r2, #4
 800262e:	701a      	strb	r2, [r3, #0]
      break;
 8002630:	e007      	b.n	8002642 <QMC5883L_Set_Sampling_Rate+0x42>
    case 100:
      rate = QMC5883L_CONFIG_100HZ;
 8002632:	4b07      	ldr	r3, [pc, #28]	; (8002650 <QMC5883L_Set_Sampling_Rate+0x50>)
 8002634:	2208      	movs	r2, #8
 8002636:	701a      	strb	r2, [r3, #0]
      break;
 8002638:	e003      	b.n	8002642 <QMC5883L_Set_Sampling_Rate+0x42>
    case 200:
      rate = QMC5883L_CONFIG_200HZ;
 800263a:	4b05      	ldr	r3, [pc, #20]	; (8002650 <QMC5883L_Set_Sampling_Rate+0x50>)
 800263c:	220c      	movs	r2, #12
 800263e:	701a      	strb	r2, [r3, #0]
      break;
 8002640:	bf00      	nop
  }
  QMC5883L_Reconfig();
 8002642:	f7ff ffb5 	bl	80025b0 <QMC5883L_Reconfig>
}
 8002646:	bf00      	nop
 8002648:	3708      	adds	r7, #8
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	20000102 	.word	0x20000102

08002654 <QMC5883L_Init>:

void QMC5883L_Init(I2C_HandleTypeDef *i2c) {
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
	QMC5883L_i2c = i2c;
 800265c:	4a0b      	ldr	r2, [pc, #44]	; (800268c <QMC5883L_Init+0x38>)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6013      	str	r3, [r2, #0]
  /* This assumes the wire library has been initialized. */
  addr = QMC5883L_ADDR;
 8002662:	4b0b      	ldr	r3, [pc, #44]	; (8002690 <QMC5883L_Init+0x3c>)
 8002664:	221a      	movs	r2, #26
 8002666:	701a      	strb	r2, [r3, #0]
  oversampling = QMC5883L_CONFIG_OS512;
 8002668:	4b0a      	ldr	r3, [pc, #40]	; (8002694 <QMC5883L_Init+0x40>)
 800266a:	2200      	movs	r2, #0
 800266c:	701a      	strb	r2, [r3, #0]
  range = QMC5883L_CONFIG_2GAUSS;
 800266e:	4b0a      	ldr	r3, [pc, #40]	; (8002698 <QMC5883L_Init+0x44>)
 8002670:	2200      	movs	r2, #0
 8002672:	701a      	strb	r2, [r3, #0]
  rate = QMC5883L_CONFIG_50HZ;
 8002674:	4b09      	ldr	r3, [pc, #36]	; (800269c <QMC5883L_Init+0x48>)
 8002676:	2204      	movs	r2, #4
 8002678:	701a      	strb	r2, [r3, #0]
  mode = QMC5883L_CONFIG_CONT;
 800267a:	4b09      	ldr	r3, [pc, #36]	; (80026a0 <QMC5883L_Init+0x4c>)
 800267c:	2201      	movs	r2, #1
 800267e:	701a      	strb	r2, [r3, #0]
  QMC5883L_Reset();
 8002680:	f7ff ffb4 	bl	80025ec <QMC5883L_Reset>
}
 8002684:	bf00      	nop
 8002686:	3708      	adds	r7, #8
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	2000010c 	.word	0x2000010c
 8002690:	2000010a 	.word	0x2000010a
 8002694:	20000109 	.word	0x20000109
 8002698:	20000110 	.word	0x20000110
 800269c:	20000102 	.word	0x20000102
 80026a0:	20000108 	.word	0x20000108

080026a4 <QMC5883L_Ready>:

int QMC5883L_Ready()
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b082      	sub	sp, #8
 80026a8:	af00      	add	r7, sp, #0
	uint8_t data;
	QMC5883L_Read_Register(&data,QMC5883L_STATUS,1);
 80026aa:	1dfb      	adds	r3, r7, #7
 80026ac:	2201      	movs	r2, #1
 80026ae:	2106      	movs	r1, #6
 80026b0:	4618      	mov	r0, r3
 80026b2:	f7ff ff61 	bl	8002578 <QMC5883L_Read_Register>
  if(!data) return 0;
 80026b6:	79fb      	ldrb	r3, [r7, #7]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d101      	bne.n	80026c0 <QMC5883L_Ready+0x1c>
 80026bc:	2300      	movs	r3, #0
 80026be:	e002      	b.n	80026c6 <QMC5883L_Ready+0x22>
  return data & QMC5883L_STATUS_DRDY;
 80026c0:	79fb      	ldrb	r3, [r7, #7]
 80026c2:	f003 0301 	and.w	r3, r3, #1
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3708      	adds	r7, #8
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}

080026ce <QMC5883L_ReadRaw>:

int QMC5883L_ReadRaw( int16_t *x, int16_t *y, int16_t *z)
{
 80026ce:	b580      	push	{r7, lr}
 80026d0:	b086      	sub	sp, #24
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	60f8      	str	r0, [r7, #12]
 80026d6:	60b9      	str	r1, [r7, #8]
 80026d8:	607a      	str	r2, [r7, #4]
  while(!QMC5883L_Ready()) {}
 80026da:	bf00      	nop
 80026dc:	f7ff ffe2 	bl	80026a4 <QMC5883L_Ready>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d0fa      	beq.n	80026dc <QMC5883L_ReadRaw+0xe>

  uint8_t data[6];

  QMC5883L_Read_Register(data,QMC5883L_X_LSB,6);
 80026e6:	f107 0310 	add.w	r3, r7, #16
 80026ea:	2206      	movs	r2, #6
 80026ec:	2100      	movs	r1, #0
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7ff ff42 	bl	8002578 <QMC5883L_Read_Register>

  *x = data[0] | (data[1]<<8);
 80026f4:	7c3b      	ldrb	r3, [r7, #16]
 80026f6:	b21a      	sxth	r2, r3
 80026f8:	7c7b      	ldrb	r3, [r7, #17]
 80026fa:	021b      	lsls	r3, r3, #8
 80026fc:	b21b      	sxth	r3, r3
 80026fe:	4313      	orrs	r3, r2
 8002700:	b21a      	sxth	r2, r3
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	801a      	strh	r2, [r3, #0]
  *y = data[2] | (data[3]<<8);
 8002706:	7cbb      	ldrb	r3, [r7, #18]
 8002708:	b21a      	sxth	r2, r3
 800270a:	7cfb      	ldrb	r3, [r7, #19]
 800270c:	021b      	lsls	r3, r3, #8
 800270e:	b21b      	sxth	r3, r3
 8002710:	4313      	orrs	r3, r2
 8002712:	b21a      	sxth	r2, r3
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	801a      	strh	r2, [r3, #0]
  *z = data[4] | (data[5]<<8);
 8002718:	7d3b      	ldrb	r3, [r7, #20]
 800271a:	b21a      	sxth	r2, r3
 800271c:	7d7b      	ldrb	r3, [r7, #21]
 800271e:	021b      	lsls	r3, r3, #8
 8002720:	b21b      	sxth	r3, r3
 8002722:	4313      	orrs	r3, r2
 8002724:	b21a      	sxth	r2, r3
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	801a      	strh	r2, [r3, #0]

  return 1;
 800272a:	2301      	movs	r3, #1
}
 800272c:	4618      	mov	r0, r3
 800272e:	3718      	adds	r7, #24
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}

08002734 <SX1278_hw_init>:

//////////////////////////////////
// logic
//////////////////////////////////

__weak void SX1278_hw_init(SX1278_hw_t * hw) {
 8002734:	b580      	push	{r7, lr}
 8002736:	b082      	sub	sp, #8
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 800273c:	2101      	movs	r1, #1
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f000 f80d 	bl	800275e <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6858      	ldr	r0, [r3, #4]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	b29b      	uxth	r3, r3
 800274e:	2201      	movs	r2, #1
 8002750:	4619      	mov	r1, r3
 8002752:	f001 fbd0 	bl	8003ef6 <HAL_GPIO_WritePin>
}
 8002756:	bf00      	nop
 8002758:	3708      	adds	r7, #8
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}

0800275e <SX1278_hw_SetNSS>:

__weak void SX1278_hw_SetNSS(SX1278_hw_t * hw, int value) {
 800275e:	b580      	push	{r7, lr}
 8002760:	b082      	sub	sp, #8
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
 8002766:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(hw->nss.port, hw->nss.pin,
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6958      	ldr	r0, [r3, #20]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	691b      	ldr	r3, [r3, #16]
 8002770:	b299      	uxth	r1, r3
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	2b01      	cmp	r3, #1
 8002776:	bf0c      	ite	eq
 8002778:	2301      	moveq	r3, #1
 800277a:	2300      	movne	r3, #0
 800277c:	b2db      	uxtb	r3, r3
 800277e:	461a      	mov	r2, r3
 8002780:	f001 fbb9 	bl	8003ef6 <HAL_GPIO_WritePin>
			(value == 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8002784:	bf00      	nop
 8002786:	3708      	adds	r7, #8
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}

0800278c <SX1278_hw_Reset>:

__weak void SX1278_hw_Reset(SX1278_hw_t * hw) {
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 8002794:	2101      	movs	r1, #1
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f7ff ffe1 	bl	800275e <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_RESET);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6858      	ldr	r0, [r3, #4]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	2200      	movs	r2, #0
 80027a8:	4619      	mov	r1, r3
 80027aa:	f001 fba4 	bl	8003ef6 <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(1);
 80027ae:	2001      	movs	r0, #1
 80027b0:	f000 f855 	bl	800285e <SX1278_hw_DelayMs>

	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6858      	ldr	r0, [r3, #4]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	b29b      	uxth	r3, r3
 80027be:	2201      	movs	r2, #1
 80027c0:	4619      	mov	r1, r3
 80027c2:	f001 fb98 	bl	8003ef6 <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(100);
 80027c6:	2064      	movs	r0, #100	; 0x64
 80027c8:	f000 f849 	bl	800285e <SX1278_hw_DelayMs>
}
 80027cc:	bf00      	nop
 80027ce:	3708      	adds	r7, #8
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}

080027d4 <SX1278_hw_SPICommand>:

__weak void SX1278_hw_SPICommand(SX1278_hw_t * hw, uint8_t cmd) {
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b082      	sub	sp, #8
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	460b      	mov	r3, r1
 80027de:	70fb      	strb	r3, [r7, #3]
	SX1278_hw_SetNSS(hw, 0);
 80027e0:	2100      	movs	r1, #0
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f7ff ffbb 	bl	800275e <SX1278_hw_SetNSS>
	HAL_SPI_Transmit(hw->spi, &cmd, 1, 1000);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6998      	ldr	r0, [r3, #24]
 80027ec:	1cf9      	adds	r1, r7, #3
 80027ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027f2:	2201      	movs	r2, #1
 80027f4:	f004 fe01 	bl	80073fa <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 80027f8:	bf00      	nop
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	699b      	ldr	r3, [r3, #24]
 80027fe:	4618      	mov	r0, r3
 8002800:	f005 f8d1 	bl	80079a6 <HAL_SPI_GetState>
 8002804:	4603      	mov	r3, r0
 8002806:	2b01      	cmp	r3, #1
 8002808:	d1f7      	bne.n	80027fa <SX1278_hw_SPICommand+0x26>
		;
}
 800280a:	bf00      	nop
 800280c:	3708      	adds	r7, #8
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}

08002812 <SX1278_hw_SPIReadByte>:

__weak uint8_t SX1278_hw_SPIReadByte(SX1278_hw_t * hw) {
 8002812:	b580      	push	{r7, lr}
 8002814:	b086      	sub	sp, #24
 8002816:	af02      	add	r7, sp, #8
 8002818:	6078      	str	r0, [r7, #4]
	uint8_t txByte = 0x00;
 800281a:	2300      	movs	r3, #0
 800281c:	73fb      	strb	r3, [r7, #15]
	uint8_t rxByte = 0x00;
 800281e:	2300      	movs	r3, #0
 8002820:	73bb      	strb	r3, [r7, #14]

	SX1278_hw_SetNSS(hw, 0);
 8002822:	2100      	movs	r1, #0
 8002824:	6878      	ldr	r0, [r7, #4]
 8002826:	f7ff ff9a 	bl	800275e <SX1278_hw_SetNSS>
	HAL_SPI_TransmitReceive(hw->spi, &txByte, &rxByte, 1, 1000);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6998      	ldr	r0, [r3, #24]
 800282e:	f107 020e 	add.w	r2, r7, #14
 8002832:	f107 010f 	add.w	r1, r7, #15
 8002836:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800283a:	9300      	str	r3, [sp, #0]
 800283c:	2301      	movs	r3, #1
 800283e:	f004 ff10 	bl	8007662 <HAL_SPI_TransmitReceive>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8002842:	bf00      	nop
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	699b      	ldr	r3, [r3, #24]
 8002848:	4618      	mov	r0, r3
 800284a:	f005 f8ac 	bl	80079a6 <HAL_SPI_GetState>
 800284e:	4603      	mov	r3, r0
 8002850:	2b01      	cmp	r3, #1
 8002852:	d1f7      	bne.n	8002844 <SX1278_hw_SPIReadByte+0x32>
		;
	return rxByte;
 8002854:	7bbb      	ldrb	r3, [r7, #14]
}
 8002856:	4618      	mov	r0, r3
 8002858:	3710      	adds	r7, #16
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}

0800285e <SX1278_hw_DelayMs>:

__weak void SX1278_hw_DelayMs(uint32_t msec) {
 800285e:	b580      	push	{r7, lr}
 8002860:	b082      	sub	sp, #8
 8002862:	af00      	add	r7, sp, #0
 8002864:	6078      	str	r0, [r7, #4]
	HAL_Delay(msec);
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f001 f888 	bl	800397c <HAL_Delay>
}
 800286c:	bf00      	nop
 800286e:	3708      	adds	r7, #8
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}

08002874 <SX1278_hw_GetDIO0>:

__weak int SX1278_hw_GetDIO0(SX1278_hw_t * hw) {
 8002874:	b580      	push	{r7, lr}
 8002876:	b082      	sub	sp, #8
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
	return (HAL_GPIO_ReadPin(hw->dio0.port, hw->dio0.pin) == GPIO_PIN_SET);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	68da      	ldr	r2, [r3, #12]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	b29b      	uxth	r3, r3
 8002886:	4619      	mov	r1, r3
 8002888:	4610      	mov	r0, r2
 800288a:	f001 fb1d 	bl	8003ec8 <HAL_GPIO_ReadPin>
 800288e:	4603      	mov	r3, r0
 8002890:	2b01      	cmp	r3, #1
 8002892:	bf0c      	ite	eq
 8002894:	2301      	moveq	r3, #1
 8002896:	2300      	movne	r3, #0
 8002898:	b2db      	uxtb	r3, r3
}
 800289a:	4618      	mov	r0, r3
 800289c:	3708      	adds	r7, #8
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}

080028a2 <SX1278_SPIRead>:

//////////////////////////////////
// logic
//////////////////////////////////

uint8_t SX1278_SPIRead(SX1278_t * module, uint8_t addr) {
 80028a2:	b580      	push	{r7, lr}
 80028a4:	b084      	sub	sp, #16
 80028a6:	af00      	add	r7, sp, #0
 80028a8:	6078      	str	r0, [r7, #4]
 80028aa:	460b      	mov	r3, r1
 80028ac:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	SX1278_hw_SPICommand(module->hw, addr);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	78fa      	ldrb	r2, [r7, #3]
 80028b4:	4611      	mov	r1, r2
 80028b6:	4618      	mov	r0, r3
 80028b8:	f7ff ff8c 	bl	80027d4 <SX1278_hw_SPICommand>
	tmp = SX1278_hw_SPIReadByte(module->hw);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4618      	mov	r0, r3
 80028c2:	f7ff ffa6 	bl	8002812 <SX1278_hw_SPIReadByte>
 80028c6:	4603      	mov	r3, r0
 80028c8:	73fb      	strb	r3, [r7, #15]
	SX1278_hw_SetNSS(module->hw, 1);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	2101      	movs	r1, #1
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7ff ff44 	bl	800275e <SX1278_hw_SetNSS>
	return tmp;
 80028d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80028d8:	4618      	mov	r0, r3
 80028da:	3710      	adds	r7, #16
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}

080028e0 <SX1278_SPIWrite>:

void SX1278_SPIWrite(SX1278_t * module, uint8_t addr, uint8_t cmd) {
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	460b      	mov	r3, r1
 80028ea:	70fb      	strb	r3, [r7, #3]
 80028ec:	4613      	mov	r3, r2
 80028ee:	70bb      	strb	r3, [r7, #2]
	SX1278_hw_SetNSS(module->hw, 0);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	2100      	movs	r1, #0
 80028f6:	4618      	mov	r0, r3
 80028f8:	f7ff ff31 	bl	800275e <SX1278_hw_SetNSS>
	SX1278_hw_SPICommand(module->hw, addr | 0x80);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	78fb      	ldrb	r3, [r7, #3]
 8002902:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002906:	b2db      	uxtb	r3, r3
 8002908:	4619      	mov	r1, r3
 800290a:	4610      	mov	r0, r2
 800290c:	f7ff ff62 	bl	80027d4 <SX1278_hw_SPICommand>
	SX1278_hw_SPICommand(module->hw, cmd);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	78ba      	ldrb	r2, [r7, #2]
 8002916:	4611      	mov	r1, r2
 8002918:	4618      	mov	r0, r3
 800291a:	f7ff ff5b 	bl	80027d4 <SX1278_hw_SPICommand>
	SX1278_hw_SetNSS(module->hw, 1);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2101      	movs	r1, #1
 8002924:	4618      	mov	r0, r3
 8002926:	f7ff ff1a 	bl	800275e <SX1278_hw_SetNSS>
}
 800292a:	bf00      	nop
 800292c:	3708      	adds	r7, #8
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}

08002932 <SX1278_SPIBurstWrite>:
		SX1278_hw_SetNSS(module->hw, 1);
	}
}

void SX1278_SPIBurstWrite(SX1278_t * module, uint8_t addr, uint8_t* txBuf,
		uint8_t length) {
 8002932:	b580      	push	{r7, lr}
 8002934:	b086      	sub	sp, #24
 8002936:	af00      	add	r7, sp, #0
 8002938:	60f8      	str	r0, [r7, #12]
 800293a:	607a      	str	r2, [r7, #4]
 800293c:	461a      	mov	r2, r3
 800293e:	460b      	mov	r3, r1
 8002940:	72fb      	strb	r3, [r7, #11]
 8002942:	4613      	mov	r3, r2
 8002944:	72bb      	strb	r3, [r7, #10]
	unsigned char i;
	if (length <= 1) {
 8002946:	7abb      	ldrb	r3, [r7, #10]
 8002948:	2b01      	cmp	r3, #1
 800294a:	d929      	bls.n	80029a0 <SX1278_SPIBurstWrite+0x6e>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	2100      	movs	r1, #0
 8002952:	4618      	mov	r0, r3
 8002954:	f7ff ff03 	bl	800275e <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr | 0x80);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	7afb      	ldrb	r3, [r7, #11]
 800295e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002962:	b2db      	uxtb	r3, r3
 8002964:	4619      	mov	r1, r3
 8002966:	4610      	mov	r0, r2
 8002968:	f7ff ff34 	bl	80027d4 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 800296c:	2300      	movs	r3, #0
 800296e:	75fb      	strb	r3, [r7, #23]
 8002970:	e00b      	b.n	800298a <SX1278_SPIBurstWrite+0x58>
			SX1278_hw_SPICommand(module->hw, *(txBuf + i));
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	6818      	ldr	r0, [r3, #0]
 8002976:	7dfb      	ldrb	r3, [r7, #23]
 8002978:	687a      	ldr	r2, [r7, #4]
 800297a:	4413      	add	r3, r2
 800297c:	781b      	ldrb	r3, [r3, #0]
 800297e:	4619      	mov	r1, r3
 8002980:	f7ff ff28 	bl	80027d4 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8002984:	7dfb      	ldrb	r3, [r7, #23]
 8002986:	3301      	adds	r3, #1
 8002988:	75fb      	strb	r3, [r7, #23]
 800298a:	7dfa      	ldrb	r2, [r7, #23]
 800298c:	7abb      	ldrb	r3, [r7, #10]
 800298e:	429a      	cmp	r2, r3
 8002990:	d3ef      	bcc.n	8002972 <SX1278_SPIBurstWrite+0x40>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	2101      	movs	r1, #1
 8002998:	4618      	mov	r0, r3
 800299a:	f7ff fee0 	bl	800275e <SX1278_hw_SetNSS>
 800299e:	e000      	b.n	80029a2 <SX1278_SPIBurstWrite+0x70>
		return;
 80029a0:	bf00      	nop
	}
}
 80029a2:	3718      	adds	r7, #24
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd80      	pop	{r7, pc}

080029a8 <SX1278_defaultConfig>:

void SX1278_defaultConfig(SX1278_t * module) {
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af02      	add	r7, sp, #8
 80029ae:	6078      	str	r0, [r7, #4]
	SX1278_config(module, module->frequency, module->power, module->LoRa_Rate,
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	7919      	ldrb	r1, [r3, #4]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	795a      	ldrb	r2, [r3, #5]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	7998      	ldrb	r0, [r3, #6]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	79db      	ldrb	r3, [r3, #7]
 80029c0:	9300      	str	r3, [sp, #0]
 80029c2:	4603      	mov	r3, r0
 80029c4:	6878      	ldr	r0, [r7, #4]
 80029c6:	f000 f805 	bl	80029d4 <SX1278_config>
			module->LoRa_BW);
}
 80029ca:	bf00      	nop
 80029cc:	3708      	adds	r7, #8
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
	...

080029d4 <SX1278_config>:

void SX1278_config(SX1278_t * module, uint8_t frequency, uint8_t power,
		uint8_t LoRa_Rate, uint8_t LoRa_BW) {
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
 80029dc:	4608      	mov	r0, r1
 80029de:	4611      	mov	r1, r2
 80029e0:	461a      	mov	r2, r3
 80029e2:	4603      	mov	r3, r0
 80029e4:	70fb      	strb	r3, [r7, #3]
 80029e6:	460b      	mov	r3, r1
 80029e8:	70bb      	strb	r3, [r7, #2]
 80029ea:	4613      	mov	r3, r2
 80029ec:	707b      	strb	r3, [r7, #1]
	SX1278_sleep(module); //Change modem mode Must in Sleep mode
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f000 f8aa 	bl	8002b48 <SX1278_sleep>
	SX1278_hw_DelayMs(15);
 80029f4:	200f      	movs	r0, #15
 80029f6:	f7ff ff32 	bl	800285e <SX1278_hw_DelayMs>

	SX1278_entryLoRa(module);
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f000 f8b4 	bl	8002b68 <SX1278_entryLoRa>
	//SX1278_SPIWrite(module, 0x5904); //?? Change digital regulator form 1.6V to 1.47V: see errata note

	SX1278_SPIBurstWrite(module, LR_RegFrMsb,
			(uint8_t*) SX1278_Frequency[frequency], 3); //setting  frequency parameter
 8002a00:	78fa      	ldrb	r2, [r7, #3]
 8002a02:	4613      	mov	r3, r2
 8002a04:	005b      	lsls	r3, r3, #1
 8002a06:	4413      	add	r3, r2
 8002a08:	4a43      	ldr	r2, [pc, #268]	; (8002b18 <SX1278_config+0x144>)
 8002a0a:	441a      	add	r2, r3
	SX1278_SPIBurstWrite(module, LR_RegFrMsb,
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	2106      	movs	r1, #6
 8002a10:	6878      	ldr	r0, [r7, #4]
 8002a12:	f7ff ff8e 	bl	8002932 <SX1278_SPIBurstWrite>

	//setting base parameter
	SX1278_SPIWrite(module, LR_RegPaConfig, SX1278_Power[power]); //Setting output power parameter
 8002a16:	78bb      	ldrb	r3, [r7, #2]
 8002a18:	4a40      	ldr	r2, [pc, #256]	; (8002b1c <SX1278_config+0x148>)
 8002a1a:	5cd3      	ldrb	r3, [r2, r3]
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	2109      	movs	r1, #9
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	f7ff ff5d 	bl	80028e0 <SX1278_SPIWrite>

	SX1278_SPIWrite(module, LR_RegOcp, 0x0B);			//RegOcp,Close Ocp
 8002a26:	220b      	movs	r2, #11
 8002a28:	210b      	movs	r1, #11
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f7ff ff58 	bl	80028e0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegLna, 0x23);		//RegLNA,High & LNA Enable
 8002a30:	2223      	movs	r2, #35	; 0x23
 8002a32:	210c      	movs	r1, #12
 8002a34:	6878      	ldr	r0, [r7, #4]
 8002a36:	f7ff ff53 	bl	80028e0 <SX1278_SPIWrite>
	if (SX1278_SpreadFactor[LoRa_Rate] == 6) {	//SFactor=6
 8002a3a:	787b      	ldrb	r3, [r7, #1]
 8002a3c:	4a38      	ldr	r2, [pc, #224]	; (8002b20 <SX1278_config+0x14c>)
 8002a3e:	5cd3      	ldrb	r3, [r2, r3]
 8002a40:	2b06      	cmp	r3, #6
 8002a42:	d131      	bne.n	8002aa8 <SX1278_config+0xd4>
		uint8_t tmp;
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[LoRa_BW] << 4) + (SX1278_CR << 1) + 0x01)); //Implicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8002a44:	7e3b      	ldrb	r3, [r7, #24]
 8002a46:	4a37      	ldr	r2, [pc, #220]	; (8002b24 <SX1278_config+0x150>)
 8002a48:	5cd3      	ldrb	r3, [r2, r3]
 8002a4a:	011b      	lsls	r3, r3, #4
 8002a4c:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8002a4e:	3303      	adds	r3, #3
 8002a50:	b2db      	uxtb	r3, r3
 8002a52:	461a      	mov	r2, r3
 8002a54:	211d      	movs	r1, #29
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f7ff ff42 	bl	80028e0 <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[LoRa_Rate] << 4) + (SX1278_CRC << 2)
 8002a5c:	787b      	ldrb	r3, [r7, #1]
 8002a5e:	4a30      	ldr	r2, [pc, #192]	; (8002b20 <SX1278_config+0x14c>)
 8002a60:	5cd3      	ldrb	r3, [r2, r3]
 8002a62:	011b      	lsls	r3, r3, #4
 8002a64:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8002a66:	3307      	adds	r3, #7
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	211e      	movs	r1, #30
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f7ff ff36 	bl	80028e0 <SX1278_SPIWrite>
						+ 0x03));

		tmp = SX1278_SPIRead(module, 0x31);
 8002a74:	2131      	movs	r1, #49	; 0x31
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f7ff ff13 	bl	80028a2 <SX1278_SPIRead>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	73fb      	strb	r3, [r7, #15]
		tmp &= 0xF8;
 8002a80:	7bfb      	ldrb	r3, [r7, #15]
 8002a82:	f023 0307 	bic.w	r3, r3, #7
 8002a86:	73fb      	strb	r3, [r7, #15]
		tmp |= 0x05;
 8002a88:	7bfb      	ldrb	r3, [r7, #15]
 8002a8a:	f043 0305 	orr.w	r3, r3, #5
 8002a8e:	73fb      	strb	r3, [r7, #15]
		SX1278_SPIWrite(module, 0x31, tmp);
 8002a90:	7bfb      	ldrb	r3, [r7, #15]
 8002a92:	461a      	mov	r2, r3
 8002a94:	2131      	movs	r1, #49	; 0x31
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f7ff ff22 	bl	80028e0 <SX1278_SPIWrite>
		SX1278_SPIWrite(module, 0x37, 0x0C);
 8002a9c:	220c      	movs	r2, #12
 8002a9e:	2137      	movs	r1, #55	; 0x37
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	f7ff ff1d 	bl	80028e0 <SX1278_SPIWrite>
 8002aa6:	e017      	b.n	8002ad8 <SX1278_config+0x104>
	} else {
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[LoRa_BW] << 4) + (SX1278_CR << 1) + 0x00)); //Explicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8002aa8:	7e3b      	ldrb	r3, [r7, #24]
 8002aaa:	4a1e      	ldr	r2, [pc, #120]	; (8002b24 <SX1278_config+0x150>)
 8002aac:	5cd3      	ldrb	r3, [r2, r3]
 8002aae:	011b      	lsls	r3, r3, #4
 8002ab0:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8002ab2:	3302      	adds	r3, #2
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	211d      	movs	r1, #29
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f7ff ff10 	bl	80028e0 <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[LoRa_Rate] << 4) + (SX1278_CRC << 2)
 8002ac0:	787b      	ldrb	r3, [r7, #1]
 8002ac2:	4a17      	ldr	r2, [pc, #92]	; (8002b20 <SX1278_config+0x14c>)
 8002ac4:	5cd3      	ldrb	r3, [r2, r3]
 8002ac6:	011b      	lsls	r3, r3, #4
 8002ac8:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8002aca:	3307      	adds	r3, #7
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	461a      	mov	r2, r3
 8002ad0:	211e      	movs	r1, #30
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f7ff ff04 	bl	80028e0 <SX1278_SPIWrite>
						+ 0x03)); //SFactor &  LNA gain set by the internal AGC loop
	}

	SX1278_SPIWrite(module, LR_RegSymbTimeoutLsb, 0xFF); //RegSymbTimeoutLsb Timeout = 0x3FF(Max)
 8002ad8:	22ff      	movs	r2, #255	; 0xff
 8002ada:	211f      	movs	r1, #31
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	f7ff feff 	bl	80028e0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleMsb, 0x00); //RegPreambleMsb
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	2120      	movs	r1, #32
 8002ae6:	6878      	ldr	r0, [r7, #4]
 8002ae8:	f7ff fefa 	bl	80028e0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleLsb, 12); //RegPreambleLsb 8+4=12byte Preamble
 8002aec:	220c      	movs	r2, #12
 8002aee:	2121      	movs	r1, #33	; 0x21
 8002af0:	6878      	ldr	r0, [r7, #4]
 8002af2:	f7ff fef5 	bl	80028e0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
 8002af6:	2201      	movs	r2, #1
 8002af8:	2141      	movs	r1, #65	; 0x41
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	f7ff fef0 	bl	80028e0 <SX1278_SPIWrite>
	module->readBytes = 0;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2200      	movs	r2, #0
 8002b04:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
	SX1278_standby(module); //Entry standby mode
 8002b08:	6878      	ldr	r0, [r7, #4]
 8002b0a:	f000 f80d 	bl	8002b28 <SX1278_standby>
}
 8002b0e:	bf00      	nop
 8002b10:	3710      	adds	r7, #16
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	0800a470 	.word	0x0800a470
 8002b1c:	0800a474 	.word	0x0800a474
 8002b20:	0800a478 	.word	0x0800a478
 8002b24:	0800a480 	.word	0x0800a480

08002b28 <SX1278_standby>:

void SX1278_standby(SX1278_t * module) {
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x09);
 8002b30:	2209      	movs	r2, #9
 8002b32:	2101      	movs	r1, #1
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	f7ff fed3 	bl	80028e0 <SX1278_SPIWrite>
	module->status = STANDBY;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	725a      	strb	r2, [r3, #9]
}
 8002b40:	bf00      	nop
 8002b42:	3708      	adds	r7, #8
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}

08002b48 <SX1278_sleep>:

void SX1278_sleep(SX1278_t * module) {
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x08);
 8002b50:	2208      	movs	r2, #8
 8002b52:	2101      	movs	r1, #1
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	f7ff fec3 	bl	80028e0 <SX1278_SPIWrite>
	module->status = SLEEP;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	725a      	strb	r2, [r3, #9]
}
 8002b60:	bf00      	nop
 8002b62:	3708      	adds	r7, #8
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}

08002b68 <SX1278_entryLoRa>:

void SX1278_entryLoRa(SX1278_t * module) {
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b082      	sub	sp, #8
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x88);
 8002b70:	2288      	movs	r2, #136	; 0x88
 8002b72:	2101      	movs	r1, #1
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f7ff feb3 	bl	80028e0 <SX1278_SPIWrite>
}
 8002b7a:	bf00      	nop
 8002b7c:	3708      	adds	r7, #8
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}

08002b82 <SX1278_clearLoRaIrq>:

void SX1278_clearLoRaIrq(SX1278_t * module) {
 8002b82:	b580      	push	{r7, lr}
 8002b84:	b082      	sub	sp, #8
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegIrqFlags, 0xFF);
 8002b8a:	22ff      	movs	r2, #255	; 0xff
 8002b8c:	2112      	movs	r1, #18
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f7ff fea6 	bl	80028e0 <SX1278_SPIWrite>
}
 8002b94:	bf00      	nop
 8002b96:	3708      	adds	r7, #8
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}

08002b9c <SX1278_LoRaEntryTx>:
		SX1278_clearLoRaIrq(module);
	}
	return module->readBytes;
}

int SX1278_LoRaEntryTx(SX1278_t * module, uint8_t length, uint32_t timeout) {
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b086      	sub	sp, #24
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	460b      	mov	r3, r1
 8002ba6:	607a      	str	r2, [r7, #4]
 8002ba8:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;
	uint8_t temp;

	module->packetLength = length;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	7afa      	ldrb	r2, [r7, #11]
 8002bae:	721a      	strb	r2, [r3, #8]

	SX1278_defaultConfig(module); //setting base parameter
 8002bb0:	68f8      	ldr	r0, [r7, #12]
 8002bb2:	f7ff fef9 	bl	80029a8 <SX1278_defaultConfig>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x87);	//Tx for 20dBm
 8002bb6:	2287      	movs	r2, #135	; 0x87
 8002bb8:	214d      	movs	r1, #77	; 0x4d
 8002bba:	68f8      	ldr	r0, [r7, #12]
 8002bbc:	f7ff fe90 	bl	80028e0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0x00); //RegHopPeriod NO FHSS
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	2124      	movs	r1, #36	; 0x24
 8002bc4:	68f8      	ldr	r0, [r7, #12]
 8002bc6:	f7ff fe8b 	bl	80028e0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x41); //DIO0=01, DIO1=00,DIO2=00, DIO3=01
 8002bca:	2241      	movs	r2, #65	; 0x41
 8002bcc:	2140      	movs	r1, #64	; 0x40
 8002bce:	68f8      	ldr	r0, [r7, #12]
 8002bd0:	f7ff fe86 	bl	80028e0 <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 8002bd4:	68f8      	ldr	r0, [r7, #12]
 8002bd6:	f7ff ffd4 	bl	8002b82 <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0xF7); //Open TxDone interrupt
 8002bda:	22f7      	movs	r2, #247	; 0xf7
 8002bdc:	2111      	movs	r1, #17
 8002bde:	68f8      	ldr	r0, [r7, #12]
 8002be0:	f7ff fe7e 	bl	80028e0 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length); //RegPayloadLength 21byte
 8002be4:	7afb      	ldrb	r3, [r7, #11]
 8002be6:	461a      	mov	r2, r3
 8002be8:	2122      	movs	r1, #34	; 0x22
 8002bea:	68f8      	ldr	r0, [r7, #12]
 8002bec:	f7ff fe78 	bl	80028e0 <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoTxBaseAddr); //RegFiFoTxBaseAddr
 8002bf0:	210e      	movs	r1, #14
 8002bf2:	68f8      	ldr	r0, [r7, #12]
 8002bf4:	f7ff fe55 	bl	80028a2 <SX1278_SPIRead>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RegFifoAddrPtr
 8002bfc:	7dfb      	ldrb	r3, [r7, #23]
 8002bfe:	461a      	mov	r2, r3
 8002c00:	210d      	movs	r1, #13
 8002c02:	68f8      	ldr	r0, [r7, #12]
 8002c04:	f7ff fe6c 	bl	80028e0 <SX1278_SPIWrite>

	while (1) {
		temp = SX1278_SPIRead(module, LR_RegPayloadLength);
 8002c08:	2122      	movs	r1, #34	; 0x22
 8002c0a:	68f8      	ldr	r0, [r7, #12]
 8002c0c:	f7ff fe49 	bl	80028a2 <SX1278_SPIRead>
 8002c10:	4603      	mov	r3, r0
 8002c12:	75bb      	strb	r3, [r7, #22]
		if (temp == length) {
 8002c14:	7dba      	ldrb	r2, [r7, #22]
 8002c16:	7afb      	ldrb	r3, [r7, #11]
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d104      	bne.n	8002c26 <SX1278_LoRaEntryTx+0x8a>
			module->status = TX;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2202      	movs	r2, #2
 8002c20:	725a      	strb	r2, [r3, #9]
			return 1;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e00e      	b.n	8002c44 <SX1278_LoRaEntryTx+0xa8>
		}

		if (--timeout == 0) {
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	3b01      	subs	r3, #1
 8002c2a:	607b      	str	r3, [r7, #4]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d1ea      	bne.n	8002c08 <SX1278_LoRaEntryTx+0x6c>
			SX1278_hw_Reset(module->hw);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4618      	mov	r0, r3
 8002c38:	f7ff fda8 	bl	800278c <SX1278_hw_Reset>
			SX1278_defaultConfig(module);
 8002c3c:	68f8      	ldr	r0, [r7, #12]
 8002c3e:	f7ff feb3 	bl	80029a8 <SX1278_defaultConfig>
			return 0;
 8002c42:	2300      	movs	r3, #0
		}
	}
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3718      	adds	r7, #24
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}

08002c4c <SX1278_LoRaTxPacket>:

int SX1278_LoRaTxPacket(SX1278_t * module, uint8_t* txBuffer, uint8_t length,
		uint32_t timeout) {
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b084      	sub	sp, #16
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	60f8      	str	r0, [r7, #12]
 8002c54:	60b9      	str	r1, [r7, #8]
 8002c56:	603b      	str	r3, [r7, #0]
 8002c58:	4613      	mov	r3, r2
 8002c5a:	71fb      	strb	r3, [r7, #7]
	SX1278_SPIBurstWrite(module, 0x00, txBuffer, length);
 8002c5c:	79fb      	ldrb	r3, [r7, #7]
 8002c5e:	68ba      	ldr	r2, [r7, #8]
 8002c60:	2100      	movs	r1, #0
 8002c62:	68f8      	ldr	r0, [r7, #12]
 8002c64:	f7ff fe65 	bl	8002932 <SX1278_SPIBurstWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8b);	//Tx Mode
 8002c68:	228b      	movs	r2, #139	; 0x8b
 8002c6a:	2101      	movs	r1, #1
 8002c6c:	68f8      	ldr	r0, [r7, #12]
 8002c6e:	f7ff fe37 	bl	80028e0 <SX1278_SPIWrite>
	while (1) {
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7ff fdfc 	bl	8002874 <SX1278_hw_GetDIO0>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d00b      	beq.n	8002c9a <SX1278_LoRaTxPacket+0x4e>
			SX1278_SPIRead(module, LR_RegIrqFlags);
 8002c82:	2112      	movs	r1, #18
 8002c84:	68f8      	ldr	r0, [r7, #12]
 8002c86:	f7ff fe0c 	bl	80028a2 <SX1278_SPIRead>
			SX1278_clearLoRaIrq(module); //Clear irq
 8002c8a:	68f8      	ldr	r0, [r7, #12]
 8002c8c:	f7ff ff79 	bl	8002b82 <SX1278_clearLoRaIrq>
			SX1278_standby(module); //Entry Standby mode
 8002c90:	68f8      	ldr	r0, [r7, #12]
 8002c92:	f7ff ff49 	bl	8002b28 <SX1278_standby>
			return 1;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e013      	b.n	8002cc2 <SX1278_LoRaTxPacket+0x76>
		}

		if (--timeout == 0) {
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	3b01      	subs	r3, #1
 8002c9e:	603b      	str	r3, [r7, #0]
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d109      	bne.n	8002cba <SX1278_LoRaTxPacket+0x6e>
			SX1278_hw_Reset(module->hw);
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4618      	mov	r0, r3
 8002cac:	f7ff fd6e 	bl	800278c <SX1278_hw_Reset>
			SX1278_defaultConfig(module);
 8002cb0:	68f8      	ldr	r0, [r7, #12]
 8002cb2:	f7ff fe79 	bl	80029a8 <SX1278_defaultConfig>
			return 0;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	e003      	b.n	8002cc2 <SX1278_LoRaTxPacket+0x76>
		}
		SX1278_hw_DelayMs(1);
 8002cba:	2001      	movs	r0, #1
 8002cbc:	f7ff fdcf 	bl	800285e <SX1278_hw_DelayMs>
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 8002cc0:	e7d7      	b.n	8002c72 <SX1278_LoRaTxPacket+0x26>
	}
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3710      	adds	r7, #16
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}

08002cca <SX1278_begin>:

void SX1278_begin(SX1278_t * module, uint8_t frequency, uint8_t power,
		uint8_t LoRa_Rate, uint8_t LoRa_BW, uint8_t packetLength) {
 8002cca:	b580      	push	{r7, lr}
 8002ccc:	b082      	sub	sp, #8
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	6078      	str	r0, [r7, #4]
 8002cd2:	4608      	mov	r0, r1
 8002cd4:	4611      	mov	r1, r2
 8002cd6:	461a      	mov	r2, r3
 8002cd8:	4603      	mov	r3, r0
 8002cda:	70fb      	strb	r3, [r7, #3]
 8002cdc:	460b      	mov	r3, r1
 8002cde:	70bb      	strb	r3, [r7, #2]
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	707b      	strb	r3, [r7, #1]
	SX1278_hw_init(module->hw);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f7ff fd23 	bl	8002734 <SX1278_hw_init>
	module->frequency = frequency;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	78fa      	ldrb	r2, [r7, #3]
 8002cf2:	711a      	strb	r2, [r3, #4]
	module->power = power;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	78ba      	ldrb	r2, [r7, #2]
 8002cf8:	715a      	strb	r2, [r3, #5]
	module->LoRa_Rate = LoRa_Rate;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	787a      	ldrb	r2, [r7, #1]
 8002cfe:	719a      	strb	r2, [r3, #6]
	module->LoRa_BW = LoRa_BW;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	7c3a      	ldrb	r2, [r7, #16]
 8002d04:	71da      	strb	r2, [r3, #7]
	module->packetLength = packetLength;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	7d3a      	ldrb	r2, [r7, #20]
 8002d0a:	721a      	strb	r2, [r3, #8]
	SX1278_defaultConfig(module);
 8002d0c:	6878      	ldr	r0, [r7, #4]
 8002d0e:	f7ff fe4b 	bl	80029a8 <SX1278_defaultConfig>
}
 8002d12:	bf00      	nop
 8002d14:	3708      	adds	r7, #8
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}

08002d1a <SX1278_transmit>:

int SX1278_transmit(SX1278_t * module, uint8_t* txBuf, uint8_t length,
		uint32_t timeout) {
 8002d1a:	b580      	push	{r7, lr}
 8002d1c:	b084      	sub	sp, #16
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	60f8      	str	r0, [r7, #12]
 8002d22:	60b9      	str	r1, [r7, #8]
 8002d24:	603b      	str	r3, [r7, #0]
 8002d26:	4613      	mov	r3, r2
 8002d28:	71fb      	strb	r3, [r7, #7]
	if (SX1278_LoRaEntryTx(module, length, timeout)) {
 8002d2a:	79fb      	ldrb	r3, [r7, #7]
 8002d2c:	683a      	ldr	r2, [r7, #0]
 8002d2e:	4619      	mov	r1, r3
 8002d30:	68f8      	ldr	r0, [r7, #12]
 8002d32:	f7ff ff33 	bl	8002b9c <SX1278_LoRaEntryTx>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d007      	beq.n	8002d4c <SX1278_transmit+0x32>
		return SX1278_LoRaTxPacket(module, txBuf, length, timeout);
 8002d3c:	79fa      	ldrb	r2, [r7, #7]
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	68b9      	ldr	r1, [r7, #8]
 8002d42:	68f8      	ldr	r0, [r7, #12]
 8002d44:	f7ff ff82 	bl	8002c4c <SX1278_LoRaTxPacket>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	e000      	b.n	8002d4e <SX1278_transmit+0x34>
	}
	return 0;
 8002d4c:	2300      	movs	r3, #0
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3710      	adds	r7, #16
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
	...

08002d58 <DWT_Init>:
 * Initialization routine.
 * You might need to enable access to DWT registers on Cortex-M7
 *   DWT->LAR = 0xC5ACCE55
 */
void DWT_Init(void)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	af00      	add	r7, sp, #0
    if (!(CoreDebug->DEMCR & CoreDebug_DEMCR_TRCENA_Msk)) {
 8002d5c:	4b0c      	ldr	r3, [pc, #48]	; (8002d90 <DWT_Init+0x38>)
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d10e      	bne.n	8002d86 <DWT_Init+0x2e>
        CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8002d68:	4b09      	ldr	r3, [pc, #36]	; (8002d90 <DWT_Init+0x38>)
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	4a08      	ldr	r2, [pc, #32]	; (8002d90 <DWT_Init+0x38>)
 8002d6e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d72:	60d3      	str	r3, [r2, #12]
        DWT->CYCCNT = 0;
 8002d74:	4b07      	ldr	r3, [pc, #28]	; (8002d94 <DWT_Init+0x3c>)
 8002d76:	2200      	movs	r2, #0
 8002d78:	605a      	str	r2, [r3, #4]
        DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8002d7a:	4b06      	ldr	r3, [pc, #24]	; (8002d94 <DWT_Init+0x3c>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a05      	ldr	r2, [pc, #20]	; (8002d94 <DWT_Init+0x3c>)
 8002d80:	f043 0301 	orr.w	r3, r3, #1
 8002d84:	6013      	str	r3, [r2, #0]
    }
}
 8002d86:	bf00      	nop
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bc80      	pop	{r7}
 8002d8c:	4770      	bx	lr
 8002d8e:	bf00      	nop
 8002d90:	e000edf0 	.word	0xe000edf0
 8002d94:	e0001000 	.word	0xe0001000

08002d98 <DWT_Delay>:
 * No need to check an overflow. Let it just tick :)
 *
 * @param uint32_t us  Number of microseconds to delay for
 */
void DWT_Delay(uint32_t us) // microseconds
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b085      	sub	sp, #20
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
    uint32_t startTick = DWT->CYCCNT,
 8002da0:	4b0c      	ldr	r3, [pc, #48]	; (8002dd4 <DWT_Delay+0x3c>)
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	60fb      	str	r3, [r7, #12]
             delayTicks = us * (SystemCoreClock/1000000);
 8002da6:	4b0c      	ldr	r3, [pc, #48]	; (8002dd8 <DWT_Delay+0x40>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a0c      	ldr	r2, [pc, #48]	; (8002ddc <DWT_Delay+0x44>)
 8002dac:	fba2 2303 	umull	r2, r3, r2, r3
 8002db0:	0c9a      	lsrs	r2, r3, #18
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	fb02 f303 	mul.w	r3, r2, r3
 8002db8:	60bb      	str	r3, [r7, #8]

    while (DWT->CYCCNT - startTick < delayTicks);
 8002dba:	bf00      	nop
 8002dbc:	4b05      	ldr	r3, [pc, #20]	; (8002dd4 <DWT_Delay+0x3c>)
 8002dbe:	685a      	ldr	r2, [r3, #4]
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	1ad3      	subs	r3, r2, r3
 8002dc4:	68ba      	ldr	r2, [r7, #8]
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d8f8      	bhi.n	8002dbc <DWT_Delay+0x24>
}
 8002dca:	bf00      	nop
 8002dcc:	3714      	adds	r7, #20
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bc80      	pop	{r7}
 8002dd2:	4770      	bx	lr
 8002dd4:	e0001000 	.word	0xe0001000
 8002dd8:	20000004 	.word	0x20000004
 8002ddc:	431bde83 	.word	0x431bde83

08002de0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002de0:	b590      	push	{r4, r7, lr}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002de6:	f000 fd67 	bl	80038b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002dea:	f000 f911 	bl	8003010 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002dee:	f000 fac1 	bl	8003374 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002df2:	f000 f979 	bl	80030e8 <MX_I2C1_Init>
  MX_RTC_Init();
 8002df6:	f000 f9a5 	bl	8003144 <MX_RTC_Init>
  MX_SPI1_Init();
 8002dfa:	f000 fa07 	bl	800320c <MX_SPI1_Init>
  MX_TIM1_Init();
 8002dfe:	f000 fa3b 	bl	8003278 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  //BMP180 init
  BMP180_Init(&hi2c1);
 8002e02:	486d      	ldr	r0, [pc, #436]	; (8002fb8 <main+0x1d8>)
 8002e04:	f7fe fad8 	bl	80013b8 <BMP180_Init>
  BMP180_SetOversampling(BMP180_LOW);
 8002e08:	2000      	movs	r0, #0
 8002e0a:	f7fe fae3 	bl	80013d4 <BMP180_SetOversampling>
  BMP180_UpdateCalibrationData();
 8002e0e:	f7fe faf1 	bl	80013f4 <BMP180_UpdateCalibrationData>

  // MAx44009 init
  MAX44009_Begin(&hi2c1);
 8002e12:	4869      	ldr	r0, [pc, #420]	; (8002fb8 <main+0x1d8>)
 8002e14:	f7ff fb24 	bl	8002460 <MAX44009_Begin>

  // HMC5883L init
  QMC5883L_Init(&hi2c1);
 8002e18:	4867      	ldr	r0, [pc, #412]	; (8002fb8 <main+0x1d8>)
 8002e1a:	f7ff fc1b 	bl	8002654 <QMC5883L_Init>
  QMC5883L_Set_Sampling_Rate(50);
 8002e1e:	2032      	movs	r0, #50	; 0x32
 8002e20:	f7ff fbee 	bl	8002600 <QMC5883L_Set_Sampling_Rate>

  // AHT10 init
  AHT10_Init(&hi2c1);
 8002e24:	4864      	ldr	r0, [pc, #400]	; (8002fb8 <main+0x1d8>)
 8002e26:	f7fe fa0f 	bl	8001248 <AHT10_Init>

  // HCSR05 delay init
  HCSR05_Init();
 8002e2a:	f7fe fd97 	bl	800195c <HCSR05_Init>

  // Initialize LoRa
  SX1278_hw.dio0.port = LoRa_DIO_GPIO_Port;
 8002e2e:	4b63      	ldr	r3, [pc, #396]	; (8002fbc <main+0x1dc>)
 8002e30:	4a63      	ldr	r2, [pc, #396]	; (8002fc0 <main+0x1e0>)
 8002e32:	60da      	str	r2, [r3, #12]
  SX1278_hw.dio0.pin = LoRa_DIO_Pin;
 8002e34:	4b61      	ldr	r3, [pc, #388]	; (8002fbc <main+0x1dc>)
 8002e36:	2220      	movs	r2, #32
 8002e38:	609a      	str	r2, [r3, #8]
  SX1278_hw.nss.port = LoRa_NSS_GPIO_Port;
 8002e3a:	4b60      	ldr	r3, [pc, #384]	; (8002fbc <main+0x1dc>)
 8002e3c:	4a61      	ldr	r2, [pc, #388]	; (8002fc4 <main+0x1e4>)
 8002e3e:	615a      	str	r2, [r3, #20]
  SX1278_hw.nss.pin = LoRa_NSS_Pin;
 8002e40:	4b5e      	ldr	r3, [pc, #376]	; (8002fbc <main+0x1dc>)
 8002e42:	2210      	movs	r2, #16
 8002e44:	611a      	str	r2, [r3, #16]
  SX1278_hw.reset.port = LoRa_RST_GPIO_Port;
 8002e46:	4b5d      	ldr	r3, [pc, #372]	; (8002fbc <main+0x1dc>)
 8002e48:	4a5d      	ldr	r2, [pc, #372]	; (8002fc0 <main+0x1e0>)
 8002e4a:	605a      	str	r2, [r3, #4]
  SX1278_hw.reset.pin = LoRa_RST_Pin;
 8002e4c:	4b5b      	ldr	r3, [pc, #364]	; (8002fbc <main+0x1dc>)
 8002e4e:	2210      	movs	r2, #16
 8002e50:	601a      	str	r2, [r3, #0]
  SX1278_hw.spi = &hspi1;
 8002e52:	4b5a      	ldr	r3, [pc, #360]	; (8002fbc <main+0x1dc>)
 8002e54:	4a5c      	ldr	r2, [pc, #368]	; (8002fc8 <main+0x1e8>)
 8002e56:	619a      	str	r2, [r3, #24]
  SX1278.hw= &SX1278_hw;
 8002e58:	4b5c      	ldr	r3, [pc, #368]	; (8002fcc <main+0x1ec>)
 8002e5a:	4a58      	ldr	r2, [pc, #352]	; (8002fbc <main+0x1dc>)
 8002e5c:	601a      	str	r2, [r3, #0]
  SX1278_begin(&SX1278, SX1278_433MHZ, SX1278_POWER_20DBM, SX1278_LORA_SF_10, SX1278_LORA_BW_31_2KHZ, 16);
 8002e5e:	2310      	movs	r3, #16
 8002e60:	9301      	str	r3, [sp, #4]
 8002e62:	2304      	movs	r3, #4
 8002e64:	9300      	str	r3, [sp, #0]
 8002e66:	2304      	movs	r3, #4
 8002e68:	2200      	movs	r2, #0
 8002e6a:	2100      	movs	r1, #0
 8002e6c:	4857      	ldr	r0, [pc, #348]	; (8002fcc <main+0x1ec>)
 8002e6e:	f7ff ff2c 	bl	8002cca <SX1278_begin>

  SX1278_LoRaEntryTx(&SX1278, 16, 2000);
 8002e72:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002e76:	2110      	movs	r1, #16
 8002e78:	4854      	ldr	r0, [pc, #336]	; (8002fcc <main+0x1ec>)
 8002e7a:	f7ff fe8f 	bl	8002b9c <SX1278_LoRaEntryTx>

  // Setting TXData constant values
  TXData[0] = 123456; // Sender device id
 8002e7e:	4b54      	ldr	r3, [pc, #336]	; (8002fd0 <main+0x1f0>)
 8002e80:	4a54      	ldr	r2, [pc, #336]	; (8002fd4 <main+0x1f4>)
 8002e82:	601a      	str	r2, [r3, #0]
  TXData[1] = 654321; // Receiver device id
 8002e84:	4b52      	ldr	r3, [pc, #328]	; (8002fd0 <main+0x1f0>)
 8002e86:	4a54      	ldr	r2, [pc, #336]	; (8002fd8 <main+0x1f8>)
 8002e88:	605a      	str	r2, [r3, #4]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	// Reads temperature.
	BMP180_Temperature = BMP180_GetTemperature();
 8002e8a:	f7fe fc09 	bl	80016a0 <BMP180_GetTemperature>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	4b52      	ldr	r3, [pc, #328]	; (8002fdc <main+0x1fc>)
 8002e92:	601a      	str	r2, [r3, #0]
	// Setting TXData
	TXData[2] = BMP180_Temperature; // Temperature
 8002e94:	4b51      	ldr	r3, [pc, #324]	; (8002fdc <main+0x1fc>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a4d      	ldr	r2, [pc, #308]	; (8002fd0 <main+0x1f0>)
 8002e9a:	6093      	str	r3, [r2, #8]

	// Reads pressure.
	BMP180_Pressure = BMP180_GetPressure();
 8002e9c:	f7fe fc1c 	bl	80016d8 <BMP180_GetPressure>
 8002ea0:	4602      	mov	r2, r0
 8002ea2:	4b4f      	ldr	r3, [pc, #316]	; (8002fe0 <main+0x200>)
 8002ea4:	601a      	str	r2, [r3, #0]
	// Setting TXData
	TXData[3] = BMP180_Pressure; // Pressure
 8002ea6:	4b4e      	ldr	r3, [pc, #312]	; (8002fe0 <main+0x200>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f7fd ff5a 	bl	8000d64 <__aeabi_i2f>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	4b47      	ldr	r3, [pc, #284]	; (8002fd0 <main+0x1f0>)
 8002eb4:	60da      	str	r2, [r3, #12]

	// Reads light intensity.
	lux = MAX44009_Get_Lux();
 8002eb6:	f7ff faef 	bl	8002498 <MAX44009_Get_Lux>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	4b49      	ldr	r3, [pc, #292]	; (8002fe4 <main+0x204>)
 8002ebe:	601a      	str	r2, [r3, #0]
	// Setting TXData
	TXData[4] = lux; // Light intensity
 8002ec0:	4b48      	ldr	r3, [pc, #288]	; (8002fe4 <main+0x204>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a42      	ldr	r2, [pc, #264]	; (8002fd0 <main+0x1f0>)
 8002ec6:	6113      	str	r3, [r2, #16]

	// Reads temperature and hum.
	AHT10_GetTemperature_hum(TempHum);
 8002ec8:	4847      	ldr	r0, [pc, #284]	; (8002fe8 <main+0x208>)
 8002eca:	f7fe f9e1 	bl	8001290 <AHT10_GetTemperature_hum>
	// Setting TXData
	TXData[5] = TempHum[1]; // Humidity
 8002ece:	4b46      	ldr	r3, [pc, #280]	; (8002fe8 <main+0x208>)
 8002ed0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f7fd ff45 	bl	8000d64 <__aeabi_i2f>
 8002eda:	4602      	mov	r2, r0
 8002edc:	4b3c      	ldr	r3, [pc, #240]	; (8002fd0 <main+0x1f0>)
 8002ede:	615a      	str	r2, [r3, #20]

	// Reads compass.
	QMC5883L_ReadRaw(&compass_x, &compass_y, &compass_z);
 8002ee0:	4a42      	ldr	r2, [pc, #264]	; (8002fec <main+0x20c>)
 8002ee2:	4943      	ldr	r1, [pc, #268]	; (8002ff0 <main+0x210>)
 8002ee4:	4843      	ldr	r0, [pc, #268]	; (8002ff4 <main+0x214>)
 8002ee6:	f7ff fbf2 	bl	80026ce <QMC5883L_ReadRaw>

	// Get X axis wind speed
	HCSR05_Ready(X_axis_echo_GPIO_Port, X_axis_echo_Pin, &htim1, TIM_CHANNEL_1, HCSR05_DISTANCE, HCSR05_ANGLE_DIFFERENCE);
 8002eea:	2300      	movs	r3, #0
 8002eec:	9301      	str	r3, [sp, #4]
 8002eee:	2306      	movs	r3, #6
 8002ef0:	9300      	str	r3, [sp, #0]
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	4a40      	ldr	r2, [pc, #256]	; (8002ff8 <main+0x218>)
 8002ef6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002efa:	4840      	ldr	r0, [pc, #256]	; (8002ffc <main+0x21c>)
 8002efc:	f7ff f95e 	bl	80021bc <HCSR05_Ready>
	X_axis_wind_speed = HCSR05_Get_WindSpeed((int8_t) BMP180_Temperature, (uint32_t) BMP180_Pressure, (int8_t) TempHum[1]);
 8002f00:	4b36      	ldr	r3, [pc, #216]	; (8002fdc <main+0x1fc>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4618      	mov	r0, r3
 8002f06:	f7fd fff7 	bl	8000ef8 <__aeabi_f2iz>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	b258      	sxtb	r0, r3
 8002f0e:	4b34      	ldr	r3, [pc, #208]	; (8002fe0 <main+0x200>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4619      	mov	r1, r3
 8002f14:	4b34      	ldr	r3, [pc, #208]	; (8002fe8 <main+0x208>)
 8002f16:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8002f1a:	461a      	mov	r2, r3
 8002f1c:	f7ff f99c 	bl	8002258 <HCSR05_Get_WindSpeed>
 8002f20:	4602      	mov	r2, r0
 8002f22:	4b37      	ldr	r3, [pc, #220]	; (8003000 <main+0x220>)
 8002f24:	601a      	str	r2, [r3, #0]

	// Get Y axis wind speed
	HCSR05_Ready(Y_axis_echo_GPIO_Port, Y_axis_echo_Pin, &htim1, TIM_CHANNEL_2, HCSR05_DISTANCE, HCSR05_ANGLE_DIFFERENCE);
 8002f26:	2300      	movs	r3, #0
 8002f28:	9301      	str	r3, [sp, #4]
 8002f2a:	2306      	movs	r3, #6
 8002f2c:	9300      	str	r3, [sp, #0]
 8002f2e:	2304      	movs	r3, #4
 8002f30:	4a31      	ldr	r2, [pc, #196]	; (8002ff8 <main+0x218>)
 8002f32:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002f36:	4831      	ldr	r0, [pc, #196]	; (8002ffc <main+0x21c>)
 8002f38:	f7ff f940 	bl	80021bc <HCSR05_Ready>
	Y_axis_wind_speed = HCSR05_Get_WindSpeed((int8_t) BMP180_Temperature, (uint32_t) BMP180_Pressure, (int8_t) TempHum[1]);
 8002f3c:	4b27      	ldr	r3, [pc, #156]	; (8002fdc <main+0x1fc>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4618      	mov	r0, r3
 8002f42:	f7fd ffd9 	bl	8000ef8 <__aeabi_f2iz>
 8002f46:	4603      	mov	r3, r0
 8002f48:	b258      	sxtb	r0, r3
 8002f4a:	4b25      	ldr	r3, [pc, #148]	; (8002fe0 <main+0x200>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4619      	mov	r1, r3
 8002f50:	4b25      	ldr	r3, [pc, #148]	; (8002fe8 <main+0x208>)
 8002f52:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8002f56:	461a      	mov	r2, r3
 8002f58:	f7ff f97e 	bl	8002258 <HCSR05_Get_WindSpeed>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	4b29      	ldr	r3, [pc, #164]	; (8003004 <main+0x224>)
 8002f60:	601a      	str	r2, [r3, #0]

	// Calculate wind speed and direction
	HCSR05_Calculate_WindSpeedNdAngle(X_axis_wind_speed, Y_axis_wind_speed, compass_x, compass_y, wind);
 8002f62:	4b27      	ldr	r3, [pc, #156]	; (8003000 <main+0x220>)
 8002f64:	6818      	ldr	r0, [r3, #0]
 8002f66:	4b27      	ldr	r3, [pc, #156]	; (8003004 <main+0x224>)
 8002f68:	6819      	ldr	r1, [r3, #0]
 8002f6a:	4b22      	ldr	r3, [pc, #136]	; (8002ff4 <main+0x214>)
 8002f6c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002f70:	4b1f      	ldr	r3, [pc, #124]	; (8002ff0 <main+0x210>)
 8002f72:	f9b3 4000 	ldrsh.w	r4, [r3]
 8002f76:	4b24      	ldr	r3, [pc, #144]	; (8003008 <main+0x228>)
 8002f78:	9300      	str	r3, [sp, #0]
 8002f7a:	4623      	mov	r3, r4
 8002f7c:	f7ff f9fe 	bl	800237c <HCSR05_Calculate_WindSpeedNdAngle>
	// Setting TXData
	TXData[6] = wind[0]; // Wind speed
 8002f80:	4b21      	ldr	r3, [pc, #132]	; (8003008 <main+0x228>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a12      	ldr	r2, [pc, #72]	; (8002fd0 <main+0x1f0>)
 8002f86:	6193      	str	r3, [r2, #24]
	TXData[7] = wind[1]; // Wind direction
 8002f88:	4b1f      	ldr	r3, [pc, #124]	; (8003008 <main+0x228>)
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	4a10      	ldr	r2, [pc, #64]	; (8002fd0 <main+0x1f0>)
 8002f8e:	61d3      	str	r3, [r2, #28]

	// Transmit TXData
	TXDataCast = (uint8_t *)TXData;
 8002f90:	4b1e      	ldr	r3, [pc, #120]	; (800300c <main+0x22c>)
 8002f92:	4a0f      	ldr	r2, [pc, #60]	; (8002fd0 <main+0x1f0>)
 8002f94:	601a      	str	r2, [r3, #0]
	SX1278_transmit(&SX1278, TXDataCast, sizeof(TXDataCast), 3000);
 8002f96:	4b1d      	ldr	r3, [pc, #116]	; (800300c <main+0x22c>)
 8002f98:	6819      	ldr	r1, [r3, #0]
 8002f9a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8002f9e:	2204      	movs	r2, #4
 8002fa0:	480a      	ldr	r0, [pc, #40]	; (8002fcc <main+0x1ec>)
 8002fa2:	f7ff feba 	bl	8002d1a <SX1278_transmit>

	/* Taking a rest after a hard work */

	// Stop tick to reduce MCU power usage
	HAL_SuspendTick();
 8002fa6:	f000 fd0b 	bl	80039c0 <HAL_SuspendTick>
	// Enter stop mode and wait until interrupt occurred
	HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8002faa:	2101      	movs	r1, #1
 8002fac:	2001      	movs	r0, #1
 8002fae:	f002 fbb5 	bl	800571c <HAL_PWR_EnterSTOPMode>

	// After alarm interrupt
	// Reset RTC
	MX_RTC_Init();
 8002fb2:	f000 f8c7 	bl	8003144 <MX_RTC_Init>
	BMP180_Temperature = BMP180_GetTemperature();
 8002fb6:	e768      	b.n	8002e8a <main+0xaa>
 8002fb8:	20000118 	.word	0x20000118
 8002fbc:	20000364 	.word	0x20000364
 8002fc0:	40011000 	.word	0x40011000
 8002fc4:	40010800 	.word	0x40010800
 8002fc8:	200001f8 	.word	0x200001f8
 8002fcc:	20000250 	.word	0x20000250
 8002fd0:	20000194 	.word	0x20000194
 8002fd4:	47f12000 	.word	0x47f12000
 8002fd8:	491fbf10 	.word	0x491fbf10
 8002fdc:	2000035c 	.word	0x2000035c
 8002fe0:	20000170 	.word	0x20000170
 8002fe4:	20000174 	.word	0x20000174
 8002fe8:	2000016c 	.word	0x2000016c
 8002fec:	20000114 	.word	0x20000114
 8002ff0:	20000116 	.word	0x20000116
 8002ff4:	20000360 	.word	0x20000360
 8002ff8:	200001b8 	.word	0x200001b8
 8002ffc:	40011800 	.word	0x40011800
 8003000:	20000094 	.word	0x20000094
 8003004:	20000098 	.word	0x20000098
 8003008:	20000178 	.word	0x20000178
 800300c:	200001b4 	.word	0x200001b4

08003010 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b09c      	sub	sp, #112	; 0x70
 8003014:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003016:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800301a:	2238      	movs	r2, #56	; 0x38
 800301c:	2100      	movs	r1, #0
 800301e:	4618      	mov	r0, r3
 8003020:	f005 fc0c 	bl	800883c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003024:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003028:	2200      	movs	r2, #0
 800302a:	601a      	str	r2, [r3, #0]
 800302c:	605a      	str	r2, [r3, #4]
 800302e:	609a      	str	r2, [r3, #8]
 8003030:	60da      	str	r2, [r3, #12]
 8003032:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003034:	1d3b      	adds	r3, r7, #4
 8003036:	2220      	movs	r2, #32
 8003038:	2100      	movs	r1, #0
 800303a:	4618      	mov	r0, r3
 800303c:	f005 fbfe 	bl	800883c <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8003040:	2309      	movs	r3, #9
 8003042:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003044:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003048:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV5;
 800304a:	2304      	movs	r3, #4
 800304c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800304e:	2301      	movs	r3, #1
 8003050:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003052:	2301      	movs	r3, #1
 8003054:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_PLL2;
 8003056:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800305a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800305c:	2302      	movs	r3, #2
 800305e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003060:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003064:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003066:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800306a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL2_ON;
 800306c:	2302      	movs	r3, #2
 800306e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL2.PLL2MUL = RCC_PLL2_MUL8;
 8003070:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003074:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL2.HSEPrediv2Value = RCC_HSE_PREDIV2_DIV5;
 8003076:	2340      	movs	r3, #64	; 0x40
 8003078:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800307a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800307e:	4618      	mov	r0, r3
 8003080:	f002 fb7e 	bl	8005780 <HAL_RCC_OscConfig>
 8003084:	4603      	mov	r3, r0
 8003086:	2b00      	cmp	r3, #0
 8003088:	d001      	beq.n	800308e <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800308a:	f000 fa18 	bl	80034be <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800308e:	230f      	movs	r3, #15
 8003090:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003092:	2302      	movs	r3, #2
 8003094:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003096:	2300      	movs	r3, #0
 8003098:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800309a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800309e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80030a0:	2300      	movs	r3, #0
 80030a2:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80030a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030a8:	2102      	movs	r1, #2
 80030aa:	4618      	mov	r0, r3
 80030ac:	f002 fe7e 	bl	8005dac <HAL_RCC_ClockConfig>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d001      	beq.n	80030ba <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80030b6:	f000 fa02 	bl	80034be <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80030ba:	2301      	movs	r3, #1
 80030bc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80030be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80030c2:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80030c4:	1d3b      	adds	r3, r7, #4
 80030c6:	4618      	mov	r0, r3
 80030c8:	f003 f866 	bl	8006198 <HAL_RCCEx_PeriphCLKConfig>
 80030cc:	4603      	mov	r3, r0
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d001      	beq.n	80030d6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80030d2:	f000 f9f4 	bl	80034be <Error_Handler>
  }
  /** Configure the Systick interrupt time 
  */
  __HAL_RCC_PLLI2S_ENABLE();
 80030d6:	4b03      	ldr	r3, [pc, #12]	; (80030e4 <SystemClock_Config+0xd4>)
 80030d8:	2201      	movs	r2, #1
 80030da:	601a      	str	r2, [r3, #0]
}
 80030dc:	bf00      	nop
 80030de:	3770      	adds	r7, #112	; 0x70
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	42420070 	.word	0x42420070

080030e8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80030ec:	4b12      	ldr	r3, [pc, #72]	; (8003138 <MX_I2C1_Init+0x50>)
 80030ee:	4a13      	ldr	r2, [pc, #76]	; (800313c <MX_I2C1_Init+0x54>)
 80030f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80030f2:	4b11      	ldr	r3, [pc, #68]	; (8003138 <MX_I2C1_Init+0x50>)
 80030f4:	4a12      	ldr	r2, [pc, #72]	; (8003140 <MX_I2C1_Init+0x58>)
 80030f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80030f8:	4b0f      	ldr	r3, [pc, #60]	; (8003138 <MX_I2C1_Init+0x50>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80030fe:	4b0e      	ldr	r3, [pc, #56]	; (8003138 <MX_I2C1_Init+0x50>)
 8003100:	2200      	movs	r2, #0
 8003102:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003104:	4b0c      	ldr	r3, [pc, #48]	; (8003138 <MX_I2C1_Init+0x50>)
 8003106:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800310a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800310c:	4b0a      	ldr	r3, [pc, #40]	; (8003138 <MX_I2C1_Init+0x50>)
 800310e:	2200      	movs	r2, #0
 8003110:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003112:	4b09      	ldr	r3, [pc, #36]	; (8003138 <MX_I2C1_Init+0x50>)
 8003114:	2200      	movs	r2, #0
 8003116:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003118:	4b07      	ldr	r3, [pc, #28]	; (8003138 <MX_I2C1_Init+0x50>)
 800311a:	2200      	movs	r2, #0
 800311c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800311e:	4b06      	ldr	r3, [pc, #24]	; (8003138 <MX_I2C1_Init+0x50>)
 8003120:	2200      	movs	r2, #0
 8003122:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003124:	4804      	ldr	r0, [pc, #16]	; (8003138 <MX_I2C1_Init+0x50>)
 8003126:	f000 feff 	bl	8003f28 <HAL_I2C_Init>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d001      	beq.n	8003134 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003130:	f000 f9c5 	bl	80034be <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003134:	bf00      	nop
 8003136:	bd80      	pop	{r7, pc}
 8003138:	20000118 	.word	0x20000118
 800313c:	40005400 	.word	0x40005400
 8003140:	000186a0 	.word	0x000186a0

08003144 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800314a:	f107 030c 	add.w	r3, r7, #12
 800314e:	2100      	movs	r1, #0
 8003150:	460a      	mov	r2, r1
 8003152:	801a      	strh	r2, [r3, #0]
 8003154:	460a      	mov	r2, r1
 8003156:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8003158:	2300      	movs	r3, #0
 800315a:	60bb      	str	r3, [r7, #8]
  RTC_AlarmTypeDef sAlarm = {0};
 800315c:	463b      	mov	r3, r7
 800315e:	2200      	movs	r2, #0
 8003160:	601a      	str	r2, [r3, #0]
 8003162:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8003164:	4b27      	ldr	r3, [pc, #156]	; (8003204 <MX_RTC_Init+0xc0>)
 8003166:	4a28      	ldr	r2, [pc, #160]	; (8003208 <MX_RTC_Init+0xc4>)
 8003168:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 800316a:	4b26      	ldr	r3, [pc, #152]	; (8003204 <MX_RTC_Init+0xc0>)
 800316c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003170:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8003172:	4b24      	ldr	r3, [pc, #144]	; (8003204 <MX_RTC_Init+0xc0>)
 8003174:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003178:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800317a:	4822      	ldr	r0, [pc, #136]	; (8003204 <MX_RTC_Init+0xc0>)
 800317c:	f003 faa2 	bl	80066c4 <HAL_RTC_Init>
 8003180:	4603      	mov	r3, r0
 8003182:	2b00      	cmp	r3, #0
 8003184:	d001      	beq.n	800318a <MX_RTC_Init+0x46>
  {
    Error_Handler();
 8003186:	f000 f99a 	bl	80034be <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0;
 800318a:	2300      	movs	r3, #0
 800318c:	733b      	strb	r3, [r7, #12]
  sTime.Minutes = 0;
 800318e:	2300      	movs	r3, #0
 8003190:	737b      	strb	r3, [r7, #13]
  sTime.Seconds = 0;
 8003192:	2300      	movs	r3, #0
 8003194:	73bb      	strb	r3, [r7, #14]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8003196:	f107 030c 	add.w	r3, r7, #12
 800319a:	2200      	movs	r2, #0
 800319c:	4619      	mov	r1, r3
 800319e:	4819      	ldr	r0, [pc, #100]	; (8003204 <MX_RTC_Init+0xc0>)
 80031a0:	f003 fb26 	bl	80067f0 <HAL_RTC_SetTime>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d001      	beq.n	80031ae <MX_RTC_Init+0x6a>
  {
    Error_Handler();
 80031aa:	f000 f988 	bl	80034be <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 80031ae:	2301      	movs	r3, #1
 80031b0:	723b      	strb	r3, [r7, #8]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 80031b2:	2301      	movs	r3, #1
 80031b4:	727b      	strb	r3, [r7, #9]
  DateToUpdate.Date = 1;
 80031b6:	2301      	movs	r3, #1
 80031b8:	72bb      	strb	r3, [r7, #10]
  DateToUpdate.Year = 0;
 80031ba:	2300      	movs	r3, #0
 80031bc:	72fb      	strb	r3, [r7, #11]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BIN) != HAL_OK)
 80031be:	f107 0308 	add.w	r3, r7, #8
 80031c2:	2200      	movs	r2, #0
 80031c4:	4619      	mov	r1, r3
 80031c6:	480f      	ldr	r0, [pc, #60]	; (8003204 <MX_RTC_Init+0xc0>)
 80031c8:	f003 fc82 	bl	8006ad0 <HAL_RTC_SetDate>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d001      	beq.n	80031d6 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 80031d2:	f000 f974 	bl	80034be <Error_Handler>
  }
  /** Enable the Alarm A 
  */
  sAlarm.AlarmTime.Hours = 3;
 80031d6:	2303      	movs	r3, #3
 80031d8:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0;
 80031da:	2300      	movs	r3, #0
 80031dc:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0;
 80031de:	2300      	movs	r3, #0
 80031e0:	70bb      	strb	r3, [r7, #2]
  sAlarm.Alarm = RTC_ALARM_A;
 80031e2:	2300      	movs	r3, #0
 80031e4:	607b      	str	r3, [r7, #4]
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 80031e6:	463b      	mov	r3, r7
 80031e8:	2200      	movs	r2, #0
 80031ea:	4619      	mov	r1, r3
 80031ec:	4805      	ldr	r0, [pc, #20]	; (8003204 <MX_RTC_Init+0xc0>)
 80031ee:	f003 fd25 	bl	8006c3c <HAL_RTC_SetAlarm_IT>
 80031f2:	4603      	mov	r3, r0
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d001      	beq.n	80031fc <MX_RTC_Init+0xb8>
  {
    Error_Handler();
 80031f8:	f000 f961 	bl	80034be <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80031fc:	bf00      	nop
 80031fe:	3710      	adds	r7, #16
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}
 8003204:	20000180 	.word	0x20000180
 8003208:	40002800 	.word	0x40002800

0800320c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003210:	4b17      	ldr	r3, [pc, #92]	; (8003270 <MX_SPI1_Init+0x64>)
 8003212:	4a18      	ldr	r2, [pc, #96]	; (8003274 <MX_SPI1_Init+0x68>)
 8003214:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003216:	4b16      	ldr	r3, [pc, #88]	; (8003270 <MX_SPI1_Init+0x64>)
 8003218:	f44f 7282 	mov.w	r2, #260	; 0x104
 800321c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800321e:	4b14      	ldr	r3, [pc, #80]	; (8003270 <MX_SPI1_Init+0x64>)
 8003220:	2200      	movs	r2, #0
 8003222:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003224:	4b12      	ldr	r3, [pc, #72]	; (8003270 <MX_SPI1_Init+0x64>)
 8003226:	2200      	movs	r2, #0
 8003228:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800322a:	4b11      	ldr	r3, [pc, #68]	; (8003270 <MX_SPI1_Init+0x64>)
 800322c:	2200      	movs	r2, #0
 800322e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003230:	4b0f      	ldr	r3, [pc, #60]	; (8003270 <MX_SPI1_Init+0x64>)
 8003232:	2200      	movs	r2, #0
 8003234:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003236:	4b0e      	ldr	r3, [pc, #56]	; (8003270 <MX_SPI1_Init+0x64>)
 8003238:	f44f 7200 	mov.w	r2, #512	; 0x200
 800323c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800323e:	4b0c      	ldr	r3, [pc, #48]	; (8003270 <MX_SPI1_Init+0x64>)
 8003240:	2230      	movs	r2, #48	; 0x30
 8003242:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003244:	4b0a      	ldr	r3, [pc, #40]	; (8003270 <MX_SPI1_Init+0x64>)
 8003246:	2200      	movs	r2, #0
 8003248:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800324a:	4b09      	ldr	r3, [pc, #36]	; (8003270 <MX_SPI1_Init+0x64>)
 800324c:	2200      	movs	r2, #0
 800324e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003250:	4b07      	ldr	r3, [pc, #28]	; (8003270 <MX_SPI1_Init+0x64>)
 8003252:	2200      	movs	r2, #0
 8003254:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003256:	4b06      	ldr	r3, [pc, #24]	; (8003270 <MX_SPI1_Init+0x64>)
 8003258:	220a      	movs	r2, #10
 800325a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800325c:	4804      	ldr	r0, [pc, #16]	; (8003270 <MX_SPI1_Init+0x64>)
 800325e:	f004 f86b 	bl	8007338 <HAL_SPI_Init>
 8003262:	4603      	mov	r3, r0
 8003264:	2b00      	cmp	r3, #0
 8003266:	d001      	beq.n	800326c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003268:	f000 f929 	bl	80034be <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800326c:	bf00      	nop
 800326e:	bd80      	pop	{r7, pc}
 8003270:	200001f8 	.word	0x200001f8
 8003274:	40013000 	.word	0x40013000

08003278 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b08a      	sub	sp, #40	; 0x28
 800327c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800327e:	f107 0318 	add.w	r3, r7, #24
 8003282:	2200      	movs	r2, #0
 8003284:	601a      	str	r2, [r3, #0]
 8003286:	605a      	str	r2, [r3, #4]
 8003288:	609a      	str	r2, [r3, #8]
 800328a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800328c:	f107 0310 	add.w	r3, r7, #16
 8003290:	2200      	movs	r2, #0
 8003292:	601a      	str	r2, [r3, #0]
 8003294:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003296:	463b      	mov	r3, r7
 8003298:	2200      	movs	r2, #0
 800329a:	601a      	str	r2, [r3, #0]
 800329c:	605a      	str	r2, [r3, #4]
 800329e:	609a      	str	r2, [r3, #8]
 80032a0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80032a2:	4b32      	ldr	r3, [pc, #200]	; (800336c <MX_TIM1_Init+0xf4>)
 80032a4:	4a32      	ldr	r2, [pc, #200]	; (8003370 <MX_TIM1_Init+0xf8>)
 80032a6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 80032a8:	4b30      	ldr	r3, [pc, #192]	; (800336c <MX_TIM1_Init+0xf4>)
 80032aa:	2247      	movs	r2, #71	; 0x47
 80032ac:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032ae:	4b2f      	ldr	r3, [pc, #188]	; (800336c <MX_TIM1_Init+0xf4>)
 80032b0:	2200      	movs	r2, #0
 80032b2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535-1;
 80032b4:	4b2d      	ldr	r3, [pc, #180]	; (800336c <MX_TIM1_Init+0xf4>)
 80032b6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80032ba:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032bc:	4b2b      	ldr	r3, [pc, #172]	; (800336c <MX_TIM1_Init+0xf4>)
 80032be:	2200      	movs	r2, #0
 80032c0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80032c2:	4b2a      	ldr	r3, [pc, #168]	; (800336c <MX_TIM1_Init+0xf4>)
 80032c4:	2200      	movs	r2, #0
 80032c6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032c8:	4b28      	ldr	r3, [pc, #160]	; (800336c <MX_TIM1_Init+0xf4>)
 80032ca:	2200      	movs	r2, #0
 80032cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80032ce:	4827      	ldr	r0, [pc, #156]	; (800336c <MX_TIM1_Init+0xf4>)
 80032d0:	f004 fbfe 	bl	8007ad0 <HAL_TIM_Base_Init>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d001      	beq.n	80032de <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 80032da:	f000 f8f0 	bl	80034be <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032e2:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80032e4:	f107 0318 	add.w	r3, r7, #24
 80032e8:	4619      	mov	r1, r3
 80032ea:	4820      	ldr	r0, [pc, #128]	; (800336c <MX_TIM1_Init+0xf4>)
 80032ec:	f004 fecc 	bl	8008088 <HAL_TIM_ConfigClockSource>
 80032f0:	4603      	mov	r3, r0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d001      	beq.n	80032fa <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80032f6:	f000 f8e2 	bl	80034be <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80032fa:	481c      	ldr	r0, [pc, #112]	; (800336c <MX_TIM1_Init+0xf4>)
 80032fc:	f004 fc13 	bl	8007b26 <HAL_TIM_IC_Init>
 8003300:	4603      	mov	r3, r0
 8003302:	2b00      	cmp	r3, #0
 8003304:	d001      	beq.n	800330a <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8003306:	f000 f8da 	bl	80034be <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800330a:	2300      	movs	r3, #0
 800330c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800330e:	2300      	movs	r3, #0
 8003310:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003312:	f107 0310 	add.w	r3, r7, #16
 8003316:	4619      	mov	r1, r3
 8003318:	4814      	ldr	r0, [pc, #80]	; (800336c <MX_TIM1_Init+0xf4>)
 800331a:	f005 fa0e 	bl	800873a <HAL_TIMEx_MasterConfigSynchronization>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	d001      	beq.n	8003328 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 8003324:	f000 f8cb 	bl	80034be <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003328:	2300      	movs	r3, #0
 800332a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800332c:	2301      	movs	r3, #1
 800332e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003330:	2300      	movs	r3, #0
 8003332:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003334:	2300      	movs	r3, #0
 8003336:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003338:	463b      	mov	r3, r7
 800333a:	2200      	movs	r2, #0
 800333c:	4619      	mov	r1, r3
 800333e:	480b      	ldr	r0, [pc, #44]	; (800336c <MX_TIM1_Init+0xf4>)
 8003340:	f004 fe06 	bl	8007f50 <HAL_TIM_IC_ConfigChannel>
 8003344:	4603      	mov	r3, r0
 8003346:	2b00      	cmp	r3, #0
 8003348:	d001      	beq.n	800334e <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 800334a:	f000 f8b8 	bl	80034be <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800334e:	463b      	mov	r3, r7
 8003350:	2204      	movs	r2, #4
 8003352:	4619      	mov	r1, r3
 8003354:	4805      	ldr	r0, [pc, #20]	; (800336c <MX_TIM1_Init+0xf4>)
 8003356:	f004 fdfb 	bl	8007f50 <HAL_TIM_IC_ConfigChannel>
 800335a:	4603      	mov	r3, r0
 800335c:	2b00      	cmp	r3, #0
 800335e:	d001      	beq.n	8003364 <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 8003360:	f000 f8ad 	bl	80034be <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003364:	bf00      	nop
 8003366:	3728      	adds	r7, #40	; 0x28
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}
 800336c:	200001b8 	.word	0x200001b8
 8003370:	40012c00 	.word	0x40012c00

08003374 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b088      	sub	sp, #32
 8003378:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800337a:	f107 0310 	add.w	r3, r7, #16
 800337e:	2200      	movs	r2, #0
 8003380:	601a      	str	r2, [r3, #0]
 8003382:	605a      	str	r2, [r3, #4]
 8003384:	609a      	str	r2, [r3, #8]
 8003386:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003388:	4b3d      	ldr	r3, [pc, #244]	; (8003480 <MX_GPIO_Init+0x10c>)
 800338a:	699b      	ldr	r3, [r3, #24]
 800338c:	4a3c      	ldr	r2, [pc, #240]	; (8003480 <MX_GPIO_Init+0x10c>)
 800338e:	f043 0310 	orr.w	r3, r3, #16
 8003392:	6193      	str	r3, [r2, #24]
 8003394:	4b3a      	ldr	r3, [pc, #232]	; (8003480 <MX_GPIO_Init+0x10c>)
 8003396:	699b      	ldr	r3, [r3, #24]
 8003398:	f003 0310 	and.w	r3, r3, #16
 800339c:	60fb      	str	r3, [r7, #12]
 800339e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80033a0:	4b37      	ldr	r3, [pc, #220]	; (8003480 <MX_GPIO_Init+0x10c>)
 80033a2:	699b      	ldr	r3, [r3, #24]
 80033a4:	4a36      	ldr	r2, [pc, #216]	; (8003480 <MX_GPIO_Init+0x10c>)
 80033a6:	f043 0304 	orr.w	r3, r3, #4
 80033aa:	6193      	str	r3, [r2, #24]
 80033ac:	4b34      	ldr	r3, [pc, #208]	; (8003480 <MX_GPIO_Init+0x10c>)
 80033ae:	699b      	ldr	r3, [r3, #24]
 80033b0:	f003 0304 	and.w	r3, r3, #4
 80033b4:	60bb      	str	r3, [r7, #8]
 80033b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80033b8:	4b31      	ldr	r3, [pc, #196]	; (8003480 <MX_GPIO_Init+0x10c>)
 80033ba:	699b      	ldr	r3, [r3, #24]
 80033bc:	4a30      	ldr	r2, [pc, #192]	; (8003480 <MX_GPIO_Init+0x10c>)
 80033be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80033c2:	6193      	str	r3, [r2, #24]
 80033c4:	4b2e      	ldr	r3, [pc, #184]	; (8003480 <MX_GPIO_Init+0x10c>)
 80033c6:	699b      	ldr	r3, [r3, #24]
 80033c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033cc:	607b      	str	r3, [r7, #4]
 80033ce:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80033d0:	4b2b      	ldr	r3, [pc, #172]	; (8003480 <MX_GPIO_Init+0x10c>)
 80033d2:	699b      	ldr	r3, [r3, #24]
 80033d4:	4a2a      	ldr	r2, [pc, #168]	; (8003480 <MX_GPIO_Init+0x10c>)
 80033d6:	f043 0308 	orr.w	r3, r3, #8
 80033da:	6193      	str	r3, [r2, #24]
 80033dc:	4b28      	ldr	r3, [pc, #160]	; (8003480 <MX_GPIO_Init+0x10c>)
 80033de:	699b      	ldr	r3, [r3, #24]
 80033e0:	f003 0308 	and.w	r3, r3, #8
 80033e4:	603b      	str	r3, [r7, #0]
 80033e6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LoRa_NSS_GPIO_Port, LoRa_NSS_Pin, GPIO_PIN_RESET);
 80033e8:	2200      	movs	r2, #0
 80033ea:	2110      	movs	r1, #16
 80033ec:	4825      	ldr	r0, [pc, #148]	; (8003484 <MX_GPIO_Init+0x110>)
 80033ee:	f000 fd82 	bl	8003ef6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LoRa_RST_GPIO_Port, LoRa_RST_Pin, GPIO_PIN_RESET);
 80033f2:	2200      	movs	r2, #0
 80033f4:	2110      	movs	r1, #16
 80033f6:	4824      	ldr	r0, [pc, #144]	; (8003488 <MX_GPIO_Init+0x114>)
 80033f8:	f000 fd7d 	bl	8003ef6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, X_axis_trigger_Pin|Y_axis_trigger_Pin, GPIO_PIN_RESET);
 80033fc:	2200      	movs	r2, #0
 80033fe:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
 8003402:	4822      	ldr	r0, [pc, #136]	; (800348c <MX_GPIO_Init+0x118>)
 8003404:	f000 fd77 	bl	8003ef6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LoRa_NSS_Pin */
  GPIO_InitStruct.Pin = LoRa_NSS_Pin;
 8003408:	2310      	movs	r3, #16
 800340a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800340c:	2301      	movs	r3, #1
 800340e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003410:	2300      	movs	r3, #0
 8003412:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003414:	2302      	movs	r3, #2
 8003416:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LoRa_NSS_GPIO_Port, &GPIO_InitStruct);
 8003418:	f107 0310 	add.w	r3, r7, #16
 800341c:	4619      	mov	r1, r3
 800341e:	4819      	ldr	r0, [pc, #100]	; (8003484 <MX_GPIO_Init+0x110>)
 8003420:	f000 fbf8 	bl	8003c14 <HAL_GPIO_Init>

  /*Configure GPIO pin : LoRa_RST_Pin */
  GPIO_InitStruct.Pin = LoRa_RST_Pin;
 8003424:	2310      	movs	r3, #16
 8003426:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003428:	2301      	movs	r3, #1
 800342a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800342c:	2300      	movs	r3, #0
 800342e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003430:	2302      	movs	r3, #2
 8003432:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LoRa_RST_GPIO_Port, &GPIO_InitStruct);
 8003434:	f107 0310 	add.w	r3, r7, #16
 8003438:	4619      	mov	r1, r3
 800343a:	4813      	ldr	r0, [pc, #76]	; (8003488 <MX_GPIO_Init+0x114>)
 800343c:	f000 fbea 	bl	8003c14 <HAL_GPIO_Init>

  /*Configure GPIO pin : LoRa_DIO_Pin */
  GPIO_InitStruct.Pin = LoRa_DIO_Pin;
 8003440:	2320      	movs	r3, #32
 8003442:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003444:	2300      	movs	r3, #0
 8003446:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003448:	2300      	movs	r3, #0
 800344a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LoRa_DIO_GPIO_Port, &GPIO_InitStruct);
 800344c:	f107 0310 	add.w	r3, r7, #16
 8003450:	4619      	mov	r1, r3
 8003452:	480d      	ldr	r0, [pc, #52]	; (8003488 <MX_GPIO_Init+0x114>)
 8003454:	f000 fbde 	bl	8003c14 <HAL_GPIO_Init>

  /*Configure GPIO pins : X_axis_trigger_Pin Y_axis_trigger_Pin */
  GPIO_InitStruct.Pin = X_axis_trigger_Pin|Y_axis_trigger_Pin;
 8003458:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800345c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800345e:	2301      	movs	r3, #1
 8003460:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003462:	2300      	movs	r3, #0
 8003464:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003466:	2302      	movs	r3, #2
 8003468:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800346a:	f107 0310 	add.w	r3, r7, #16
 800346e:	4619      	mov	r1, r3
 8003470:	4806      	ldr	r0, [pc, #24]	; (800348c <MX_GPIO_Init+0x118>)
 8003472:	f000 fbcf 	bl	8003c14 <HAL_GPIO_Init>

}
 8003476:	bf00      	nop
 8003478:	3720      	adds	r7, #32
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	40021000 	.word	0x40021000
 8003484:	40010800 	.word	0x40010800
 8003488:	40011000 	.word	0x40011000
 800348c:	40011800 	.word	0x40011800

08003490 <HAL_TIM_IC_CaptureCallback>:
/**
  * @brief Timer Capture Callback
  * @param htim
  * @retval None
  */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  HCSR05_TIM_Callback(htim);
 8003498:	6878      	ldr	r0, [r7, #4]
 800349a:	f7fe fd77 	bl	8001f8c <HCSR05_TIM_Callback>
}
 800349e:	bf00      	nop
 80034a0:	3708      	adds	r7, #8
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}

080034a6 <HAL_RTC_AlarmAEventCallback>:
/**
  * @brief Alarm Event Callback Function
  * @param hrtc
  * @retval None
  */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc){
 80034a6:	b580      	push	{r7, lr}
 80034a8:	b082      	sub	sp, #8
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	6078      	str	r0, [r7, #4]
  SystemClock_Config();
 80034ae:	f7ff fdaf 	bl	8003010 <SystemClock_Config>
  HAL_ResumeTick();
 80034b2:	f000 fa93 	bl	80039dc <HAL_ResumeTick>
}
 80034b6:	bf00      	nop
 80034b8:	3708      	adds	r7, #8
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}

080034be <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80034be:	b480      	push	{r7}
 80034c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80034c2:	bf00      	nop
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bc80      	pop	{r7}
 80034c8:	4770      	bx	lr
	...

080034cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b085      	sub	sp, #20
 80034d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80034d2:	4b15      	ldr	r3, [pc, #84]	; (8003528 <HAL_MspInit+0x5c>)
 80034d4:	699b      	ldr	r3, [r3, #24]
 80034d6:	4a14      	ldr	r2, [pc, #80]	; (8003528 <HAL_MspInit+0x5c>)
 80034d8:	f043 0301 	orr.w	r3, r3, #1
 80034dc:	6193      	str	r3, [r2, #24]
 80034de:	4b12      	ldr	r3, [pc, #72]	; (8003528 <HAL_MspInit+0x5c>)
 80034e0:	699b      	ldr	r3, [r3, #24]
 80034e2:	f003 0301 	and.w	r3, r3, #1
 80034e6:	60bb      	str	r3, [r7, #8]
 80034e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80034ea:	4b0f      	ldr	r3, [pc, #60]	; (8003528 <HAL_MspInit+0x5c>)
 80034ec:	69db      	ldr	r3, [r3, #28]
 80034ee:	4a0e      	ldr	r2, [pc, #56]	; (8003528 <HAL_MspInit+0x5c>)
 80034f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034f4:	61d3      	str	r3, [r2, #28]
 80034f6:	4b0c      	ldr	r3, [pc, #48]	; (8003528 <HAL_MspInit+0x5c>)
 80034f8:	69db      	ldr	r3, [r3, #28]
 80034fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034fe:	607b      	str	r3, [r7, #4]
 8003500:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003502:	4b0a      	ldr	r3, [pc, #40]	; (800352c <HAL_MspInit+0x60>)
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	60fb      	str	r3, [r7, #12]
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800350e:	60fb      	str	r3, [r7, #12]
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003516:	60fb      	str	r3, [r7, #12]
 8003518:	4a04      	ldr	r2, [pc, #16]	; (800352c <HAL_MspInit+0x60>)
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800351e:	bf00      	nop
 8003520:	3714      	adds	r7, #20
 8003522:	46bd      	mov	sp, r7
 8003524:	bc80      	pop	{r7}
 8003526:	4770      	bx	lr
 8003528:	40021000 	.word	0x40021000
 800352c:	40010000 	.word	0x40010000

08003530 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b08a      	sub	sp, #40	; 0x28
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003538:	f107 0314 	add.w	r3, r7, #20
 800353c:	2200      	movs	r2, #0
 800353e:	601a      	str	r2, [r3, #0]
 8003540:	605a      	str	r2, [r3, #4]
 8003542:	609a      	str	r2, [r3, #8]
 8003544:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a1d      	ldr	r2, [pc, #116]	; (80035c0 <HAL_I2C_MspInit+0x90>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d132      	bne.n	80035b6 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003550:	4b1c      	ldr	r3, [pc, #112]	; (80035c4 <HAL_I2C_MspInit+0x94>)
 8003552:	699b      	ldr	r3, [r3, #24]
 8003554:	4a1b      	ldr	r2, [pc, #108]	; (80035c4 <HAL_I2C_MspInit+0x94>)
 8003556:	f043 0308 	orr.w	r3, r3, #8
 800355a:	6193      	str	r3, [r2, #24]
 800355c:	4b19      	ldr	r3, [pc, #100]	; (80035c4 <HAL_I2C_MspInit+0x94>)
 800355e:	699b      	ldr	r3, [r3, #24]
 8003560:	f003 0308 	and.w	r3, r3, #8
 8003564:	613b      	str	r3, [r7, #16]
 8003566:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003568:	f44f 7340 	mov.w	r3, #768	; 0x300
 800356c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800356e:	2312      	movs	r3, #18
 8003570:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003572:	2303      	movs	r3, #3
 8003574:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003576:	f107 0314 	add.w	r3, r7, #20
 800357a:	4619      	mov	r1, r3
 800357c:	4812      	ldr	r0, [pc, #72]	; (80035c8 <HAL_I2C_MspInit+0x98>)
 800357e:	f000 fb49 	bl	8003c14 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8003582:	4b12      	ldr	r3, [pc, #72]	; (80035cc <HAL_I2C_MspInit+0x9c>)
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	627b      	str	r3, [r7, #36]	; 0x24
 8003588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800358a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800358e:	627b      	str	r3, [r7, #36]	; 0x24
 8003590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003592:	f043 0302 	orr.w	r3, r3, #2
 8003596:	627b      	str	r3, [r7, #36]	; 0x24
 8003598:	4a0c      	ldr	r2, [pc, #48]	; (80035cc <HAL_I2C_MspInit+0x9c>)
 800359a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800359c:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800359e:	4b09      	ldr	r3, [pc, #36]	; (80035c4 <HAL_I2C_MspInit+0x94>)
 80035a0:	69db      	ldr	r3, [r3, #28]
 80035a2:	4a08      	ldr	r2, [pc, #32]	; (80035c4 <HAL_I2C_MspInit+0x94>)
 80035a4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80035a8:	61d3      	str	r3, [r2, #28]
 80035aa:	4b06      	ldr	r3, [pc, #24]	; (80035c4 <HAL_I2C_MspInit+0x94>)
 80035ac:	69db      	ldr	r3, [r3, #28]
 80035ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035b2:	60fb      	str	r3, [r7, #12]
 80035b4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80035b6:	bf00      	nop
 80035b8:	3728      	adds	r7, #40	; 0x28
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	bf00      	nop
 80035c0:	40005400 	.word	0x40005400
 80035c4:	40021000 	.word	0x40021000
 80035c8:	40010c00 	.word	0x40010c00
 80035cc:	40010000 	.word	0x40010000

080035d0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b084      	sub	sp, #16
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a0f      	ldr	r2, [pc, #60]	; (800361c <HAL_RTC_MspInit+0x4c>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d118      	bne.n	8003614 <HAL_RTC_MspInit+0x44>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 80035e2:	f002 f88f 	bl	8005704 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80035e6:	4b0e      	ldr	r3, [pc, #56]	; (8003620 <HAL_RTC_MspInit+0x50>)
 80035e8:	69db      	ldr	r3, [r3, #28]
 80035ea:	4a0d      	ldr	r2, [pc, #52]	; (8003620 <HAL_RTC_MspInit+0x50>)
 80035ec:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80035f0:	61d3      	str	r3, [r2, #28]
 80035f2:	4b0b      	ldr	r3, [pc, #44]	; (8003620 <HAL_RTC_MspInit+0x50>)
 80035f4:	69db      	ldr	r3, [r3, #28]
 80035f6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80035fa:	60fb      	str	r3, [r7, #12]
 80035fc:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80035fe:	4b09      	ldr	r3, [pc, #36]	; (8003624 <HAL_RTC_MspInit+0x54>)
 8003600:	2201      	movs	r2, #1
 8003602:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8003604:	2200      	movs	r2, #0
 8003606:	2100      	movs	r1, #0
 8003608:	2029      	movs	r0, #41	; 0x29
 800360a:	f000 facc 	bl	8003ba6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800360e:	2029      	movs	r0, #41	; 0x29
 8003610:	f000 fae5 	bl	8003bde <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003614:	bf00      	nop
 8003616:	3710      	adds	r7, #16
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	40002800 	.word	0x40002800
 8003620:	40021000 	.word	0x40021000
 8003624:	4242043c 	.word	0x4242043c

08003628 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b088      	sub	sp, #32
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003630:	f107 0310 	add.w	r3, r7, #16
 8003634:	2200      	movs	r2, #0
 8003636:	601a      	str	r2, [r3, #0]
 8003638:	605a      	str	r2, [r3, #4]
 800363a:	609a      	str	r2, [r3, #8]
 800363c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a1b      	ldr	r2, [pc, #108]	; (80036b0 <HAL_SPI_MspInit+0x88>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d12f      	bne.n	80036a8 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003648:	4b1a      	ldr	r3, [pc, #104]	; (80036b4 <HAL_SPI_MspInit+0x8c>)
 800364a:	699b      	ldr	r3, [r3, #24]
 800364c:	4a19      	ldr	r2, [pc, #100]	; (80036b4 <HAL_SPI_MspInit+0x8c>)
 800364e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003652:	6193      	str	r3, [r2, #24]
 8003654:	4b17      	ldr	r3, [pc, #92]	; (80036b4 <HAL_SPI_MspInit+0x8c>)
 8003656:	699b      	ldr	r3, [r3, #24]
 8003658:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800365c:	60fb      	str	r3, [r7, #12]
 800365e:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003660:	4b14      	ldr	r3, [pc, #80]	; (80036b4 <HAL_SPI_MspInit+0x8c>)
 8003662:	699b      	ldr	r3, [r3, #24]
 8003664:	4a13      	ldr	r2, [pc, #76]	; (80036b4 <HAL_SPI_MspInit+0x8c>)
 8003666:	f043 0304 	orr.w	r3, r3, #4
 800366a:	6193      	str	r3, [r2, #24]
 800366c:	4b11      	ldr	r3, [pc, #68]	; (80036b4 <HAL_SPI_MspInit+0x8c>)
 800366e:	699b      	ldr	r3, [r3, #24]
 8003670:	f003 0304 	and.w	r3, r3, #4
 8003674:	60bb      	str	r3, [r7, #8]
 8003676:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8003678:	23a0      	movs	r3, #160	; 0xa0
 800367a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800367c:	2302      	movs	r3, #2
 800367e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003680:	2303      	movs	r3, #3
 8003682:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003684:	f107 0310 	add.w	r3, r7, #16
 8003688:	4619      	mov	r1, r3
 800368a:	480b      	ldr	r0, [pc, #44]	; (80036b8 <HAL_SPI_MspInit+0x90>)
 800368c:	f000 fac2 	bl	8003c14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003690:	2340      	movs	r3, #64	; 0x40
 8003692:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003694:	2300      	movs	r3, #0
 8003696:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003698:	2300      	movs	r3, #0
 800369a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800369c:	f107 0310 	add.w	r3, r7, #16
 80036a0:	4619      	mov	r1, r3
 80036a2:	4805      	ldr	r0, [pc, #20]	; (80036b8 <HAL_SPI_MspInit+0x90>)
 80036a4:	f000 fab6 	bl	8003c14 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80036a8:	bf00      	nop
 80036aa:	3720      	adds	r7, #32
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	40013000 	.word	0x40013000
 80036b4:	40021000 	.word	0x40021000
 80036b8:	40010800 	.word	0x40010800

080036bc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b08a      	sub	sp, #40	; 0x28
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036c4:	f107 0314 	add.w	r3, r7, #20
 80036c8:	2200      	movs	r2, #0
 80036ca:	601a      	str	r2, [r3, #0]
 80036cc:	605a      	str	r2, [r3, #4]
 80036ce:	609a      	str	r2, [r3, #8]
 80036d0:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM1)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a23      	ldr	r2, [pc, #140]	; (8003764 <HAL_TIM_Base_MspInit+0xa8>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d13e      	bne.n	800375a <HAL_TIM_Base_MspInit+0x9e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80036dc:	4b22      	ldr	r3, [pc, #136]	; (8003768 <HAL_TIM_Base_MspInit+0xac>)
 80036de:	699b      	ldr	r3, [r3, #24]
 80036e0:	4a21      	ldr	r2, [pc, #132]	; (8003768 <HAL_TIM_Base_MspInit+0xac>)
 80036e2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80036e6:	6193      	str	r3, [r2, #24]
 80036e8:	4b1f      	ldr	r3, [pc, #124]	; (8003768 <HAL_TIM_Base_MspInit+0xac>)
 80036ea:	699b      	ldr	r3, [r3, #24]
 80036ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80036f0:	613b      	str	r3, [r7, #16]
 80036f2:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80036f4:	4b1c      	ldr	r3, [pc, #112]	; (8003768 <HAL_TIM_Base_MspInit+0xac>)
 80036f6:	699b      	ldr	r3, [r3, #24]
 80036f8:	4a1b      	ldr	r2, [pc, #108]	; (8003768 <HAL_TIM_Base_MspInit+0xac>)
 80036fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036fe:	6193      	str	r3, [r2, #24]
 8003700:	4b19      	ldr	r3, [pc, #100]	; (8003768 <HAL_TIM_Base_MspInit+0xac>)
 8003702:	699b      	ldr	r3, [r3, #24]
 8003704:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003708:	60fb      	str	r3, [r7, #12]
 800370a:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = X_axis_echo_Pin|Y_axis_echo_Pin;
 800370c:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8003710:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003712:	2300      	movs	r3, #0
 8003714:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003716:	2300      	movs	r3, #0
 8003718:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800371a:	f107 0314 	add.w	r3, r7, #20
 800371e:	4619      	mov	r1, r3
 8003720:	4812      	ldr	r0, [pc, #72]	; (800376c <HAL_TIM_Base_MspInit+0xb0>)
 8003722:	f000 fa77 	bl	8003c14 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM1_ENABLE();
 8003726:	4b12      	ldr	r3, [pc, #72]	; (8003770 <HAL_TIM_Base_MspInit+0xb4>)
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	627b      	str	r3, [r7, #36]	; 0x24
 800372c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800372e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003732:	627b      	str	r3, [r7, #36]	; 0x24
 8003734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003736:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800373a:	627b      	str	r3, [r7, #36]	; 0x24
 800373c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800373e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003742:	627b      	str	r3, [r7, #36]	; 0x24
 8003744:	4a0a      	ldr	r2, [pc, #40]	; (8003770 <HAL_TIM_Base_MspInit+0xb4>)
 8003746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003748:	6053      	str	r3, [r2, #4]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800374a:	2200      	movs	r2, #0
 800374c:	2100      	movs	r1, #0
 800374e:	201b      	movs	r0, #27
 8003750:	f000 fa29 	bl	8003ba6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003754:	201b      	movs	r0, #27
 8003756:	f000 fa42 	bl	8003bde <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800375a:	bf00      	nop
 800375c:	3728      	adds	r7, #40	; 0x28
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	40012c00 	.word	0x40012c00
 8003768:	40021000 	.word	0x40021000
 800376c:	40011800 	.word	0x40011800
 8003770:	40010000 	.word	0x40010000

08003774 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003774:	b480      	push	{r7}
 8003776:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003778:	bf00      	nop
 800377a:	46bd      	mov	sp, r7
 800377c:	bc80      	pop	{r7}
 800377e:	4770      	bx	lr

08003780 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003780:	b480      	push	{r7}
 8003782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003784:	e7fe      	b.n	8003784 <HardFault_Handler+0x4>

08003786 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003786:	b480      	push	{r7}
 8003788:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800378a:	e7fe      	b.n	800378a <MemManage_Handler+0x4>

0800378c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800378c:	b480      	push	{r7}
 800378e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003790:	e7fe      	b.n	8003790 <BusFault_Handler+0x4>

08003792 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003792:	b480      	push	{r7}
 8003794:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003796:	e7fe      	b.n	8003796 <UsageFault_Handler+0x4>

08003798 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003798:	b480      	push	{r7}
 800379a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800379c:	bf00      	nop
 800379e:	46bd      	mov	sp, r7
 80037a0:	bc80      	pop	{r7}
 80037a2:	4770      	bx	lr

080037a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80037a4:	b480      	push	{r7}
 80037a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80037a8:	bf00      	nop
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bc80      	pop	{r7}
 80037ae:	4770      	bx	lr

080037b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80037b0:	b480      	push	{r7}
 80037b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80037b4:	bf00      	nop
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bc80      	pop	{r7}
 80037ba:	4770      	bx	lr

080037bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80037c0:	f000 f8c0 	bl	8003944 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80037c4:	bf00      	nop
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80037cc:	4802      	ldr	r0, [pc, #8]	; (80037d8 <TIM1_CC_IRQHandler+0x10>)
 80037ce:	f004 fab7 	bl	8007d40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80037d2:	bf00      	nop
 80037d4:	bd80      	pop	{r7, pc}
 80037d6:	bf00      	nop
 80037d8:	200001b8 	.word	0x200001b8

080037dc <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80037e0:	4802      	ldr	r0, [pc, #8]	; (80037ec <RTC_Alarm_IRQHandler+0x10>)
 80037e2:	f003 fadf 	bl	8006da4 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80037e6:	bf00      	nop
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	20000180 	.word	0x20000180

080037f0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80037f0:	b480      	push	{r7}
 80037f2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80037f4:	4b1a      	ldr	r3, [pc, #104]	; (8003860 <SystemInit+0x70>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a19      	ldr	r2, [pc, #100]	; (8003860 <SystemInit+0x70>)
 80037fa:	f043 0301 	orr.w	r3, r3, #1
 80037fe:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
#else
  RCC->CFGR &= 0xF0FF0000U;
 8003800:	4b17      	ldr	r3, [pc, #92]	; (8003860 <SystemInit+0x70>)
 8003802:	685a      	ldr	r2, [r3, #4]
 8003804:	4916      	ldr	r1, [pc, #88]	; (8003860 <SystemInit+0x70>)
 8003806:	4b17      	ldr	r3, [pc, #92]	; (8003864 <SystemInit+0x74>)
 8003808:	4013      	ands	r3, r2
 800380a:	604b      	str	r3, [r1, #4]
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800380c:	4b14      	ldr	r3, [pc, #80]	; (8003860 <SystemInit+0x70>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a13      	ldr	r2, [pc, #76]	; (8003860 <SystemInit+0x70>)
 8003812:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003816:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800381a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800381c:	4b10      	ldr	r3, [pc, #64]	; (8003860 <SystemInit+0x70>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a0f      	ldr	r2, [pc, #60]	; (8003860 <SystemInit+0x70>)
 8003822:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003826:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003828:	4b0d      	ldr	r3, [pc, #52]	; (8003860 <SystemInit+0x70>)
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	4a0c      	ldr	r2, [pc, #48]	; (8003860 <SystemInit+0x70>)
 800382e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8003832:	6053      	str	r3, [r2, #4]

#if defined(STM32F105xC) || defined(STM32F107xC)
  /* Reset PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEBFFFFFFU;
 8003834:	4b0a      	ldr	r3, [pc, #40]	; (8003860 <SystemInit+0x70>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a09      	ldr	r2, [pc, #36]	; (8003860 <SystemInit+0x70>)
 800383a:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 800383e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x00FF0000U;
 8003840:	4b07      	ldr	r3, [pc, #28]	; (8003860 <SystemInit+0x70>)
 8003842:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
 8003846:	609a      	str	r2, [r3, #8]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;
 8003848:	4b05      	ldr	r3, [pc, #20]	; (8003860 <SystemInit+0x70>)
 800384a:	2200      	movs	r2, #0
 800384c:	62da      	str	r2, [r3, #44]	; 0x2c
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800384e:	4b06      	ldr	r3, [pc, #24]	; (8003868 <SystemInit+0x78>)
 8003850:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003854:	609a      	str	r2, [r3, #8]
#endif 
}
 8003856:	bf00      	nop
 8003858:	46bd      	mov	sp, r7
 800385a:	bc80      	pop	{r7}
 800385c:	4770      	bx	lr
 800385e:	bf00      	nop
 8003860:	40021000 	.word	0x40021000
 8003864:	f0ff0000 	.word	0xf0ff0000
 8003868:	e000ed00 	.word	0xe000ed00

0800386c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800386c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800386e:	e003      	b.n	8003878 <LoopCopyDataInit>

08003870 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003870:	4b0b      	ldr	r3, [pc, #44]	; (80038a0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003872:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003874:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003876:	3104      	adds	r1, #4

08003878 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003878:	480a      	ldr	r0, [pc, #40]	; (80038a4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800387a:	4b0b      	ldr	r3, [pc, #44]	; (80038a8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800387c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800387e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003880:	d3f6      	bcc.n	8003870 <CopyDataInit>
  ldr r2, =_sbss
 8003882:	4a0a      	ldr	r2, [pc, #40]	; (80038ac <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003884:	e002      	b.n	800388c <LoopFillZerobss>

08003886 <FillZerobss>:

/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003886:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003888:	f842 3b04 	str.w	r3, [r2], #4

0800388c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800388c:	4b08      	ldr	r3, [pc, #32]	; (80038b0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800388e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003890:	d3f9      	bcc.n	8003886 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003892:	f7ff ffad 	bl	80037f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003896:	f004 ffad 	bl	80087f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800389a:	f7ff faa1 	bl	8002de0 <main>
  bx lr
 800389e:	4770      	bx	lr
  ldr r3, =_sidata
 80038a0:	0800a578 	.word	0x0800a578
  ldr r0, =_sdata
 80038a4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80038a8:	20000078 	.word	0x20000078
  ldr r2, =_sbss
 80038ac:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 80038b0:	20000384 	.word	0x20000384

080038b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80038b4:	e7fe      	b.n	80038b4 <ADC1_2_IRQHandler>
	...

080038b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80038bc:	4b08      	ldr	r3, [pc, #32]	; (80038e0 <HAL_Init+0x28>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a07      	ldr	r2, [pc, #28]	; (80038e0 <HAL_Init+0x28>)
 80038c2:	f043 0310 	orr.w	r3, r3, #16
 80038c6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80038c8:	2003      	movs	r0, #3
 80038ca:	f000 f961 	bl	8003b90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80038ce:	2000      	movs	r0, #0
 80038d0:	f000 f808 	bl	80038e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80038d4:	f7ff fdfa 	bl	80034cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80038d8:	2300      	movs	r3, #0
}
 80038da:	4618      	mov	r0, r3
 80038dc:	bd80      	pop	{r7, pc}
 80038de:	bf00      	nop
 80038e0:	40022000 	.word	0x40022000

080038e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b082      	sub	sp, #8
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80038ec:	4b12      	ldr	r3, [pc, #72]	; (8003938 <HAL_InitTick+0x54>)
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	4b12      	ldr	r3, [pc, #72]	; (800393c <HAL_InitTick+0x58>)
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	4619      	mov	r1, r3
 80038f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80038fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80038fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003902:	4618      	mov	r0, r3
 8003904:	f000 f979 	bl	8003bfa <HAL_SYSTICK_Config>
 8003908:	4603      	mov	r3, r0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d001      	beq.n	8003912 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e00e      	b.n	8003930 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2b0f      	cmp	r3, #15
 8003916:	d80a      	bhi.n	800392e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003918:	2200      	movs	r2, #0
 800391a:	6879      	ldr	r1, [r7, #4]
 800391c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003920:	f000 f941 	bl	8003ba6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003924:	4a06      	ldr	r2, [pc, #24]	; (8003940 <HAL_InitTick+0x5c>)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800392a:	2300      	movs	r3, #0
 800392c:	e000      	b.n	8003930 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800392e:	2301      	movs	r3, #1
}
 8003930:	4618      	mov	r0, r3
 8003932:	3708      	adds	r7, #8
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}
 8003938:	20000004 	.word	0x20000004
 800393c:	2000000c 	.word	0x2000000c
 8003940:	20000008 	.word	0x20000008

08003944 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003944:	b480      	push	{r7}
 8003946:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003948:	4b05      	ldr	r3, [pc, #20]	; (8003960 <HAL_IncTick+0x1c>)
 800394a:	781b      	ldrb	r3, [r3, #0]
 800394c:	461a      	mov	r2, r3
 800394e:	4b05      	ldr	r3, [pc, #20]	; (8003964 <HAL_IncTick+0x20>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4413      	add	r3, r2
 8003954:	4a03      	ldr	r2, [pc, #12]	; (8003964 <HAL_IncTick+0x20>)
 8003956:	6013      	str	r3, [r2, #0]
}
 8003958:	bf00      	nop
 800395a:	46bd      	mov	sp, r7
 800395c:	bc80      	pop	{r7}
 800395e:	4770      	bx	lr
 8003960:	2000000c 	.word	0x2000000c
 8003964:	20000380 	.word	0x20000380

08003968 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003968:	b480      	push	{r7}
 800396a:	af00      	add	r7, sp, #0
  return uwTick;
 800396c:	4b02      	ldr	r3, [pc, #8]	; (8003978 <HAL_GetTick+0x10>)
 800396e:	681b      	ldr	r3, [r3, #0]
}
 8003970:	4618      	mov	r0, r3
 8003972:	46bd      	mov	sp, r7
 8003974:	bc80      	pop	{r7}
 8003976:	4770      	bx	lr
 8003978:	20000380 	.word	0x20000380

0800397c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003984:	f7ff fff0 	bl	8003968 <HAL_GetTick>
 8003988:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003994:	d005      	beq.n	80039a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003996:	4b09      	ldr	r3, [pc, #36]	; (80039bc <HAL_Delay+0x40>)
 8003998:	781b      	ldrb	r3, [r3, #0]
 800399a:	461a      	mov	r2, r3
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	4413      	add	r3, r2
 80039a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80039a2:	bf00      	nop
 80039a4:	f7ff ffe0 	bl	8003968 <HAL_GetTick>
 80039a8:	4602      	mov	r2, r0
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	1ad3      	subs	r3, r2, r3
 80039ae:	68fa      	ldr	r2, [r7, #12]
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d8f7      	bhi.n	80039a4 <HAL_Delay+0x28>
  {
  }
}
 80039b4:	bf00      	nop
 80039b6:	3710      	adds	r7, #16
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	2000000c 	.word	0x2000000c

080039c0 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80039c0:	b480      	push	{r7}
 80039c2:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80039c4:	4b04      	ldr	r3, [pc, #16]	; (80039d8 <HAL_SuspendTick+0x18>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a03      	ldr	r2, [pc, #12]	; (80039d8 <HAL_SuspendTick+0x18>)
 80039ca:	f023 0302 	bic.w	r3, r3, #2
 80039ce:	6013      	str	r3, [r2, #0]
}
 80039d0:	bf00      	nop
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bc80      	pop	{r7}
 80039d6:	4770      	bx	lr
 80039d8:	e000e010 	.word	0xe000e010

080039dc <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80039dc:	b480      	push	{r7}
 80039de:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80039e0:	4b04      	ldr	r3, [pc, #16]	; (80039f4 <HAL_ResumeTick+0x18>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a03      	ldr	r2, [pc, #12]	; (80039f4 <HAL_ResumeTick+0x18>)
 80039e6:	f043 0302 	orr.w	r3, r3, #2
 80039ea:	6013      	str	r3, [r2, #0]
}
 80039ec:	bf00      	nop
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bc80      	pop	{r7}
 80039f2:	4770      	bx	lr
 80039f4:	e000e010 	.word	0xe000e010

080039f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b085      	sub	sp, #20
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	f003 0307 	and.w	r3, r3, #7
 8003a06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a08:	4b0c      	ldr	r3, [pc, #48]	; (8003a3c <__NVIC_SetPriorityGrouping+0x44>)
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a0e:	68ba      	ldr	r2, [r7, #8]
 8003a10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003a14:	4013      	ands	r3, r2
 8003a16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003a24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a2a:	4a04      	ldr	r2, [pc, #16]	; (8003a3c <__NVIC_SetPriorityGrouping+0x44>)
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	60d3      	str	r3, [r2, #12]
}
 8003a30:	bf00      	nop
 8003a32:	3714      	adds	r7, #20
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bc80      	pop	{r7}
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop
 8003a3c:	e000ed00 	.word	0xe000ed00

08003a40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a40:	b480      	push	{r7}
 8003a42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a44:	4b04      	ldr	r3, [pc, #16]	; (8003a58 <__NVIC_GetPriorityGrouping+0x18>)
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	0a1b      	lsrs	r3, r3, #8
 8003a4a:	f003 0307 	and.w	r3, r3, #7
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bc80      	pop	{r7}
 8003a54:	4770      	bx	lr
 8003a56:	bf00      	nop
 8003a58:	e000ed00 	.word	0xe000ed00

08003a5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	4603      	mov	r3, r0
 8003a64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	db0b      	blt.n	8003a86 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a6e:	79fb      	ldrb	r3, [r7, #7]
 8003a70:	f003 021f 	and.w	r2, r3, #31
 8003a74:	4906      	ldr	r1, [pc, #24]	; (8003a90 <__NVIC_EnableIRQ+0x34>)
 8003a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a7a:	095b      	lsrs	r3, r3, #5
 8003a7c:	2001      	movs	r0, #1
 8003a7e:	fa00 f202 	lsl.w	r2, r0, r2
 8003a82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003a86:	bf00      	nop
 8003a88:	370c      	adds	r7, #12
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bc80      	pop	{r7}
 8003a8e:	4770      	bx	lr
 8003a90:	e000e100 	.word	0xe000e100

08003a94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	6039      	str	r1, [r7, #0]
 8003a9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	db0a      	blt.n	8003abe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	b2da      	uxtb	r2, r3
 8003aac:	490c      	ldr	r1, [pc, #48]	; (8003ae0 <__NVIC_SetPriority+0x4c>)
 8003aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ab2:	0112      	lsls	r2, r2, #4
 8003ab4:	b2d2      	uxtb	r2, r2
 8003ab6:	440b      	add	r3, r1
 8003ab8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003abc:	e00a      	b.n	8003ad4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	b2da      	uxtb	r2, r3
 8003ac2:	4908      	ldr	r1, [pc, #32]	; (8003ae4 <__NVIC_SetPriority+0x50>)
 8003ac4:	79fb      	ldrb	r3, [r7, #7]
 8003ac6:	f003 030f 	and.w	r3, r3, #15
 8003aca:	3b04      	subs	r3, #4
 8003acc:	0112      	lsls	r2, r2, #4
 8003ace:	b2d2      	uxtb	r2, r2
 8003ad0:	440b      	add	r3, r1
 8003ad2:	761a      	strb	r2, [r3, #24]
}
 8003ad4:	bf00      	nop
 8003ad6:	370c      	adds	r7, #12
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bc80      	pop	{r7}
 8003adc:	4770      	bx	lr
 8003ade:	bf00      	nop
 8003ae0:	e000e100 	.word	0xe000e100
 8003ae4:	e000ed00 	.word	0xe000ed00

08003ae8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b089      	sub	sp, #36	; 0x24
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f003 0307 	and.w	r3, r3, #7
 8003afa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003afc:	69fb      	ldr	r3, [r7, #28]
 8003afe:	f1c3 0307 	rsb	r3, r3, #7
 8003b02:	2b04      	cmp	r3, #4
 8003b04:	bf28      	it	cs
 8003b06:	2304      	movcs	r3, #4
 8003b08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b0a:	69fb      	ldr	r3, [r7, #28]
 8003b0c:	3304      	adds	r3, #4
 8003b0e:	2b06      	cmp	r3, #6
 8003b10:	d902      	bls.n	8003b18 <NVIC_EncodePriority+0x30>
 8003b12:	69fb      	ldr	r3, [r7, #28]
 8003b14:	3b03      	subs	r3, #3
 8003b16:	e000      	b.n	8003b1a <NVIC_EncodePriority+0x32>
 8003b18:	2300      	movs	r3, #0
 8003b1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003b20:	69bb      	ldr	r3, [r7, #24]
 8003b22:	fa02 f303 	lsl.w	r3, r2, r3
 8003b26:	43da      	mvns	r2, r3
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	401a      	ands	r2, r3
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b30:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	fa01 f303 	lsl.w	r3, r1, r3
 8003b3a:	43d9      	mvns	r1, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b40:	4313      	orrs	r3, r2
         );
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	3724      	adds	r7, #36	; 0x24
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bc80      	pop	{r7}
 8003b4a:	4770      	bx	lr

08003b4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b082      	sub	sp, #8
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	3b01      	subs	r3, #1
 8003b58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b5c:	d301      	bcc.n	8003b62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e00f      	b.n	8003b82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b62:	4a0a      	ldr	r2, [pc, #40]	; (8003b8c <SysTick_Config+0x40>)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	3b01      	subs	r3, #1
 8003b68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b6a:	210f      	movs	r1, #15
 8003b6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003b70:	f7ff ff90 	bl	8003a94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b74:	4b05      	ldr	r3, [pc, #20]	; (8003b8c <SysTick_Config+0x40>)
 8003b76:	2200      	movs	r2, #0
 8003b78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b7a:	4b04      	ldr	r3, [pc, #16]	; (8003b8c <SysTick_Config+0x40>)
 8003b7c:	2207      	movs	r2, #7
 8003b7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b80:	2300      	movs	r3, #0
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	3708      	adds	r7, #8
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}
 8003b8a:	bf00      	nop
 8003b8c:	e000e010 	.word	0xe000e010

08003b90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b082      	sub	sp, #8
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	f7ff ff2d 	bl	80039f8 <__NVIC_SetPriorityGrouping>
}
 8003b9e:	bf00      	nop
 8003ba0:	3708      	adds	r7, #8
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}

08003ba6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ba6:	b580      	push	{r7, lr}
 8003ba8:	b086      	sub	sp, #24
 8003baa:	af00      	add	r7, sp, #0
 8003bac:	4603      	mov	r3, r0
 8003bae:	60b9      	str	r1, [r7, #8]
 8003bb0:	607a      	str	r2, [r7, #4]
 8003bb2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003bb8:	f7ff ff42 	bl	8003a40 <__NVIC_GetPriorityGrouping>
 8003bbc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	68b9      	ldr	r1, [r7, #8]
 8003bc2:	6978      	ldr	r0, [r7, #20]
 8003bc4:	f7ff ff90 	bl	8003ae8 <NVIC_EncodePriority>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bce:	4611      	mov	r1, r2
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	f7ff ff5f 	bl	8003a94 <__NVIC_SetPriority>
}
 8003bd6:	bf00      	nop
 8003bd8:	3718      	adds	r7, #24
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}

08003bde <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bde:	b580      	push	{r7, lr}
 8003be0:	b082      	sub	sp, #8
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	4603      	mov	r3, r0
 8003be6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003be8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bec:	4618      	mov	r0, r3
 8003bee:	f7ff ff35 	bl	8003a5c <__NVIC_EnableIRQ>
}
 8003bf2:	bf00      	nop
 8003bf4:	3708      	adds	r7, #8
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}

08003bfa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003bfa:	b580      	push	{r7, lr}
 8003bfc:	b082      	sub	sp, #8
 8003bfe:	af00      	add	r7, sp, #0
 8003c00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f7ff ffa2 	bl	8003b4c <SysTick_Config>
 8003c08:	4603      	mov	r3, r0
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3708      	adds	r7, #8
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}
	...

08003c14 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b08b      	sub	sp, #44	; 0x2c
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003c22:	2300      	movs	r3, #0
 8003c24:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c26:	e127      	b.n	8003e78 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003c28:	2201      	movs	r2, #1
 8003c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c30:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	69fa      	ldr	r2, [r7, #28]
 8003c38:	4013      	ands	r3, r2
 8003c3a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003c3c:	69ba      	ldr	r2, [r7, #24]
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	429a      	cmp	r2, r3
 8003c42:	f040 8116 	bne.w	8003e72 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	2b12      	cmp	r3, #18
 8003c4c:	d034      	beq.n	8003cb8 <HAL_GPIO_Init+0xa4>
 8003c4e:	2b12      	cmp	r3, #18
 8003c50:	d80d      	bhi.n	8003c6e <HAL_GPIO_Init+0x5a>
 8003c52:	2b02      	cmp	r3, #2
 8003c54:	d02b      	beq.n	8003cae <HAL_GPIO_Init+0x9a>
 8003c56:	2b02      	cmp	r3, #2
 8003c58:	d804      	bhi.n	8003c64 <HAL_GPIO_Init+0x50>
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d031      	beq.n	8003cc2 <HAL_GPIO_Init+0xae>
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d01c      	beq.n	8003c9c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003c62:	e048      	b.n	8003cf6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003c64:	2b03      	cmp	r3, #3
 8003c66:	d043      	beq.n	8003cf0 <HAL_GPIO_Init+0xdc>
 8003c68:	2b11      	cmp	r3, #17
 8003c6a:	d01b      	beq.n	8003ca4 <HAL_GPIO_Init+0x90>
          break;
 8003c6c:	e043      	b.n	8003cf6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003c6e:	4a89      	ldr	r2, [pc, #548]	; (8003e94 <HAL_GPIO_Init+0x280>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d026      	beq.n	8003cc2 <HAL_GPIO_Init+0xae>
 8003c74:	4a87      	ldr	r2, [pc, #540]	; (8003e94 <HAL_GPIO_Init+0x280>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d806      	bhi.n	8003c88 <HAL_GPIO_Init+0x74>
 8003c7a:	4a87      	ldr	r2, [pc, #540]	; (8003e98 <HAL_GPIO_Init+0x284>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d020      	beq.n	8003cc2 <HAL_GPIO_Init+0xae>
 8003c80:	4a86      	ldr	r2, [pc, #536]	; (8003e9c <HAL_GPIO_Init+0x288>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d01d      	beq.n	8003cc2 <HAL_GPIO_Init+0xae>
          break;
 8003c86:	e036      	b.n	8003cf6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003c88:	4a85      	ldr	r2, [pc, #532]	; (8003ea0 <HAL_GPIO_Init+0x28c>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d019      	beq.n	8003cc2 <HAL_GPIO_Init+0xae>
 8003c8e:	4a85      	ldr	r2, [pc, #532]	; (8003ea4 <HAL_GPIO_Init+0x290>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d016      	beq.n	8003cc2 <HAL_GPIO_Init+0xae>
 8003c94:	4a84      	ldr	r2, [pc, #528]	; (8003ea8 <HAL_GPIO_Init+0x294>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d013      	beq.n	8003cc2 <HAL_GPIO_Init+0xae>
          break;
 8003c9a:	e02c      	b.n	8003cf6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	68db      	ldr	r3, [r3, #12]
 8003ca0:	623b      	str	r3, [r7, #32]
          break;
 8003ca2:	e028      	b.n	8003cf6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	3304      	adds	r3, #4
 8003caa:	623b      	str	r3, [r7, #32]
          break;
 8003cac:	e023      	b.n	8003cf6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	3308      	adds	r3, #8
 8003cb4:	623b      	str	r3, [r7, #32]
          break;
 8003cb6:	e01e      	b.n	8003cf6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	68db      	ldr	r3, [r3, #12]
 8003cbc:	330c      	adds	r3, #12
 8003cbe:	623b      	str	r3, [r7, #32]
          break;
 8003cc0:	e019      	b.n	8003cf6 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d102      	bne.n	8003cd0 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003cca:	2304      	movs	r3, #4
 8003ccc:	623b      	str	r3, [r7, #32]
          break;
 8003cce:	e012      	b.n	8003cf6 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d105      	bne.n	8003ce4 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003cd8:	2308      	movs	r3, #8
 8003cda:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	69fa      	ldr	r2, [r7, #28]
 8003ce0:	611a      	str	r2, [r3, #16]
          break;
 8003ce2:	e008      	b.n	8003cf6 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003ce4:	2308      	movs	r3, #8
 8003ce6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	69fa      	ldr	r2, [r7, #28]
 8003cec:	615a      	str	r2, [r3, #20]
          break;
 8003cee:	e002      	b.n	8003cf6 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	623b      	str	r3, [r7, #32]
          break;
 8003cf4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003cf6:	69bb      	ldr	r3, [r7, #24]
 8003cf8:	2bff      	cmp	r3, #255	; 0xff
 8003cfa:	d801      	bhi.n	8003d00 <HAL_GPIO_Init+0xec>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	e001      	b.n	8003d04 <HAL_GPIO_Init+0xf0>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	3304      	adds	r3, #4
 8003d04:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	2bff      	cmp	r3, #255	; 0xff
 8003d0a:	d802      	bhi.n	8003d12 <HAL_GPIO_Init+0xfe>
 8003d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d0e:	009b      	lsls	r3, r3, #2
 8003d10:	e002      	b.n	8003d18 <HAL_GPIO_Init+0x104>
 8003d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d14:	3b08      	subs	r3, #8
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	210f      	movs	r1, #15
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	fa01 f303 	lsl.w	r3, r1, r3
 8003d26:	43db      	mvns	r3, r3
 8003d28:	401a      	ands	r2, r3
 8003d2a:	6a39      	ldr	r1, [r7, #32]
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	fa01 f303 	lsl.w	r3, r1, r3
 8003d32:	431a      	orrs	r2, r3
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	f000 8096 	beq.w	8003e72 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003d46:	4b59      	ldr	r3, [pc, #356]	; (8003eac <HAL_GPIO_Init+0x298>)
 8003d48:	699b      	ldr	r3, [r3, #24]
 8003d4a:	4a58      	ldr	r2, [pc, #352]	; (8003eac <HAL_GPIO_Init+0x298>)
 8003d4c:	f043 0301 	orr.w	r3, r3, #1
 8003d50:	6193      	str	r3, [r2, #24]
 8003d52:	4b56      	ldr	r3, [pc, #344]	; (8003eac <HAL_GPIO_Init+0x298>)
 8003d54:	699b      	ldr	r3, [r3, #24]
 8003d56:	f003 0301 	and.w	r3, r3, #1
 8003d5a:	60bb      	str	r3, [r7, #8]
 8003d5c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003d5e:	4a54      	ldr	r2, [pc, #336]	; (8003eb0 <HAL_GPIO_Init+0x29c>)
 8003d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d62:	089b      	lsrs	r3, r3, #2
 8003d64:	3302      	adds	r3, #2
 8003d66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d6a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d6e:	f003 0303 	and.w	r3, r3, #3
 8003d72:	009b      	lsls	r3, r3, #2
 8003d74:	220f      	movs	r2, #15
 8003d76:	fa02 f303 	lsl.w	r3, r2, r3
 8003d7a:	43db      	mvns	r3, r3
 8003d7c:	68fa      	ldr	r2, [r7, #12]
 8003d7e:	4013      	ands	r3, r2
 8003d80:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	4a4b      	ldr	r2, [pc, #300]	; (8003eb4 <HAL_GPIO_Init+0x2a0>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d013      	beq.n	8003db2 <HAL_GPIO_Init+0x19e>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	4a4a      	ldr	r2, [pc, #296]	; (8003eb8 <HAL_GPIO_Init+0x2a4>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d00d      	beq.n	8003dae <HAL_GPIO_Init+0x19a>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4a49      	ldr	r2, [pc, #292]	; (8003ebc <HAL_GPIO_Init+0x2a8>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d007      	beq.n	8003daa <HAL_GPIO_Init+0x196>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	4a48      	ldr	r2, [pc, #288]	; (8003ec0 <HAL_GPIO_Init+0x2ac>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d101      	bne.n	8003da6 <HAL_GPIO_Init+0x192>
 8003da2:	2303      	movs	r3, #3
 8003da4:	e006      	b.n	8003db4 <HAL_GPIO_Init+0x1a0>
 8003da6:	2304      	movs	r3, #4
 8003da8:	e004      	b.n	8003db4 <HAL_GPIO_Init+0x1a0>
 8003daa:	2302      	movs	r3, #2
 8003dac:	e002      	b.n	8003db4 <HAL_GPIO_Init+0x1a0>
 8003dae:	2301      	movs	r3, #1
 8003db0:	e000      	b.n	8003db4 <HAL_GPIO_Init+0x1a0>
 8003db2:	2300      	movs	r3, #0
 8003db4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003db6:	f002 0203 	and.w	r2, r2, #3
 8003dba:	0092      	lsls	r2, r2, #2
 8003dbc:	4093      	lsls	r3, r2
 8003dbe:	68fa      	ldr	r2, [r7, #12]
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003dc4:	493a      	ldr	r1, [pc, #232]	; (8003eb0 <HAL_GPIO_Init+0x29c>)
 8003dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc8:	089b      	lsrs	r3, r3, #2
 8003dca:	3302      	adds	r3, #2
 8003dcc:	68fa      	ldr	r2, [r7, #12]
 8003dce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d006      	beq.n	8003dec <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003dde:	4b39      	ldr	r3, [pc, #228]	; (8003ec4 <HAL_GPIO_Init+0x2b0>)
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	4938      	ldr	r1, [pc, #224]	; (8003ec4 <HAL_GPIO_Init+0x2b0>)
 8003de4:	69bb      	ldr	r3, [r7, #24]
 8003de6:	4313      	orrs	r3, r2
 8003de8:	600b      	str	r3, [r1, #0]
 8003dea:	e006      	b.n	8003dfa <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003dec:	4b35      	ldr	r3, [pc, #212]	; (8003ec4 <HAL_GPIO_Init+0x2b0>)
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	69bb      	ldr	r3, [r7, #24]
 8003df2:	43db      	mvns	r3, r3
 8003df4:	4933      	ldr	r1, [pc, #204]	; (8003ec4 <HAL_GPIO_Init+0x2b0>)
 8003df6:	4013      	ands	r3, r2
 8003df8:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d006      	beq.n	8003e14 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003e06:	4b2f      	ldr	r3, [pc, #188]	; (8003ec4 <HAL_GPIO_Init+0x2b0>)
 8003e08:	685a      	ldr	r2, [r3, #4]
 8003e0a:	492e      	ldr	r1, [pc, #184]	; (8003ec4 <HAL_GPIO_Init+0x2b0>)
 8003e0c:	69bb      	ldr	r3, [r7, #24]
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	604b      	str	r3, [r1, #4]
 8003e12:	e006      	b.n	8003e22 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003e14:	4b2b      	ldr	r3, [pc, #172]	; (8003ec4 <HAL_GPIO_Init+0x2b0>)
 8003e16:	685a      	ldr	r2, [r3, #4]
 8003e18:	69bb      	ldr	r3, [r7, #24]
 8003e1a:	43db      	mvns	r3, r3
 8003e1c:	4929      	ldr	r1, [pc, #164]	; (8003ec4 <HAL_GPIO_Init+0x2b0>)
 8003e1e:	4013      	ands	r3, r2
 8003e20:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d006      	beq.n	8003e3c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003e2e:	4b25      	ldr	r3, [pc, #148]	; (8003ec4 <HAL_GPIO_Init+0x2b0>)
 8003e30:	689a      	ldr	r2, [r3, #8]
 8003e32:	4924      	ldr	r1, [pc, #144]	; (8003ec4 <HAL_GPIO_Init+0x2b0>)
 8003e34:	69bb      	ldr	r3, [r7, #24]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	608b      	str	r3, [r1, #8]
 8003e3a:	e006      	b.n	8003e4a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003e3c:	4b21      	ldr	r3, [pc, #132]	; (8003ec4 <HAL_GPIO_Init+0x2b0>)
 8003e3e:	689a      	ldr	r2, [r3, #8]
 8003e40:	69bb      	ldr	r3, [r7, #24]
 8003e42:	43db      	mvns	r3, r3
 8003e44:	491f      	ldr	r1, [pc, #124]	; (8003ec4 <HAL_GPIO_Init+0x2b0>)
 8003e46:	4013      	ands	r3, r2
 8003e48:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d006      	beq.n	8003e64 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003e56:	4b1b      	ldr	r3, [pc, #108]	; (8003ec4 <HAL_GPIO_Init+0x2b0>)
 8003e58:	68da      	ldr	r2, [r3, #12]
 8003e5a:	491a      	ldr	r1, [pc, #104]	; (8003ec4 <HAL_GPIO_Init+0x2b0>)
 8003e5c:	69bb      	ldr	r3, [r7, #24]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	60cb      	str	r3, [r1, #12]
 8003e62:	e006      	b.n	8003e72 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003e64:	4b17      	ldr	r3, [pc, #92]	; (8003ec4 <HAL_GPIO_Init+0x2b0>)
 8003e66:	68da      	ldr	r2, [r3, #12]
 8003e68:	69bb      	ldr	r3, [r7, #24]
 8003e6a:	43db      	mvns	r3, r3
 8003e6c:	4915      	ldr	r1, [pc, #84]	; (8003ec4 <HAL_GPIO_Init+0x2b0>)
 8003e6e:	4013      	ands	r3, r2
 8003e70:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e74:	3301      	adds	r3, #1
 8003e76:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e7e:	fa22 f303 	lsr.w	r3, r2, r3
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	f47f aed0 	bne.w	8003c28 <HAL_GPIO_Init+0x14>
  }
}
 8003e88:	bf00      	nop
 8003e8a:	372c      	adds	r7, #44	; 0x2c
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bc80      	pop	{r7}
 8003e90:	4770      	bx	lr
 8003e92:	bf00      	nop
 8003e94:	10210000 	.word	0x10210000
 8003e98:	10110000 	.word	0x10110000
 8003e9c:	10120000 	.word	0x10120000
 8003ea0:	10310000 	.word	0x10310000
 8003ea4:	10320000 	.word	0x10320000
 8003ea8:	10220000 	.word	0x10220000
 8003eac:	40021000 	.word	0x40021000
 8003eb0:	40010000 	.word	0x40010000
 8003eb4:	40010800 	.word	0x40010800
 8003eb8:	40010c00 	.word	0x40010c00
 8003ebc:	40011000 	.word	0x40011000
 8003ec0:	40011400 	.word	0x40011400
 8003ec4:	40010400 	.word	0x40010400

08003ec8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b085      	sub	sp, #20
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
 8003ed0:	460b      	mov	r3, r1
 8003ed2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	689a      	ldr	r2, [r3, #8]
 8003ed8:	887b      	ldrh	r3, [r7, #2]
 8003eda:	4013      	ands	r3, r2
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d002      	beq.n	8003ee6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	73fb      	strb	r3, [r7, #15]
 8003ee4:	e001      	b.n	8003eea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003eea:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	3714      	adds	r7, #20
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bc80      	pop	{r7}
 8003ef4:	4770      	bx	lr

08003ef6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ef6:	b480      	push	{r7}
 8003ef8:	b083      	sub	sp, #12
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	6078      	str	r0, [r7, #4]
 8003efe:	460b      	mov	r3, r1
 8003f00:	807b      	strh	r3, [r7, #2]
 8003f02:	4613      	mov	r3, r2
 8003f04:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f06:	787b      	ldrb	r3, [r7, #1]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d003      	beq.n	8003f14 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f0c:	887a      	ldrh	r2, [r7, #2]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003f12:	e003      	b.n	8003f1c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003f14:	887b      	ldrh	r3, [r7, #2]
 8003f16:	041a      	lsls	r2, r3, #16
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	611a      	str	r2, [r3, #16]
}
 8003f1c:	bf00      	nop
 8003f1e:	370c      	adds	r7, #12
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bc80      	pop	{r7}
 8003f24:	4770      	bx	lr
	...

08003f28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b084      	sub	sp, #16
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d101      	bne.n	8003f3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e10f      	b.n	800415a <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d106      	bne.n	8003f54 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f7ff faee 	bl	8003530 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2224      	movs	r2, #36	; 0x24
 8003f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f022 0201 	bic.w	r2, r2, #1
 8003f6a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003f6c:	f002 f8ce 	bl	800610c <HAL_RCC_GetPCLK1Freq>
 8003f70:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	4a7b      	ldr	r2, [pc, #492]	; (8004164 <HAL_I2C_Init+0x23c>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d807      	bhi.n	8003f8c <HAL_I2C_Init+0x64>
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	4a7a      	ldr	r2, [pc, #488]	; (8004168 <HAL_I2C_Init+0x240>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	bf94      	ite	ls
 8003f84:	2301      	movls	r3, #1
 8003f86:	2300      	movhi	r3, #0
 8003f88:	b2db      	uxtb	r3, r3
 8003f8a:	e006      	b.n	8003f9a <HAL_I2C_Init+0x72>
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	4a77      	ldr	r2, [pc, #476]	; (800416c <HAL_I2C_Init+0x244>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	bf94      	ite	ls
 8003f94:	2301      	movls	r3, #1
 8003f96:	2300      	movhi	r3, #0
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d001      	beq.n	8003fa2 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e0db      	b.n	800415a <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	4a72      	ldr	r2, [pc, #456]	; (8004170 <HAL_I2C_Init+0x248>)
 8003fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8003faa:	0c9b      	lsrs	r3, r3, #18
 8003fac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	68ba      	ldr	r2, [r7, #8]
 8003fbe:	430a      	orrs	r2, r1
 8003fc0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	6a1b      	ldr	r3, [r3, #32]
 8003fc8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	4a64      	ldr	r2, [pc, #400]	; (8004164 <HAL_I2C_Init+0x23c>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d802      	bhi.n	8003fdc <HAL_I2C_Init+0xb4>
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	3301      	adds	r3, #1
 8003fda:	e009      	b.n	8003ff0 <HAL_I2C_Init+0xc8>
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003fe2:	fb02 f303 	mul.w	r3, r2, r3
 8003fe6:	4a63      	ldr	r2, [pc, #396]	; (8004174 <HAL_I2C_Init+0x24c>)
 8003fe8:	fba2 2303 	umull	r2, r3, r2, r3
 8003fec:	099b      	lsrs	r3, r3, #6
 8003fee:	3301      	adds	r3, #1
 8003ff0:	687a      	ldr	r2, [r7, #4]
 8003ff2:	6812      	ldr	r2, [r2, #0]
 8003ff4:	430b      	orrs	r3, r1
 8003ff6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	69db      	ldr	r3, [r3, #28]
 8003ffe:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004002:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	4956      	ldr	r1, [pc, #344]	; (8004164 <HAL_I2C_Init+0x23c>)
 800400c:	428b      	cmp	r3, r1
 800400e:	d80d      	bhi.n	800402c <HAL_I2C_Init+0x104>
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	1e59      	subs	r1, r3, #1
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	005b      	lsls	r3, r3, #1
 800401a:	fbb1 f3f3 	udiv	r3, r1, r3
 800401e:	3301      	adds	r3, #1
 8004020:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004024:	2b04      	cmp	r3, #4
 8004026:	bf38      	it	cc
 8004028:	2304      	movcc	r3, #4
 800402a:	e04f      	b.n	80040cc <HAL_I2C_Init+0x1a4>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d111      	bne.n	8004058 <HAL_I2C_Init+0x130>
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	1e58      	subs	r0, r3, #1
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6859      	ldr	r1, [r3, #4]
 800403c:	460b      	mov	r3, r1
 800403e:	005b      	lsls	r3, r3, #1
 8004040:	440b      	add	r3, r1
 8004042:	fbb0 f3f3 	udiv	r3, r0, r3
 8004046:	3301      	adds	r3, #1
 8004048:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800404c:	2b00      	cmp	r3, #0
 800404e:	bf0c      	ite	eq
 8004050:	2301      	moveq	r3, #1
 8004052:	2300      	movne	r3, #0
 8004054:	b2db      	uxtb	r3, r3
 8004056:	e012      	b.n	800407e <HAL_I2C_Init+0x156>
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	1e58      	subs	r0, r3, #1
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6859      	ldr	r1, [r3, #4]
 8004060:	460b      	mov	r3, r1
 8004062:	009b      	lsls	r3, r3, #2
 8004064:	440b      	add	r3, r1
 8004066:	0099      	lsls	r1, r3, #2
 8004068:	440b      	add	r3, r1
 800406a:	fbb0 f3f3 	udiv	r3, r0, r3
 800406e:	3301      	adds	r3, #1
 8004070:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004074:	2b00      	cmp	r3, #0
 8004076:	bf0c      	ite	eq
 8004078:	2301      	moveq	r3, #1
 800407a:	2300      	movne	r3, #0
 800407c:	b2db      	uxtb	r3, r3
 800407e:	2b00      	cmp	r3, #0
 8004080:	d001      	beq.n	8004086 <HAL_I2C_Init+0x15e>
 8004082:	2301      	movs	r3, #1
 8004084:	e022      	b.n	80040cc <HAL_I2C_Init+0x1a4>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d10e      	bne.n	80040ac <HAL_I2C_Init+0x184>
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	1e58      	subs	r0, r3, #1
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6859      	ldr	r1, [r3, #4]
 8004096:	460b      	mov	r3, r1
 8004098:	005b      	lsls	r3, r3, #1
 800409a:	440b      	add	r3, r1
 800409c:	fbb0 f3f3 	udiv	r3, r0, r3
 80040a0:	3301      	adds	r3, #1
 80040a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040aa:	e00f      	b.n	80040cc <HAL_I2C_Init+0x1a4>
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	1e58      	subs	r0, r3, #1
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6859      	ldr	r1, [r3, #4]
 80040b4:	460b      	mov	r3, r1
 80040b6:	009b      	lsls	r3, r3, #2
 80040b8:	440b      	add	r3, r1
 80040ba:	0099      	lsls	r1, r3, #2
 80040bc:	440b      	add	r3, r1
 80040be:	fbb0 f3f3 	udiv	r3, r0, r3
 80040c2:	3301      	adds	r3, #1
 80040c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040c8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80040cc:	6879      	ldr	r1, [r7, #4]
 80040ce:	6809      	ldr	r1, [r1, #0]
 80040d0:	4313      	orrs	r3, r2
 80040d2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	69da      	ldr	r2, [r3, #28]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6a1b      	ldr	r3, [r3, #32]
 80040e6:	431a      	orrs	r2, r3
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	430a      	orrs	r2, r1
 80040ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80040fa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80040fe:	687a      	ldr	r2, [r7, #4]
 8004100:	6911      	ldr	r1, [r2, #16]
 8004102:	687a      	ldr	r2, [r7, #4]
 8004104:	68d2      	ldr	r2, [r2, #12]
 8004106:	4311      	orrs	r1, r2
 8004108:	687a      	ldr	r2, [r7, #4]
 800410a:	6812      	ldr	r2, [r2, #0]
 800410c:	430b      	orrs	r3, r1
 800410e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	68db      	ldr	r3, [r3, #12]
 8004116:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	695a      	ldr	r2, [r3, #20]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	699b      	ldr	r3, [r3, #24]
 8004122:	431a      	orrs	r2, r3
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	430a      	orrs	r2, r1
 800412a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f042 0201 	orr.w	r2, r2, #1
 800413a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2200      	movs	r2, #0
 8004140:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2220      	movs	r2, #32
 8004146:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2200      	movs	r2, #0
 8004154:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004158:	2300      	movs	r3, #0
}
 800415a:	4618      	mov	r0, r3
 800415c:	3710      	adds	r7, #16
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}
 8004162:	bf00      	nop
 8004164:	000186a0 	.word	0x000186a0
 8004168:	001e847f 	.word	0x001e847f
 800416c:	003d08ff 	.word	0x003d08ff
 8004170:	431bde83 	.word	0x431bde83
 8004174:	10624dd3 	.word	0x10624dd3

08004178 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b088      	sub	sp, #32
 800417c:	af02      	add	r7, sp, #8
 800417e:	60f8      	str	r0, [r7, #12]
 8004180:	607a      	str	r2, [r7, #4]
 8004182:	461a      	mov	r2, r3
 8004184:	460b      	mov	r3, r1
 8004186:	817b      	strh	r3, [r7, #10]
 8004188:	4613      	mov	r3, r2
 800418a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800418c:	f7ff fbec 	bl	8003968 <HAL_GetTick>
 8004190:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004198:	b2db      	uxtb	r3, r3
 800419a:	2b20      	cmp	r3, #32
 800419c:	f040 80e0 	bne.w	8004360 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	9300      	str	r3, [sp, #0]
 80041a4:	2319      	movs	r3, #25
 80041a6:	2201      	movs	r2, #1
 80041a8:	4970      	ldr	r1, [pc, #448]	; (800436c <HAL_I2C_Master_Transmit+0x1f4>)
 80041aa:	68f8      	ldr	r0, [r7, #12]
 80041ac:	f001 f8c6 	bl	800533c <I2C_WaitOnFlagUntilTimeout>
 80041b0:	4603      	mov	r3, r0
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d001      	beq.n	80041ba <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80041b6:	2302      	movs	r3, #2
 80041b8:	e0d3      	b.n	8004362 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d101      	bne.n	80041c8 <HAL_I2C_Master_Transmit+0x50>
 80041c4:	2302      	movs	r3, #2
 80041c6:	e0cc      	b.n	8004362 <HAL_I2C_Master_Transmit+0x1ea>
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2201      	movs	r2, #1
 80041cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 0301 	and.w	r3, r3, #1
 80041da:	2b01      	cmp	r3, #1
 80041dc:	d007      	beq.n	80041ee <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f042 0201 	orr.w	r2, r2, #1
 80041ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80041fc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	2221      	movs	r2, #33	; 0x21
 8004202:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2210      	movs	r2, #16
 800420a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2200      	movs	r2, #0
 8004212:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	893a      	ldrh	r2, [r7, #8]
 800421e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004224:	b29a      	uxth	r2, r3
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	4a50      	ldr	r2, [pc, #320]	; (8004370 <HAL_I2C_Master_Transmit+0x1f8>)
 800422e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004230:	8979      	ldrh	r1, [r7, #10]
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	6a3a      	ldr	r2, [r7, #32]
 8004236:	68f8      	ldr	r0, [r7, #12]
 8004238:	f000 fdfa 	bl	8004e30 <I2C_MasterRequestWrite>
 800423c:	4603      	mov	r3, r0
 800423e:	2b00      	cmp	r3, #0
 8004240:	d001      	beq.n	8004246 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	e08d      	b.n	8004362 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004246:	2300      	movs	r3, #0
 8004248:	613b      	str	r3, [r7, #16]
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	695b      	ldr	r3, [r3, #20]
 8004250:	613b      	str	r3, [r7, #16]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	699b      	ldr	r3, [r3, #24]
 8004258:	613b      	str	r3, [r7, #16]
 800425a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800425c:	e066      	b.n	800432c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800425e:	697a      	ldr	r2, [r7, #20]
 8004260:	6a39      	ldr	r1, [r7, #32]
 8004262:	68f8      	ldr	r0, [r7, #12]
 8004264:	f001 f940 	bl	80054e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004268:	4603      	mov	r3, r0
 800426a:	2b00      	cmp	r3, #0
 800426c:	d00d      	beq.n	800428a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004272:	2b04      	cmp	r3, #4
 8004274:	d107      	bne.n	8004286 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	681a      	ldr	r2, [r3, #0]
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004284:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	e06b      	b.n	8004362 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800428e:	781a      	ldrb	r2, [r3, #0]
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800429a:	1c5a      	adds	r2, r3, #1
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042a4:	b29b      	uxth	r3, r3
 80042a6:	3b01      	subs	r3, #1
 80042a8:	b29a      	uxth	r2, r3
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042b2:	3b01      	subs	r3, #1
 80042b4:	b29a      	uxth	r2, r3
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	695b      	ldr	r3, [r3, #20]
 80042c0:	f003 0304 	and.w	r3, r3, #4
 80042c4:	2b04      	cmp	r3, #4
 80042c6:	d11b      	bne.n	8004300 <HAL_I2C_Master_Transmit+0x188>
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d017      	beq.n	8004300 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d4:	781a      	ldrb	r2, [r3, #0]
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e0:	1c5a      	adds	r2, r3, #1
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042ea:	b29b      	uxth	r3, r3
 80042ec:	3b01      	subs	r3, #1
 80042ee:	b29a      	uxth	r2, r3
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042f8:	3b01      	subs	r3, #1
 80042fa:	b29a      	uxth	r2, r3
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004300:	697a      	ldr	r2, [r7, #20]
 8004302:	6a39      	ldr	r1, [r7, #32]
 8004304:	68f8      	ldr	r0, [r7, #12]
 8004306:	f001 f930 	bl	800556a <I2C_WaitOnBTFFlagUntilTimeout>
 800430a:	4603      	mov	r3, r0
 800430c:	2b00      	cmp	r3, #0
 800430e:	d00d      	beq.n	800432c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004314:	2b04      	cmp	r3, #4
 8004316:	d107      	bne.n	8004328 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004326:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	e01a      	b.n	8004362 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004330:	2b00      	cmp	r3, #0
 8004332:	d194      	bne.n	800425e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004342:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2220      	movs	r2, #32
 8004348:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2200      	movs	r2, #0
 8004350:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2200      	movs	r2, #0
 8004358:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800435c:	2300      	movs	r3, #0
 800435e:	e000      	b.n	8004362 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004360:	2302      	movs	r3, #2
  }
}
 8004362:	4618      	mov	r0, r3
 8004364:	3718      	adds	r7, #24
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	00100002 	.word	0x00100002
 8004370:	ffff0000 	.word	0xffff0000

08004374 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b08c      	sub	sp, #48	; 0x30
 8004378:	af02      	add	r7, sp, #8
 800437a:	60f8      	str	r0, [r7, #12]
 800437c:	607a      	str	r2, [r7, #4]
 800437e:	461a      	mov	r2, r3
 8004380:	460b      	mov	r3, r1
 8004382:	817b      	strh	r3, [r7, #10]
 8004384:	4613      	mov	r3, r2
 8004386:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004388:	f7ff faee 	bl	8003968 <HAL_GetTick>
 800438c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004394:	b2db      	uxtb	r3, r3
 8004396:	2b20      	cmp	r3, #32
 8004398:	f040 8213 	bne.w	80047c2 <HAL_I2C_Master_Receive+0x44e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800439c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800439e:	9300      	str	r3, [sp, #0]
 80043a0:	2319      	movs	r3, #25
 80043a2:	2201      	movs	r2, #1
 80043a4:	497e      	ldr	r1, [pc, #504]	; (80045a0 <HAL_I2C_Master_Receive+0x22c>)
 80043a6:	68f8      	ldr	r0, [r7, #12]
 80043a8:	f000 ffc8 	bl	800533c <I2C_WaitOnFlagUntilTimeout>
 80043ac:	4603      	mov	r3, r0
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d001      	beq.n	80043b6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80043b2:	2302      	movs	r3, #2
 80043b4:	e206      	b.n	80047c4 <HAL_I2C_Master_Receive+0x450>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d101      	bne.n	80043c4 <HAL_I2C_Master_Receive+0x50>
 80043c0:	2302      	movs	r3, #2
 80043c2:	e1ff      	b.n	80047c4 <HAL_I2C_Master_Receive+0x450>
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 0301 	and.w	r3, r3, #1
 80043d6:	2b01      	cmp	r3, #1
 80043d8:	d007      	beq.n	80043ea <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f042 0201 	orr.w	r2, r2, #1
 80043e8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80043f8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2222      	movs	r2, #34	; 0x22
 80043fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2210      	movs	r2, #16
 8004406:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2200      	movs	r2, #0
 800440e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	687a      	ldr	r2, [r7, #4]
 8004414:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	893a      	ldrh	r2, [r7, #8]
 800441a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004420:	b29a      	uxth	r2, r3
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	4a5e      	ldr	r2, [pc, #376]	; (80045a4 <HAL_I2C_Master_Receive+0x230>)
 800442a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800442c:	8979      	ldrh	r1, [r7, #10]
 800442e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004430:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004432:	68f8      	ldr	r0, [r7, #12]
 8004434:	f000 fd72 	bl	8004f1c <I2C_MasterRequestRead>
 8004438:	4603      	mov	r3, r0
 800443a:	2b00      	cmp	r3, #0
 800443c:	d001      	beq.n	8004442 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	e1c0      	b.n	80047c4 <HAL_I2C_Master_Receive+0x450>
    }

    if (hi2c->XferSize == 0U)
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004446:	2b00      	cmp	r3, #0
 8004448:	d113      	bne.n	8004472 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800444a:	2300      	movs	r3, #0
 800444c:	623b      	str	r3, [r7, #32]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	695b      	ldr	r3, [r3, #20]
 8004454:	623b      	str	r3, [r7, #32]
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	699b      	ldr	r3, [r3, #24]
 800445c:	623b      	str	r3, [r7, #32]
 800445e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800446e:	601a      	str	r2, [r3, #0]
 8004470:	e194      	b.n	800479c <HAL_I2C_Master_Receive+0x428>
    }
    else if (hi2c->XferSize == 1U)
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004476:	2b01      	cmp	r3, #1
 8004478:	d11d      	bne.n	80044b6 <HAL_I2C_Master_Receive+0x142>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004488:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800448a:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800448c:	2300      	movs	r3, #0
 800448e:	61fb      	str	r3, [r7, #28]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	695b      	ldr	r3, [r3, #20]
 8004496:	61fb      	str	r3, [r7, #28]
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	699b      	ldr	r3, [r3, #24]
 800449e:	61fb      	str	r3, [r7, #28]
 80044a0:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044b0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80044b2:	b662      	cpsie	i
 80044b4:	e172      	b.n	800479c <HAL_I2C_Master_Receive+0x428>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044ba:	2b02      	cmp	r3, #2
 80044bc:	d11d      	bne.n	80044fa <HAL_I2C_Master_Receive+0x186>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80044cc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80044ce:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044d0:	2300      	movs	r3, #0
 80044d2:	61bb      	str	r3, [r7, #24]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	695b      	ldr	r3, [r3, #20]
 80044da:	61bb      	str	r3, [r7, #24]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	699b      	ldr	r3, [r3, #24]
 80044e2:	61bb      	str	r3, [r7, #24]
 80044e4:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044f4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80044f6:	b662      	cpsie	i
 80044f8:	e150      	b.n	800479c <HAL_I2C_Master_Receive+0x428>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004508:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800450a:	2300      	movs	r3, #0
 800450c:	617b      	str	r3, [r7, #20]
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	695b      	ldr	r3, [r3, #20]
 8004514:	617b      	str	r3, [r7, #20]
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	699b      	ldr	r3, [r3, #24]
 800451c:	617b      	str	r3, [r7, #20]
 800451e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004520:	e13c      	b.n	800479c <HAL_I2C_Master_Receive+0x428>
    {
      if (hi2c->XferSize <= 3U)
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004526:	2b03      	cmp	r3, #3
 8004528:	f200 80f5 	bhi.w	8004716 <HAL_I2C_Master_Receive+0x3a2>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004530:	2b01      	cmp	r3, #1
 8004532:	d123      	bne.n	800457c <HAL_I2C_Master_Receive+0x208>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004534:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004536:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004538:	68f8      	ldr	r0, [r7, #12]
 800453a:	f001 f857 	bl	80055ec <I2C_WaitOnRXNEFlagUntilTimeout>
 800453e:	4603      	mov	r3, r0
 8004540:	2b00      	cmp	r3, #0
 8004542:	d001      	beq.n	8004548 <HAL_I2C_Master_Receive+0x1d4>
          {
            return HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	e13d      	b.n	80047c4 <HAL_I2C_Master_Receive+0x450>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	691a      	ldr	r2, [r3, #16]
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004552:	b2d2      	uxtb	r2, r2
 8004554:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800455a:	1c5a      	adds	r2, r3, #1
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004564:	3b01      	subs	r3, #1
 8004566:	b29a      	uxth	r2, r3
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004570:	b29b      	uxth	r3, r3
 8004572:	3b01      	subs	r3, #1
 8004574:	b29a      	uxth	r2, r3
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	855a      	strh	r2, [r3, #42]	; 0x2a
 800457a:	e10f      	b.n	800479c <HAL_I2C_Master_Receive+0x428>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004580:	2b02      	cmp	r3, #2
 8004582:	d150      	bne.n	8004626 <HAL_I2C_Master_Receive+0x2b2>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004586:	9300      	str	r3, [sp, #0]
 8004588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800458a:	2200      	movs	r2, #0
 800458c:	4906      	ldr	r1, [pc, #24]	; (80045a8 <HAL_I2C_Master_Receive+0x234>)
 800458e:	68f8      	ldr	r0, [r7, #12]
 8004590:	f000 fed4 	bl	800533c <I2C_WaitOnFlagUntilTimeout>
 8004594:	4603      	mov	r3, r0
 8004596:	2b00      	cmp	r3, #0
 8004598:	d008      	beq.n	80045ac <HAL_I2C_Master_Receive+0x238>
          {
            return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e112      	b.n	80047c4 <HAL_I2C_Master_Receive+0x450>
 800459e:	bf00      	nop
 80045a0:	00100002 	.word	0x00100002
 80045a4:	ffff0000 	.word	0xffff0000
 80045a8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80045ac:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	681a      	ldr	r2, [r3, #0]
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045bc:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	691a      	ldr	r2, [r3, #16]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c8:	b2d2      	uxtb	r2, r2
 80045ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d0:	1c5a      	adds	r2, r3, #1
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045da:	3b01      	subs	r3, #1
 80045dc:	b29a      	uxth	r2, r3
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045e6:	b29b      	uxth	r3, r3
 80045e8:	3b01      	subs	r3, #1
 80045ea:	b29a      	uxth	r2, r3
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80045f0:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	691a      	ldr	r2, [r3, #16]
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045fc:	b2d2      	uxtb	r2, r2
 80045fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004604:	1c5a      	adds	r2, r3, #1
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800460e:	3b01      	subs	r3, #1
 8004610:	b29a      	uxth	r2, r3
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800461a:	b29b      	uxth	r3, r3
 800461c:	3b01      	subs	r3, #1
 800461e:	b29a      	uxth	r2, r3
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004624:	e0ba      	b.n	800479c <HAL_I2C_Master_Receive+0x428>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004628:	9300      	str	r3, [sp, #0]
 800462a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800462c:	2200      	movs	r2, #0
 800462e:	4967      	ldr	r1, [pc, #412]	; (80047cc <HAL_I2C_Master_Receive+0x458>)
 8004630:	68f8      	ldr	r0, [r7, #12]
 8004632:	f000 fe83 	bl	800533c <I2C_WaitOnFlagUntilTimeout>
 8004636:	4603      	mov	r3, r0
 8004638:	2b00      	cmp	r3, #0
 800463a:	d001      	beq.n	8004640 <HAL_I2C_Master_Receive+0x2cc>
          {
            return HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	e0c1      	b.n	80047c4 <HAL_I2C_Master_Receive+0x450>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800464e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004650:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	691a      	ldr	r2, [r3, #16]
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800465c:	b2d2      	uxtb	r2, r2
 800465e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004664:	1c5a      	adds	r2, r3, #1
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800466e:	3b01      	subs	r3, #1
 8004670:	b29a      	uxth	r2, r3
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800467a:	b29b      	uxth	r3, r3
 800467c:	3b01      	subs	r3, #1
 800467e:	b29a      	uxth	r2, r3
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004686:	9300      	str	r3, [sp, #0]
 8004688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800468a:	2200      	movs	r2, #0
 800468c:	494f      	ldr	r1, [pc, #316]	; (80047cc <HAL_I2C_Master_Receive+0x458>)
 800468e:	68f8      	ldr	r0, [r7, #12]
 8004690:	f000 fe54 	bl	800533c <I2C_WaitOnFlagUntilTimeout>
 8004694:	4603      	mov	r3, r0
 8004696:	2b00      	cmp	r3, #0
 8004698:	d001      	beq.n	800469e <HAL_I2C_Master_Receive+0x32a>
          {
            return HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	e092      	b.n	80047c4 <HAL_I2C_Master_Receive+0x450>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046ac:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	691a      	ldr	r2, [r3, #16]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046b8:	b2d2      	uxtb	r2, r2
 80046ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c0:	1c5a      	adds	r2, r3, #1
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046ca:	3b01      	subs	r3, #1
 80046cc:	b29a      	uxth	r2, r3
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046d6:	b29b      	uxth	r3, r3
 80046d8:	3b01      	subs	r3, #1
 80046da:	b29a      	uxth	r2, r3
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80046e0:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	691a      	ldr	r2, [r3, #16]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ec:	b2d2      	uxtb	r2, r2
 80046ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f4:	1c5a      	adds	r2, r3, #1
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046fe:	3b01      	subs	r3, #1
 8004700:	b29a      	uxth	r2, r3
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800470a:	b29b      	uxth	r3, r3
 800470c:	3b01      	subs	r3, #1
 800470e:	b29a      	uxth	r2, r3
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004714:	e042      	b.n	800479c <HAL_I2C_Master_Receive+0x428>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004716:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004718:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800471a:	68f8      	ldr	r0, [r7, #12]
 800471c:	f000 ff66 	bl	80055ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8004720:	4603      	mov	r3, r0
 8004722:	2b00      	cmp	r3, #0
 8004724:	d001      	beq.n	800472a <HAL_I2C_Master_Receive+0x3b6>
        {
          return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e04c      	b.n	80047c4 <HAL_I2C_Master_Receive+0x450>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	691a      	ldr	r2, [r3, #16]
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004734:	b2d2      	uxtb	r2, r2
 8004736:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800473c:	1c5a      	adds	r2, r3, #1
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004746:	3b01      	subs	r3, #1
 8004748:	b29a      	uxth	r2, r3
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004752:	b29b      	uxth	r3, r3
 8004754:	3b01      	subs	r3, #1
 8004756:	b29a      	uxth	r2, r3
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	695b      	ldr	r3, [r3, #20]
 8004762:	f003 0304 	and.w	r3, r3, #4
 8004766:	2b04      	cmp	r3, #4
 8004768:	d118      	bne.n	800479c <HAL_I2C_Master_Receive+0x428>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	691a      	ldr	r2, [r3, #16]
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004774:	b2d2      	uxtb	r2, r2
 8004776:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800477c:	1c5a      	adds	r2, r3, #1
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004786:	3b01      	subs	r3, #1
 8004788:	b29a      	uxth	r2, r3
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004792:	b29b      	uxth	r3, r3
 8004794:	3b01      	subs	r3, #1
 8004796:	b29a      	uxth	r2, r3
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	f47f aebe 	bne.w	8004522 <HAL_I2C_Master_Receive+0x1ae>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2220      	movs	r2, #32
 80047aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2200      	movs	r2, #0
 80047b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2200      	movs	r2, #0
 80047ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80047be:	2300      	movs	r3, #0
 80047c0:	e000      	b.n	80047c4 <HAL_I2C_Master_Receive+0x450>
  }
  else
  {
    return HAL_BUSY;
 80047c2:	2302      	movs	r3, #2
  }
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3728      	adds	r7, #40	; 0x28
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}
 80047cc:	00010004 	.word	0x00010004

080047d0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b088      	sub	sp, #32
 80047d4:	af02      	add	r7, sp, #8
 80047d6:	60f8      	str	r0, [r7, #12]
 80047d8:	4608      	mov	r0, r1
 80047da:	4611      	mov	r1, r2
 80047dc:	461a      	mov	r2, r3
 80047de:	4603      	mov	r3, r0
 80047e0:	817b      	strh	r3, [r7, #10]
 80047e2:	460b      	mov	r3, r1
 80047e4:	813b      	strh	r3, [r7, #8]
 80047e6:	4613      	mov	r3, r2
 80047e8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80047ea:	f7ff f8bd 	bl	8003968 <HAL_GetTick>
 80047ee:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047f6:	b2db      	uxtb	r3, r3
 80047f8:	2b20      	cmp	r3, #32
 80047fa:	f040 80d9 	bne.w	80049b0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	9300      	str	r3, [sp, #0]
 8004802:	2319      	movs	r3, #25
 8004804:	2201      	movs	r2, #1
 8004806:	496d      	ldr	r1, [pc, #436]	; (80049bc <HAL_I2C_Mem_Write+0x1ec>)
 8004808:	68f8      	ldr	r0, [r7, #12]
 800480a:	f000 fd97 	bl	800533c <I2C_WaitOnFlagUntilTimeout>
 800480e:	4603      	mov	r3, r0
 8004810:	2b00      	cmp	r3, #0
 8004812:	d001      	beq.n	8004818 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004814:	2302      	movs	r3, #2
 8004816:	e0cc      	b.n	80049b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800481e:	2b01      	cmp	r3, #1
 8004820:	d101      	bne.n	8004826 <HAL_I2C_Mem_Write+0x56>
 8004822:	2302      	movs	r3, #2
 8004824:	e0c5      	b.n	80049b2 <HAL_I2C_Mem_Write+0x1e2>
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2201      	movs	r2, #1
 800482a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 0301 	and.w	r3, r3, #1
 8004838:	2b01      	cmp	r3, #1
 800483a:	d007      	beq.n	800484c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	681a      	ldr	r2, [r3, #0]
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f042 0201 	orr.w	r2, r2, #1
 800484a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800485a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2221      	movs	r2, #33	; 0x21
 8004860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2240      	movs	r2, #64	; 0x40
 8004868:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	2200      	movs	r2, #0
 8004870:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	6a3a      	ldr	r2, [r7, #32]
 8004876:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800487c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004882:	b29a      	uxth	r2, r3
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	4a4d      	ldr	r2, [pc, #308]	; (80049c0 <HAL_I2C_Mem_Write+0x1f0>)
 800488c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800488e:	88f8      	ldrh	r0, [r7, #6]
 8004890:	893a      	ldrh	r2, [r7, #8]
 8004892:	8979      	ldrh	r1, [r7, #10]
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	9301      	str	r3, [sp, #4]
 8004898:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800489a:	9300      	str	r3, [sp, #0]
 800489c:	4603      	mov	r3, r0
 800489e:	68f8      	ldr	r0, [r7, #12]
 80048a0:	f000 fbf2 	bl	8005088 <I2C_RequestMemoryWrite>
 80048a4:	4603      	mov	r3, r0
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d052      	beq.n	8004950 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	e081      	b.n	80049b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048ae:	697a      	ldr	r2, [r7, #20]
 80048b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80048b2:	68f8      	ldr	r0, [r7, #12]
 80048b4:	f000 fe18 	bl	80054e8 <I2C_WaitOnTXEFlagUntilTimeout>
 80048b8:	4603      	mov	r3, r0
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d00d      	beq.n	80048da <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048c2:	2b04      	cmp	r3, #4
 80048c4:	d107      	bne.n	80048d6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	681a      	ldr	r2, [r3, #0]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048d4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80048d6:	2301      	movs	r3, #1
 80048d8:	e06b      	b.n	80049b2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048de:	781a      	ldrb	r2, [r3, #0]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ea:	1c5a      	adds	r2, r3, #1
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048f4:	3b01      	subs	r3, #1
 80048f6:	b29a      	uxth	r2, r3
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004900:	b29b      	uxth	r3, r3
 8004902:	3b01      	subs	r3, #1
 8004904:	b29a      	uxth	r2, r3
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	695b      	ldr	r3, [r3, #20]
 8004910:	f003 0304 	and.w	r3, r3, #4
 8004914:	2b04      	cmp	r3, #4
 8004916:	d11b      	bne.n	8004950 <HAL_I2C_Mem_Write+0x180>
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800491c:	2b00      	cmp	r3, #0
 800491e:	d017      	beq.n	8004950 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004924:	781a      	ldrb	r2, [r3, #0]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004930:	1c5a      	adds	r2, r3, #1
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800493a:	3b01      	subs	r3, #1
 800493c:	b29a      	uxth	r2, r3
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004946:	b29b      	uxth	r3, r3
 8004948:	3b01      	subs	r3, #1
 800494a:	b29a      	uxth	r2, r3
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004954:	2b00      	cmp	r3, #0
 8004956:	d1aa      	bne.n	80048ae <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004958:	697a      	ldr	r2, [r7, #20]
 800495a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800495c:	68f8      	ldr	r0, [r7, #12]
 800495e:	f000 fe04 	bl	800556a <I2C_WaitOnBTFFlagUntilTimeout>
 8004962:	4603      	mov	r3, r0
 8004964:	2b00      	cmp	r3, #0
 8004966:	d00d      	beq.n	8004984 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800496c:	2b04      	cmp	r3, #4
 800496e:	d107      	bne.n	8004980 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800497e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004980:	2301      	movs	r3, #1
 8004982:	e016      	b.n	80049b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004992:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2220      	movs	r2, #32
 8004998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2200      	movs	r2, #0
 80049a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2200      	movs	r2, #0
 80049a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80049ac:	2300      	movs	r3, #0
 80049ae:	e000      	b.n	80049b2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80049b0:	2302      	movs	r3, #2
  }
}
 80049b2:	4618      	mov	r0, r3
 80049b4:	3718      	adds	r7, #24
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bd80      	pop	{r7, pc}
 80049ba:	bf00      	nop
 80049bc:	00100002 	.word	0x00100002
 80049c0:	ffff0000 	.word	0xffff0000

080049c4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b08c      	sub	sp, #48	; 0x30
 80049c8:	af02      	add	r7, sp, #8
 80049ca:	60f8      	str	r0, [r7, #12]
 80049cc:	4608      	mov	r0, r1
 80049ce:	4611      	mov	r1, r2
 80049d0:	461a      	mov	r2, r3
 80049d2:	4603      	mov	r3, r0
 80049d4:	817b      	strh	r3, [r7, #10]
 80049d6:	460b      	mov	r3, r1
 80049d8:	813b      	strh	r3, [r7, #8]
 80049da:	4613      	mov	r3, r2
 80049dc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80049de:	f7fe ffc3 	bl	8003968 <HAL_GetTick>
 80049e2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049ea:	b2db      	uxtb	r3, r3
 80049ec:	2b20      	cmp	r3, #32
 80049ee:	f040 8218 	bne.w	8004e22 <HAL_I2C_Mem_Read+0x45e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80049f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f4:	9300      	str	r3, [sp, #0]
 80049f6:	2319      	movs	r3, #25
 80049f8:	2201      	movs	r2, #1
 80049fa:	4981      	ldr	r1, [pc, #516]	; (8004c00 <HAL_I2C_Mem_Read+0x23c>)
 80049fc:	68f8      	ldr	r0, [r7, #12]
 80049fe:	f000 fc9d 	bl	800533c <I2C_WaitOnFlagUntilTimeout>
 8004a02:	4603      	mov	r3, r0
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d001      	beq.n	8004a0c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004a08:	2302      	movs	r3, #2
 8004a0a:	e20b      	b.n	8004e24 <HAL_I2C_Mem_Read+0x460>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a12:	2b01      	cmp	r3, #1
 8004a14:	d101      	bne.n	8004a1a <HAL_I2C_Mem_Read+0x56>
 8004a16:	2302      	movs	r3, #2
 8004a18:	e204      	b.n	8004e24 <HAL_I2C_Mem_Read+0x460>
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f003 0301 	and.w	r3, r3, #1
 8004a2c:	2b01      	cmp	r3, #1
 8004a2e:	d007      	beq.n	8004a40 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f042 0201 	orr.w	r2, r2, #1
 8004a3e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a4e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	2222      	movs	r2, #34	; 0x22
 8004a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2240      	movs	r2, #64	; 0x40
 8004a5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2200      	movs	r2, #0
 8004a64:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a6a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004a70:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a76:	b29a      	uxth	r2, r3
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	4a61      	ldr	r2, [pc, #388]	; (8004c04 <HAL_I2C_Mem_Read+0x240>)
 8004a80:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004a82:	88f8      	ldrh	r0, [r7, #6]
 8004a84:	893a      	ldrh	r2, [r7, #8]
 8004a86:	8979      	ldrh	r1, [r7, #10]
 8004a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a8a:	9301      	str	r3, [sp, #4]
 8004a8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a8e:	9300      	str	r3, [sp, #0]
 8004a90:	4603      	mov	r3, r0
 8004a92:	68f8      	ldr	r0, [r7, #12]
 8004a94:	f000 fb82 	bl	800519c <I2C_RequestMemoryRead>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d001      	beq.n	8004aa2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e1c0      	b.n	8004e24 <HAL_I2C_Mem_Read+0x460>
    }

    if (hi2c->XferSize == 0U)
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d113      	bne.n	8004ad2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004aaa:	2300      	movs	r3, #0
 8004aac:	623b      	str	r3, [r7, #32]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	695b      	ldr	r3, [r3, #20]
 8004ab4:	623b      	str	r3, [r7, #32]
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	699b      	ldr	r3, [r3, #24]
 8004abc:	623b      	str	r3, [r7, #32]
 8004abe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681a      	ldr	r2, [r3, #0]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ace:	601a      	str	r2, [r3, #0]
 8004ad0:	e194      	b.n	8004dfc <HAL_I2C_Mem_Read+0x438>
    }
    else if (hi2c->XferSize == 1U)
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d11d      	bne.n	8004b16 <HAL_I2C_Mem_Read+0x152>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ae8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004aea:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004aec:	2300      	movs	r3, #0
 8004aee:	61fb      	str	r3, [r7, #28]
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	695b      	ldr	r3, [r3, #20]
 8004af6:	61fb      	str	r3, [r7, #28]
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	699b      	ldr	r3, [r3, #24]
 8004afe:	61fb      	str	r3, [r7, #28]
 8004b00:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	681a      	ldr	r2, [r3, #0]
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b10:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004b12:	b662      	cpsie	i
 8004b14:	e172      	b.n	8004dfc <HAL_I2C_Mem_Read+0x438>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b1a:	2b02      	cmp	r3, #2
 8004b1c:	d11d      	bne.n	8004b5a <HAL_I2C_Mem_Read+0x196>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	681a      	ldr	r2, [r3, #0]
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b2c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004b2e:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b30:	2300      	movs	r3, #0
 8004b32:	61bb      	str	r3, [r7, #24]
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	695b      	ldr	r3, [r3, #20]
 8004b3a:	61bb      	str	r3, [r7, #24]
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	699b      	ldr	r3, [r3, #24]
 8004b42:	61bb      	str	r3, [r7, #24]
 8004b44:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b54:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004b56:	b662      	cpsie	i
 8004b58:	e150      	b.n	8004dfc <HAL_I2C_Mem_Read+0x438>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	681a      	ldr	r2, [r3, #0]
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004b68:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	617b      	str	r3, [r7, #20]
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	695b      	ldr	r3, [r3, #20]
 8004b74:	617b      	str	r3, [r7, #20]
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	699b      	ldr	r3, [r3, #24]
 8004b7c:	617b      	str	r3, [r7, #20]
 8004b7e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004b80:	e13c      	b.n	8004dfc <HAL_I2C_Mem_Read+0x438>
    {
      if (hi2c->XferSize <= 3U)
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b86:	2b03      	cmp	r3, #3
 8004b88:	f200 80f5 	bhi.w	8004d76 <HAL_I2C_Mem_Read+0x3b2>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d123      	bne.n	8004bdc <HAL_I2C_Mem_Read+0x218>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b96:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004b98:	68f8      	ldr	r0, [r7, #12]
 8004b9a:	f000 fd27 	bl	80055ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d001      	beq.n	8004ba8 <HAL_I2C_Mem_Read+0x1e4>
          {
            return HAL_ERROR;
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	e13d      	b.n	8004e24 <HAL_I2C_Mem_Read+0x460>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	691a      	ldr	r2, [r3, #16]
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb2:	b2d2      	uxtb	r2, r2
 8004bb4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bba:	1c5a      	adds	r2, r3, #1
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bc4:	3b01      	subs	r3, #1
 8004bc6:	b29a      	uxth	r2, r3
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bd0:	b29b      	uxth	r3, r3
 8004bd2:	3b01      	subs	r3, #1
 8004bd4:	b29a      	uxth	r2, r3
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004bda:	e10f      	b.n	8004dfc <HAL_I2C_Mem_Read+0x438>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004be0:	2b02      	cmp	r3, #2
 8004be2:	d150      	bne.n	8004c86 <HAL_I2C_Mem_Read+0x2c2>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be6:	9300      	str	r3, [sp, #0]
 8004be8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bea:	2200      	movs	r2, #0
 8004bec:	4906      	ldr	r1, [pc, #24]	; (8004c08 <HAL_I2C_Mem_Read+0x244>)
 8004bee:	68f8      	ldr	r0, [r7, #12]
 8004bf0:	f000 fba4 	bl	800533c <I2C_WaitOnFlagUntilTimeout>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d008      	beq.n	8004c0c <HAL_I2C_Mem_Read+0x248>
          {
            return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e112      	b.n	8004e24 <HAL_I2C_Mem_Read+0x460>
 8004bfe:	bf00      	nop
 8004c00:	00100002 	.word	0x00100002
 8004c04:	ffff0000 	.word	0xffff0000
 8004c08:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004c0c:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	681a      	ldr	r2, [r3, #0]
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c1c:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	691a      	ldr	r2, [r3, #16]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c28:	b2d2      	uxtb	r2, r2
 8004c2a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c30:	1c5a      	adds	r2, r3, #1
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c3a:	3b01      	subs	r3, #1
 8004c3c:	b29a      	uxth	r2, r3
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	3b01      	subs	r3, #1
 8004c4a:	b29a      	uxth	r2, r3
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004c50:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	691a      	ldr	r2, [r3, #16]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c5c:	b2d2      	uxtb	r2, r2
 8004c5e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c64:	1c5a      	adds	r2, r3, #1
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c6e:	3b01      	subs	r3, #1
 8004c70:	b29a      	uxth	r2, r3
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c7a:	b29b      	uxth	r3, r3
 8004c7c:	3b01      	subs	r3, #1
 8004c7e:	b29a      	uxth	r2, r3
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004c84:	e0ba      	b.n	8004dfc <HAL_I2C_Mem_Read+0x438>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c88:	9300      	str	r3, [sp, #0]
 8004c8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	4967      	ldr	r1, [pc, #412]	; (8004e2c <HAL_I2C_Mem_Read+0x468>)
 8004c90:	68f8      	ldr	r0, [r7, #12]
 8004c92:	f000 fb53 	bl	800533c <I2C_WaitOnFlagUntilTimeout>
 8004c96:	4603      	mov	r3, r0
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d001      	beq.n	8004ca0 <HAL_I2C_Mem_Read+0x2dc>
          {
            return HAL_ERROR;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e0c1      	b.n	8004e24 <HAL_I2C_Mem_Read+0x460>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cae:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004cb0:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	691a      	ldr	r2, [r3, #16]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cbc:	b2d2      	uxtb	r2, r2
 8004cbe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cc4:	1c5a      	adds	r2, r3, #1
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cce:	3b01      	subs	r3, #1
 8004cd0:	b29a      	uxth	r2, r3
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cda:	b29b      	uxth	r3, r3
 8004cdc:	3b01      	subs	r3, #1
 8004cde:	b29a      	uxth	r2, r3
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce6:	9300      	str	r3, [sp, #0]
 8004ce8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cea:	2200      	movs	r2, #0
 8004cec:	494f      	ldr	r1, [pc, #316]	; (8004e2c <HAL_I2C_Mem_Read+0x468>)
 8004cee:	68f8      	ldr	r0, [r7, #12]
 8004cf0:	f000 fb24 	bl	800533c <I2C_WaitOnFlagUntilTimeout>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d001      	beq.n	8004cfe <HAL_I2C_Mem_Read+0x33a>
          {
            return HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e092      	b.n	8004e24 <HAL_I2C_Mem_Read+0x460>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	681a      	ldr	r2, [r3, #0]
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d0c:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	691a      	ldr	r2, [r3, #16]
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d18:	b2d2      	uxtb	r2, r2
 8004d1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d20:	1c5a      	adds	r2, r3, #1
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d2a:	3b01      	subs	r3, #1
 8004d2c:	b29a      	uxth	r2, r3
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d36:	b29b      	uxth	r3, r3
 8004d38:	3b01      	subs	r3, #1
 8004d3a:	b29a      	uxth	r2, r3
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004d40:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	691a      	ldr	r2, [r3, #16]
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d4c:	b2d2      	uxtb	r2, r2
 8004d4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d54:	1c5a      	adds	r2, r3, #1
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d5e:	3b01      	subs	r3, #1
 8004d60:	b29a      	uxth	r2, r3
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d6a:	b29b      	uxth	r3, r3
 8004d6c:	3b01      	subs	r3, #1
 8004d6e:	b29a      	uxth	r2, r3
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004d74:	e042      	b.n	8004dfc <HAL_I2C_Mem_Read+0x438>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d78:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004d7a:	68f8      	ldr	r0, [r7, #12]
 8004d7c:	f000 fc36 	bl	80055ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8004d80:	4603      	mov	r3, r0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d001      	beq.n	8004d8a <HAL_I2C_Mem_Read+0x3c6>
        {
          return HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	e04c      	b.n	8004e24 <HAL_I2C_Mem_Read+0x460>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	691a      	ldr	r2, [r3, #16]
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d94:	b2d2      	uxtb	r2, r2
 8004d96:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d9c:	1c5a      	adds	r2, r3, #1
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004da6:	3b01      	subs	r3, #1
 8004da8:	b29a      	uxth	r2, r3
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004db2:	b29b      	uxth	r3, r3
 8004db4:	3b01      	subs	r3, #1
 8004db6:	b29a      	uxth	r2, r3
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	695b      	ldr	r3, [r3, #20]
 8004dc2:	f003 0304 	and.w	r3, r3, #4
 8004dc6:	2b04      	cmp	r3, #4
 8004dc8:	d118      	bne.n	8004dfc <HAL_I2C_Mem_Read+0x438>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	691a      	ldr	r2, [r3, #16]
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dd4:	b2d2      	uxtb	r2, r2
 8004dd6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ddc:	1c5a      	adds	r2, r3, #1
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004de6:	3b01      	subs	r3, #1
 8004de8:	b29a      	uxth	r2, r3
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004df2:	b29b      	uxth	r3, r3
 8004df4:	3b01      	subs	r3, #1
 8004df6:	b29a      	uxth	r2, r3
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	f47f aebe 	bne.w	8004b82 <HAL_I2C_Mem_Read+0x1be>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2220      	movs	r2, #32
 8004e0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2200      	movs	r2, #0
 8004e12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	e000      	b.n	8004e24 <HAL_I2C_Mem_Read+0x460>
  }
  else
  {
    return HAL_BUSY;
 8004e22:	2302      	movs	r3, #2
  }
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	3728      	adds	r7, #40	; 0x28
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}
 8004e2c:	00010004 	.word	0x00010004

08004e30 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b088      	sub	sp, #32
 8004e34:	af02      	add	r7, sp, #8
 8004e36:	60f8      	str	r0, [r7, #12]
 8004e38:	607a      	str	r2, [r7, #4]
 8004e3a:	603b      	str	r3, [r7, #0]
 8004e3c:	460b      	mov	r3, r1
 8004e3e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e44:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	2b08      	cmp	r3, #8
 8004e4a:	d006      	beq.n	8004e5a <I2C_MasterRequestWrite+0x2a>
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d003      	beq.n	8004e5a <I2C_MasterRequestWrite+0x2a>
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004e58:	d108      	bne.n	8004e6c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	681a      	ldr	r2, [r3, #0]
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e68:	601a      	str	r2, [r3, #0]
 8004e6a:	e00b      	b.n	8004e84 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e70:	2b12      	cmp	r3, #18
 8004e72:	d107      	bne.n	8004e84 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e82:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	9300      	str	r3, [sp, #0]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004e90:	68f8      	ldr	r0, [r7, #12]
 8004e92:	f000 fa53 	bl	800533c <I2C_WaitOnFlagUntilTimeout>
 8004e96:	4603      	mov	r3, r0
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d001      	beq.n	8004ea0 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e035      	b.n	8004f0c <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	691b      	ldr	r3, [r3, #16]
 8004ea4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004ea8:	d108      	bne.n	8004ebc <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004eaa:	897b      	ldrh	r3, [r7, #10]
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	461a      	mov	r2, r3
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004eb8:	611a      	str	r2, [r3, #16]
 8004eba:	e01b      	b.n	8004ef4 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004ebc:	897b      	ldrh	r3, [r7, #10]
 8004ebe:	11db      	asrs	r3, r3, #7
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	f003 0306 	and.w	r3, r3, #6
 8004ec6:	b2db      	uxtb	r3, r3
 8004ec8:	f063 030f 	orn	r3, r3, #15
 8004ecc:	b2da      	uxtb	r2, r3
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	687a      	ldr	r2, [r7, #4]
 8004ed8:	490e      	ldr	r1, [pc, #56]	; (8004f14 <I2C_MasterRequestWrite+0xe4>)
 8004eda:	68f8      	ldr	r0, [r7, #12]
 8004edc:	f000 fa85 	bl	80053ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d001      	beq.n	8004eea <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	e010      	b.n	8004f0c <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004eea:	897b      	ldrh	r3, [r7, #10]
 8004eec:	b2da      	uxtb	r2, r3
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	687a      	ldr	r2, [r7, #4]
 8004ef8:	4907      	ldr	r1, [pc, #28]	; (8004f18 <I2C_MasterRequestWrite+0xe8>)
 8004efa:	68f8      	ldr	r0, [r7, #12]
 8004efc:	f000 fa75 	bl	80053ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f00:	4603      	mov	r3, r0
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d001      	beq.n	8004f0a <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	e000      	b.n	8004f0c <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 8004f0a:	2300      	movs	r3, #0
}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	3718      	adds	r7, #24
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}
 8004f14:	00010008 	.word	0x00010008
 8004f18:	00010002 	.word	0x00010002

08004f1c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b088      	sub	sp, #32
 8004f20:	af02      	add	r7, sp, #8
 8004f22:	60f8      	str	r0, [r7, #12]
 8004f24:	607a      	str	r2, [r7, #4]
 8004f26:	603b      	str	r3, [r7, #0]
 8004f28:	460b      	mov	r3, r1
 8004f2a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f30:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004f40:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	2b08      	cmp	r3, #8
 8004f46:	d006      	beq.n	8004f56 <I2C_MasterRequestRead+0x3a>
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	2b01      	cmp	r3, #1
 8004f4c:	d003      	beq.n	8004f56 <I2C_MasterRequestRead+0x3a>
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004f54:	d108      	bne.n	8004f68 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f64:	601a      	str	r2, [r3, #0]
 8004f66:	e00b      	b.n	8004f80 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f6c:	2b11      	cmp	r3, #17
 8004f6e:	d107      	bne.n	8004f80 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	681a      	ldr	r2, [r3, #0]
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f7e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	9300      	str	r3, [sp, #0]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2200      	movs	r2, #0
 8004f88:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004f8c:	68f8      	ldr	r0, [r7, #12]
 8004f8e:	f000 f9d5 	bl	800533c <I2C_WaitOnFlagUntilTimeout>
 8004f92:	4603      	mov	r3, r0
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d001      	beq.n	8004f9c <I2C_MasterRequestRead+0x80>
  {
    return HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e06d      	b.n	8005078 <I2C_MasterRequestRead+0x15c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	691b      	ldr	r3, [r3, #16]
 8004fa0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004fa4:	d108      	bne.n	8004fb8 <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004fa6:	897b      	ldrh	r3, [r7, #10]
 8004fa8:	b2db      	uxtb	r3, r3
 8004faa:	f043 0301 	orr.w	r3, r3, #1
 8004fae:	b2da      	uxtb	r2, r3
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	611a      	str	r2, [r3, #16]
 8004fb6:	e053      	b.n	8005060 <I2C_MasterRequestRead+0x144>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004fb8:	897b      	ldrh	r3, [r7, #10]
 8004fba:	11db      	asrs	r3, r3, #7
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	f003 0306 	and.w	r3, r3, #6
 8004fc2:	b2db      	uxtb	r3, r3
 8004fc4:	f063 030f 	orn	r3, r3, #15
 8004fc8:	b2da      	uxtb	r2, r3
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	687a      	ldr	r2, [r7, #4]
 8004fd4:	492a      	ldr	r1, [pc, #168]	; (8005080 <I2C_MasterRequestRead+0x164>)
 8004fd6:	68f8      	ldr	r0, [r7, #12]
 8004fd8:	f000 fa07 	bl	80053ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d001      	beq.n	8004fe6 <I2C_MasterRequestRead+0xca>
    {
      return HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e048      	b.n	8005078 <I2C_MasterRequestRead+0x15c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004fe6:	897b      	ldrh	r3, [r7, #10]
 8004fe8:	b2da      	uxtb	r2, r3
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	687a      	ldr	r2, [r7, #4]
 8004ff4:	4923      	ldr	r1, [pc, #140]	; (8005084 <I2C_MasterRequestRead+0x168>)
 8004ff6:	68f8      	ldr	r0, [r7, #12]
 8004ff8:	f000 f9f7 	bl	80053ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d001      	beq.n	8005006 <I2C_MasterRequestRead+0xea>
    {
      return HAL_ERROR;
 8005002:	2301      	movs	r3, #1
 8005004:	e038      	b.n	8005078 <I2C_MasterRequestRead+0x15c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005006:	2300      	movs	r3, #0
 8005008:	613b      	str	r3, [r7, #16]
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	695b      	ldr	r3, [r3, #20]
 8005010:	613b      	str	r3, [r7, #16]
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	699b      	ldr	r3, [r3, #24]
 8005018:	613b      	str	r3, [r7, #16]
 800501a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800502a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	9300      	str	r3, [sp, #0]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005038:	68f8      	ldr	r0, [r7, #12]
 800503a:	f000 f97f 	bl	800533c <I2C_WaitOnFlagUntilTimeout>
 800503e:	4603      	mov	r3, r0
 8005040:	2b00      	cmp	r3, #0
 8005042:	d001      	beq.n	8005048 <I2C_MasterRequestRead+0x12c>
    {
      return HAL_ERROR;
 8005044:	2301      	movs	r3, #1
 8005046:	e017      	b.n	8005078 <I2C_MasterRequestRead+0x15c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005048:	897b      	ldrh	r3, [r7, #10]
 800504a:	11db      	asrs	r3, r3, #7
 800504c:	b2db      	uxtb	r3, r3
 800504e:	f003 0306 	and.w	r3, r3, #6
 8005052:	b2db      	uxtb	r3, r3
 8005054:	f063 030e 	orn	r3, r3, #14
 8005058:	b2da      	uxtb	r2, r3
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	4907      	ldr	r1, [pc, #28]	; (8005084 <I2C_MasterRequestRead+0x168>)
 8005066:	68f8      	ldr	r0, [r7, #12]
 8005068:	f000 f9bf 	bl	80053ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800506c:	4603      	mov	r3, r0
 800506e:	2b00      	cmp	r3, #0
 8005070:	d001      	beq.n	8005076 <I2C_MasterRequestRead+0x15a>
  {
    return HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	e000      	b.n	8005078 <I2C_MasterRequestRead+0x15c>
  }

  return HAL_OK;
 8005076:	2300      	movs	r3, #0
}
 8005078:	4618      	mov	r0, r3
 800507a:	3718      	adds	r7, #24
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}
 8005080:	00010008 	.word	0x00010008
 8005084:	00010002 	.word	0x00010002

08005088 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b088      	sub	sp, #32
 800508c:	af02      	add	r7, sp, #8
 800508e:	60f8      	str	r0, [r7, #12]
 8005090:	4608      	mov	r0, r1
 8005092:	4611      	mov	r1, r2
 8005094:	461a      	mov	r2, r3
 8005096:	4603      	mov	r3, r0
 8005098:	817b      	strh	r3, [r7, #10]
 800509a:	460b      	mov	r3, r1
 800509c:	813b      	strh	r3, [r7, #8]
 800509e:	4613      	mov	r3, r2
 80050a0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80050b0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80050b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b4:	9300      	str	r3, [sp, #0]
 80050b6:	6a3b      	ldr	r3, [r7, #32]
 80050b8:	2200      	movs	r2, #0
 80050ba:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80050be:	68f8      	ldr	r0, [r7, #12]
 80050c0:	f000 f93c 	bl	800533c <I2C_WaitOnFlagUntilTimeout>
 80050c4:	4603      	mov	r3, r0
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d001      	beq.n	80050ce <I2C_RequestMemoryWrite+0x46>
  {
    return HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
 80050cc:	e05f      	b.n	800518e <I2C_RequestMemoryWrite+0x106>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80050ce:	897b      	ldrh	r3, [r7, #10]
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	461a      	mov	r2, r3
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80050dc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80050de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e0:	6a3a      	ldr	r2, [r7, #32]
 80050e2:	492d      	ldr	r1, [pc, #180]	; (8005198 <I2C_RequestMemoryWrite+0x110>)
 80050e4:	68f8      	ldr	r0, [r7, #12]
 80050e6:	f000 f980 	bl	80053ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050ea:	4603      	mov	r3, r0
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d001      	beq.n	80050f4 <I2C_RequestMemoryWrite+0x6c>
  {
    return HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	e04c      	b.n	800518e <I2C_RequestMemoryWrite+0x106>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050f4:	2300      	movs	r3, #0
 80050f6:	617b      	str	r3, [r7, #20]
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	695b      	ldr	r3, [r3, #20]
 80050fe:	617b      	str	r3, [r7, #20]
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	699b      	ldr	r3, [r3, #24]
 8005106:	617b      	str	r3, [r7, #20]
 8005108:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800510a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800510c:	6a39      	ldr	r1, [r7, #32]
 800510e:	68f8      	ldr	r0, [r7, #12]
 8005110:	f000 f9ea 	bl	80054e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005114:	4603      	mov	r3, r0
 8005116:	2b00      	cmp	r3, #0
 8005118:	d00d      	beq.n	8005136 <I2C_RequestMemoryWrite+0xae>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800511e:	2b04      	cmp	r3, #4
 8005120:	d107      	bne.n	8005132 <I2C_RequestMemoryWrite+0xaa>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005130:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e02b      	b.n	800518e <I2C_RequestMemoryWrite+0x106>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005136:	88fb      	ldrh	r3, [r7, #6]
 8005138:	2b01      	cmp	r3, #1
 800513a:	d105      	bne.n	8005148 <I2C_RequestMemoryWrite+0xc0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800513c:	893b      	ldrh	r3, [r7, #8]
 800513e:	b2da      	uxtb	r2, r3
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	611a      	str	r2, [r3, #16]
 8005146:	e021      	b.n	800518c <I2C_RequestMemoryWrite+0x104>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005148:	893b      	ldrh	r3, [r7, #8]
 800514a:	0a1b      	lsrs	r3, r3, #8
 800514c:	b29b      	uxth	r3, r3
 800514e:	b2da      	uxtb	r2, r3
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005156:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005158:	6a39      	ldr	r1, [r7, #32]
 800515a:	68f8      	ldr	r0, [r7, #12]
 800515c:	f000 f9c4 	bl	80054e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005160:	4603      	mov	r3, r0
 8005162:	2b00      	cmp	r3, #0
 8005164:	d00d      	beq.n	8005182 <I2C_RequestMemoryWrite+0xfa>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800516a:	2b04      	cmp	r3, #4
 800516c:	d107      	bne.n	800517e <I2C_RequestMemoryWrite+0xf6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800517c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800517e:	2301      	movs	r3, #1
 8005180:	e005      	b.n	800518e <I2C_RequestMemoryWrite+0x106>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005182:	893b      	ldrh	r3, [r7, #8]
 8005184:	b2da      	uxtb	r2, r3
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800518c:	2300      	movs	r3, #0
}
 800518e:	4618      	mov	r0, r3
 8005190:	3718      	adds	r7, #24
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}
 8005196:	bf00      	nop
 8005198:	00010002 	.word	0x00010002

0800519c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b088      	sub	sp, #32
 80051a0:	af02      	add	r7, sp, #8
 80051a2:	60f8      	str	r0, [r7, #12]
 80051a4:	4608      	mov	r0, r1
 80051a6:	4611      	mov	r1, r2
 80051a8:	461a      	mov	r2, r3
 80051aa:	4603      	mov	r3, r0
 80051ac:	817b      	strh	r3, [r7, #10]
 80051ae:	460b      	mov	r3, r1
 80051b0:	813b      	strh	r3, [r7, #8]
 80051b2:	4613      	mov	r3, r2
 80051b4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80051c4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80051d4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80051d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d8:	9300      	str	r3, [sp, #0]
 80051da:	6a3b      	ldr	r3, [r7, #32]
 80051dc:	2200      	movs	r2, #0
 80051de:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80051e2:	68f8      	ldr	r0, [r7, #12]
 80051e4:	f000 f8aa 	bl	800533c <I2C_WaitOnFlagUntilTimeout>
 80051e8:	4603      	mov	r3, r0
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d001      	beq.n	80051f2 <I2C_RequestMemoryRead+0x56>
  {
    return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e09e      	b.n	8005330 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80051f2:	897b      	ldrh	r3, [r7, #10]
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	461a      	mov	r2, r3
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005200:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005204:	6a3a      	ldr	r2, [r7, #32]
 8005206:	494c      	ldr	r1, [pc, #304]	; (8005338 <I2C_RequestMemoryRead+0x19c>)
 8005208:	68f8      	ldr	r0, [r7, #12]
 800520a:	f000 f8ee 	bl	80053ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800520e:	4603      	mov	r3, r0
 8005210:	2b00      	cmp	r3, #0
 8005212:	d001      	beq.n	8005218 <I2C_RequestMemoryRead+0x7c>
  {
    return HAL_ERROR;
 8005214:	2301      	movs	r3, #1
 8005216:	e08b      	b.n	8005330 <I2C_RequestMemoryRead+0x194>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005218:	2300      	movs	r3, #0
 800521a:	617b      	str	r3, [r7, #20]
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	695b      	ldr	r3, [r3, #20]
 8005222:	617b      	str	r3, [r7, #20]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	699b      	ldr	r3, [r3, #24]
 800522a:	617b      	str	r3, [r7, #20]
 800522c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800522e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005230:	6a39      	ldr	r1, [r7, #32]
 8005232:	68f8      	ldr	r0, [r7, #12]
 8005234:	f000 f958 	bl	80054e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005238:	4603      	mov	r3, r0
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00d      	beq.n	800525a <I2C_RequestMemoryRead+0xbe>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005242:	2b04      	cmp	r3, #4
 8005244:	d107      	bne.n	8005256 <I2C_RequestMemoryRead+0xba>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	681a      	ldr	r2, [r3, #0]
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005254:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005256:	2301      	movs	r3, #1
 8005258:	e06a      	b.n	8005330 <I2C_RequestMemoryRead+0x194>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800525a:	88fb      	ldrh	r3, [r7, #6]
 800525c:	2b01      	cmp	r3, #1
 800525e:	d105      	bne.n	800526c <I2C_RequestMemoryRead+0xd0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005260:	893b      	ldrh	r3, [r7, #8]
 8005262:	b2da      	uxtb	r2, r3
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	611a      	str	r2, [r3, #16]
 800526a:	e021      	b.n	80052b0 <I2C_RequestMemoryRead+0x114>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800526c:	893b      	ldrh	r3, [r7, #8]
 800526e:	0a1b      	lsrs	r3, r3, #8
 8005270:	b29b      	uxth	r3, r3
 8005272:	b2da      	uxtb	r2, r3
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800527a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800527c:	6a39      	ldr	r1, [r7, #32]
 800527e:	68f8      	ldr	r0, [r7, #12]
 8005280:	f000 f932 	bl	80054e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005284:	4603      	mov	r3, r0
 8005286:	2b00      	cmp	r3, #0
 8005288:	d00d      	beq.n	80052a6 <I2C_RequestMemoryRead+0x10a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800528e:	2b04      	cmp	r3, #4
 8005290:	d107      	bne.n	80052a2 <I2C_RequestMemoryRead+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	681a      	ldr	r2, [r3, #0]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052a0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	e044      	b.n	8005330 <I2C_RequestMemoryRead+0x194>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80052a6:	893b      	ldrh	r3, [r7, #8]
 80052a8:	b2da      	uxtb	r2, r3
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052b2:	6a39      	ldr	r1, [r7, #32]
 80052b4:	68f8      	ldr	r0, [r7, #12]
 80052b6:	f000 f917 	bl	80054e8 <I2C_WaitOnTXEFlagUntilTimeout>
 80052ba:	4603      	mov	r3, r0
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d00d      	beq.n	80052dc <I2C_RequestMemoryRead+0x140>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052c4:	2b04      	cmp	r3, #4
 80052c6:	d107      	bne.n	80052d8 <I2C_RequestMemoryRead+0x13c>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052d6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	e029      	b.n	8005330 <I2C_RequestMemoryRead+0x194>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80052ea:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80052ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ee:	9300      	str	r3, [sp, #0]
 80052f0:	6a3b      	ldr	r3, [r7, #32]
 80052f2:	2200      	movs	r2, #0
 80052f4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80052f8:	68f8      	ldr	r0, [r7, #12]
 80052fa:	f000 f81f 	bl	800533c <I2C_WaitOnFlagUntilTimeout>
 80052fe:	4603      	mov	r3, r0
 8005300:	2b00      	cmp	r3, #0
 8005302:	d001      	beq.n	8005308 <I2C_RequestMemoryRead+0x16c>
  {
    return HAL_ERROR;
 8005304:	2301      	movs	r3, #1
 8005306:	e013      	b.n	8005330 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005308:	897b      	ldrh	r3, [r7, #10]
 800530a:	b2db      	uxtb	r3, r3
 800530c:	f043 0301 	orr.w	r3, r3, #1
 8005310:	b2da      	uxtb	r2, r3
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800531a:	6a3a      	ldr	r2, [r7, #32]
 800531c:	4906      	ldr	r1, [pc, #24]	; (8005338 <I2C_RequestMemoryRead+0x19c>)
 800531e:	68f8      	ldr	r0, [r7, #12]
 8005320:	f000 f863 	bl	80053ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005324:	4603      	mov	r3, r0
 8005326:	2b00      	cmp	r3, #0
 8005328:	d001      	beq.n	800532e <I2C_RequestMemoryRead+0x192>
  {
    return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e000      	b.n	8005330 <I2C_RequestMemoryRead+0x194>
  }

  return HAL_OK;
 800532e:	2300      	movs	r3, #0
}
 8005330:	4618      	mov	r0, r3
 8005332:	3718      	adds	r7, #24
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}
 8005338:	00010002 	.word	0x00010002

0800533c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b084      	sub	sp, #16
 8005340:	af00      	add	r7, sp, #0
 8005342:	60f8      	str	r0, [r7, #12]
 8005344:	60b9      	str	r1, [r7, #8]
 8005346:	603b      	str	r3, [r7, #0]
 8005348:	4613      	mov	r3, r2
 800534a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800534c:	e025      	b.n	800539a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005354:	d021      	beq.n	800539a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005356:	f7fe fb07 	bl	8003968 <HAL_GetTick>
 800535a:	4602      	mov	r2, r0
 800535c:	69bb      	ldr	r3, [r7, #24]
 800535e:	1ad3      	subs	r3, r2, r3
 8005360:	683a      	ldr	r2, [r7, #0]
 8005362:	429a      	cmp	r2, r3
 8005364:	d302      	bcc.n	800536c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d116      	bne.n	800539a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	2200      	movs	r2, #0
 8005370:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2220      	movs	r2, #32
 8005376:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2200      	movs	r2, #0
 800537e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005386:	f043 0220 	orr.w	r2, r3, #32
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2200      	movs	r2, #0
 8005392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005396:	2301      	movs	r3, #1
 8005398:	e023      	b.n	80053e2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	0c1b      	lsrs	r3, r3, #16
 800539e:	b2db      	uxtb	r3, r3
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d10d      	bne.n	80053c0 <I2C_WaitOnFlagUntilTimeout+0x84>
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	695b      	ldr	r3, [r3, #20]
 80053aa:	43da      	mvns	r2, r3
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	4013      	ands	r3, r2
 80053b0:	b29b      	uxth	r3, r3
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	bf0c      	ite	eq
 80053b6:	2301      	moveq	r3, #1
 80053b8:	2300      	movne	r3, #0
 80053ba:	b2db      	uxtb	r3, r3
 80053bc:	461a      	mov	r2, r3
 80053be:	e00c      	b.n	80053da <I2C_WaitOnFlagUntilTimeout+0x9e>
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	699b      	ldr	r3, [r3, #24]
 80053c6:	43da      	mvns	r2, r3
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	4013      	ands	r3, r2
 80053cc:	b29b      	uxth	r3, r3
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	bf0c      	ite	eq
 80053d2:	2301      	moveq	r3, #1
 80053d4:	2300      	movne	r3, #0
 80053d6:	b2db      	uxtb	r3, r3
 80053d8:	461a      	mov	r2, r3
 80053da:	79fb      	ldrb	r3, [r7, #7]
 80053dc:	429a      	cmp	r2, r3
 80053de:	d0b6      	beq.n	800534e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80053e0:	2300      	movs	r3, #0
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3710      	adds	r7, #16
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}

080053ea <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80053ea:	b580      	push	{r7, lr}
 80053ec:	b084      	sub	sp, #16
 80053ee:	af00      	add	r7, sp, #0
 80053f0:	60f8      	str	r0, [r7, #12]
 80053f2:	60b9      	str	r1, [r7, #8]
 80053f4:	607a      	str	r2, [r7, #4]
 80053f6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80053f8:	e051      	b.n	800549e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	695b      	ldr	r3, [r3, #20]
 8005400:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005404:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005408:	d123      	bne.n	8005452 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005418:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005422:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2200      	movs	r2, #0
 8005428:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2220      	movs	r2, #32
 800542e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2200      	movs	r2, #0
 8005436:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800543e:	f043 0204 	orr.w	r2, r3, #4
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2200      	movs	r2, #0
 800544a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800544e:	2301      	movs	r3, #1
 8005450:	e046      	b.n	80054e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005458:	d021      	beq.n	800549e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800545a:	f7fe fa85 	bl	8003968 <HAL_GetTick>
 800545e:	4602      	mov	r2, r0
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	1ad3      	subs	r3, r2, r3
 8005464:	687a      	ldr	r2, [r7, #4]
 8005466:	429a      	cmp	r2, r3
 8005468:	d302      	bcc.n	8005470 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d116      	bne.n	800549e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2200      	movs	r2, #0
 8005474:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2220      	movs	r2, #32
 800547a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	2200      	movs	r2, #0
 8005482:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800548a:	f043 0220 	orr.w	r2, r3, #32
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2200      	movs	r2, #0
 8005496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	e020      	b.n	80054e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	0c1b      	lsrs	r3, r3, #16
 80054a2:	b2db      	uxtb	r3, r3
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d10c      	bne.n	80054c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	695b      	ldr	r3, [r3, #20]
 80054ae:	43da      	mvns	r2, r3
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	4013      	ands	r3, r2
 80054b4:	b29b      	uxth	r3, r3
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	bf14      	ite	ne
 80054ba:	2301      	movne	r3, #1
 80054bc:	2300      	moveq	r3, #0
 80054be:	b2db      	uxtb	r3, r3
 80054c0:	e00b      	b.n	80054da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	699b      	ldr	r3, [r3, #24]
 80054c8:	43da      	mvns	r2, r3
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	4013      	ands	r3, r2
 80054ce:	b29b      	uxth	r3, r3
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	bf14      	ite	ne
 80054d4:	2301      	movne	r3, #1
 80054d6:	2300      	moveq	r3, #0
 80054d8:	b2db      	uxtb	r3, r3
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d18d      	bne.n	80053fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80054de:	2300      	movs	r3, #0
}
 80054e0:	4618      	mov	r0, r3
 80054e2:	3710      	adds	r7, #16
 80054e4:	46bd      	mov	sp, r7
 80054e6:	bd80      	pop	{r7, pc}

080054e8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b084      	sub	sp, #16
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	60f8      	str	r0, [r7, #12]
 80054f0:	60b9      	str	r1, [r7, #8]
 80054f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80054f4:	e02d      	b.n	8005552 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80054f6:	68f8      	ldr	r0, [r7, #12]
 80054f8:	f000 f8ce 	bl	8005698 <I2C_IsAcknowledgeFailed>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d001      	beq.n	8005506 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	e02d      	b.n	8005562 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800550c:	d021      	beq.n	8005552 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800550e:	f7fe fa2b 	bl	8003968 <HAL_GetTick>
 8005512:	4602      	mov	r2, r0
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	1ad3      	subs	r3, r2, r3
 8005518:	68ba      	ldr	r2, [r7, #8]
 800551a:	429a      	cmp	r2, r3
 800551c:	d302      	bcc.n	8005524 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d116      	bne.n	8005552 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2200      	movs	r2, #0
 8005528:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2220      	movs	r2, #32
 800552e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2200      	movs	r2, #0
 8005536:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800553e:	f043 0220 	orr.w	r2, r3, #32
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2200      	movs	r2, #0
 800554a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	e007      	b.n	8005562 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	695b      	ldr	r3, [r3, #20]
 8005558:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800555c:	2b80      	cmp	r3, #128	; 0x80
 800555e:	d1ca      	bne.n	80054f6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005560:	2300      	movs	r3, #0
}
 8005562:	4618      	mov	r0, r3
 8005564:	3710      	adds	r7, #16
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}

0800556a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800556a:	b580      	push	{r7, lr}
 800556c:	b084      	sub	sp, #16
 800556e:	af00      	add	r7, sp, #0
 8005570:	60f8      	str	r0, [r7, #12]
 8005572:	60b9      	str	r1, [r7, #8]
 8005574:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005576:	e02d      	b.n	80055d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005578:	68f8      	ldr	r0, [r7, #12]
 800557a:	f000 f88d 	bl	8005698 <I2C_IsAcknowledgeFailed>
 800557e:	4603      	mov	r3, r0
 8005580:	2b00      	cmp	r3, #0
 8005582:	d001      	beq.n	8005588 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005584:	2301      	movs	r3, #1
 8005586:	e02d      	b.n	80055e4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800558e:	d021      	beq.n	80055d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005590:	f7fe f9ea 	bl	8003968 <HAL_GetTick>
 8005594:	4602      	mov	r2, r0
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	1ad3      	subs	r3, r2, r3
 800559a:	68ba      	ldr	r2, [r7, #8]
 800559c:	429a      	cmp	r2, r3
 800559e:	d302      	bcc.n	80055a6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d116      	bne.n	80055d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2200      	movs	r2, #0
 80055aa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2220      	movs	r2, #32
 80055b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	2200      	movs	r2, #0
 80055b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055c0:	f043 0220 	orr.w	r2, r3, #32
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2200      	movs	r2, #0
 80055cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80055d0:	2301      	movs	r3, #1
 80055d2:	e007      	b.n	80055e4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	695b      	ldr	r3, [r3, #20]
 80055da:	f003 0304 	and.w	r3, r3, #4
 80055de:	2b04      	cmp	r3, #4
 80055e0:	d1ca      	bne.n	8005578 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80055e2:	2300      	movs	r3, #0
}
 80055e4:	4618      	mov	r0, r3
 80055e6:	3710      	adds	r7, #16
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bd80      	pop	{r7, pc}

080055ec <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b084      	sub	sp, #16
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	60f8      	str	r0, [r7, #12]
 80055f4:	60b9      	str	r1, [r7, #8]
 80055f6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80055f8:	e042      	b.n	8005680 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	695b      	ldr	r3, [r3, #20]
 8005600:	f003 0310 	and.w	r3, r3, #16
 8005604:	2b10      	cmp	r3, #16
 8005606:	d119      	bne.n	800563c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f06f 0210 	mvn.w	r2, #16
 8005610:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	2200      	movs	r2, #0
 8005616:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2220      	movs	r2, #32
 800561c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	2200      	movs	r2, #0
 8005624:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	2200      	movs	r2, #0
 8005634:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	e029      	b.n	8005690 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800563c:	f7fe f994 	bl	8003968 <HAL_GetTick>
 8005640:	4602      	mov	r2, r0
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	1ad3      	subs	r3, r2, r3
 8005646:	68ba      	ldr	r2, [r7, #8]
 8005648:	429a      	cmp	r2, r3
 800564a:	d302      	bcc.n	8005652 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d116      	bne.n	8005680 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2200      	movs	r2, #0
 8005656:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2220      	movs	r2, #32
 800565c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2200      	movs	r2, #0
 8005664:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800566c:	f043 0220 	orr.w	r2, r3, #32
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2200      	movs	r2, #0
 8005678:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800567c:	2301      	movs	r3, #1
 800567e:	e007      	b.n	8005690 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	695b      	ldr	r3, [r3, #20]
 8005686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800568a:	2b40      	cmp	r3, #64	; 0x40
 800568c:	d1b5      	bne.n	80055fa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800568e:	2300      	movs	r3, #0
}
 8005690:	4618      	mov	r0, r3
 8005692:	3710      	adds	r7, #16
 8005694:	46bd      	mov	sp, r7
 8005696:	bd80      	pop	{r7, pc}

08005698 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005698:	b480      	push	{r7}
 800569a:	b083      	sub	sp, #12
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	695b      	ldr	r3, [r3, #20]
 80056a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056ae:	d11b      	bne.n	80056e8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80056b8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2200      	movs	r2, #0
 80056be:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2220      	movs	r2, #32
 80056c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2200      	movs	r2, #0
 80056cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d4:	f043 0204 	orr.w	r2, r3, #4
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2200      	movs	r2, #0
 80056e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80056e4:	2301      	movs	r3, #1
 80056e6:	e000      	b.n	80056ea <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80056e8:	2300      	movs	r3, #0
}
 80056ea:	4618      	mov	r0, r3
 80056ec:	370c      	adds	r7, #12
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bc80      	pop	{r7}
 80056f2:	4770      	bx	lr

080056f4 <PWR_OverloadWfe>:
static void PWR_OverloadWfe(void);

/* Private functions ---------------------------------------------------------*/
__NOINLINE
static void PWR_OverloadWfe(void)
{
 80056f4:	b480      	push	{r7}
 80056f6:	af00      	add	r7, sp, #0
  __asm volatile( "wfe" );
 80056f8:	bf20      	wfe
  __asm volatile( "nop" );
 80056fa:	bf00      	nop
}
 80056fc:	bf00      	nop
 80056fe:	46bd      	mov	sp, r7
 8005700:	bc80      	pop	{r7}
 8005702:	4770      	bx	lr

08005704 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005704:	b480      	push	{r7}
 8005706:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8005708:	4b03      	ldr	r3, [pc, #12]	; (8005718 <HAL_PWR_EnableBkUpAccess+0x14>)
 800570a:	2201      	movs	r2, #1
 800570c:	601a      	str	r2, [r3, #0]
}
 800570e:	bf00      	nop
 8005710:	46bd      	mov	sp, r7
 8005712:	bc80      	pop	{r7}
 8005714:	4770      	bx	lr
 8005716:	bf00      	nop
 8005718:	420e0020 	.word	0x420e0020

0800571c <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b082      	sub	sp, #8
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
 8005724:	460b      	mov	r3, r1
 8005726:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Clear PDDS bit in PWR register to specify entering in STOP mode when CPU enter in Deepsleep */ 
  CLEAR_BIT(PWR->CR,  PWR_CR_PDDS);
 8005728:	4b13      	ldr	r3, [pc, #76]	; (8005778 <HAL_PWR_EnterSTOPMode+0x5c>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a12      	ldr	r2, [pc, #72]	; (8005778 <HAL_PWR_EnterSTOPMode+0x5c>)
 800572e:	f023 0302 	bic.w	r3, r3, #2
 8005732:	6013      	str	r3, [r2, #0]

  /* Select the voltage regulator mode by setting LPDS bit in PWR register according to Regulator parameter value */
  MODIFY_REG(PWR->CR, PWR_CR_LPDS, Regulator);
 8005734:	4b10      	ldr	r3, [pc, #64]	; (8005778 <HAL_PWR_EnterSTOPMode+0x5c>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f023 0201 	bic.w	r2, r3, #1
 800573c:	490e      	ldr	r1, [pc, #56]	; (8005778 <HAL_PWR_EnterSTOPMode+0x5c>)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	4313      	orrs	r3, r2
 8005742:	600b      	str	r3, [r1, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005744:	4b0d      	ldr	r3, [pc, #52]	; (800577c <HAL_PWR_EnterSTOPMode+0x60>)
 8005746:	691b      	ldr	r3, [r3, #16]
 8005748:	4a0c      	ldr	r2, [pc, #48]	; (800577c <HAL_PWR_EnterSTOPMode+0x60>)
 800574a:	f043 0304 	orr.w	r3, r3, #4
 800574e:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8005750:	78fb      	ldrb	r3, [r7, #3]
 8005752:	2b01      	cmp	r3, #1
 8005754:	d101      	bne.n	800575a <HAL_PWR_EnterSTOPMode+0x3e>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005756:	bf30      	wfi
 8005758:	e004      	b.n	8005764 <HAL_PWR_EnterSTOPMode+0x48>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800575a:	bf40      	sev
    PWR_OverloadWfe(); /* WFE redefine locally */
 800575c:	f7ff ffca 	bl	80056f4 <PWR_OverloadWfe>
    PWR_OverloadWfe(); /* WFE redefine locally */
 8005760:	f7ff ffc8 	bl	80056f4 <PWR_OverloadWfe>
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005764:	4b05      	ldr	r3, [pc, #20]	; (800577c <HAL_PWR_EnterSTOPMode+0x60>)
 8005766:	691b      	ldr	r3, [r3, #16]
 8005768:	4a04      	ldr	r2, [pc, #16]	; (800577c <HAL_PWR_EnterSTOPMode+0x60>)
 800576a:	f023 0304 	bic.w	r3, r3, #4
 800576e:	6113      	str	r3, [r2, #16]
}
 8005770:	bf00      	nop
 8005772:	3708      	adds	r7, #8
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}
 8005778:	40007000 	.word	0x40007000
 800577c:	e000ed00 	.word	0xe000ed00

08005780 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b086      	sub	sp, #24
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d101      	bne.n	8005792 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800578e:	2301      	movs	r3, #1
 8005790:	e304      	b.n	8005d9c <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f003 0301 	and.w	r3, r3, #1
 800579a:	2b00      	cmp	r3, #0
 800579c:	f000 8087 	beq.w	80058ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80057a0:	4b92      	ldr	r3, [pc, #584]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	f003 030c 	and.w	r3, r3, #12
 80057a8:	2b04      	cmp	r3, #4
 80057aa:	d00c      	beq.n	80057c6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80057ac:	4b8f      	ldr	r3, [pc, #572]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	f003 030c 	and.w	r3, r3, #12
 80057b4:	2b08      	cmp	r3, #8
 80057b6:	d112      	bne.n	80057de <HAL_RCC_OscConfig+0x5e>
 80057b8:	4b8c      	ldr	r3, [pc, #560]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057c4:	d10b      	bne.n	80057de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057c6:	4b89      	ldr	r3, [pc, #548]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d06c      	beq.n	80058ac <HAL_RCC_OscConfig+0x12c>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d168      	bne.n	80058ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	e2de      	b.n	8005d9c <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057e6:	d106      	bne.n	80057f6 <HAL_RCC_OscConfig+0x76>
 80057e8:	4b80      	ldr	r3, [pc, #512]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a7f      	ldr	r2, [pc, #508]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 80057ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057f2:	6013      	str	r3, [r2, #0]
 80057f4:	e02e      	b.n	8005854 <HAL_RCC_OscConfig+0xd4>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d10c      	bne.n	8005818 <HAL_RCC_OscConfig+0x98>
 80057fe:	4b7b      	ldr	r3, [pc, #492]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a7a      	ldr	r2, [pc, #488]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 8005804:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005808:	6013      	str	r3, [r2, #0]
 800580a:	4b78      	ldr	r3, [pc, #480]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a77      	ldr	r2, [pc, #476]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 8005810:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005814:	6013      	str	r3, [r2, #0]
 8005816:	e01d      	b.n	8005854 <HAL_RCC_OscConfig+0xd4>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	689b      	ldr	r3, [r3, #8]
 800581c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005820:	d10c      	bne.n	800583c <HAL_RCC_OscConfig+0xbc>
 8005822:	4b72      	ldr	r3, [pc, #456]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	4a71      	ldr	r2, [pc, #452]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 8005828:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800582c:	6013      	str	r3, [r2, #0]
 800582e:	4b6f      	ldr	r3, [pc, #444]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a6e      	ldr	r2, [pc, #440]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 8005834:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005838:	6013      	str	r3, [r2, #0]
 800583a:	e00b      	b.n	8005854 <HAL_RCC_OscConfig+0xd4>
 800583c:	4b6b      	ldr	r3, [pc, #428]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a6a      	ldr	r2, [pc, #424]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 8005842:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005846:	6013      	str	r3, [r2, #0]
 8005848:	4b68      	ldr	r3, [pc, #416]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a67      	ldr	r2, [pc, #412]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 800584e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005852:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d013      	beq.n	8005884 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800585c:	f7fe f884 	bl	8003968 <HAL_GetTick>
 8005860:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005862:	e008      	b.n	8005876 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005864:	f7fe f880 	bl	8003968 <HAL_GetTick>
 8005868:	4602      	mov	r2, r0
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	1ad3      	subs	r3, r2, r3
 800586e:	2b64      	cmp	r3, #100	; 0x64
 8005870:	d901      	bls.n	8005876 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005872:	2303      	movs	r3, #3
 8005874:	e292      	b.n	8005d9c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005876:	4b5d      	ldr	r3, [pc, #372]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800587e:	2b00      	cmp	r3, #0
 8005880:	d0f0      	beq.n	8005864 <HAL_RCC_OscConfig+0xe4>
 8005882:	e014      	b.n	80058ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005884:	f7fe f870 	bl	8003968 <HAL_GetTick>
 8005888:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800588a:	e008      	b.n	800589e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800588c:	f7fe f86c 	bl	8003968 <HAL_GetTick>
 8005890:	4602      	mov	r2, r0
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	1ad3      	subs	r3, r2, r3
 8005896:	2b64      	cmp	r3, #100	; 0x64
 8005898:	d901      	bls.n	800589e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800589a:	2303      	movs	r3, #3
 800589c:	e27e      	b.n	8005d9c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800589e:	4b53      	ldr	r3, [pc, #332]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d1f0      	bne.n	800588c <HAL_RCC_OscConfig+0x10c>
 80058aa:	e000      	b.n	80058ae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f003 0302 	and.w	r3, r3, #2
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d063      	beq.n	8005982 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80058ba:	4b4c      	ldr	r3, [pc, #304]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	f003 030c 	and.w	r3, r3, #12
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d00b      	beq.n	80058de <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80058c6:	4b49      	ldr	r3, [pc, #292]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	f003 030c 	and.w	r3, r3, #12
 80058ce:	2b08      	cmp	r3, #8
 80058d0:	d11c      	bne.n	800590c <HAL_RCC_OscConfig+0x18c>
 80058d2:	4b46      	ldr	r3, [pc, #280]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d116      	bne.n	800590c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058de:	4b43      	ldr	r3, [pc, #268]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f003 0302 	and.w	r3, r3, #2
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d005      	beq.n	80058f6 <HAL_RCC_OscConfig+0x176>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	695b      	ldr	r3, [r3, #20]
 80058ee:	2b01      	cmp	r3, #1
 80058f0:	d001      	beq.n	80058f6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80058f2:	2301      	movs	r3, #1
 80058f4:	e252      	b.n	8005d9c <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058f6:	4b3d      	ldr	r3, [pc, #244]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	699b      	ldr	r3, [r3, #24]
 8005902:	00db      	lsls	r3, r3, #3
 8005904:	4939      	ldr	r1, [pc, #228]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 8005906:	4313      	orrs	r3, r2
 8005908:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800590a:	e03a      	b.n	8005982 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	695b      	ldr	r3, [r3, #20]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d020      	beq.n	8005956 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005914:	4b36      	ldr	r3, [pc, #216]	; (80059f0 <HAL_RCC_OscConfig+0x270>)
 8005916:	2201      	movs	r2, #1
 8005918:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800591a:	f7fe f825 	bl	8003968 <HAL_GetTick>
 800591e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005920:	e008      	b.n	8005934 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005922:	f7fe f821 	bl	8003968 <HAL_GetTick>
 8005926:	4602      	mov	r2, r0
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	1ad3      	subs	r3, r2, r3
 800592c:	2b02      	cmp	r3, #2
 800592e:	d901      	bls.n	8005934 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005930:	2303      	movs	r3, #3
 8005932:	e233      	b.n	8005d9c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005934:	4b2d      	ldr	r3, [pc, #180]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f003 0302 	and.w	r3, r3, #2
 800593c:	2b00      	cmp	r3, #0
 800593e:	d0f0      	beq.n	8005922 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005940:	4b2a      	ldr	r3, [pc, #168]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	699b      	ldr	r3, [r3, #24]
 800594c:	00db      	lsls	r3, r3, #3
 800594e:	4927      	ldr	r1, [pc, #156]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 8005950:	4313      	orrs	r3, r2
 8005952:	600b      	str	r3, [r1, #0]
 8005954:	e015      	b.n	8005982 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005956:	4b26      	ldr	r3, [pc, #152]	; (80059f0 <HAL_RCC_OscConfig+0x270>)
 8005958:	2200      	movs	r2, #0
 800595a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800595c:	f7fe f804 	bl	8003968 <HAL_GetTick>
 8005960:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005962:	e008      	b.n	8005976 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005964:	f7fe f800 	bl	8003968 <HAL_GetTick>
 8005968:	4602      	mov	r2, r0
 800596a:	693b      	ldr	r3, [r7, #16]
 800596c:	1ad3      	subs	r3, r2, r3
 800596e:	2b02      	cmp	r3, #2
 8005970:	d901      	bls.n	8005976 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005972:	2303      	movs	r3, #3
 8005974:	e212      	b.n	8005d9c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005976:	4b1d      	ldr	r3, [pc, #116]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f003 0302 	and.w	r3, r3, #2
 800597e:	2b00      	cmp	r3, #0
 8005980:	d1f0      	bne.n	8005964 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f003 0308 	and.w	r3, r3, #8
 800598a:	2b00      	cmp	r3, #0
 800598c:	d03a      	beq.n	8005a04 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	69db      	ldr	r3, [r3, #28]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d019      	beq.n	80059ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005996:	4b17      	ldr	r3, [pc, #92]	; (80059f4 <HAL_RCC_OscConfig+0x274>)
 8005998:	2201      	movs	r2, #1
 800599a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800599c:	f7fd ffe4 	bl	8003968 <HAL_GetTick>
 80059a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059a2:	e008      	b.n	80059b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059a4:	f7fd ffe0 	bl	8003968 <HAL_GetTick>
 80059a8:	4602      	mov	r2, r0
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	1ad3      	subs	r3, r2, r3
 80059ae:	2b02      	cmp	r3, #2
 80059b0:	d901      	bls.n	80059b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80059b2:	2303      	movs	r3, #3
 80059b4:	e1f2      	b.n	8005d9c <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059b6:	4b0d      	ldr	r3, [pc, #52]	; (80059ec <HAL_RCC_OscConfig+0x26c>)
 80059b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ba:	f003 0302 	and.w	r3, r3, #2
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d0f0      	beq.n	80059a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80059c2:	2001      	movs	r0, #1
 80059c4:	f000 fbca 	bl	800615c <RCC_Delay>
 80059c8:	e01c      	b.n	8005a04 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80059ca:	4b0a      	ldr	r3, [pc, #40]	; (80059f4 <HAL_RCC_OscConfig+0x274>)
 80059cc:	2200      	movs	r2, #0
 80059ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059d0:	f7fd ffca 	bl	8003968 <HAL_GetTick>
 80059d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059d6:	e00f      	b.n	80059f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059d8:	f7fd ffc6 	bl	8003968 <HAL_GetTick>
 80059dc:	4602      	mov	r2, r0
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	1ad3      	subs	r3, r2, r3
 80059e2:	2b02      	cmp	r3, #2
 80059e4:	d908      	bls.n	80059f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80059e6:	2303      	movs	r3, #3
 80059e8:	e1d8      	b.n	8005d9c <HAL_RCC_OscConfig+0x61c>
 80059ea:	bf00      	nop
 80059ec:	40021000 	.word	0x40021000
 80059f0:	42420000 	.word	0x42420000
 80059f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059f8:	4b9b      	ldr	r3, [pc, #620]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 80059fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059fc:	f003 0302 	and.w	r3, r3, #2
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d1e9      	bne.n	80059d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f003 0304 	and.w	r3, r3, #4
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	f000 80a6 	beq.w	8005b5e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a12:	2300      	movs	r3, #0
 8005a14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a16:	4b94      	ldr	r3, [pc, #592]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005a18:	69db      	ldr	r3, [r3, #28]
 8005a1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d10d      	bne.n	8005a3e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a22:	4b91      	ldr	r3, [pc, #580]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005a24:	69db      	ldr	r3, [r3, #28]
 8005a26:	4a90      	ldr	r2, [pc, #576]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005a28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a2c:	61d3      	str	r3, [r2, #28]
 8005a2e:	4b8e      	ldr	r3, [pc, #568]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005a30:	69db      	ldr	r3, [r3, #28]
 8005a32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a36:	60bb      	str	r3, [r7, #8]
 8005a38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a3e:	4b8b      	ldr	r3, [pc, #556]	; (8005c6c <HAL_RCC_OscConfig+0x4ec>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d118      	bne.n	8005a7c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a4a:	4b88      	ldr	r3, [pc, #544]	; (8005c6c <HAL_RCC_OscConfig+0x4ec>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4a87      	ldr	r2, [pc, #540]	; (8005c6c <HAL_RCC_OscConfig+0x4ec>)
 8005a50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a56:	f7fd ff87 	bl	8003968 <HAL_GetTick>
 8005a5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a5c:	e008      	b.n	8005a70 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a5e:	f7fd ff83 	bl	8003968 <HAL_GetTick>
 8005a62:	4602      	mov	r2, r0
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	1ad3      	subs	r3, r2, r3
 8005a68:	2b64      	cmp	r3, #100	; 0x64
 8005a6a:	d901      	bls.n	8005a70 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005a6c:	2303      	movs	r3, #3
 8005a6e:	e195      	b.n	8005d9c <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a70:	4b7e      	ldr	r3, [pc, #504]	; (8005c6c <HAL_RCC_OscConfig+0x4ec>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d0f0      	beq.n	8005a5e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	691b      	ldr	r3, [r3, #16]
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d106      	bne.n	8005a92 <HAL_RCC_OscConfig+0x312>
 8005a84:	4b78      	ldr	r3, [pc, #480]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005a86:	6a1b      	ldr	r3, [r3, #32]
 8005a88:	4a77      	ldr	r2, [pc, #476]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005a8a:	f043 0301 	orr.w	r3, r3, #1
 8005a8e:	6213      	str	r3, [r2, #32]
 8005a90:	e02d      	b.n	8005aee <HAL_RCC_OscConfig+0x36e>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	691b      	ldr	r3, [r3, #16]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d10c      	bne.n	8005ab4 <HAL_RCC_OscConfig+0x334>
 8005a9a:	4b73      	ldr	r3, [pc, #460]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005a9c:	6a1b      	ldr	r3, [r3, #32]
 8005a9e:	4a72      	ldr	r2, [pc, #456]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005aa0:	f023 0301 	bic.w	r3, r3, #1
 8005aa4:	6213      	str	r3, [r2, #32]
 8005aa6:	4b70      	ldr	r3, [pc, #448]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005aa8:	6a1b      	ldr	r3, [r3, #32]
 8005aaa:	4a6f      	ldr	r2, [pc, #444]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005aac:	f023 0304 	bic.w	r3, r3, #4
 8005ab0:	6213      	str	r3, [r2, #32]
 8005ab2:	e01c      	b.n	8005aee <HAL_RCC_OscConfig+0x36e>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	691b      	ldr	r3, [r3, #16]
 8005ab8:	2b05      	cmp	r3, #5
 8005aba:	d10c      	bne.n	8005ad6 <HAL_RCC_OscConfig+0x356>
 8005abc:	4b6a      	ldr	r3, [pc, #424]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005abe:	6a1b      	ldr	r3, [r3, #32]
 8005ac0:	4a69      	ldr	r2, [pc, #420]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005ac2:	f043 0304 	orr.w	r3, r3, #4
 8005ac6:	6213      	str	r3, [r2, #32]
 8005ac8:	4b67      	ldr	r3, [pc, #412]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005aca:	6a1b      	ldr	r3, [r3, #32]
 8005acc:	4a66      	ldr	r2, [pc, #408]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005ace:	f043 0301 	orr.w	r3, r3, #1
 8005ad2:	6213      	str	r3, [r2, #32]
 8005ad4:	e00b      	b.n	8005aee <HAL_RCC_OscConfig+0x36e>
 8005ad6:	4b64      	ldr	r3, [pc, #400]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005ad8:	6a1b      	ldr	r3, [r3, #32]
 8005ada:	4a63      	ldr	r2, [pc, #396]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005adc:	f023 0301 	bic.w	r3, r3, #1
 8005ae0:	6213      	str	r3, [r2, #32]
 8005ae2:	4b61      	ldr	r3, [pc, #388]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005ae4:	6a1b      	ldr	r3, [r3, #32]
 8005ae6:	4a60      	ldr	r2, [pc, #384]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005ae8:	f023 0304 	bic.w	r3, r3, #4
 8005aec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	691b      	ldr	r3, [r3, #16]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d015      	beq.n	8005b22 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005af6:	f7fd ff37 	bl	8003968 <HAL_GetTick>
 8005afa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005afc:	e00a      	b.n	8005b14 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005afe:	f7fd ff33 	bl	8003968 <HAL_GetTick>
 8005b02:	4602      	mov	r2, r0
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	1ad3      	subs	r3, r2, r3
 8005b08:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d901      	bls.n	8005b14 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005b10:	2303      	movs	r3, #3
 8005b12:	e143      	b.n	8005d9c <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b14:	4b54      	ldr	r3, [pc, #336]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005b16:	6a1b      	ldr	r3, [r3, #32]
 8005b18:	f003 0302 	and.w	r3, r3, #2
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d0ee      	beq.n	8005afe <HAL_RCC_OscConfig+0x37e>
 8005b20:	e014      	b.n	8005b4c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b22:	f7fd ff21 	bl	8003968 <HAL_GetTick>
 8005b26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b28:	e00a      	b.n	8005b40 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b2a:	f7fd ff1d 	bl	8003968 <HAL_GetTick>
 8005b2e:	4602      	mov	r2, r0
 8005b30:	693b      	ldr	r3, [r7, #16]
 8005b32:	1ad3      	subs	r3, r2, r3
 8005b34:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d901      	bls.n	8005b40 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005b3c:	2303      	movs	r3, #3
 8005b3e:	e12d      	b.n	8005d9c <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b40:	4b49      	ldr	r3, [pc, #292]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005b42:	6a1b      	ldr	r3, [r3, #32]
 8005b44:	f003 0302 	and.w	r3, r3, #2
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d1ee      	bne.n	8005b2a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005b4c:	7dfb      	ldrb	r3, [r7, #23]
 8005b4e:	2b01      	cmp	r3, #1
 8005b50:	d105      	bne.n	8005b5e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b52:	4b45      	ldr	r3, [pc, #276]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005b54:	69db      	ldr	r3, [r3, #28]
 8005b56:	4a44      	ldr	r2, [pc, #272]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005b58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b5c:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	f000 808c 	beq.w	8005c80 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8005b68:	4b3f      	ldr	r3, [pc, #252]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b74:	d10e      	bne.n	8005b94 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8005b76:	4b3c      	ldr	r3, [pc, #240]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8005b7e:	2b08      	cmp	r3, #8
 8005b80:	d108      	bne.n	8005b94 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8005b82:	4b39      	ldr	r3, [pc, #228]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8005b8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b8e:	d101      	bne.n	8005b94 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	e103      	b.n	8005d9c <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b98:	2b02      	cmp	r3, #2
 8005b9a:	d14e      	bne.n	8005c3a <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8005b9c:	4b32      	ldr	r3, [pc, #200]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d009      	beq.n	8005bbc <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8005ba8:	4b2f      	ldr	r3, [pc, #188]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005baa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bac:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8005bb4:	429a      	cmp	r2, r3
 8005bb6:	d001      	beq.n	8005bbc <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	e0ef      	b.n	8005d9c <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8005bbc:	4b2c      	ldr	r3, [pc, #176]	; (8005c70 <HAL_RCC_OscConfig+0x4f0>)
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bc2:	f7fd fed1 	bl	8003968 <HAL_GetTick>
 8005bc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8005bc8:	e008      	b.n	8005bdc <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005bca:	f7fd fecd 	bl	8003968 <HAL_GetTick>
 8005bce:	4602      	mov	r2, r0
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	1ad3      	subs	r3, r2, r3
 8005bd4:	2b64      	cmp	r3, #100	; 0x64
 8005bd6:	d901      	bls.n	8005bdc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005bd8:	2303      	movs	r3, #3
 8005bda:	e0df      	b.n	8005d9c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8005bdc:	4b22      	ldr	r3, [pc, #136]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d1f0      	bne.n	8005bca <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8005be8:	4b1f      	ldr	r3, [pc, #124]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bf4:	491c      	ldr	r1, [pc, #112]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8005bfa:	4b1b      	ldr	r3, [pc, #108]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005bfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bfe:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c06:	4918      	ldr	r1, [pc, #96]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8005c0c:	4b18      	ldr	r3, [pc, #96]	; (8005c70 <HAL_RCC_OscConfig+0x4f0>)
 8005c0e:	2201      	movs	r2, #1
 8005c10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c12:	f7fd fea9 	bl	8003968 <HAL_GetTick>
 8005c16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8005c18:	e008      	b.n	8005c2c <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005c1a:	f7fd fea5 	bl	8003968 <HAL_GetTick>
 8005c1e:	4602      	mov	r2, r0
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	1ad3      	subs	r3, r2, r3
 8005c24:	2b64      	cmp	r3, #100	; 0x64
 8005c26:	d901      	bls.n	8005c2c <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8005c28:	2303      	movs	r3, #3
 8005c2a:	e0b7      	b.n	8005d9c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8005c2c:	4b0e      	ldr	r3, [pc, #56]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d0f0      	beq.n	8005c1a <HAL_RCC_OscConfig+0x49a>
 8005c38:	e022      	b.n	8005c80 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8005c3a:	4b0b      	ldr	r3, [pc, #44]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005c3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c3e:	4a0a      	ldr	r2, [pc, #40]	; (8005c68 <HAL_RCC_OscConfig+0x4e8>)
 8005c40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c44:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8005c46:	4b0a      	ldr	r3, [pc, #40]	; (8005c70 <HAL_RCC_OscConfig+0x4f0>)
 8005c48:	2200      	movs	r2, #0
 8005c4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c4c:	f7fd fe8c 	bl	8003968 <HAL_GetTick>
 8005c50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8005c52:	e00f      	b.n	8005c74 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005c54:	f7fd fe88 	bl	8003968 <HAL_GetTick>
 8005c58:	4602      	mov	r2, r0
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	1ad3      	subs	r3, r2, r3
 8005c5e:	2b64      	cmp	r3, #100	; 0x64
 8005c60:	d908      	bls.n	8005c74 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8005c62:	2303      	movs	r3, #3
 8005c64:	e09a      	b.n	8005d9c <HAL_RCC_OscConfig+0x61c>
 8005c66:	bf00      	nop
 8005c68:	40021000 	.word	0x40021000
 8005c6c:	40007000 	.word	0x40007000
 8005c70:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8005c74:	4b4b      	ldr	r3, [pc, #300]	; (8005da4 <HAL_RCC_OscConfig+0x624>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d1e9      	bne.n	8005c54 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6a1b      	ldr	r3, [r3, #32]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	f000 8088 	beq.w	8005d9a <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005c8a:	4b46      	ldr	r3, [pc, #280]	; (8005da4 <HAL_RCC_OscConfig+0x624>)
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	f003 030c 	and.w	r3, r3, #12
 8005c92:	2b08      	cmp	r3, #8
 8005c94:	d068      	beq.n	8005d68 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6a1b      	ldr	r3, [r3, #32]
 8005c9a:	2b02      	cmp	r3, #2
 8005c9c:	d14d      	bne.n	8005d3a <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c9e:	4b42      	ldr	r3, [pc, #264]	; (8005da8 <HAL_RCC_OscConfig+0x628>)
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ca4:	f7fd fe60 	bl	8003968 <HAL_GetTick>
 8005ca8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005caa:	e008      	b.n	8005cbe <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cac:	f7fd fe5c 	bl	8003968 <HAL_GetTick>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	693b      	ldr	r3, [r7, #16]
 8005cb4:	1ad3      	subs	r3, r2, r3
 8005cb6:	2b02      	cmp	r3, #2
 8005cb8:	d901      	bls.n	8005cbe <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	e06e      	b.n	8005d9c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005cbe:	4b39      	ldr	r3, [pc, #228]	; (8005da4 <HAL_RCC_OscConfig+0x624>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d1f0      	bne.n	8005cac <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005cd2:	d10f      	bne.n	8005cf4 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8005cd4:	4b33      	ldr	r3, [pc, #204]	; (8005da4 <HAL_RCC_OscConfig+0x624>)
 8005cd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	4931      	ldr	r1, [pc, #196]	; (8005da4 <HAL_RCC_OscConfig+0x624>)
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005ce2:	4b30      	ldr	r3, [pc, #192]	; (8005da4 <HAL_RCC_OscConfig+0x624>)
 8005ce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ce6:	f023 020f 	bic.w	r2, r3, #15
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	68db      	ldr	r3, [r3, #12]
 8005cee:	492d      	ldr	r1, [pc, #180]	; (8005da4 <HAL_RCC_OscConfig+0x624>)
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005cf4:	4b2b      	ldr	r3, [pc, #172]	; (8005da4 <HAL_RCC_OscConfig+0x624>)
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d04:	430b      	orrs	r3, r1
 8005d06:	4927      	ldr	r1, [pc, #156]	; (8005da4 <HAL_RCC_OscConfig+0x624>)
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005d0c:	4b26      	ldr	r3, [pc, #152]	; (8005da8 <HAL_RCC_OscConfig+0x628>)
 8005d0e:	2201      	movs	r2, #1
 8005d10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d12:	f7fd fe29 	bl	8003968 <HAL_GetTick>
 8005d16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005d18:	e008      	b.n	8005d2c <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d1a:	f7fd fe25 	bl	8003968 <HAL_GetTick>
 8005d1e:	4602      	mov	r2, r0
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	1ad3      	subs	r3, r2, r3
 8005d24:	2b02      	cmp	r3, #2
 8005d26:	d901      	bls.n	8005d2c <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8005d28:	2303      	movs	r3, #3
 8005d2a:	e037      	b.n	8005d9c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005d2c:	4b1d      	ldr	r3, [pc, #116]	; (8005da4 <HAL_RCC_OscConfig+0x624>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d0f0      	beq.n	8005d1a <HAL_RCC_OscConfig+0x59a>
 8005d38:	e02f      	b.n	8005d9a <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d3a:	4b1b      	ldr	r3, [pc, #108]	; (8005da8 <HAL_RCC_OscConfig+0x628>)
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d40:	f7fd fe12 	bl	8003968 <HAL_GetTick>
 8005d44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005d46:	e008      	b.n	8005d5a <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d48:	f7fd fe0e 	bl	8003968 <HAL_GetTick>
 8005d4c:	4602      	mov	r2, r0
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	1ad3      	subs	r3, r2, r3
 8005d52:	2b02      	cmp	r3, #2
 8005d54:	d901      	bls.n	8005d5a <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8005d56:	2303      	movs	r3, #3
 8005d58:	e020      	b.n	8005d9c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005d5a:	4b12      	ldr	r3, [pc, #72]	; (8005da4 <HAL_RCC_OscConfig+0x624>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d1f0      	bne.n	8005d48 <HAL_RCC_OscConfig+0x5c8>
 8005d66:	e018      	b.n	8005d9a <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6a1b      	ldr	r3, [r3, #32]
 8005d6c:	2b01      	cmp	r3, #1
 8005d6e:	d101      	bne.n	8005d74 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8005d70:	2301      	movs	r3, #1
 8005d72:	e013      	b.n	8005d9c <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005d74:	4b0b      	ldr	r3, [pc, #44]	; (8005da4 <HAL_RCC_OscConfig+0x624>)
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d84:	429a      	cmp	r2, r3
 8005d86:	d106      	bne.n	8005d96 <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d92:	429a      	cmp	r2, r3
 8005d94:	d001      	beq.n	8005d9a <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8005d96:	2301      	movs	r3, #1
 8005d98:	e000      	b.n	8005d9c <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 8005d9a:	2300      	movs	r3, #0
}
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	3718      	adds	r7, #24
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bd80      	pop	{r7, pc}
 8005da4:	40021000 	.word	0x40021000
 8005da8:	42420060 	.word	0x42420060

08005dac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b084      	sub	sp, #16
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
 8005db4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d101      	bne.n	8005dc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	e0d0      	b.n	8005f62 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005dc0:	4b6a      	ldr	r3, [pc, #424]	; (8005f6c <HAL_RCC_ClockConfig+0x1c0>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f003 0307 	and.w	r3, r3, #7
 8005dc8:	683a      	ldr	r2, [r7, #0]
 8005dca:	429a      	cmp	r2, r3
 8005dcc:	d910      	bls.n	8005df0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dce:	4b67      	ldr	r3, [pc, #412]	; (8005f6c <HAL_RCC_ClockConfig+0x1c0>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f023 0207 	bic.w	r2, r3, #7
 8005dd6:	4965      	ldr	r1, [pc, #404]	; (8005f6c <HAL_RCC_ClockConfig+0x1c0>)
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dde:	4b63      	ldr	r3, [pc, #396]	; (8005f6c <HAL_RCC_ClockConfig+0x1c0>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f003 0307 	and.w	r3, r3, #7
 8005de6:	683a      	ldr	r2, [r7, #0]
 8005de8:	429a      	cmp	r2, r3
 8005dea:	d001      	beq.n	8005df0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005dec:	2301      	movs	r3, #1
 8005dee:	e0b8      	b.n	8005f62 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 0302 	and.w	r3, r3, #2
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d020      	beq.n	8005e3e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f003 0304 	and.w	r3, r3, #4
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d005      	beq.n	8005e14 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005e08:	4b59      	ldr	r3, [pc, #356]	; (8005f70 <HAL_RCC_ClockConfig+0x1c4>)
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	4a58      	ldr	r2, [pc, #352]	; (8005f70 <HAL_RCC_ClockConfig+0x1c4>)
 8005e0e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005e12:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f003 0308 	and.w	r3, r3, #8
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d005      	beq.n	8005e2c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005e20:	4b53      	ldr	r3, [pc, #332]	; (8005f70 <HAL_RCC_ClockConfig+0x1c4>)
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	4a52      	ldr	r2, [pc, #328]	; (8005f70 <HAL_RCC_ClockConfig+0x1c4>)
 8005e26:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005e2a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e2c:	4b50      	ldr	r3, [pc, #320]	; (8005f70 <HAL_RCC_ClockConfig+0x1c4>)
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	494d      	ldr	r1, [pc, #308]	; (8005f70 <HAL_RCC_ClockConfig+0x1c4>)
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f003 0301 	and.w	r3, r3, #1
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d040      	beq.n	8005ecc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	2b01      	cmp	r3, #1
 8005e50:	d107      	bne.n	8005e62 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e52:	4b47      	ldr	r3, [pc, #284]	; (8005f70 <HAL_RCC_ClockConfig+0x1c4>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d115      	bne.n	8005e8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e07f      	b.n	8005f62 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	2b02      	cmp	r3, #2
 8005e68:	d107      	bne.n	8005e7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e6a:	4b41      	ldr	r3, [pc, #260]	; (8005f70 <HAL_RCC_ClockConfig+0x1c4>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d109      	bne.n	8005e8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e76:	2301      	movs	r3, #1
 8005e78:	e073      	b.n	8005f62 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e7a:	4b3d      	ldr	r3, [pc, #244]	; (8005f70 <HAL_RCC_ClockConfig+0x1c4>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f003 0302 	and.w	r3, r3, #2
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d101      	bne.n	8005e8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e86:	2301      	movs	r3, #1
 8005e88:	e06b      	b.n	8005f62 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e8a:	4b39      	ldr	r3, [pc, #228]	; (8005f70 <HAL_RCC_ClockConfig+0x1c4>)
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	f023 0203 	bic.w	r2, r3, #3
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	4936      	ldr	r1, [pc, #216]	; (8005f70 <HAL_RCC_ClockConfig+0x1c4>)
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005e9c:	f7fd fd64 	bl	8003968 <HAL_GetTick>
 8005ea0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ea2:	e00a      	b.n	8005eba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ea4:	f7fd fd60 	bl	8003968 <HAL_GetTick>
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	1ad3      	subs	r3, r2, r3
 8005eae:	f241 3288 	movw	r2, #5000	; 0x1388
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d901      	bls.n	8005eba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005eb6:	2303      	movs	r3, #3
 8005eb8:	e053      	b.n	8005f62 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005eba:	4b2d      	ldr	r3, [pc, #180]	; (8005f70 <HAL_RCC_ClockConfig+0x1c4>)
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	f003 020c 	and.w	r2, r3, #12
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	009b      	lsls	r3, r3, #2
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d1eb      	bne.n	8005ea4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005ecc:	4b27      	ldr	r3, [pc, #156]	; (8005f6c <HAL_RCC_ClockConfig+0x1c0>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f003 0307 	and.w	r3, r3, #7
 8005ed4:	683a      	ldr	r2, [r7, #0]
 8005ed6:	429a      	cmp	r2, r3
 8005ed8:	d210      	bcs.n	8005efc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005eda:	4b24      	ldr	r3, [pc, #144]	; (8005f6c <HAL_RCC_ClockConfig+0x1c0>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f023 0207 	bic.w	r2, r3, #7
 8005ee2:	4922      	ldr	r1, [pc, #136]	; (8005f6c <HAL_RCC_ClockConfig+0x1c0>)
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005eea:	4b20      	ldr	r3, [pc, #128]	; (8005f6c <HAL_RCC_ClockConfig+0x1c0>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f003 0307 	and.w	r3, r3, #7
 8005ef2:	683a      	ldr	r2, [r7, #0]
 8005ef4:	429a      	cmp	r2, r3
 8005ef6:	d001      	beq.n	8005efc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e032      	b.n	8005f62 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f003 0304 	and.w	r3, r3, #4
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d008      	beq.n	8005f1a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005f08:	4b19      	ldr	r3, [pc, #100]	; (8005f70 <HAL_RCC_ClockConfig+0x1c4>)
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	68db      	ldr	r3, [r3, #12]
 8005f14:	4916      	ldr	r1, [pc, #88]	; (8005f70 <HAL_RCC_ClockConfig+0x1c4>)
 8005f16:	4313      	orrs	r3, r2
 8005f18:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f003 0308 	and.w	r3, r3, #8
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d009      	beq.n	8005f3a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005f26:	4b12      	ldr	r3, [pc, #72]	; (8005f70 <HAL_RCC_ClockConfig+0x1c4>)
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	691b      	ldr	r3, [r3, #16]
 8005f32:	00db      	lsls	r3, r3, #3
 8005f34:	490e      	ldr	r1, [pc, #56]	; (8005f70 <HAL_RCC_ClockConfig+0x1c4>)
 8005f36:	4313      	orrs	r3, r2
 8005f38:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005f3a:	f000 f821 	bl	8005f80 <HAL_RCC_GetSysClockFreq>
 8005f3e:	4601      	mov	r1, r0
 8005f40:	4b0b      	ldr	r3, [pc, #44]	; (8005f70 <HAL_RCC_ClockConfig+0x1c4>)
 8005f42:	685b      	ldr	r3, [r3, #4]
 8005f44:	091b      	lsrs	r3, r3, #4
 8005f46:	f003 030f 	and.w	r3, r3, #15
 8005f4a:	4a0a      	ldr	r2, [pc, #40]	; (8005f74 <HAL_RCC_ClockConfig+0x1c8>)
 8005f4c:	5cd3      	ldrb	r3, [r2, r3]
 8005f4e:	fa21 f303 	lsr.w	r3, r1, r3
 8005f52:	4a09      	ldr	r2, [pc, #36]	; (8005f78 <HAL_RCC_ClockConfig+0x1cc>)
 8005f54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005f56:	4b09      	ldr	r3, [pc, #36]	; (8005f7c <HAL_RCC_ClockConfig+0x1d0>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f7fd fcc2 	bl	80038e4 <HAL_InitTick>

  return HAL_OK;
 8005f60:	2300      	movs	r3, #0
}
 8005f62:	4618      	mov	r0, r3
 8005f64:	3710      	adds	r7, #16
 8005f66:	46bd      	mov	sp, r7
 8005f68:	bd80      	pop	{r7, pc}
 8005f6a:	bf00      	nop
 8005f6c:	40022000 	.word	0x40022000
 8005f70:	40021000 	.word	0x40021000
 8005f74:	0800a48c 	.word	0x0800a48c
 8005f78:	20000004 	.word	0x20000004
 8005f7c:	20000008 	.word	0x20000008

08005f80 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f82:	b091      	sub	sp, #68	; 0x44
 8005f84:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8005f86:	4b56      	ldr	r3, [pc, #344]	; (80060e0 <HAL_RCC_GetSysClockFreq+0x160>)
 8005f88:	f107 0414 	add.w	r4, r7, #20
 8005f8c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005f8e:	c407      	stmia	r4!, {r0, r1, r2}
 8005f90:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8005f92:	4b54      	ldr	r3, [pc, #336]	; (80060e4 <HAL_RCC_GetSysClockFreq+0x164>)
 8005f94:	1d3c      	adds	r4, r7, #4
 8005f96:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005f98:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	637b      	str	r3, [r7, #52]	; 0x34
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	633b      	str	r3, [r7, #48]	; 0x30
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005fa8:	2300      	movs	r3, #0
 8005faa:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t sysclockfreq = 0U;
 8005fac:	2300      	movs	r3, #0
 8005fae:	63bb      	str	r3, [r7, #56]	; 0x38
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	62bb      	str	r3, [r7, #40]	; 0x28
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	627b      	str	r3, [r7, #36]	; 0x24
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005fb8:	4b4b      	ldr	r3, [pc, #300]	; (80060e8 <HAL_RCC_GetSysClockFreq+0x168>)
 8005fba:	685b      	ldr	r3, [r3, #4]
 8005fbc:	637b      	str	r3, [r7, #52]	; 0x34

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005fbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fc0:	f003 030c 	and.w	r3, r3, #12
 8005fc4:	2b04      	cmp	r3, #4
 8005fc6:	d002      	beq.n	8005fce <HAL_RCC_GetSysClockFreq+0x4e>
 8005fc8:	2b08      	cmp	r3, #8
 8005fca:	d003      	beq.n	8005fd4 <HAL_RCC_GetSysClockFreq+0x54>
 8005fcc:	e07f      	b.n	80060ce <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005fce:	4b47      	ldr	r3, [pc, #284]	; (80060ec <HAL_RCC_GetSysClockFreq+0x16c>)
 8005fd0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005fd2:	e07f      	b.n	80060d4 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005fd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fd6:	0c9b      	lsrs	r3, r3, #18
 8005fd8:	f003 030f 	and.w	r3, r3, #15
 8005fdc:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8005fe0:	4413      	add	r3, r2
 8005fe2:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8005fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005fe8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d065      	beq.n	80060be <HAL_RCC_GetSysClockFreq+0x13e>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8005ff2:	4b3d      	ldr	r3, [pc, #244]	; (80060e8 <HAL_RCC_GetSysClockFreq+0x168>)
 8005ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ff6:	f003 030f 	and.w	r3, r3, #15
 8005ffa:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8005ffe:	4413      	add	r3, r2
 8006000:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 8006004:	633b      	str	r3, [r7, #48]	; 0x30
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8006006:	4b38      	ldr	r3, [pc, #224]	; (80060e8 <HAL_RCC_GetSysClockFreq+0x168>)
 8006008:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800600a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800600e:	2b00      	cmp	r3, #0
 8006010:	d043      	beq.n	800609a <HAL_RCC_GetSysClockFreq+0x11a>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8006012:	4b35      	ldr	r3, [pc, #212]	; (80060e8 <HAL_RCC_GetSysClockFreq+0x168>)
 8006014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006016:	091b      	lsrs	r3, r3, #4
 8006018:	f003 030f 	and.w	r3, r3, #15
 800601c:	3301      	adds	r3, #1
 800601e:	62bb      	str	r3, [r7, #40]	; 0x28
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8006020:	4b31      	ldr	r3, [pc, #196]	; (80060e8 <HAL_RCC_GetSysClockFreq+0x168>)
 8006022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006024:	0a1b      	lsrs	r3, r3, #8
 8006026:	f003 030f 	and.w	r3, r3, #15
 800602a:	3302      	adds	r3, #2
 800602c:	627b      	str	r3, [r7, #36]	; 0x24
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 800602e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006030:	4619      	mov	r1, r3
 8006032:	f04f 0200 	mov.w	r2, #0
 8006036:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006038:	f04f 0400 	mov.w	r4, #0
 800603c:	fb03 f502 	mul.w	r5, r3, r2
 8006040:	fb01 f004 	mul.w	r0, r1, r4
 8006044:	4428      	add	r0, r5
 8006046:	fba1 3403 	umull	r3, r4, r1, r3
 800604a:	1902      	adds	r2, r0, r4
 800604c:	4614      	mov	r4, r2
 800604e:	4a27      	ldr	r2, [pc, #156]	; (80060ec <HAL_RCC_GetSysClockFreq+0x16c>)
 8006050:	fb02 f104 	mul.w	r1, r2, r4
 8006054:	2200      	movs	r2, #0
 8006056:	fb02 f203 	mul.w	r2, r2, r3
 800605a:	440a      	add	r2, r1
 800605c:	4923      	ldr	r1, [pc, #140]	; (80060ec <HAL_RCC_GetSysClockFreq+0x16c>)
 800605e:	fba3 5601 	umull	r5, r6, r3, r1
 8006062:	1993      	adds	r3, r2, r6
 8006064:	461e      	mov	r6, r3
 8006066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006068:	4619      	mov	r1, r3
 800606a:	f04f 0200 	mov.w	r2, #0
 800606e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006070:	f04f 0400 	mov.w	r4, #0
 8006074:	fb03 fc02 	mul.w	ip, r3, r2
 8006078:	fb01 f004 	mul.w	r0, r1, r4
 800607c:	4460      	add	r0, ip
 800607e:	fba1 3403 	umull	r3, r4, r1, r3
 8006082:	1902      	adds	r2, r0, r4
 8006084:	4614      	mov	r4, r2
 8006086:	461a      	mov	r2, r3
 8006088:	4623      	mov	r3, r4
 800608a:	4628      	mov	r0, r5
 800608c:	4631      	mov	r1, r6
 800608e:	f7fa ff59 	bl	8000f44 <__aeabi_uldivmod>
 8006092:	4603      	mov	r3, r0
 8006094:	460c      	mov	r4, r1
 8006096:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006098:	e007      	b.n	80060aa <HAL_RCC_GetSysClockFreq+0x12a>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 800609a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800609c:	4a13      	ldr	r2, [pc, #76]	; (80060ec <HAL_RCC_GetSysClockFreq+0x16c>)
 800609e:	fb02 f203 	mul.w	r2, r2, r3
 80060a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80060a8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 80060aa:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80060ae:	461a      	mov	r2, r3
 80060b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d108      	bne.n	80060c8 <HAL_RCC_GetSysClockFreq+0x148>
        {
          pllclk = pllclk / 2;
 80060b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060b8:	085b      	lsrs	r3, r3, #1
 80060ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80060bc:	e004      	b.n	80060c8 <HAL_RCC_GetSysClockFreq+0x148>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80060be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060c0:	4a0b      	ldr	r2, [pc, #44]	; (80060f0 <HAL_RCC_GetSysClockFreq+0x170>)
 80060c2:	fb02 f303 	mul.w	r3, r2, r3
 80060c6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      sysclockfreq = pllclk;
 80060c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060ca:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80060cc:	e002      	b.n	80060d4 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80060ce:	4b09      	ldr	r3, [pc, #36]	; (80060f4 <HAL_RCC_GetSysClockFreq+0x174>)
 80060d0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80060d2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80060d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	3744      	adds	r7, #68	; 0x44
 80060da:	46bd      	mov	sp, r7
 80060dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060de:	bf00      	nop
 80060e0:	0800a428 	.word	0x0800a428
 80060e4:	0800a438 	.word	0x0800a438
 80060e8:	40021000 	.word	0x40021000
 80060ec:	017d7840 	.word	0x017d7840
 80060f0:	003d0900 	.word	0x003d0900
 80060f4:	007a1200 	.word	0x007a1200

080060f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80060f8:	b480      	push	{r7}
 80060fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80060fc:	4b02      	ldr	r3, [pc, #8]	; (8006108 <HAL_RCC_GetHCLKFreq+0x10>)
 80060fe:	681b      	ldr	r3, [r3, #0]
}
 8006100:	4618      	mov	r0, r3
 8006102:	46bd      	mov	sp, r7
 8006104:	bc80      	pop	{r7}
 8006106:	4770      	bx	lr
 8006108:	20000004 	.word	0x20000004

0800610c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006110:	f7ff fff2 	bl	80060f8 <HAL_RCC_GetHCLKFreq>
 8006114:	4601      	mov	r1, r0
 8006116:	4b05      	ldr	r3, [pc, #20]	; (800612c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	0a1b      	lsrs	r3, r3, #8
 800611c:	f003 0307 	and.w	r3, r3, #7
 8006120:	4a03      	ldr	r2, [pc, #12]	; (8006130 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006122:	5cd3      	ldrb	r3, [r2, r3]
 8006124:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006128:	4618      	mov	r0, r3
 800612a:	bd80      	pop	{r7, pc}
 800612c:	40021000 	.word	0x40021000
 8006130:	0800a49c 	.word	0x0800a49c

08006134 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006138:	f7ff ffde 	bl	80060f8 <HAL_RCC_GetHCLKFreq>
 800613c:	4601      	mov	r1, r0
 800613e:	4b05      	ldr	r3, [pc, #20]	; (8006154 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006140:	685b      	ldr	r3, [r3, #4]
 8006142:	0adb      	lsrs	r3, r3, #11
 8006144:	f003 0307 	and.w	r3, r3, #7
 8006148:	4a03      	ldr	r2, [pc, #12]	; (8006158 <HAL_RCC_GetPCLK2Freq+0x24>)
 800614a:	5cd3      	ldrb	r3, [r2, r3]
 800614c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006150:	4618      	mov	r0, r3
 8006152:	bd80      	pop	{r7, pc}
 8006154:	40021000 	.word	0x40021000
 8006158:	0800a49c 	.word	0x0800a49c

0800615c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800615c:	b480      	push	{r7}
 800615e:	b085      	sub	sp, #20
 8006160:	af00      	add	r7, sp, #0
 8006162:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006164:	4b0a      	ldr	r3, [pc, #40]	; (8006190 <RCC_Delay+0x34>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4a0a      	ldr	r2, [pc, #40]	; (8006194 <RCC_Delay+0x38>)
 800616a:	fba2 2303 	umull	r2, r3, r2, r3
 800616e:	0a5b      	lsrs	r3, r3, #9
 8006170:	687a      	ldr	r2, [r7, #4]
 8006172:	fb02 f303 	mul.w	r3, r2, r3
 8006176:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006178:	bf00      	nop
  }
  while (Delay --);
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	1e5a      	subs	r2, r3, #1
 800617e:	60fa      	str	r2, [r7, #12]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d1f9      	bne.n	8006178 <RCC_Delay+0x1c>
}
 8006184:	bf00      	nop
 8006186:	3714      	adds	r7, #20
 8006188:	46bd      	mov	sp, r7
 800618a:	bc80      	pop	{r7}
 800618c:	4770      	bx	lr
 800618e:	bf00      	nop
 8006190:	20000004 	.word	0x20000004
 8006194:	10624dd3 	.word	0x10624dd3

08006198 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b088      	sub	sp, #32
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80061a0:	2300      	movs	r3, #0
 80061a2:	617b      	str	r3, [r7, #20]
 80061a4:	2300      	movs	r3, #0
 80061a6:	613b      	str	r3, [r7, #16]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
 80061a8:	2300      	movs	r3, #0
 80061aa:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f003 0301 	and.w	r3, r3, #1
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d07d      	beq.n	80062b4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80061b8:	2300      	movs	r3, #0
 80061ba:	76fb      	strb	r3, [r7, #27]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80061bc:	4b8b      	ldr	r3, [pc, #556]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80061be:	69db      	ldr	r3, [r3, #28]
 80061c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d10d      	bne.n	80061e4 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061c8:	4b88      	ldr	r3, [pc, #544]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80061ca:	69db      	ldr	r3, [r3, #28]
 80061cc:	4a87      	ldr	r2, [pc, #540]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80061ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80061d2:	61d3      	str	r3, [r2, #28]
 80061d4:	4b85      	ldr	r3, [pc, #532]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80061d6:	69db      	ldr	r3, [r3, #28]
 80061d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061dc:	60fb      	str	r3, [r7, #12]
 80061de:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80061e0:	2301      	movs	r3, #1
 80061e2:	76fb      	strb	r3, [r7, #27]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061e4:	4b82      	ldr	r3, [pc, #520]	; (80063f0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d118      	bne.n	8006222 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80061f0:	4b7f      	ldr	r3, [pc, #508]	; (80063f0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a7e      	ldr	r2, [pc, #504]	; (80063f0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80061f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80061fa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80061fc:	f7fd fbb4 	bl	8003968 <HAL_GetTick>
 8006200:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006202:	e008      	b.n	8006216 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006204:	f7fd fbb0 	bl	8003968 <HAL_GetTick>
 8006208:	4602      	mov	r2, r0
 800620a:	697b      	ldr	r3, [r7, #20]
 800620c:	1ad3      	subs	r3, r2, r3
 800620e:	2b64      	cmp	r3, #100	; 0x64
 8006210:	d901      	bls.n	8006216 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        {
          return HAL_TIMEOUT;
 8006212:	2303      	movs	r3, #3
 8006214:	e0e5      	b.n	80063e2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006216:	4b76      	ldr	r3, [pc, #472]	; (80063f0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800621e:	2b00      	cmp	r3, #0
 8006220:	d0f0      	beq.n	8006204 <HAL_RCCEx_PeriphCLKConfig+0x6c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006222:	4b72      	ldr	r3, [pc, #456]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006224:	6a1b      	ldr	r3, [r3, #32]
 8006226:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800622a:	613b      	str	r3, [r7, #16]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800622c:	693b      	ldr	r3, [r7, #16]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d02e      	beq.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0xf8>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800623a:	693a      	ldr	r2, [r7, #16]
 800623c:	429a      	cmp	r2, r3
 800623e:	d027      	beq.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006240:	4b6a      	ldr	r3, [pc, #424]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006242:	6a1b      	ldr	r3, [r3, #32]
 8006244:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006248:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800624a:	4b6a      	ldr	r3, [pc, #424]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800624c:	2201      	movs	r2, #1
 800624e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006250:	4b68      	ldr	r3, [pc, #416]	; (80063f4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8006252:	2200      	movs	r2, #0
 8006254:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006256:	4a65      	ldr	r2, [pc, #404]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006258:	693b      	ldr	r3, [r7, #16]
 800625a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	f003 0301 	and.w	r3, r3, #1
 8006262:	2b00      	cmp	r3, #0
 8006264:	d014      	beq.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006266:	f7fd fb7f 	bl	8003968 <HAL_GetTick>
 800626a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800626c:	e00a      	b.n	8006284 <HAL_RCCEx_PeriphCLKConfig+0xec>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800626e:	f7fd fb7b 	bl	8003968 <HAL_GetTick>
 8006272:	4602      	mov	r2, r0
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	1ad3      	subs	r3, r2, r3
 8006278:	f241 3288 	movw	r2, #5000	; 0x1388
 800627c:	4293      	cmp	r3, r2
 800627e:	d901      	bls.n	8006284 <HAL_RCCEx_PeriphCLKConfig+0xec>
          {
            return HAL_TIMEOUT;
 8006280:	2303      	movs	r3, #3
 8006282:	e0ae      	b.n	80063e2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006284:	4b59      	ldr	r3, [pc, #356]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006286:	6a1b      	ldr	r3, [r3, #32]
 8006288:	f003 0302 	and.w	r3, r3, #2
 800628c:	2b00      	cmp	r3, #0
 800628e:	d0ee      	beq.n	800626e <HAL_RCCEx_PeriphCLKConfig+0xd6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006290:	4b56      	ldr	r3, [pc, #344]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006292:	6a1b      	ldr	r3, [r3, #32]
 8006294:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	685b      	ldr	r3, [r3, #4]
 800629c:	4953      	ldr	r1, [pc, #332]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800629e:	4313      	orrs	r3, r2
 80062a0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80062a2:	7efb      	ldrb	r3, [r7, #27]
 80062a4:	2b01      	cmp	r3, #1
 80062a6:	d105      	bne.n	80062b4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062a8:	4b50      	ldr	r3, [pc, #320]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80062aa:	69db      	ldr	r3, [r3, #28]
 80062ac:	4a4f      	ldr	r2, [pc, #316]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80062ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80062b2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f003 0302 	and.w	r3, r3, #2
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d008      	beq.n	80062d2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80062c0:	4b4a      	ldr	r3, [pc, #296]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	689b      	ldr	r3, [r3, #8]
 80062cc:	4947      	ldr	r1, [pc, #284]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80062ce:	4313      	orrs	r3, r2
 80062d0:	604b      	str	r3, [r1, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f003 0304 	and.w	r3, r3, #4
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d008      	beq.n	80062f0 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80062de:	4b43      	ldr	r3, [pc, #268]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80062e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062e2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	68db      	ldr	r3, [r3, #12]
 80062ea:	4940      	ldr	r1, [pc, #256]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80062ec:	4313      	orrs	r3, r2
 80062ee:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f003 0308 	and.w	r3, r3, #8
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d008      	beq.n	800630e <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));

    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 80062fc:	4b3b      	ldr	r3, [pc, #236]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80062fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006300:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	691b      	ldr	r3, [r3, #16]
 8006308:	4938      	ldr	r1, [pc, #224]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800630a:	4313      	orrs	r3, r2
 800630c:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 800630e:	4b37      	ldr	r3, [pc, #220]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006310:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006312:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006316:	2b00      	cmp	r3, #0
 8006318:	d105      	bne.n	8006326 <HAL_RCCEx_PeriphCLKConfig+0x18e>
 800631a:	4b34      	ldr	r3, [pc, #208]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800631c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800631e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006322:	2b00      	cmp	r3, #0
 8006324:	d001      	beq.n	800632a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Update flag to indicate that PLL I2S should be active */
    pllactive = 1;
 8006326:	2301      	movs	r3, #1
 8006328:	61fb      	str	r3, [r7, #28]
  }

  /* Check if PLL I2S need to be enabled */
  if (pllactive == 1)
 800632a:	69fb      	ldr	r3, [r7, #28]
 800632c:	2b01      	cmp	r3, #1
 800632e:	d148      	bne.n	80063c2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Enable PLL I2S only if not active */
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 8006330:	4b2e      	ldr	r3, [pc, #184]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006338:	2b00      	cmp	r3, #0
 800633a:	d138      	bne.n	80063ae <HAL_RCCEx_PeriphCLKConfig+0x216>
      assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
      assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));

      /* Prediv2 can be written only when the PLL2 is disabled. */
      /* Return an error only if new value is different from the programmed value */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 800633c:	4b2b      	ldr	r3, [pc, #172]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006344:	2b00      	cmp	r3, #0
 8006346:	d009      	beq.n	800635c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
          (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 8006348:	4b28      	ldr	r3, [pc, #160]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800634a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800634c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	699b      	ldr	r3, [r3, #24]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8006354:	429a      	cmp	r2, r3
 8006356:	d001      	beq.n	800635c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      {
        return HAL_ERROR;
 8006358:	2301      	movs	r3, #1
 800635a:	e042      	b.n	80063e2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      }

      /* Configure the HSE prediv2 factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 800635c:	4b23      	ldr	r3, [pc, #140]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800635e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006360:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	699b      	ldr	r3, [r3, #24]
 8006368:	4920      	ldr	r1, [pc, #128]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800636a:	4313      	orrs	r3, r2
 800636c:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Configure the main PLLI2S multiplication factors. */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 800636e:	4b1f      	ldr	r3, [pc, #124]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8006370:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006372:	f423 4270 	bic.w	r2, r3, #61440	; 0xf000
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	695b      	ldr	r3, [r3, #20]
 800637a:	491c      	ldr	r1, [pc, #112]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800637c:	4313      	orrs	r3, r2
 800637e:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Enable the main PLLI2S. */
      __HAL_RCC_PLLI2S_ENABLE();
 8006380:	4b1d      	ldr	r3, [pc, #116]	; (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006382:	2201      	movs	r2, #1
 8006384:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006386:	f7fd faef 	bl	8003968 <HAL_GetTick>
 800638a:	6178      	str	r0, [r7, #20]

      /* Wait till PLLI2S is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800638c:	e008      	b.n	80063a0 <HAL_RCCEx_PeriphCLKConfig+0x208>
      {
        if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800638e:	f7fd faeb 	bl	8003968 <HAL_GetTick>
 8006392:	4602      	mov	r2, r0
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	1ad3      	subs	r3, r2, r3
 8006398:	2b64      	cmp	r3, #100	; 0x64
 800639a:	d901      	bls.n	80063a0 <HAL_RCCEx_PeriphCLKConfig+0x208>
        {
          return HAL_TIMEOUT;
 800639c:	2303      	movs	r3, #3
 800639e:	e020      	b.n	80063e2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80063a0:	4b12      	ldr	r3, [pc, #72]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d0f0      	beq.n	800638e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 80063ac:	e009      	b.n	80063c2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      }
    }
    else
    {
      /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 80063ae:	4b0f      	ldr	r3, [pc, #60]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80063b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063b2:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	695b      	ldr	r3, [r3, #20]
 80063ba:	429a      	cmp	r2, r3
 80063bc:	d001      	beq.n	80063c2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      {
        return HAL_ERROR;
 80063be:	2301      	movs	r3, #1
 80063c0:	e00f      	b.n	80063e2 <HAL_RCCEx_PeriphCLKConfig+0x24a>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f003 0310 	and.w	r3, r3, #16
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d008      	beq.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80063ce:	4b07      	ldr	r3, [pc, #28]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	69db      	ldr	r3, [r3, #28]
 80063da:	4904      	ldr	r1, [pc, #16]	; (80063ec <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80063dc:	4313      	orrs	r3, r2
 80063de:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80063e0:	2300      	movs	r3, #0
}
 80063e2:	4618      	mov	r0, r3
 80063e4:	3720      	adds	r7, #32
 80063e6:	46bd      	mov	sp, r7
 80063e8:	bd80      	pop	{r7, pc}
 80063ea:	bf00      	nop
 80063ec:	40021000 	.word	0x40021000
 80063f0:	40007000 	.word	0x40007000
 80063f4:	42420440 	.word	0x42420440
 80063f8:	42420070 	.word	0x42420070

080063fc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80063fc:	b590      	push	{r4, r7, lr}
 80063fe:	b093      	sub	sp, #76	; 0x4c
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
#if defined(STM32F105xC) || defined(STM32F107xC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8006404:	4ba8      	ldr	r3, [pc, #672]	; (80066a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ac>)
 8006406:	f107 0418 	add.w	r4, r7, #24
 800640a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800640c:	c407      	stmia	r4!, {r0, r1, r2}
 800640e:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8006410:	4ba6      	ldr	r3, [pc, #664]	; (80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 8006412:	f107 0408 	add.w	r4, r7, #8
 8006416:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006418:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800641c:	2300      	movs	r3, #0
 800641e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006420:	2300      	movs	r3, #0
 8006422:	647b      	str	r3, [r7, #68]	; 0x44
 8006424:	2300      	movs	r3, #0
 8006426:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
 8006428:	2300      	movs	r3, #0
 800642a:	637b      	str	r3, [r7, #52]	; 0x34
 800642c:	2300      	movs	r3, #0
 800642e:	633b      	str	r3, [r7, #48]	; 0x30
 8006430:	2300      	movs	r3, #0
 8006432:	62fb      	str	r3, [r7, #44]	; 0x2c
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  const uint8_t aPredivFactorTable[2] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8006434:	2300      	movs	r3, #0
 8006436:	62bb      	str	r3, [r7, #40]	; 0x28
 8006438:	2300      	movs	r3, #0
 800643a:	643b      	str	r3, [r7, #64]	; 0x40

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	3b01      	subs	r3, #1
 8006440:	2b0f      	cmp	r3, #15
 8006442:	f200 8123 	bhi.w	800668c <HAL_RCCEx_GetPeriphCLKFreq+0x290>
 8006446:	a201      	add	r2, pc, #4	; (adr r2, 800644c <HAL_RCCEx_GetPeriphCLKFreq+0x50>)
 8006448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800644c:	0800660d 	.word	0x0800660d
 8006450:	08006671 	.word	0x08006671
 8006454:	0800668d 	.word	0x0800668d
 8006458:	0800656b 	.word	0x0800656b
 800645c:	0800668d 	.word	0x0800668d
 8006460:	0800668d 	.word	0x0800668d
 8006464:	0800668d 	.word	0x0800668d
 8006468:	080065bd 	.word	0x080065bd
 800646c:	0800668d 	.word	0x0800668d
 8006470:	0800668d 	.word	0x0800668d
 8006474:	0800668d 	.word	0x0800668d
 8006478:	0800668d 	.word	0x0800668d
 800647c:	0800668d 	.word	0x0800668d
 8006480:	0800668d 	.word	0x0800668d
 8006484:	0800668d 	.word	0x0800668d
 8006488:	0800648d 	.word	0x0800648d
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 800648c:	4b88      	ldr	r3, [pc, #544]	; (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8006492:	4b87      	ldr	r3, [pc, #540]	; (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800649a:	2b00      	cmp	r3, #0
 800649c:	f000 80f8 	beq.w	8006690 <HAL_RCCEx_GetPeriphCLKFreq+0x294>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80064a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064a2:	0c9b      	lsrs	r3, r3, #18
 80064a4:	f003 030f 	and.w	r3, r3, #15
 80064a8:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80064ac:	4413      	add	r3, r2
 80064ae:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 80064b2:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80064b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d03e      	beq.n	800653c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 80064be:	4b7c      	ldr	r3, [pc, #496]	; (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80064c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064c2:	f003 030f 	and.w	r3, r3, #15
 80064c6:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80064ca:	4413      	add	r3, r2
 80064cc:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 80064d0:	63fb      	str	r3, [r7, #60]	; 0x3c
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */

#if defined(STM32F105xC) || defined(STM32F107xC)
          if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 80064d2:	4b77      	ldr	r3, [pc, #476]	; (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80064d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d01c      	beq.n	8006518 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
          {
            /* PLL2 selected as Prediv1 source */
            /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
            prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 80064de:	4b74      	ldr	r3, [pc, #464]	; (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80064e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064e2:	091b      	lsrs	r3, r3, #4
 80064e4:	f003 030f 	and.w	r3, r3, #15
 80064e8:	3301      	adds	r3, #1
 80064ea:	62fb      	str	r3, [r7, #44]	; 0x2c
            pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 80064ec:	4b70      	ldr	r3, [pc, #448]	; (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80064ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064f0:	0a1b      	lsrs	r3, r3, #8
 80064f2:	f003 030f 	and.w	r3, r3, #15
 80064f6:	3302      	adds	r3, #2
 80064f8:	637b      	str	r3, [r7, #52]	; 0x34
            pllclk = (uint32_t)((((HSE_VALUE / prediv2) * pll2mul) / prediv1) * pllmul);
 80064fa:	4a6e      	ldr	r2, [pc, #440]	; (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80064fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006502:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006504:	fb02 f203 	mul.w	r2, r2, r3
 8006508:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800650a:	fbb2 f2f3 	udiv	r2, r2, r3
 800650e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006510:	fb02 f303 	mul.w	r3, r2, r3
 8006514:	647b      	str	r3, [r7, #68]	; 0x44
 8006516:	e007      	b.n	8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
          }
          else
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8006518:	4a66      	ldr	r2, [pc, #408]	; (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800651a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800651c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006522:	fb02 f303 	mul.w	r3, r2, r3
 8006526:	647b      	str	r3, [r7, #68]	; 0x44
          }

          /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
          /* In this case need to divide pllclk by 2 */
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8006528:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800652c:	461a      	mov	r2, r3
 800652e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006530:	4293      	cmp	r3, r2
 8006532:	d108      	bne.n	8006546 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
          {
            pllclk = pllclk / 2;
 8006534:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006536:	085b      	lsrs	r3, r3, #1
 8006538:	647b      	str	r3, [r7, #68]	; 0x44
 800653a:	e004      	b.n	8006546 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800653c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800653e:	4a5e      	ldr	r2, [pc, #376]	; (80066b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8006540:	fb02 f303 	mul.w	r3, r2, r3
 8006544:	647b      	str	r3, [r7, #68]	; 0x44
        }

        /* Calcul of the USB frequency*/
#if defined(STM32F105xC) || defined(STM32F107xC)
        /* USBCLK = PLLVCO = (2 x PLLCLK) / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL_DIV2)
 8006546:	4b5a      	ldr	r3, [pc, #360]	; (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800654e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006552:	d102      	bne.n	800655a <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
        {
          /* Prescaler of 2 selected for USB */
          frequency = pllclk;
 8006554:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006556:	643b      	str	r3, [r7, #64]	; 0x40
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8006558:	e09a      	b.n	8006690 <HAL_RCCEx_GetPeriphCLKFreq+0x294>
          frequency = (2 * pllclk) / 3;
 800655a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800655c:	005b      	lsls	r3, r3, #1
 800655e:	4a57      	ldr	r2, [pc, #348]	; (80066bc <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006560:	fba2 2303 	umull	r2, r3, r2, r3
 8006564:	085b      	lsrs	r3, r3, #1
 8006566:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8006568:	e092      	b.n	8006690 <HAL_RCCEx_GetPeriphCLKFreq+0x294>
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
#else
      if (__HAL_RCC_GET_I2S2_SOURCE() == RCC_I2S2CLKSOURCE_SYSCLK)
 800656a:	4b51      	ldr	r3, [pc, #324]	; (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800656c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800656e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006572:	2b00      	cmp	r3, #0
 8006574:	d103      	bne.n	800657e <HAL_RCCEx_GetPeriphCLKFreq+0x182>
      {
        /* SYSCLK used as source clock for I2S2 */
        frequency = HAL_RCC_GetSysClockFreq();
 8006576:	f7ff fd03 	bl	8005f80 <HAL_RCC_GetSysClockFreq>
 800657a:	6438      	str	r0, [r7, #64]	; 0x40
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 800657c:	e08a      	b.n	8006694 <HAL_RCCEx_GetPeriphCLKFreq+0x298>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 800657e:	4b4c      	ldr	r3, [pc, #304]	; (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006586:	2b00      	cmp	r3, #0
 8006588:	f000 8084 	beq.w	8006694 <HAL_RCCEx_GetPeriphCLKFreq+0x298>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 800658c:	4b48      	ldr	r3, [pc, #288]	; (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800658e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006590:	091b      	lsrs	r3, r3, #4
 8006592:	f003 030f 	and.w	r3, r3, #15
 8006596:	3301      	adds	r3, #1
 8006598:	62fb      	str	r3, [r7, #44]	; 0x2c
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 800659a:	4b45      	ldr	r3, [pc, #276]	; (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800659c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800659e:	0b1b      	lsrs	r3, r3, #12
 80065a0:	f003 030f 	and.w	r3, r3, #15
 80065a4:	3302      	adds	r3, #2
 80065a6:	633b      	str	r3, [r7, #48]	; 0x30
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 80065a8:	4a42      	ldr	r2, [pc, #264]	; (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80065aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80065b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80065b2:	fb02 f303 	mul.w	r3, r2, r3
 80065b6:	005b      	lsls	r3, r3, #1
 80065b8:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80065ba:	e06b      	b.n	8006694 <HAL_RCCEx_GetPeriphCLKFreq+0x298>
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
#else
      if (__HAL_RCC_GET_I2S3_SOURCE() == RCC_I2S3CLKSOURCE_SYSCLK)
 80065bc:	4b3c      	ldr	r3, [pc, #240]	; (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80065be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d103      	bne.n	80065d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>
      {
        /* SYSCLK used as source clock for I2S3 */
        frequency = HAL_RCC_GetSysClockFreq();
 80065c8:	f7ff fcda 	bl	8005f80 <HAL_RCC_GetSysClockFreq>
 80065cc:	6438      	str	r0, [r7, #64]	; 0x40
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80065ce:	e063      	b.n	8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 80065d0:	4b37      	ldr	r3, [pc, #220]	; (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d05d      	beq.n	8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 80065dc:	4b34      	ldr	r3, [pc, #208]	; (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80065de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065e0:	091b      	lsrs	r3, r3, #4
 80065e2:	f003 030f 	and.w	r3, r3, #15
 80065e6:	3301      	adds	r3, #1
 80065e8:	62fb      	str	r3, [r7, #44]	; 0x2c
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 80065ea:	4b31      	ldr	r3, [pc, #196]	; (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80065ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065ee:	0b1b      	lsrs	r3, r3, #12
 80065f0:	f003 030f 	and.w	r3, r3, #15
 80065f4:	3302      	adds	r3, #2
 80065f6:	633b      	str	r3, [r7, #48]	; 0x30
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 80065f8:	4a2e      	ldr	r2, [pc, #184]	; (80066b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80065fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006600:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006602:	fb02 f303 	mul.w	r3, r2, r3
 8006606:	005b      	lsls	r3, r3, #1
 8006608:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800660a:	e045      	b.n	8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 800660c:	4b28      	ldr	r3, [pc, #160]	; (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800660e:	6a1b      	ldr	r3, [r3, #32]
 8006610:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8006612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006614:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006618:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800661c:	d108      	bne.n	8006630 <HAL_RCCEx_GetPeriphCLKFreq+0x234>
 800661e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006620:	f003 0302 	and.w	r3, r3, #2
 8006624:	2b00      	cmp	r3, #0
 8006626:	d003      	beq.n	8006630 <HAL_RCCEx_GetPeriphCLKFreq+0x234>
      {
        frequency = LSE_VALUE;
 8006628:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800662c:	643b      	str	r3, [r7, #64]	; 0x40
 800662e:	e01e      	b.n	800666e <HAL_RCCEx_GetPeriphCLKFreq+0x272>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8006630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006632:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006636:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800663a:	d109      	bne.n	8006650 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 800663c:	4b1c      	ldr	r3, [pc, #112]	; (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800663e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006640:	f003 0302 	and.w	r3, r3, #2
 8006644:	2b00      	cmp	r3, #0
 8006646:	d003      	beq.n	8006650 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
      {
        frequency = LSI_VALUE;
 8006648:	f649 4340 	movw	r3, #40000	; 0x9c40
 800664c:	643b      	str	r3, [r7, #64]	; 0x40
 800664e:	e00e      	b.n	800666e <HAL_RCCEx_GetPeriphCLKFreq+0x272>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8006650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006652:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006656:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800665a:	d11f      	bne.n	800669c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
 800665c:	4b14      	ldr	r3, [pc, #80]	; (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006664:	2b00      	cmp	r3, #0
 8006666:	d019      	beq.n	800669c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
      {
        frequency = HSE_VALUE / 128U;
 8006668:	4b15      	ldr	r3, [pc, #84]	; (80066c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 800666a:	643b      	str	r3, [r7, #64]	; 0x40
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 800666c:	e016      	b.n	800669c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
 800666e:	e015      	b.n	800669c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8006670:	f7ff fd60 	bl	8006134 <HAL_RCC_GetPCLK2Freq>
 8006674:	4602      	mov	r2, r0
 8006676:	4b0e      	ldr	r3, [pc, #56]	; (80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006678:	685b      	ldr	r3, [r3, #4]
 800667a:	0b9b      	lsrs	r3, r3, #14
 800667c:	f003 0303 	and.w	r3, r3, #3
 8006680:	3301      	adds	r3, #1
 8006682:	005b      	lsls	r3, r3, #1
 8006684:	fbb2 f3f3 	udiv	r3, r2, r3
 8006688:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800668a:	e008      	b.n	800669e <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
    }
    default:
    {
      break;
 800668c:	bf00      	nop
 800668e:	e006      	b.n	800669e <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
      break;
 8006690:	bf00      	nop
 8006692:	e004      	b.n	800669e <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
      break;
 8006694:	bf00      	nop
 8006696:	e002      	b.n	800669e <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
      break;
 8006698:	bf00      	nop
 800669a:	e000      	b.n	800669e <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
      break;
 800669c:	bf00      	nop
    }
  }
  return (frequency);
 800669e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	374c      	adds	r7, #76	; 0x4c
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bd90      	pop	{r4, r7, pc}
 80066a8:	0800a448 	.word	0x0800a448
 80066ac:	0800a458 	.word	0x0800a458
 80066b0:	40021000 	.word	0x40021000
 80066b4:	017d7840 	.word	0x017d7840
 80066b8:	003d0900 	.word	0x003d0900
 80066bc:	aaaaaaab 	.word	0xaaaaaaab
 80066c0:	0002faf0 	.word	0x0002faf0

080066c4 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b084      	sub	sp, #16
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80066cc:	2300      	movs	r3, #0
 80066ce:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d101      	bne.n	80066da <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80066d6:	2301      	movs	r3, #1
 80066d8:	e084      	b.n	80067e4 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	7c5b      	ldrb	r3, [r3, #17]
 80066de:	b2db      	uxtb	r3, r3
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d105      	bne.n	80066f0 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2200      	movs	r2, #0
 80066e8:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f7fc ff70 	bl	80035d0 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2202      	movs	r2, #2
 80066f4:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	f000 fb7c 	bl	8006df4 <HAL_RTC_WaitForSynchro>
 80066fc:	4603      	mov	r3, r0
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d004      	beq.n	800670c <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2204      	movs	r2, #4
 8006706:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8006708:	2301      	movs	r3, #1
 800670a:	e06b      	b.n	80067e4 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800670c:	6878      	ldr	r0, [r7, #4]
 800670e:	f000 fc35 	bl	8006f7c <RTC_EnterInitMode>
 8006712:	4603      	mov	r3, r0
 8006714:	2b00      	cmp	r3, #0
 8006716:	d004      	beq.n	8006722 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2204      	movs	r2, #4
 800671c:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800671e:	2301      	movs	r3, #1
 8006720:	e060      	b.n	80067e4 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	685a      	ldr	r2, [r3, #4]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f022 0207 	bic.w	r2, r2, #7
 8006730:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d005      	beq.n	8006746 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800673a:	4b2c      	ldr	r3, [pc, #176]	; (80067ec <HAL_RTC_Init+0x128>)
 800673c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800673e:	4a2b      	ldr	r2, [pc, #172]	; (80067ec <HAL_RTC_Init+0x128>)
 8006740:	f023 0301 	bic.w	r3, r3, #1
 8006744:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8006746:	4b29      	ldr	r3, [pc, #164]	; (80067ec <HAL_RTC_Init+0x128>)
 8006748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800674a:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	4926      	ldr	r1, [pc, #152]	; (80067ec <HAL_RTC_Init+0x128>)
 8006754:	4313      	orrs	r3, r2
 8006756:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006760:	d003      	beq.n	800676a <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	60fb      	str	r3, [r7, #12]
 8006768:	e00e      	b.n	8006788 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 800676a:	2001      	movs	r0, #1
 800676c:	f7ff fe46 	bl	80063fc <HAL_RCCEx_GetPeriphCLKFreq>
 8006770:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d104      	bne.n	8006782 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2204      	movs	r2, #4
 800677c:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 800677e:	2301      	movs	r3, #1
 8006780:	e030      	b.n	80067e4 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	3b01      	subs	r3, #1
 8006786:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	689b      	ldr	r3, [r3, #8]
 800678e:	f023 010f 	bic.w	r1, r3, #15
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	0c1a      	lsrs	r2, r3, #16
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	430a      	orrs	r2, r1
 800679c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	68db      	ldr	r3, [r3, #12]
 80067a4:	0c1b      	lsrs	r3, r3, #16
 80067a6:	041b      	lsls	r3, r3, #16
 80067a8:	68fa      	ldr	r2, [r7, #12]
 80067aa:	b291      	uxth	r1, r2
 80067ac:	687a      	ldr	r2, [r7, #4]
 80067ae:	6812      	ldr	r2, [r2, #0]
 80067b0:	430b      	orrs	r3, r1
 80067b2:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80067b4:	6878      	ldr	r0, [r7, #4]
 80067b6:	f000 fc09 	bl	8006fcc <RTC_ExitInitMode>
 80067ba:	4603      	mov	r3, r0
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d004      	beq.n	80067ca <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2204      	movs	r2, #4
 80067c4:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 80067c6:	2301      	movs	r3, #1
 80067c8:	e00c      	b.n	80067e4 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2200      	movs	r2, #0
 80067ce:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2201      	movs	r2, #1
 80067d4:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2201      	movs	r2, #1
 80067da:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2201      	movs	r2, #1
 80067e0:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 80067e2:	2300      	movs	r3, #0
  }
}
 80067e4:	4618      	mov	r0, r3
 80067e6:	3710      	adds	r7, #16
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bd80      	pop	{r7, pc}
 80067ec:	40006c00 	.word	0x40006c00

080067f0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80067f0:	b590      	push	{r4, r7, lr}
 80067f2:	b087      	sub	sp, #28
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	60f8      	str	r0, [r7, #12]
 80067f8:	60b9      	str	r1, [r7, #8]
 80067fa:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 80067fc:	2300      	movs	r3, #0
 80067fe:	617b      	str	r3, [r7, #20]
 8006800:	2300      	movs	r3, #0
 8006802:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d002      	beq.n	8006810 <HAL_RTC_SetTime+0x20>
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d101      	bne.n	8006814 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8006810:	2301      	movs	r3, #1
 8006812:	e080      	b.n	8006916 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	7c1b      	ldrb	r3, [r3, #16]
 8006818:	2b01      	cmp	r3, #1
 800681a:	d101      	bne.n	8006820 <HAL_RTC_SetTime+0x30>
 800681c:	2302      	movs	r3, #2
 800681e:	e07a      	b.n	8006916 <HAL_RTC_SetTime+0x126>
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	2201      	movs	r2, #1
 8006824:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2202      	movs	r2, #2
 800682a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d113      	bne.n	800685a <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	781b      	ldrb	r3, [r3, #0]
 8006836:	461a      	mov	r2, r3
 8006838:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800683c:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	785b      	ldrb	r3, [r3, #1]
 8006844:	4619      	mov	r1, r3
 8006846:	460b      	mov	r3, r1
 8006848:	011b      	lsls	r3, r3, #4
 800684a:	1a5b      	subs	r3, r3, r1
 800684c:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800684e:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8006850:	68ba      	ldr	r2, [r7, #8]
 8006852:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8006854:	4413      	add	r3, r2
 8006856:	617b      	str	r3, [r7, #20]
 8006858:	e01e      	b.n	8006898 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	781b      	ldrb	r3, [r3, #0]
 800685e:	4618      	mov	r0, r3
 8006860:	f000 fbf9 	bl	8007056 <RTC_Bcd2ToByte>
 8006864:	4603      	mov	r3, r0
 8006866:	461a      	mov	r2, r3
 8006868:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800686c:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	785b      	ldrb	r3, [r3, #1]
 8006874:	4618      	mov	r0, r3
 8006876:	f000 fbee 	bl	8007056 <RTC_Bcd2ToByte>
 800687a:	4603      	mov	r3, r0
 800687c:	461a      	mov	r2, r3
 800687e:	4613      	mov	r3, r2
 8006880:	011b      	lsls	r3, r3, #4
 8006882:	1a9b      	subs	r3, r3, r2
 8006884:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8006886:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	789b      	ldrb	r3, [r3, #2]
 800688c:	4618      	mov	r0, r3
 800688e:	f000 fbe2 	bl	8007056 <RTC_Bcd2ToByte>
 8006892:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8006894:	4423      	add	r3, r4
 8006896:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8006898:	6979      	ldr	r1, [r7, #20]
 800689a:	68f8      	ldr	r0, [r7, #12]
 800689c:	f000 fb07 	bl	8006eae <RTC_WriteTimeCounter>
 80068a0:	4603      	mov	r3, r0
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d007      	beq.n	80068b6 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2204      	movs	r2, #4
 80068aa:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	2200      	movs	r2, #0
 80068b0:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 80068b2:	2301      	movs	r3, #1
 80068b4:	e02f      	b.n	8006916 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	685a      	ldr	r2, [r3, #4]
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f022 0205 	bic.w	r2, r2, #5
 80068c4:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80068c6:	68f8      	ldr	r0, [r7, #12]
 80068c8:	f000 fb18 	bl	8006efc <RTC_ReadAlarmCounter>
 80068cc:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80068ce:	693b      	ldr	r3, [r7, #16]
 80068d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80068d4:	d018      	beq.n	8006908 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 80068d6:	693a      	ldr	r2, [r7, #16]
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	429a      	cmp	r2, r3
 80068dc:	d214      	bcs.n	8006908 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80068de:	693b      	ldr	r3, [r7, #16]
 80068e0:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 80068e4:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80068e8:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80068ea:	6939      	ldr	r1, [r7, #16]
 80068ec:	68f8      	ldr	r0, [r7, #12]
 80068ee:	f000 fb1e 	bl	8006f2e <RTC_WriteAlarmCounter>
 80068f2:	4603      	mov	r3, r0
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d007      	beq.n	8006908 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	2204      	movs	r2, #4
 80068fc:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	2200      	movs	r2, #0
 8006902:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8006904:	2301      	movs	r3, #1
 8006906:	e006      	b.n	8006916 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	2201      	movs	r2, #1
 800690c:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2200      	movs	r2, #0
 8006912:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8006914:	2300      	movs	r3, #0
  }
}
 8006916:	4618      	mov	r0, r3
 8006918:	371c      	adds	r7, #28
 800691a:	46bd      	mov	sp, r7
 800691c:	bd90      	pop	{r4, r7, pc}
	...

08006920 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b088      	sub	sp, #32
 8006924:	af00      	add	r7, sp, #0
 8006926:	60f8      	str	r0, [r7, #12]
 8006928:	60b9      	str	r1, [r7, #8]
 800692a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 800692c:	2300      	movs	r3, #0
 800692e:	61bb      	str	r3, [r7, #24]
 8006930:	2300      	movs	r3, #0
 8006932:	61fb      	str	r3, [r7, #28]
 8006934:	2300      	movs	r3, #0
 8006936:	617b      	str	r3, [r7, #20]
 8006938:	2300      	movs	r3, #0
 800693a:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d002      	beq.n	8006948 <HAL_RTC_GetTime+0x28>
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d101      	bne.n	800694c <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8006948:	2301      	movs	r3, #1
 800694a:	e0b5      	b.n	8006ab8 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	685b      	ldr	r3, [r3, #4]
 8006952:	f003 0304 	and.w	r3, r3, #4
 8006956:	2b00      	cmp	r3, #0
 8006958:	d001      	beq.n	800695e <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	e0ac      	b.n	8006ab8 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800695e:	68f8      	ldr	r0, [r7, #12]
 8006960:	f000 fa75 	bl	8006e4e <RTC_ReadTimeCounter>
 8006964:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8006966:	69bb      	ldr	r3, [r7, #24]
 8006968:	4a55      	ldr	r2, [pc, #340]	; (8006ac0 <HAL_RTC_GetTime+0x1a0>)
 800696a:	fba2 2303 	umull	r2, r3, r2, r3
 800696e:	0adb      	lsrs	r3, r3, #11
 8006970:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8006972:	69ba      	ldr	r2, [r7, #24]
 8006974:	4b52      	ldr	r3, [pc, #328]	; (8006ac0 <HAL_RTC_GetTime+0x1a0>)
 8006976:	fba3 1302 	umull	r1, r3, r3, r2
 800697a:	0adb      	lsrs	r3, r3, #11
 800697c:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8006980:	fb01 f303 	mul.w	r3, r1, r3
 8006984:	1ad3      	subs	r3, r2, r3
 8006986:	4a4f      	ldr	r2, [pc, #316]	; (8006ac4 <HAL_RTC_GetTime+0x1a4>)
 8006988:	fba2 2303 	umull	r2, r3, r2, r3
 800698c:	095b      	lsrs	r3, r3, #5
 800698e:	b2da      	uxtb	r2, r3
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8006994:	69bb      	ldr	r3, [r7, #24]
 8006996:	4a4a      	ldr	r2, [pc, #296]	; (8006ac0 <HAL_RTC_GetTime+0x1a0>)
 8006998:	fba2 1203 	umull	r1, r2, r2, r3
 800699c:	0ad2      	lsrs	r2, r2, #11
 800699e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80069a2:	fb01 f202 	mul.w	r2, r1, r2
 80069a6:	1a9a      	subs	r2, r3, r2
 80069a8:	4b46      	ldr	r3, [pc, #280]	; (8006ac4 <HAL_RTC_GetTime+0x1a4>)
 80069aa:	fba3 1302 	umull	r1, r3, r3, r2
 80069ae:	0959      	lsrs	r1, r3, #5
 80069b0:	460b      	mov	r3, r1
 80069b2:	011b      	lsls	r3, r3, #4
 80069b4:	1a5b      	subs	r3, r3, r1
 80069b6:	009b      	lsls	r3, r3, #2
 80069b8:	1ad1      	subs	r1, r2, r3
 80069ba:	b2ca      	uxtb	r2, r1
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 80069c0:	693b      	ldr	r3, [r7, #16]
 80069c2:	2b17      	cmp	r3, #23
 80069c4:	d955      	bls.n	8006a72 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 80069c6:	693b      	ldr	r3, [r7, #16]
 80069c8:	4a3f      	ldr	r2, [pc, #252]	; (8006ac8 <HAL_RTC_GetTime+0x1a8>)
 80069ca:	fba2 2303 	umull	r2, r3, r2, r3
 80069ce:	091b      	lsrs	r3, r3, #4
 80069d0:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 80069d2:	6939      	ldr	r1, [r7, #16]
 80069d4:	4b3c      	ldr	r3, [pc, #240]	; (8006ac8 <HAL_RTC_GetTime+0x1a8>)
 80069d6:	fba3 2301 	umull	r2, r3, r3, r1
 80069da:	091a      	lsrs	r2, r3, #4
 80069dc:	4613      	mov	r3, r2
 80069de:	005b      	lsls	r3, r3, #1
 80069e0:	4413      	add	r3, r2
 80069e2:	00db      	lsls	r3, r3, #3
 80069e4:	1aca      	subs	r2, r1, r3
 80069e6:	b2d2      	uxtb	r2, r2
 80069e8:	68bb      	ldr	r3, [r7, #8]
 80069ea:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80069ec:	68f8      	ldr	r0, [r7, #12]
 80069ee:	f000 fa85 	bl	8006efc <RTC_ReadAlarmCounter>
 80069f2:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 80069f4:	69fb      	ldr	r3, [r7, #28]
 80069f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80069fa:	d008      	beq.n	8006a0e <HAL_RTC_GetTime+0xee>
 80069fc:	69fa      	ldr	r2, [r7, #28]
 80069fe:	69bb      	ldr	r3, [r7, #24]
 8006a00:	429a      	cmp	r2, r3
 8006a02:	d904      	bls.n	8006a0e <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8006a04:	69fa      	ldr	r2, [r7, #28]
 8006a06:	69bb      	ldr	r3, [r7, #24]
 8006a08:	1ad3      	subs	r3, r2, r3
 8006a0a:	61fb      	str	r3, [r7, #28]
 8006a0c:	e002      	b.n	8006a14 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8006a0e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006a12:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	4a2d      	ldr	r2, [pc, #180]	; (8006acc <HAL_RTC_GetTime+0x1ac>)
 8006a18:	fb02 f303 	mul.w	r3, r2, r3
 8006a1c:	69ba      	ldr	r2, [r7, #24]
 8006a1e:	1ad3      	subs	r3, r2, r3
 8006a20:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8006a22:	69b9      	ldr	r1, [r7, #24]
 8006a24:	68f8      	ldr	r0, [r7, #12]
 8006a26:	f000 fa42 	bl	8006eae <RTC_WriteTimeCounter>
 8006a2a:	4603      	mov	r3, r0
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d001      	beq.n	8006a34 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8006a30:	2301      	movs	r3, #1
 8006a32:	e041      	b.n	8006ab8 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8006a34:	69fb      	ldr	r3, [r7, #28]
 8006a36:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006a3a:	d00c      	beq.n	8006a56 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8006a3c:	69fa      	ldr	r2, [r7, #28]
 8006a3e:	69bb      	ldr	r3, [r7, #24]
 8006a40:	4413      	add	r3, r2
 8006a42:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8006a44:	69f9      	ldr	r1, [r7, #28]
 8006a46:	68f8      	ldr	r0, [r7, #12]
 8006a48:	f000 fa71 	bl	8006f2e <RTC_WriteAlarmCounter>
 8006a4c:	4603      	mov	r3, r0
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d00a      	beq.n	8006a68 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8006a52:	2301      	movs	r3, #1
 8006a54:	e030      	b.n	8006ab8 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8006a56:	69f9      	ldr	r1, [r7, #28]
 8006a58:	68f8      	ldr	r0, [r7, #12]
 8006a5a:	f000 fa68 	bl	8006f2e <RTC_WriteAlarmCounter>
 8006a5e:	4603      	mov	r3, r0
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d001      	beq.n	8006a68 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8006a64:	2301      	movs	r3, #1
 8006a66:	e027      	b.n	8006ab8 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8006a68:	6979      	ldr	r1, [r7, #20]
 8006a6a:	68f8      	ldr	r0, [r7, #12]
 8006a6c:	f000 fb10 	bl	8007090 <RTC_DateUpdate>
 8006a70:	e003      	b.n	8006a7a <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8006a72:	693b      	ldr	r3, [r7, #16]
 8006a74:	b2da      	uxtb	r2, r3
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d01a      	beq.n	8006ab6 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	781b      	ldrb	r3, [r3, #0]
 8006a84:	4618      	mov	r0, r3
 8006a86:	f000 fac9 	bl	800701c <RTC_ByteToBcd2>
 8006a8a:	4603      	mov	r3, r0
 8006a8c:	461a      	mov	r2, r3
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	785b      	ldrb	r3, [r3, #1]
 8006a96:	4618      	mov	r0, r3
 8006a98:	f000 fac0 	bl	800701c <RTC_ByteToBcd2>
 8006a9c:	4603      	mov	r3, r0
 8006a9e:	461a      	mov	r2, r3
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	789b      	ldrb	r3, [r3, #2]
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f000 fab7 	bl	800701c <RTC_ByteToBcd2>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	461a      	mov	r2, r3
 8006ab2:	68bb      	ldr	r3, [r7, #8]
 8006ab4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8006ab6:	2300      	movs	r3, #0
}
 8006ab8:	4618      	mov	r0, r3
 8006aba:	3720      	adds	r7, #32
 8006abc:	46bd      	mov	sp, r7
 8006abe:	bd80      	pop	{r7, pc}
 8006ac0:	91a2b3c5 	.word	0x91a2b3c5
 8006ac4:	88888889 	.word	0x88888889
 8006ac8:	aaaaaaab 	.word	0xaaaaaaab
 8006acc:	00015180 	.word	0x00015180

08006ad0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b088      	sub	sp, #32
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	60f8      	str	r0, [r7, #12]
 8006ad8:	60b9      	str	r1, [r7, #8]
 8006ada:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8006adc:	2300      	movs	r3, #0
 8006ade:	61fb      	str	r3, [r7, #28]
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	61bb      	str	r3, [r7, #24]
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d002      	beq.n	8006af4 <HAL_RTC_SetDate+0x24>
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d101      	bne.n	8006af8 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8006af4:	2301      	movs	r3, #1
 8006af6:	e097      	b.n	8006c28 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	7c1b      	ldrb	r3, [r3, #16]
 8006afc:	2b01      	cmp	r3, #1
 8006afe:	d101      	bne.n	8006b04 <HAL_RTC_SetDate+0x34>
 8006b00:	2302      	movs	r3, #2
 8006b02:	e091      	b.n	8006c28 <HAL_RTC_SetDate+0x158>
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	2201      	movs	r2, #1
 8006b08:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	2202      	movs	r2, #2
 8006b0e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d10c      	bne.n	8006b30 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	78da      	ldrb	r2, [r3, #3]
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	785a      	ldrb	r2, [r3, #1]
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	789a      	ldrb	r2, [r3, #2]
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	739a      	strb	r2, [r3, #14]
 8006b2e:	e01a      	b.n	8006b66 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	78db      	ldrb	r3, [r3, #3]
 8006b34:	4618      	mov	r0, r3
 8006b36:	f000 fa8e 	bl	8007056 <RTC_Bcd2ToByte>
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	461a      	mov	r2, r3
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	785b      	ldrb	r3, [r3, #1]
 8006b46:	4618      	mov	r0, r3
 8006b48:	f000 fa85 	bl	8007056 <RTC_Bcd2ToByte>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	461a      	mov	r2, r3
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	789b      	ldrb	r3, [r3, #2]
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f000 fa7c 	bl	8007056 <RTC_Bcd2ToByte>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	461a      	mov	r2, r3
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	7bdb      	ldrb	r3, [r3, #15]
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	7b59      	ldrb	r1, [r3, #13]
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	7b9b      	ldrb	r3, [r3, #14]
 8006b74:	461a      	mov	r2, r3
 8006b76:	f000 fb67 	bl	8007248 <RTC_WeekDayNum>
 8006b7a:	4603      	mov	r3, r0
 8006b7c:	461a      	mov	r2, r3
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	7b1a      	ldrb	r2, [r3, #12]
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8006b8a:	68f8      	ldr	r0, [r7, #12]
 8006b8c:	f000 f95f 	bl	8006e4e <RTC_ReadTimeCounter>
 8006b90:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8006b92:	69fb      	ldr	r3, [r7, #28]
 8006b94:	4a26      	ldr	r2, [pc, #152]	; (8006c30 <HAL_RTC_SetDate+0x160>)
 8006b96:	fba2 2303 	umull	r2, r3, r2, r3
 8006b9a:	0adb      	lsrs	r3, r3, #11
 8006b9c:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8006b9e:	697b      	ldr	r3, [r7, #20]
 8006ba0:	2b18      	cmp	r3, #24
 8006ba2:	d93a      	bls.n	8006c1a <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8006ba4:	697b      	ldr	r3, [r7, #20]
 8006ba6:	4a23      	ldr	r2, [pc, #140]	; (8006c34 <HAL_RTC_SetDate+0x164>)
 8006ba8:	fba2 2303 	umull	r2, r3, r2, r3
 8006bac:	091b      	lsrs	r3, r3, #4
 8006bae:	4a22      	ldr	r2, [pc, #136]	; (8006c38 <HAL_RTC_SetDate+0x168>)
 8006bb0:	fb02 f303 	mul.w	r3, r2, r3
 8006bb4:	69fa      	ldr	r2, [r7, #28]
 8006bb6:	1ad3      	subs	r3, r2, r3
 8006bb8:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8006bba:	69f9      	ldr	r1, [r7, #28]
 8006bbc:	68f8      	ldr	r0, [r7, #12]
 8006bbe:	f000 f976 	bl	8006eae <RTC_WriteTimeCounter>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d007      	beq.n	8006bd8 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2204      	movs	r2, #4
 8006bcc:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	e027      	b.n	8006c28 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8006bd8:	68f8      	ldr	r0, [r7, #12]
 8006bda:	f000 f98f 	bl	8006efc <RTC_ReadAlarmCounter>
 8006bde:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8006be0:	69bb      	ldr	r3, [r7, #24]
 8006be2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006be6:	d018      	beq.n	8006c1a <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8006be8:	69ba      	ldr	r2, [r7, #24]
 8006bea:	69fb      	ldr	r3, [r7, #28]
 8006bec:	429a      	cmp	r2, r3
 8006bee:	d214      	bcs.n	8006c1a <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8006bf0:	69bb      	ldr	r3, [r7, #24]
 8006bf2:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8006bf6:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8006bfa:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8006bfc:	69b9      	ldr	r1, [r7, #24]
 8006bfe:	68f8      	ldr	r0, [r7, #12]
 8006c00:	f000 f995 	bl	8006f2e <RTC_WriteAlarmCounter>
 8006c04:	4603      	mov	r3, r0
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d007      	beq.n	8006c1a <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	2204      	movs	r2, #4
 8006c0e:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	2200      	movs	r2, #0
 8006c14:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8006c16:	2301      	movs	r3, #1
 8006c18:	e006      	b.n	8006c28 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	2201      	movs	r2, #1
 8006c1e:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2200      	movs	r2, #0
 8006c24:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8006c26:	2300      	movs	r3, #0
}
 8006c28:	4618      	mov	r0, r3
 8006c2a:	3720      	adds	r7, #32
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bd80      	pop	{r7, pc}
 8006c30:	91a2b3c5 	.word	0x91a2b3c5
 8006c34:	aaaaaaab 	.word	0xaaaaaaab
 8006c38:	00015180 	.word	0x00015180

08006c3c <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8006c3c:	b590      	push	{r4, r7, lr}
 8006c3e:	b089      	sub	sp, #36	; 0x24
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	60f8      	str	r0, [r7, #12]
 8006c44:	60b9      	str	r1, [r7, #8]
 8006c46:	607a      	str	r2, [r7, #4]
  uint32_t counter_alarm = 0U, counter_time;
 8006c48:	2300      	movs	r3, #0
 8006c4a:	61fb      	str	r3, [r7, #28]
  RTC_TimeTypeDef stime = {0U};
 8006c4c:	f107 0314 	add.w	r3, r7, #20
 8006c50:	2100      	movs	r1, #0
 8006c52:	460a      	mov	r2, r1
 8006c54:	801a      	strh	r2, [r3, #0]
 8006c56:	460a      	mov	r2, r1
 8006c58:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sAlarm == NULL))
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d002      	beq.n	8006c66 <HAL_RTC_SetAlarm_IT+0x2a>
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d101      	bne.n	8006c6a <HAL_RTC_SetAlarm_IT+0x2e>
  {
    return HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	e096      	b.n	8006d98 <HAL_RTC_SetAlarm_IT+0x15c>
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	7c1b      	ldrb	r3, [r3, #16]
 8006c6e:	2b01      	cmp	r3, #1
 8006c70:	d101      	bne.n	8006c76 <HAL_RTC_SetAlarm_IT+0x3a>
 8006c72:	2302      	movs	r3, #2
 8006c74:	e090      	b.n	8006d98 <HAL_RTC_SetAlarm_IT+0x15c>
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	2201      	movs	r2, #1
 8006c7a:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	2202      	movs	r2, #2
 8006c80:	745a      	strb	r2, [r3, #17]

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8006c82:	f107 0314 	add.w	r3, r7, #20
 8006c86:	2200      	movs	r2, #0
 8006c88:	4619      	mov	r1, r3
 8006c8a:	68f8      	ldr	r0, [r7, #12]
 8006c8c:	f7ff fe48 	bl	8006920 <HAL_RTC_GetTime>
 8006c90:	4603      	mov	r3, r0
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d001      	beq.n	8006c9a <HAL_RTC_SetAlarm_IT+0x5e>
  {
    return HAL_ERROR;
 8006c96:	2301      	movs	r3, #1
 8006c98:	e07e      	b.n	8006d98 <HAL_RTC_SetAlarm_IT+0x15c>
  }

  /* Convert time in seconds */
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8006c9a:	7d3b      	ldrb	r3, [r7, #20]
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8006ca2:	fb03 f202 	mul.w	r2, r3, r2
                            ((uint32_t)stime.Minutes * 60U) + \
 8006ca6:	7d7b      	ldrb	r3, [r7, #21]
 8006ca8:	4619      	mov	r1, r3
 8006caa:	460b      	mov	r3, r1
 8006cac:	011b      	lsls	r3, r3, #4
 8006cae:	1a5b      	subs	r3, r3, r1
 8006cb0:	009b      	lsls	r3, r3, #2
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8006cb2:	4413      	add	r3, r2
                            ((uint32_t)stime.Seconds));
 8006cb4:	7dba      	ldrb	r2, [r7, #22]
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8006cb6:	4413      	add	r3, r2
 8006cb8:	61bb      	str	r3, [r7, #24]

  if (Format == RTC_FORMAT_BIN)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d113      	bne.n	8006ce8 <HAL_RTC_SetAlarm_IT+0xac>
  {
    assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8006cc0:	68bb      	ldr	r3, [r7, #8]
 8006cc2:	781b      	ldrb	r3, [r3, #0]
 8006cc4:	461a      	mov	r2, r3
 8006cc6:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8006cca:	fb03 f202 	mul.w	r2, r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Minutes * 60U) + \
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	785b      	ldrb	r3, [r3, #1]
 8006cd2:	4619      	mov	r1, r3
 8006cd4:	460b      	mov	r3, r1
 8006cd6:	011b      	lsls	r3, r3, #4
 8006cd8:	1a5b      	subs	r3, r3, r1
 8006cda:	009b      	lsls	r3, r3, #2
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8006cdc:	4413      	add	r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Seconds));
 8006cde:	68ba      	ldr	r2, [r7, #8]
 8006ce0:	7892      	ldrb	r2, [r2, #2]
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8006ce2:	4413      	add	r3, r2
 8006ce4:	61fb      	str	r3, [r7, #28]
 8006ce6:	e01e      	b.n	8006d26 <HAL_RTC_SetAlarm_IT+0xea>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));

    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	781b      	ldrb	r3, [r3, #0]
 8006cec:	4618      	mov	r0, r3
 8006cee:	f000 f9b2 	bl	8007056 <RTC_Bcd2ToByte>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	461a      	mov	r2, r3
 8006cf6:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8006cfa:	fb03 f402 	mul.w	r4, r3, r2
                     ((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)) * 60U) + \
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	785b      	ldrb	r3, [r3, #1]
 8006d02:	4618      	mov	r0, r3
 8006d04:	f000 f9a7 	bl	8007056 <RTC_Bcd2ToByte>
 8006d08:	4603      	mov	r3, r0
 8006d0a:	461a      	mov	r2, r3
 8006d0c:	4613      	mov	r3, r2
 8006d0e:	011b      	lsls	r3, r3, #4
 8006d10:	1a9b      	subs	r3, r3, r2
 8006d12:	009b      	lsls	r3, r3, #2
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8006d14:	441c      	add	r4, r3
                     ((uint32_t)RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	789b      	ldrb	r3, [r3, #2]
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	f000 f99b 	bl	8007056 <RTC_Bcd2ToByte>
 8006d20:	4603      	mov	r3, r0
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8006d22:	4423      	add	r3, r4
 8006d24:	61fb      	str	r3, [r7, #28]
  }

  /* Check that requested alarm should expire in the same day (otherwise add 1 day) */
  if (counter_alarm < counter_time)
 8006d26:	69fa      	ldr	r2, [r7, #28]
 8006d28:	69bb      	ldr	r3, [r7, #24]
 8006d2a:	429a      	cmp	r2, r3
 8006d2c:	d205      	bcs.n	8006d3a <HAL_RTC_SetAlarm_IT+0xfe>
  {
    /* Add 1 day to alarm counter*/
    counter_alarm += (uint32_t)(24U * 3600U);
 8006d2e:	69fb      	ldr	r3, [r7, #28]
 8006d30:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8006d34:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8006d38:	61fb      	str	r3, [r7, #28]
  }

  /* Write alarm counter in RTC registers */
  if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8006d3a:	69f9      	ldr	r1, [r7, #28]
 8006d3c:	68f8      	ldr	r0, [r7, #12]
 8006d3e:	f000 f8f6 	bl	8006f2e <RTC_WriteAlarmCounter>
 8006d42:	4603      	mov	r3, r0
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d007      	beq.n	8006d58 <HAL_RTC_SetAlarm_IT+0x11c>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	2204      	movs	r2, #4
 8006d4c:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2200      	movs	r2, #0
 8006d52:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8006d54:	2301      	movs	r3, #1
 8006d56:	e01f      	b.n	8006d98 <HAL_RTC_SetAlarm_IT+0x15c>
  }
  else
  {
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f06f 0202 	mvn.w	r2, #2
 8006d60:	605a      	str	r2, [r3, #4]

    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	681a      	ldr	r2, [r3, #0]
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f042 0202 	orr.w	r2, r2, #2
 8006d70:	601a      	str	r2, [r3, #0]

    /* RTC Alarm Interrupt Configuration: EXTI configuration */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8006d72:	4b0b      	ldr	r3, [pc, #44]	; (8006da0 <HAL_RTC_SetAlarm_IT+0x164>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	4a0a      	ldr	r2, [pc, #40]	; (8006da0 <HAL_RTC_SetAlarm_IT+0x164>)
 8006d78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d7c:	6013      	str	r3, [r2, #0]

    __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8006d7e:	4b08      	ldr	r3, [pc, #32]	; (8006da0 <HAL_RTC_SetAlarm_IT+0x164>)
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	4a07      	ldr	r2, [pc, #28]	; (8006da0 <HAL_RTC_SetAlarm_IT+0x164>)
 8006d84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d88:	6093      	str	r3, [r2, #8]

    hrtc->State = HAL_RTC_STATE_READY;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	2201      	movs	r2, #1
 8006d8e:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	2200      	movs	r2, #0
 8006d94:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8006d96:	2300      	movs	r3, #0
  }
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	3724      	adds	r7, #36	; 0x24
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd90      	pop	{r4, r7, pc}
 8006da0:	40010400 	.word	0x40010400

08006da4 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b082      	sub	sp, #8
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f003 0302 	and.w	r3, r3, #2
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d00e      	beq.n	8006dd8 <HAL_RTC_AlarmIRQHandler+0x34>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	f003 0302 	and.w	r3, r3, #2
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d007      	beq.n	8006dd8 <HAL_RTC_AlarmIRQHandler+0x34>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8006dc8:	6878      	ldr	r0, [r7, #4]
 8006dca:	f7fc fb6c 	bl	80034a6 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f06f 0202 	mvn.w	r2, #2
 8006dd6:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8006dd8:	4b05      	ldr	r3, [pc, #20]	; (8006df0 <HAL_RTC_AlarmIRQHandler+0x4c>)
 8006dda:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006dde:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2201      	movs	r2, #1
 8006de4:	745a      	strb	r2, [r3, #17]
}
 8006de6:	bf00      	nop
 8006de8:	3708      	adds	r7, #8
 8006dea:	46bd      	mov	sp, r7
 8006dec:	bd80      	pop	{r7, pc}
 8006dee:	bf00      	nop
 8006df0:	40010400 	.word	0x40010400

08006df4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b084      	sub	sp, #16
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d101      	bne.n	8006e0a <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8006e06:	2301      	movs	r3, #1
 8006e08:	e01d      	b.n	8006e46 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	685a      	ldr	r2, [r3, #4]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f022 0208 	bic.w	r2, r2, #8
 8006e18:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8006e1a:	f7fc fda5 	bl	8003968 <HAL_GetTick>
 8006e1e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8006e20:	e009      	b.n	8006e36 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8006e22:	f7fc fda1 	bl	8003968 <HAL_GetTick>
 8006e26:	4602      	mov	r2, r0
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	1ad3      	subs	r3, r2, r3
 8006e2c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006e30:	d901      	bls.n	8006e36 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8006e32:	2303      	movs	r3, #3
 8006e34:	e007      	b.n	8006e46 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	685b      	ldr	r3, [r3, #4]
 8006e3c:	f003 0308 	and.w	r3, r3, #8
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d0ee      	beq.n	8006e22 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8006e44:	2300      	movs	r3, #0
}
 8006e46:	4618      	mov	r0, r3
 8006e48:	3710      	adds	r7, #16
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	bd80      	pop	{r7, pc}

08006e4e <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8006e4e:	b480      	push	{r7}
 8006e50:	b087      	sub	sp, #28
 8006e52:	af00      	add	r7, sp, #0
 8006e54:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8006e56:	2300      	movs	r3, #0
 8006e58:	827b      	strh	r3, [r7, #18]
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	823b      	strh	r3, [r7, #16]
 8006e5e:	2300      	movs	r3, #0
 8006e60:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8006e62:	2300      	movs	r3, #0
 8006e64:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	699b      	ldr	r3, [r3, #24]
 8006e6c:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	69db      	ldr	r3, [r3, #28]
 8006e74:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	699b      	ldr	r3, [r3, #24]
 8006e7c:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8006e7e:	8a7a      	ldrh	r2, [r7, #18]
 8006e80:	8a3b      	ldrh	r3, [r7, #16]
 8006e82:	429a      	cmp	r2, r3
 8006e84:	d008      	beq.n	8006e98 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8006e86:	8a3b      	ldrh	r3, [r7, #16]
 8006e88:	041a      	lsls	r2, r3, #16
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	69db      	ldr	r3, [r3, #28]
 8006e90:	b29b      	uxth	r3, r3
 8006e92:	4313      	orrs	r3, r2
 8006e94:	617b      	str	r3, [r7, #20]
 8006e96:	e004      	b.n	8006ea2 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8006e98:	8a7b      	ldrh	r3, [r7, #18]
 8006e9a:	041a      	lsls	r2, r3, #16
 8006e9c:	89fb      	ldrh	r3, [r7, #14]
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8006ea2:	697b      	ldr	r3, [r7, #20]
}
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	371c      	adds	r7, #28
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	bc80      	pop	{r7}
 8006eac:	4770      	bx	lr

08006eae <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8006eae:	b580      	push	{r7, lr}
 8006eb0:	b084      	sub	sp, #16
 8006eb2:	af00      	add	r7, sp, #0
 8006eb4:	6078      	str	r0, [r7, #4]
 8006eb6:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006eb8:	2300      	movs	r3, #0
 8006eba:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006ebc:	6878      	ldr	r0, [r7, #4]
 8006ebe:	f000 f85d 	bl	8006f7c <RTC_EnterInitMode>
 8006ec2:	4603      	mov	r3, r0
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d002      	beq.n	8006ece <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	73fb      	strb	r3, [r7, #15]
 8006ecc:	e011      	b.n	8006ef2 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	683a      	ldr	r2, [r7, #0]
 8006ed4:	0c12      	lsrs	r2, r2, #16
 8006ed6:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	683a      	ldr	r2, [r7, #0]
 8006ede:	b292      	uxth	r2, r2
 8006ee0:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8006ee2:	6878      	ldr	r0, [r7, #4]
 8006ee4:	f000 f872 	bl	8006fcc <RTC_ExitInitMode>
 8006ee8:	4603      	mov	r3, r0
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d001      	beq.n	8006ef2 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8006eee:	2301      	movs	r3, #1
 8006ef0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006ef2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	3710      	adds	r7, #16
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bd80      	pop	{r7, pc}

08006efc <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8006efc:	b480      	push	{r7}
 8006efe:	b085      	sub	sp, #20
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8006f04:	2300      	movs	r3, #0
 8006f06:	81fb      	strh	r3, [r7, #14]
 8006f08:	2300      	movs	r3, #0
 8006f0a:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	6a1b      	ldr	r3, [r3, #32]
 8006f12:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f1a:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8006f1c:	89fb      	ldrh	r3, [r7, #14]
 8006f1e:	041a      	lsls	r2, r3, #16
 8006f20:	89bb      	ldrh	r3, [r7, #12]
 8006f22:	4313      	orrs	r3, r2
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3714      	adds	r7, #20
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bc80      	pop	{r7}
 8006f2c:	4770      	bx	lr

08006f2e <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8006f2e:	b580      	push	{r7, lr}
 8006f30:	b084      	sub	sp, #16
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	6078      	str	r0, [r7, #4]
 8006f36:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f38:	2300      	movs	r3, #0
 8006f3a:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006f3c:	6878      	ldr	r0, [r7, #4]
 8006f3e:	f000 f81d 	bl	8006f7c <RTC_EnterInitMode>
 8006f42:	4603      	mov	r3, r0
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d002      	beq.n	8006f4e <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8006f48:	2301      	movs	r3, #1
 8006f4a:	73fb      	strb	r3, [r7, #15]
 8006f4c:	e011      	b.n	8006f72 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	683a      	ldr	r2, [r7, #0]
 8006f54:	0c12      	lsrs	r2, r2, #16
 8006f56:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	683a      	ldr	r2, [r7, #0]
 8006f5e:	b292      	uxth	r2, r2
 8006f60:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f000 f832 	bl	8006fcc <RTC_ExitInitMode>
 8006f68:	4603      	mov	r3, r0
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d001      	beq.n	8006f72 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8006f6e:	2301      	movs	r3, #1
 8006f70:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006f72:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f74:	4618      	mov	r0, r3
 8006f76:	3710      	adds	r7, #16
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	bd80      	pop	{r7, pc}

08006f7c <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b084      	sub	sp, #16
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006f84:	2300      	movs	r3, #0
 8006f86:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8006f88:	f7fc fcee 	bl	8003968 <HAL_GetTick>
 8006f8c:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8006f8e:	e009      	b.n	8006fa4 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8006f90:	f7fc fcea 	bl	8003968 <HAL_GetTick>
 8006f94:	4602      	mov	r2, r0
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	1ad3      	subs	r3, r2, r3
 8006f9a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006f9e:	d901      	bls.n	8006fa4 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8006fa0:	2303      	movs	r3, #3
 8006fa2:	e00f      	b.n	8006fc4 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	685b      	ldr	r3, [r3, #4]
 8006faa:	f003 0320 	and.w	r3, r3, #32
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d0ee      	beq.n	8006f90 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	685a      	ldr	r2, [r3, #4]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f042 0210 	orr.w	r2, r2, #16
 8006fc0:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8006fc2:	2300      	movs	r3, #0
}
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	3710      	adds	r7, #16
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bd80      	pop	{r7, pc}

08006fcc <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b084      	sub	sp, #16
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	685a      	ldr	r2, [r3, #4]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f022 0210 	bic.w	r2, r2, #16
 8006fe6:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8006fe8:	f7fc fcbe 	bl	8003968 <HAL_GetTick>
 8006fec:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8006fee:	e009      	b.n	8007004 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8006ff0:	f7fc fcba 	bl	8003968 <HAL_GetTick>
 8006ff4:	4602      	mov	r2, r0
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	1ad3      	subs	r3, r2, r3
 8006ffa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006ffe:	d901      	bls.n	8007004 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8007000:	2303      	movs	r3, #3
 8007002:	e007      	b.n	8007014 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	685b      	ldr	r3, [r3, #4]
 800700a:	f003 0320 	and.w	r3, r3, #32
 800700e:	2b00      	cmp	r3, #0
 8007010:	d0ee      	beq.n	8006ff0 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8007012:	2300      	movs	r3, #0
}
 8007014:	4618      	mov	r0, r3
 8007016:	3710      	adds	r7, #16
 8007018:	46bd      	mov	sp, r7
 800701a:	bd80      	pop	{r7, pc}

0800701c <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800701c:	b480      	push	{r7}
 800701e:	b085      	sub	sp, #20
 8007020:	af00      	add	r7, sp, #0
 8007022:	4603      	mov	r3, r0
 8007024:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007026:	2300      	movs	r3, #0
 8007028:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 800702a:	e005      	b.n	8007038 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	3301      	adds	r3, #1
 8007030:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8007032:	79fb      	ldrb	r3, [r7, #7]
 8007034:	3b0a      	subs	r3, #10
 8007036:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 8007038:	79fb      	ldrb	r3, [r7, #7]
 800703a:	2b09      	cmp	r3, #9
 800703c:	d8f6      	bhi.n	800702c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	b2db      	uxtb	r3, r3
 8007042:	011b      	lsls	r3, r3, #4
 8007044:	b2da      	uxtb	r2, r3
 8007046:	79fb      	ldrb	r3, [r7, #7]
 8007048:	4313      	orrs	r3, r2
 800704a:	b2db      	uxtb	r3, r3
}
 800704c:	4618      	mov	r0, r3
 800704e:	3714      	adds	r7, #20
 8007050:	46bd      	mov	sp, r7
 8007052:	bc80      	pop	{r7}
 8007054:	4770      	bx	lr

08007056 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8007056:	b480      	push	{r7}
 8007058:	b085      	sub	sp, #20
 800705a:	af00      	add	r7, sp, #0
 800705c:	4603      	mov	r3, r0
 800705e:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8007060:	2300      	movs	r3, #0
 8007062:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8007064:	79fb      	ldrb	r3, [r7, #7]
 8007066:	091b      	lsrs	r3, r3, #4
 8007068:	b2db      	uxtb	r3, r3
 800706a:	461a      	mov	r2, r3
 800706c:	4613      	mov	r3, r2
 800706e:	009b      	lsls	r3, r3, #2
 8007070:	4413      	add	r3, r2
 8007072:	005b      	lsls	r3, r3, #1
 8007074:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8007076:	79fb      	ldrb	r3, [r7, #7]
 8007078:	f003 030f 	and.w	r3, r3, #15
 800707c:	b2da      	uxtb	r2, r3
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	b2db      	uxtb	r3, r3
 8007082:	4413      	add	r3, r2
 8007084:	b2db      	uxtb	r3, r3
}
 8007086:	4618      	mov	r0, r3
 8007088:	3714      	adds	r7, #20
 800708a:	46bd      	mov	sp, r7
 800708c:	bc80      	pop	{r7}
 800708e:	4770      	bx	lr

08007090 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b086      	sub	sp, #24
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
 8007098:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 800709a:	2300      	movs	r3, #0
 800709c:	617b      	str	r3, [r7, #20]
 800709e:	2300      	movs	r3, #0
 80070a0:	613b      	str	r3, [r7, #16]
 80070a2:	2300      	movs	r3, #0
 80070a4:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 80070a6:	2300      	movs	r3, #0
 80070a8:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	7bdb      	ldrb	r3, [r3, #15]
 80070ae:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	7b5b      	ldrb	r3, [r3, #13]
 80070b4:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	7b9b      	ldrb	r3, [r3, #14]
 80070ba:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 80070bc:	2300      	movs	r3, #0
 80070be:	60bb      	str	r3, [r7, #8]
 80070c0:	e06f      	b.n	80071a2 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 80070c2:	693b      	ldr	r3, [r7, #16]
 80070c4:	2b01      	cmp	r3, #1
 80070c6:	d011      	beq.n	80070ec <RTC_DateUpdate+0x5c>
 80070c8:	693b      	ldr	r3, [r7, #16]
 80070ca:	2b03      	cmp	r3, #3
 80070cc:	d00e      	beq.n	80070ec <RTC_DateUpdate+0x5c>
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	2b05      	cmp	r3, #5
 80070d2:	d00b      	beq.n	80070ec <RTC_DateUpdate+0x5c>
 80070d4:	693b      	ldr	r3, [r7, #16]
 80070d6:	2b07      	cmp	r3, #7
 80070d8:	d008      	beq.n	80070ec <RTC_DateUpdate+0x5c>
 80070da:	693b      	ldr	r3, [r7, #16]
 80070dc:	2b08      	cmp	r3, #8
 80070de:	d005      	beq.n	80070ec <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 80070e0:	693b      	ldr	r3, [r7, #16]
 80070e2:	2b0a      	cmp	r3, #10
 80070e4:	d002      	beq.n	80070ec <RTC_DateUpdate+0x5c>
 80070e6:	693b      	ldr	r3, [r7, #16]
 80070e8:	2b0c      	cmp	r3, #12
 80070ea:	d117      	bne.n	800711c <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	2b1e      	cmp	r3, #30
 80070f0:	d803      	bhi.n	80070fa <RTC_DateUpdate+0x6a>
      {
        day++;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	3301      	adds	r3, #1
 80070f6:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80070f8:	e050      	b.n	800719c <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 80070fa:	693b      	ldr	r3, [r7, #16]
 80070fc:	2b0c      	cmp	r3, #12
 80070fe:	d005      	beq.n	800710c <RTC_DateUpdate+0x7c>
        {
          month++;
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	3301      	adds	r3, #1
 8007104:	613b      	str	r3, [r7, #16]
          day = 1U;
 8007106:	2301      	movs	r3, #1
 8007108:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800710a:	e047      	b.n	800719c <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 800710c:	2301      	movs	r3, #1
 800710e:	613b      	str	r3, [r7, #16]
          day = 1U;
 8007110:	2301      	movs	r3, #1
 8007112:	60fb      	str	r3, [r7, #12]
          year++;
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	3301      	adds	r3, #1
 8007118:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 800711a:	e03f      	b.n	800719c <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 800711c:	693b      	ldr	r3, [r7, #16]
 800711e:	2b04      	cmp	r3, #4
 8007120:	d008      	beq.n	8007134 <RTC_DateUpdate+0xa4>
 8007122:	693b      	ldr	r3, [r7, #16]
 8007124:	2b06      	cmp	r3, #6
 8007126:	d005      	beq.n	8007134 <RTC_DateUpdate+0xa4>
 8007128:	693b      	ldr	r3, [r7, #16]
 800712a:	2b09      	cmp	r3, #9
 800712c:	d002      	beq.n	8007134 <RTC_DateUpdate+0xa4>
 800712e:	693b      	ldr	r3, [r7, #16]
 8007130:	2b0b      	cmp	r3, #11
 8007132:	d10c      	bne.n	800714e <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	2b1d      	cmp	r3, #29
 8007138:	d803      	bhi.n	8007142 <RTC_DateUpdate+0xb2>
      {
        day++;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	3301      	adds	r3, #1
 800713e:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8007140:	e02c      	b.n	800719c <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8007142:	693b      	ldr	r3, [r7, #16]
 8007144:	3301      	adds	r3, #1
 8007146:	613b      	str	r3, [r7, #16]
        day = 1U;
 8007148:	2301      	movs	r3, #1
 800714a:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800714c:	e026      	b.n	800719c <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 800714e:	693b      	ldr	r3, [r7, #16]
 8007150:	2b02      	cmp	r3, #2
 8007152:	d123      	bne.n	800719c <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2b1b      	cmp	r3, #27
 8007158:	d803      	bhi.n	8007162 <RTC_DateUpdate+0xd2>
      {
        day++;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	3301      	adds	r3, #1
 800715e:	60fb      	str	r3, [r7, #12]
 8007160:	e01c      	b.n	800719c <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	2b1c      	cmp	r3, #28
 8007166:	d111      	bne.n	800718c <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 8007168:	697b      	ldr	r3, [r7, #20]
 800716a:	b29b      	uxth	r3, r3
 800716c:	4618      	mov	r0, r3
 800716e:	f000 f839 	bl	80071e4 <RTC_IsLeapYear>
 8007172:	4603      	mov	r3, r0
 8007174:	2b00      	cmp	r3, #0
 8007176:	d003      	beq.n	8007180 <RTC_DateUpdate+0xf0>
        {
          day++;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	3301      	adds	r3, #1
 800717c:	60fb      	str	r3, [r7, #12]
 800717e:	e00d      	b.n	800719c <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8007180:	693b      	ldr	r3, [r7, #16]
 8007182:	3301      	adds	r3, #1
 8007184:	613b      	str	r3, [r7, #16]
          day = 1U;
 8007186:	2301      	movs	r3, #1
 8007188:	60fb      	str	r3, [r7, #12]
 800718a:	e007      	b.n	800719c <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2b1d      	cmp	r3, #29
 8007190:	d104      	bne.n	800719c <RTC_DateUpdate+0x10c>
      {
        month++;
 8007192:	693b      	ldr	r3, [r7, #16]
 8007194:	3301      	adds	r3, #1
 8007196:	613b      	str	r3, [r7, #16]
        day = 1U;
 8007198:	2301      	movs	r3, #1
 800719a:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	3301      	adds	r3, #1
 80071a0:	60bb      	str	r3, [r7, #8]
 80071a2:	68ba      	ldr	r2, [r7, #8]
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	429a      	cmp	r2, r3
 80071a8:	d38b      	bcc.n	80070c2 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 80071aa:	697b      	ldr	r3, [r7, #20]
 80071ac:	b2da      	uxtb	r2, r3
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 80071b2:	693b      	ldr	r3, [r7, #16]
 80071b4:	b2da      	uxtb	r2, r3
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	b2da      	uxtb	r2, r3
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 80071c2:	693b      	ldr	r3, [r7, #16]
 80071c4:	b2db      	uxtb	r3, r3
 80071c6:	68fa      	ldr	r2, [r7, #12]
 80071c8:	b2d2      	uxtb	r2, r2
 80071ca:	4619      	mov	r1, r3
 80071cc:	6978      	ldr	r0, [r7, #20]
 80071ce:	f000 f83b 	bl	8007248 <RTC_WeekDayNum>
 80071d2:	4603      	mov	r3, r0
 80071d4:	461a      	mov	r2, r3
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	731a      	strb	r2, [r3, #12]
}
 80071da:	bf00      	nop
 80071dc:	3718      	adds	r7, #24
 80071de:	46bd      	mov	sp, r7
 80071e0:	bd80      	pop	{r7, pc}
	...

080071e4 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 80071e4:	b480      	push	{r7}
 80071e6:	b083      	sub	sp, #12
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	4603      	mov	r3, r0
 80071ec:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 80071ee:	88fb      	ldrh	r3, [r7, #6]
 80071f0:	f003 0303 	and.w	r3, r3, #3
 80071f4:	b29b      	uxth	r3, r3
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d001      	beq.n	80071fe <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 80071fa:	2300      	movs	r3, #0
 80071fc:	e01d      	b.n	800723a <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 80071fe:	88fb      	ldrh	r3, [r7, #6]
 8007200:	4a10      	ldr	r2, [pc, #64]	; (8007244 <RTC_IsLeapYear+0x60>)
 8007202:	fba2 1203 	umull	r1, r2, r2, r3
 8007206:	0952      	lsrs	r2, r2, #5
 8007208:	2164      	movs	r1, #100	; 0x64
 800720a:	fb01 f202 	mul.w	r2, r1, r2
 800720e:	1a9b      	subs	r3, r3, r2
 8007210:	b29b      	uxth	r3, r3
 8007212:	2b00      	cmp	r3, #0
 8007214:	d001      	beq.n	800721a <RTC_IsLeapYear+0x36>
  {
    return 1U;
 8007216:	2301      	movs	r3, #1
 8007218:	e00f      	b.n	800723a <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 800721a:	88fb      	ldrh	r3, [r7, #6]
 800721c:	4a09      	ldr	r2, [pc, #36]	; (8007244 <RTC_IsLeapYear+0x60>)
 800721e:	fba2 1203 	umull	r1, r2, r2, r3
 8007222:	09d2      	lsrs	r2, r2, #7
 8007224:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8007228:	fb01 f202 	mul.w	r2, r1, r2
 800722c:	1a9b      	subs	r3, r3, r2
 800722e:	b29b      	uxth	r3, r3
 8007230:	2b00      	cmp	r3, #0
 8007232:	d101      	bne.n	8007238 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 8007234:	2301      	movs	r3, #1
 8007236:	e000      	b.n	800723a <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 8007238:	2300      	movs	r3, #0
  }
}
 800723a:	4618      	mov	r0, r3
 800723c:	370c      	adds	r7, #12
 800723e:	46bd      	mov	sp, r7
 8007240:	bc80      	pop	{r7}
 8007242:	4770      	bx	lr
 8007244:	51eb851f 	.word	0x51eb851f

08007248 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8007248:	b480      	push	{r7}
 800724a:	b085      	sub	sp, #20
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
 8007250:	460b      	mov	r3, r1
 8007252:	70fb      	strb	r3, [r7, #3]
 8007254:	4613      	mov	r3, r2
 8007256:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8007258:	2300      	movs	r3, #0
 800725a:	60bb      	str	r3, [r7, #8]
 800725c:	2300      	movs	r3, #0
 800725e:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8007266:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8007268:	78fb      	ldrb	r3, [r7, #3]
 800726a:	2b02      	cmp	r3, #2
 800726c:	d82d      	bhi.n	80072ca <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800726e:	78fa      	ldrb	r2, [r7, #3]
 8007270:	4613      	mov	r3, r2
 8007272:	005b      	lsls	r3, r3, #1
 8007274:	4413      	add	r3, r2
 8007276:	00db      	lsls	r3, r3, #3
 8007278:	1a9b      	subs	r3, r3, r2
 800727a:	4a2c      	ldr	r2, [pc, #176]	; (800732c <RTC_WeekDayNum+0xe4>)
 800727c:	fba2 2303 	umull	r2, r3, r2, r3
 8007280:	085a      	lsrs	r2, r3, #1
 8007282:	78bb      	ldrb	r3, [r7, #2]
 8007284:	441a      	add	r2, r3
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	441a      	add	r2, r3
 800728a:	68bb      	ldr	r3, [r7, #8]
 800728c:	3b01      	subs	r3, #1
 800728e:	089b      	lsrs	r3, r3, #2
 8007290:	441a      	add	r2, r3
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	3b01      	subs	r3, #1
 8007296:	4926      	ldr	r1, [pc, #152]	; (8007330 <RTC_WeekDayNum+0xe8>)
 8007298:	fba1 1303 	umull	r1, r3, r1, r3
 800729c:	095b      	lsrs	r3, r3, #5
 800729e:	1ad2      	subs	r2, r2, r3
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	3b01      	subs	r3, #1
 80072a4:	4922      	ldr	r1, [pc, #136]	; (8007330 <RTC_WeekDayNum+0xe8>)
 80072a6:	fba1 1303 	umull	r1, r3, r1, r3
 80072aa:	09db      	lsrs	r3, r3, #7
 80072ac:	4413      	add	r3, r2
 80072ae:	1d1a      	adds	r2, r3, #4
 80072b0:	4b20      	ldr	r3, [pc, #128]	; (8007334 <RTC_WeekDayNum+0xec>)
 80072b2:	fba3 1302 	umull	r1, r3, r3, r2
 80072b6:	1ad1      	subs	r1, r2, r3
 80072b8:	0849      	lsrs	r1, r1, #1
 80072ba:	440b      	add	r3, r1
 80072bc:	0899      	lsrs	r1, r3, #2
 80072be:	460b      	mov	r3, r1
 80072c0:	00db      	lsls	r3, r3, #3
 80072c2:	1a5b      	subs	r3, r3, r1
 80072c4:	1ad3      	subs	r3, r2, r3
 80072c6:	60fb      	str	r3, [r7, #12]
 80072c8:	e029      	b.n	800731e <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 80072ca:	78fa      	ldrb	r2, [r7, #3]
 80072cc:	4613      	mov	r3, r2
 80072ce:	005b      	lsls	r3, r3, #1
 80072d0:	4413      	add	r3, r2
 80072d2:	00db      	lsls	r3, r3, #3
 80072d4:	1a9b      	subs	r3, r3, r2
 80072d6:	4a15      	ldr	r2, [pc, #84]	; (800732c <RTC_WeekDayNum+0xe4>)
 80072d8:	fba2 2303 	umull	r2, r3, r2, r3
 80072dc:	085a      	lsrs	r2, r3, #1
 80072de:	78bb      	ldrb	r3, [r7, #2]
 80072e0:	441a      	add	r2, r3
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	441a      	add	r2, r3
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	089b      	lsrs	r3, r3, #2
 80072ea:	441a      	add	r2, r3
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	4910      	ldr	r1, [pc, #64]	; (8007330 <RTC_WeekDayNum+0xe8>)
 80072f0:	fba1 1303 	umull	r1, r3, r1, r3
 80072f4:	095b      	lsrs	r3, r3, #5
 80072f6:	1ad2      	subs	r2, r2, r3
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	490d      	ldr	r1, [pc, #52]	; (8007330 <RTC_WeekDayNum+0xe8>)
 80072fc:	fba1 1303 	umull	r1, r3, r1, r3
 8007300:	09db      	lsrs	r3, r3, #7
 8007302:	4413      	add	r3, r2
 8007304:	1c9a      	adds	r2, r3, #2
 8007306:	4b0b      	ldr	r3, [pc, #44]	; (8007334 <RTC_WeekDayNum+0xec>)
 8007308:	fba3 1302 	umull	r1, r3, r3, r2
 800730c:	1ad1      	subs	r1, r2, r3
 800730e:	0849      	lsrs	r1, r1, #1
 8007310:	440b      	add	r3, r1
 8007312:	0899      	lsrs	r1, r3, #2
 8007314:	460b      	mov	r3, r1
 8007316:	00db      	lsls	r3, r3, #3
 8007318:	1a5b      	subs	r3, r3, r1
 800731a:	1ad3      	subs	r3, r2, r3
 800731c:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	b2db      	uxtb	r3, r3
}
 8007322:	4618      	mov	r0, r3
 8007324:	3714      	adds	r7, #20
 8007326:	46bd      	mov	sp, r7
 8007328:	bc80      	pop	{r7}
 800732a:	4770      	bx	lr
 800732c:	38e38e39 	.word	0x38e38e39
 8007330:	51eb851f 	.word	0x51eb851f
 8007334:	24924925 	.word	0x24924925

08007338 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b082      	sub	sp, #8
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d101      	bne.n	800734a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007346:	2301      	movs	r3, #1
 8007348:	e053      	b.n	80073f2 <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2200      	movs	r2, #0
 800734e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007356:	b2db      	uxtb	r3, r3
 8007358:	2b00      	cmp	r3, #0
 800735a:	d106      	bne.n	800736a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2200      	movs	r2, #0
 8007360:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007364:	6878      	ldr	r0, [r7, #4]
 8007366:	f7fc f95f 	bl	8003628 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2202      	movs	r2, #2
 800736e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	681a      	ldr	r2, [r3, #0]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007380:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	685a      	ldr	r2, [r3, #4]
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	689b      	ldr	r3, [r3, #8]
 800738a:	431a      	orrs	r2, r3
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	68db      	ldr	r3, [r3, #12]
 8007390:	431a      	orrs	r2, r3
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	691b      	ldr	r3, [r3, #16]
 8007396:	431a      	orrs	r2, r3
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	695b      	ldr	r3, [r3, #20]
 800739c:	431a      	orrs	r2, r3
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	699b      	ldr	r3, [r3, #24]
 80073a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80073a6:	431a      	orrs	r2, r3
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	69db      	ldr	r3, [r3, #28]
 80073ac:	431a      	orrs	r2, r3
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6a1b      	ldr	r3, [r3, #32]
 80073b2:	ea42 0103 	orr.w	r1, r2, r3
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	430a      	orrs	r2, r1
 80073c0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	699b      	ldr	r3, [r3, #24]
 80073c6:	0c1a      	lsrs	r2, r3, #16
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f002 0204 	and.w	r2, r2, #4
 80073d0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	69da      	ldr	r2, [r3, #28]
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80073e0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2200      	movs	r2, #0
 80073e6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2201      	movs	r2, #1
 80073ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80073f0:	2300      	movs	r3, #0
}
 80073f2:	4618      	mov	r0, r3
 80073f4:	3708      	adds	r7, #8
 80073f6:	46bd      	mov	sp, r7
 80073f8:	bd80      	pop	{r7, pc}

080073fa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80073fa:	b580      	push	{r7, lr}
 80073fc:	b088      	sub	sp, #32
 80073fe:	af00      	add	r7, sp, #0
 8007400:	60f8      	str	r0, [r7, #12]
 8007402:	60b9      	str	r1, [r7, #8]
 8007404:	603b      	str	r3, [r7, #0]
 8007406:	4613      	mov	r3, r2
 8007408:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800740a:	2300      	movs	r3, #0
 800740c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007414:	2b01      	cmp	r3, #1
 8007416:	d101      	bne.n	800741c <HAL_SPI_Transmit+0x22>
 8007418:	2302      	movs	r3, #2
 800741a:	e11e      	b.n	800765a <HAL_SPI_Transmit+0x260>
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2201      	movs	r2, #1
 8007420:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007424:	f7fc faa0 	bl	8003968 <HAL_GetTick>
 8007428:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800742a:	88fb      	ldrh	r3, [r7, #6]
 800742c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007434:	b2db      	uxtb	r3, r3
 8007436:	2b01      	cmp	r3, #1
 8007438:	d002      	beq.n	8007440 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800743a:	2302      	movs	r3, #2
 800743c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800743e:	e103      	b.n	8007648 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d002      	beq.n	800744c <HAL_SPI_Transmit+0x52>
 8007446:	88fb      	ldrh	r3, [r7, #6]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d102      	bne.n	8007452 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800744c:	2301      	movs	r3, #1
 800744e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007450:	e0fa      	b.n	8007648 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	2203      	movs	r2, #3
 8007456:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	2200      	movs	r2, #0
 800745e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	68ba      	ldr	r2, [r7, #8]
 8007464:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	88fa      	ldrh	r2, [r7, #6]
 800746a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	88fa      	ldrh	r2, [r7, #6]
 8007470:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	2200      	movs	r2, #0
 8007476:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	2200      	movs	r2, #0
 800747c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	2200      	movs	r2, #0
 8007482:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2200      	movs	r2, #0
 8007488:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	2200      	movs	r2, #0
 800748e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	689b      	ldr	r3, [r3, #8]
 8007494:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007498:	d107      	bne.n	80074aa <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	681a      	ldr	r2, [r3, #0]
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80074a8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074b4:	2b40      	cmp	r3, #64	; 0x40
 80074b6:	d007      	beq.n	80074c8 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	681a      	ldr	r2, [r3, #0]
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80074c6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	68db      	ldr	r3, [r3, #12]
 80074cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80074d0:	d14b      	bne.n	800756a <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d002      	beq.n	80074e0 <HAL_SPI_Transmit+0xe6>
 80074da:	8afb      	ldrh	r3, [r7, #22]
 80074dc:	2b01      	cmp	r3, #1
 80074de:	d13e      	bne.n	800755e <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074e4:	881a      	ldrh	r2, [r3, #0]
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074f0:	1c9a      	adds	r2, r3, #2
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80074fa:	b29b      	uxth	r3, r3
 80074fc:	3b01      	subs	r3, #1
 80074fe:	b29a      	uxth	r2, r3
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007504:	e02b      	b.n	800755e <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	689b      	ldr	r3, [r3, #8]
 800750c:	f003 0302 	and.w	r3, r3, #2
 8007510:	2b02      	cmp	r3, #2
 8007512:	d112      	bne.n	800753a <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007518:	881a      	ldrh	r2, [r3, #0]
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007524:	1c9a      	adds	r2, r3, #2
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800752e:	b29b      	uxth	r3, r3
 8007530:	3b01      	subs	r3, #1
 8007532:	b29a      	uxth	r2, r3
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	86da      	strh	r2, [r3, #54]	; 0x36
 8007538:	e011      	b.n	800755e <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800753a:	f7fc fa15 	bl	8003968 <HAL_GetTick>
 800753e:	4602      	mov	r2, r0
 8007540:	69bb      	ldr	r3, [r7, #24]
 8007542:	1ad3      	subs	r3, r2, r3
 8007544:	683a      	ldr	r2, [r7, #0]
 8007546:	429a      	cmp	r2, r3
 8007548:	d803      	bhi.n	8007552 <HAL_SPI_Transmit+0x158>
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007550:	d102      	bne.n	8007558 <HAL_SPI_Transmit+0x15e>
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d102      	bne.n	800755e <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8007558:	2303      	movs	r3, #3
 800755a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800755c:	e074      	b.n	8007648 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007562:	b29b      	uxth	r3, r3
 8007564:	2b00      	cmp	r3, #0
 8007566:	d1ce      	bne.n	8007506 <HAL_SPI_Transmit+0x10c>
 8007568:	e04c      	b.n	8007604 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d002      	beq.n	8007578 <HAL_SPI_Transmit+0x17e>
 8007572:	8afb      	ldrh	r3, [r7, #22]
 8007574:	2b01      	cmp	r3, #1
 8007576:	d140      	bne.n	80075fa <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	330c      	adds	r3, #12
 8007582:	7812      	ldrb	r2, [r2, #0]
 8007584:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800758a:	1c5a      	adds	r2, r3, #1
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007594:	b29b      	uxth	r3, r3
 8007596:	3b01      	subs	r3, #1
 8007598:	b29a      	uxth	r2, r3
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800759e:	e02c      	b.n	80075fa <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	689b      	ldr	r3, [r3, #8]
 80075a6:	f003 0302 	and.w	r3, r3, #2
 80075aa:	2b02      	cmp	r3, #2
 80075ac:	d113      	bne.n	80075d6 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	330c      	adds	r3, #12
 80075b8:	7812      	ldrb	r2, [r2, #0]
 80075ba:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075c0:	1c5a      	adds	r2, r3, #1
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075ca:	b29b      	uxth	r3, r3
 80075cc:	3b01      	subs	r3, #1
 80075ce:	b29a      	uxth	r2, r3
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	86da      	strh	r2, [r3, #54]	; 0x36
 80075d4:	e011      	b.n	80075fa <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80075d6:	f7fc f9c7 	bl	8003968 <HAL_GetTick>
 80075da:	4602      	mov	r2, r0
 80075dc:	69bb      	ldr	r3, [r7, #24]
 80075de:	1ad3      	subs	r3, r2, r3
 80075e0:	683a      	ldr	r2, [r7, #0]
 80075e2:	429a      	cmp	r2, r3
 80075e4:	d803      	bhi.n	80075ee <HAL_SPI_Transmit+0x1f4>
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80075ec:	d102      	bne.n	80075f4 <HAL_SPI_Transmit+0x1fa>
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d102      	bne.n	80075fa <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80075f4:	2303      	movs	r3, #3
 80075f6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80075f8:	e026      	b.n	8007648 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075fe:	b29b      	uxth	r3, r3
 8007600:	2b00      	cmp	r3, #0
 8007602:	d1cd      	bne.n	80075a0 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007604:	69ba      	ldr	r2, [r7, #24]
 8007606:	6839      	ldr	r1, [r7, #0]
 8007608:	68f8      	ldr	r0, [r7, #12]
 800760a:	f000 fa43 	bl	8007a94 <SPI_EndRxTxTransaction>
 800760e:	4603      	mov	r3, r0
 8007610:	2b00      	cmp	r3, #0
 8007612:	d002      	beq.n	800761a <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	2220      	movs	r2, #32
 8007618:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	689b      	ldr	r3, [r3, #8]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d10a      	bne.n	8007638 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007622:	2300      	movs	r3, #0
 8007624:	613b      	str	r3, [r7, #16]
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	68db      	ldr	r3, [r3, #12]
 800762c:	613b      	str	r3, [r7, #16]
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	689b      	ldr	r3, [r3, #8]
 8007634:	613b      	str	r3, [r7, #16]
 8007636:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800763c:	2b00      	cmp	r3, #0
 800763e:	d002      	beq.n	8007646 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8007640:	2301      	movs	r3, #1
 8007642:	77fb      	strb	r3, [r7, #31]
 8007644:	e000      	b.n	8007648 <HAL_SPI_Transmit+0x24e>
  }

error:
 8007646:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	2201      	movs	r2, #1
 800764c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	2200      	movs	r2, #0
 8007654:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007658:	7ffb      	ldrb	r3, [r7, #31]
}
 800765a:	4618      	mov	r0, r3
 800765c:	3720      	adds	r7, #32
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}

08007662 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007662:	b580      	push	{r7, lr}
 8007664:	b08c      	sub	sp, #48	; 0x30
 8007666:	af00      	add	r7, sp, #0
 8007668:	60f8      	str	r0, [r7, #12]
 800766a:	60b9      	str	r1, [r7, #8]
 800766c:	607a      	str	r2, [r7, #4]
 800766e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007670:	2301      	movs	r3, #1
 8007672:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007674:	2300      	movs	r3, #0
 8007676:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007680:	2b01      	cmp	r3, #1
 8007682:	d101      	bne.n	8007688 <HAL_SPI_TransmitReceive+0x26>
 8007684:	2302      	movs	r3, #2
 8007686:	e18a      	b.n	800799e <HAL_SPI_TransmitReceive+0x33c>
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	2201      	movs	r2, #1
 800768c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007690:	f7fc f96a 	bl	8003968 <HAL_GetTick>
 8007694:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800769c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	685b      	ldr	r3, [r3, #4]
 80076a4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80076a6:	887b      	ldrh	r3, [r7, #2]
 80076a8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80076aa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80076ae:	2b01      	cmp	r3, #1
 80076b0:	d00f      	beq.n	80076d2 <HAL_SPI_TransmitReceive+0x70>
 80076b2:	69fb      	ldr	r3, [r7, #28]
 80076b4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80076b8:	d107      	bne.n	80076ca <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	689b      	ldr	r3, [r3, #8]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d103      	bne.n	80076ca <HAL_SPI_TransmitReceive+0x68>
 80076c2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80076c6:	2b04      	cmp	r3, #4
 80076c8:	d003      	beq.n	80076d2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80076ca:	2302      	movs	r3, #2
 80076cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80076d0:	e15b      	b.n	800798a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80076d2:	68bb      	ldr	r3, [r7, #8]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d005      	beq.n	80076e4 <HAL_SPI_TransmitReceive+0x82>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d002      	beq.n	80076e4 <HAL_SPI_TransmitReceive+0x82>
 80076de:	887b      	ldrh	r3, [r7, #2]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d103      	bne.n	80076ec <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80076e4:	2301      	movs	r3, #1
 80076e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80076ea:	e14e      	b.n	800798a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80076f2:	b2db      	uxtb	r3, r3
 80076f4:	2b04      	cmp	r3, #4
 80076f6:	d003      	beq.n	8007700 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	2205      	movs	r2, #5
 80076fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	2200      	movs	r2, #0
 8007704:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	687a      	ldr	r2, [r7, #4]
 800770a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	887a      	ldrh	r2, [r7, #2]
 8007710:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	887a      	ldrh	r2, [r7, #2]
 8007716:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	68ba      	ldr	r2, [r7, #8]
 800771c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	887a      	ldrh	r2, [r7, #2]
 8007722:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	887a      	ldrh	r2, [r7, #2]
 8007728:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	2200      	movs	r2, #0
 800772e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	2200      	movs	r2, #0
 8007734:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007740:	2b40      	cmp	r3, #64	; 0x40
 8007742:	d007      	beq.n	8007754 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	681a      	ldr	r2, [r3, #0]
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007752:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	68db      	ldr	r3, [r3, #12]
 8007758:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800775c:	d178      	bne.n	8007850 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	685b      	ldr	r3, [r3, #4]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d002      	beq.n	800776c <HAL_SPI_TransmitReceive+0x10a>
 8007766:	8b7b      	ldrh	r3, [r7, #26]
 8007768:	2b01      	cmp	r3, #1
 800776a:	d166      	bne.n	800783a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007770:	881a      	ldrh	r2, [r3, #0]
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800777c:	1c9a      	adds	r2, r3, #2
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007786:	b29b      	uxth	r3, r3
 8007788:	3b01      	subs	r3, #1
 800778a:	b29a      	uxth	r2, r3
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007790:	e053      	b.n	800783a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	689b      	ldr	r3, [r3, #8]
 8007798:	f003 0302 	and.w	r3, r3, #2
 800779c:	2b02      	cmp	r3, #2
 800779e:	d11b      	bne.n	80077d8 <HAL_SPI_TransmitReceive+0x176>
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077a4:	b29b      	uxth	r3, r3
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d016      	beq.n	80077d8 <HAL_SPI_TransmitReceive+0x176>
 80077aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077ac:	2b01      	cmp	r3, #1
 80077ae:	d113      	bne.n	80077d8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077b4:	881a      	ldrh	r2, [r3, #0]
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077c0:	1c9a      	adds	r2, r3, #2
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077ca:	b29b      	uxth	r3, r3
 80077cc:	3b01      	subs	r3, #1
 80077ce:	b29a      	uxth	r2, r3
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80077d4:	2300      	movs	r3, #0
 80077d6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	689b      	ldr	r3, [r3, #8]
 80077de:	f003 0301 	and.w	r3, r3, #1
 80077e2:	2b01      	cmp	r3, #1
 80077e4:	d119      	bne.n	800781a <HAL_SPI_TransmitReceive+0x1b8>
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80077ea:	b29b      	uxth	r3, r3
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d014      	beq.n	800781a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	68da      	ldr	r2, [r3, #12]
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077fa:	b292      	uxth	r2, r2
 80077fc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007802:	1c9a      	adds	r2, r3, #2
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800780c:	b29b      	uxth	r3, r3
 800780e:	3b01      	subs	r3, #1
 8007810:	b29a      	uxth	r2, r3
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007816:	2301      	movs	r3, #1
 8007818:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800781a:	f7fc f8a5 	bl	8003968 <HAL_GetTick>
 800781e:	4602      	mov	r2, r0
 8007820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007822:	1ad3      	subs	r3, r2, r3
 8007824:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007826:	429a      	cmp	r2, r3
 8007828:	d807      	bhi.n	800783a <HAL_SPI_TransmitReceive+0x1d8>
 800782a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800782c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007830:	d003      	beq.n	800783a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007832:	2303      	movs	r3, #3
 8007834:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007838:	e0a7      	b.n	800798a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800783e:	b29b      	uxth	r3, r3
 8007840:	2b00      	cmp	r3, #0
 8007842:	d1a6      	bne.n	8007792 <HAL_SPI_TransmitReceive+0x130>
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007848:	b29b      	uxth	r3, r3
 800784a:	2b00      	cmp	r3, #0
 800784c:	d1a1      	bne.n	8007792 <HAL_SPI_TransmitReceive+0x130>
 800784e:	e07c      	b.n	800794a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	685b      	ldr	r3, [r3, #4]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d002      	beq.n	800785e <HAL_SPI_TransmitReceive+0x1fc>
 8007858:	8b7b      	ldrh	r3, [r7, #26]
 800785a:	2b01      	cmp	r3, #1
 800785c:	d16b      	bne.n	8007936 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	330c      	adds	r3, #12
 8007868:	7812      	ldrb	r2, [r2, #0]
 800786a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007870:	1c5a      	adds	r2, r3, #1
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800787a:	b29b      	uxth	r3, r3
 800787c:	3b01      	subs	r3, #1
 800787e:	b29a      	uxth	r2, r3
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007884:	e057      	b.n	8007936 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	689b      	ldr	r3, [r3, #8]
 800788c:	f003 0302 	and.w	r3, r3, #2
 8007890:	2b02      	cmp	r3, #2
 8007892:	d11c      	bne.n	80078ce <HAL_SPI_TransmitReceive+0x26c>
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007898:	b29b      	uxth	r3, r3
 800789a:	2b00      	cmp	r3, #0
 800789c:	d017      	beq.n	80078ce <HAL_SPI_TransmitReceive+0x26c>
 800789e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078a0:	2b01      	cmp	r3, #1
 80078a2:	d114      	bne.n	80078ce <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	330c      	adds	r3, #12
 80078ae:	7812      	ldrb	r2, [r2, #0]
 80078b0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078b6:	1c5a      	adds	r2, r3, #1
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078c0:	b29b      	uxth	r3, r3
 80078c2:	3b01      	subs	r3, #1
 80078c4:	b29a      	uxth	r2, r3
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80078ca:	2300      	movs	r3, #0
 80078cc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	689b      	ldr	r3, [r3, #8]
 80078d4:	f003 0301 	and.w	r3, r3, #1
 80078d8:	2b01      	cmp	r3, #1
 80078da:	d119      	bne.n	8007910 <HAL_SPI_TransmitReceive+0x2ae>
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078e0:	b29b      	uxth	r3, r3
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d014      	beq.n	8007910 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	68da      	ldr	r2, [r3, #12]
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078f0:	b2d2      	uxtb	r2, r2
 80078f2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078f8:	1c5a      	adds	r2, r3, #1
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007902:	b29b      	uxth	r3, r3
 8007904:	3b01      	subs	r3, #1
 8007906:	b29a      	uxth	r2, r3
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800790c:	2301      	movs	r3, #1
 800790e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007910:	f7fc f82a 	bl	8003968 <HAL_GetTick>
 8007914:	4602      	mov	r2, r0
 8007916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007918:	1ad3      	subs	r3, r2, r3
 800791a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800791c:	429a      	cmp	r2, r3
 800791e:	d803      	bhi.n	8007928 <HAL_SPI_TransmitReceive+0x2c6>
 8007920:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007922:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007926:	d102      	bne.n	800792e <HAL_SPI_TransmitReceive+0x2cc>
 8007928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800792a:	2b00      	cmp	r3, #0
 800792c:	d103      	bne.n	8007936 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800792e:	2303      	movs	r3, #3
 8007930:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007934:	e029      	b.n	800798a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800793a:	b29b      	uxth	r3, r3
 800793c:	2b00      	cmp	r3, #0
 800793e:	d1a2      	bne.n	8007886 <HAL_SPI_TransmitReceive+0x224>
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007944:	b29b      	uxth	r3, r3
 8007946:	2b00      	cmp	r3, #0
 8007948:	d19d      	bne.n	8007886 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800794a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800794c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800794e:	68f8      	ldr	r0, [r7, #12]
 8007950:	f000 f8a0 	bl	8007a94 <SPI_EndRxTxTransaction>
 8007954:	4603      	mov	r3, r0
 8007956:	2b00      	cmp	r3, #0
 8007958:	d006      	beq.n	8007968 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800795a:	2301      	movs	r3, #1
 800795c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	2220      	movs	r2, #32
 8007964:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007966:	e010      	b.n	800798a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	689b      	ldr	r3, [r3, #8]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d10b      	bne.n	8007988 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007970:	2300      	movs	r3, #0
 8007972:	617b      	str	r3, [r7, #20]
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	68db      	ldr	r3, [r3, #12]
 800797a:	617b      	str	r3, [r7, #20]
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	689b      	ldr	r3, [r3, #8]
 8007982:	617b      	str	r3, [r7, #20]
 8007984:	697b      	ldr	r3, [r7, #20]
 8007986:	e000      	b.n	800798a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007988:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	2201      	movs	r2, #1
 800798e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	2200      	movs	r2, #0
 8007996:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800799a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800799e:	4618      	mov	r0, r3
 80079a0:	3730      	adds	r7, #48	; 0x30
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bd80      	pop	{r7, pc}

080079a6 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80079a6:	b480      	push	{r7}
 80079a8:	b083      	sub	sp, #12
 80079aa:	af00      	add	r7, sp, #0
 80079ac:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80079b4:	b2db      	uxtb	r3, r3
}
 80079b6:	4618      	mov	r0, r3
 80079b8:	370c      	adds	r7, #12
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bc80      	pop	{r7}
 80079be:	4770      	bx	lr

080079c0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b084      	sub	sp, #16
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	60f8      	str	r0, [r7, #12]
 80079c8:	60b9      	str	r1, [r7, #8]
 80079ca:	603b      	str	r3, [r7, #0]
 80079cc:	4613      	mov	r3, r2
 80079ce:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80079d0:	e04c      	b.n	8007a6c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80079d8:	d048      	beq.n	8007a6c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80079da:	f7fb ffc5 	bl	8003968 <HAL_GetTick>
 80079de:	4602      	mov	r2, r0
 80079e0:	69bb      	ldr	r3, [r7, #24]
 80079e2:	1ad3      	subs	r3, r2, r3
 80079e4:	683a      	ldr	r2, [r7, #0]
 80079e6:	429a      	cmp	r2, r3
 80079e8:	d902      	bls.n	80079f0 <SPI_WaitFlagStateUntilTimeout+0x30>
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d13d      	bne.n	8007a6c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	685a      	ldr	r2, [r3, #4]
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80079fe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	685b      	ldr	r3, [r3, #4]
 8007a04:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007a08:	d111      	bne.n	8007a2e <SPI_WaitFlagStateUntilTimeout+0x6e>
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	689b      	ldr	r3, [r3, #8]
 8007a0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a12:	d004      	beq.n	8007a1e <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	689b      	ldr	r3, [r3, #8]
 8007a18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a1c:	d107      	bne.n	8007a2e <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	681a      	ldr	r2, [r3, #0]
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a2c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a36:	d10f      	bne.n	8007a58 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	681a      	ldr	r2, [r3, #0]
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007a46:	601a      	str	r2, [r3, #0]
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	681a      	ldr	r2, [r3, #0]
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007a56:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	2201      	movs	r2, #1
 8007a5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	2200      	movs	r2, #0
 8007a64:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007a68:	2303      	movs	r3, #3
 8007a6a:	e00f      	b.n	8007a8c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	689a      	ldr	r2, [r3, #8]
 8007a72:	68bb      	ldr	r3, [r7, #8]
 8007a74:	4013      	ands	r3, r2
 8007a76:	68ba      	ldr	r2, [r7, #8]
 8007a78:	429a      	cmp	r2, r3
 8007a7a:	bf0c      	ite	eq
 8007a7c:	2301      	moveq	r3, #1
 8007a7e:	2300      	movne	r3, #0
 8007a80:	b2db      	uxtb	r3, r3
 8007a82:	461a      	mov	r2, r3
 8007a84:	79fb      	ldrb	r3, [r7, #7]
 8007a86:	429a      	cmp	r2, r3
 8007a88:	d1a3      	bne.n	80079d2 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8007a8a:	2300      	movs	r3, #0
}
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	3710      	adds	r7, #16
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bd80      	pop	{r7, pc}

08007a94 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b086      	sub	sp, #24
 8007a98:	af02      	add	r7, sp, #8
 8007a9a:	60f8      	str	r0, [r7, #12]
 8007a9c:	60b9      	str	r1, [r7, #8]
 8007a9e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	9300      	str	r3, [sp, #0]
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	2180      	movs	r1, #128	; 0x80
 8007aaa:	68f8      	ldr	r0, [r7, #12]
 8007aac:	f7ff ff88 	bl	80079c0 <SPI_WaitFlagStateUntilTimeout>
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d007      	beq.n	8007ac6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007aba:	f043 0220 	orr.w	r2, r3, #32
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8007ac2:	2303      	movs	r3, #3
 8007ac4:	e000      	b.n	8007ac8 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8007ac6:	2300      	movs	r3, #0
}
 8007ac8:	4618      	mov	r0, r3
 8007aca:	3710      	adds	r7, #16
 8007acc:	46bd      	mov	sp, r7
 8007ace:	bd80      	pop	{r7, pc}

08007ad0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b082      	sub	sp, #8
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d101      	bne.n	8007ae2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007ade:	2301      	movs	r3, #1
 8007ae0:	e01d      	b.n	8007b1e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ae8:	b2db      	uxtb	r3, r3
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d106      	bne.n	8007afc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2200      	movs	r2, #0
 8007af2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007af6:	6878      	ldr	r0, [r7, #4]
 8007af8:	f7fb fde0 	bl	80036bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2202      	movs	r2, #2
 8007b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681a      	ldr	r2, [r3, #0]
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	3304      	adds	r3, #4
 8007b0c:	4619      	mov	r1, r3
 8007b0e:	4610      	mov	r0, r2
 8007b10:	f000 fbda 	bl	80082c8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2201      	movs	r2, #1
 8007b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007b1c:	2300      	movs	r3, #0
}
 8007b1e:	4618      	mov	r0, r3
 8007b20:	3708      	adds	r7, #8
 8007b22:	46bd      	mov	sp, r7
 8007b24:	bd80      	pop	{r7, pc}

08007b26 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007b26:	b580      	push	{r7, lr}
 8007b28:	b082      	sub	sp, #8
 8007b2a:	af00      	add	r7, sp, #0
 8007b2c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d101      	bne.n	8007b38 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007b34:	2301      	movs	r3, #1
 8007b36:	e01d      	b.n	8007b74 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b3e:	b2db      	uxtb	r3, r3
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d106      	bne.n	8007b52 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2200      	movs	r2, #0
 8007b48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007b4c:	6878      	ldr	r0, [r7, #4]
 8007b4e:	f000 f815 	bl	8007b7c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2202      	movs	r2, #2
 8007b56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681a      	ldr	r2, [r3, #0]
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	3304      	adds	r3, #4
 8007b62:	4619      	mov	r1, r3
 8007b64:	4610      	mov	r0, r2
 8007b66:	f000 fbaf 	bl	80082c8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2201      	movs	r2, #1
 8007b6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007b72:	2300      	movs	r3, #0
}
 8007b74:	4618      	mov	r0, r3
 8007b76:	3708      	adds	r7, #8
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	bd80      	pop	{r7, pc}

08007b7c <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b083      	sub	sp, #12
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007b84:	bf00      	nop
 8007b86:	370c      	adds	r7, #12
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	bc80      	pop	{r7}
 8007b8c:	4770      	bx	lr
	...

08007b90 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b084      	sub	sp, #16
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
 8007b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	2b0c      	cmp	r3, #12
 8007b9e:	d841      	bhi.n	8007c24 <HAL_TIM_IC_Start_IT+0x94>
 8007ba0:	a201      	add	r2, pc, #4	; (adr r2, 8007ba8 <HAL_TIM_IC_Start_IT+0x18>)
 8007ba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ba6:	bf00      	nop
 8007ba8:	08007bdd 	.word	0x08007bdd
 8007bac:	08007c25 	.word	0x08007c25
 8007bb0:	08007c25 	.word	0x08007c25
 8007bb4:	08007c25 	.word	0x08007c25
 8007bb8:	08007bef 	.word	0x08007bef
 8007bbc:	08007c25 	.word	0x08007c25
 8007bc0:	08007c25 	.word	0x08007c25
 8007bc4:	08007c25 	.word	0x08007c25
 8007bc8:	08007c01 	.word	0x08007c01
 8007bcc:	08007c25 	.word	0x08007c25
 8007bd0:	08007c25 	.word	0x08007c25
 8007bd4:	08007c25 	.word	0x08007c25
 8007bd8:	08007c13 	.word	0x08007c13
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	68da      	ldr	r2, [r3, #12]
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	f042 0202 	orr.w	r2, r2, #2
 8007bea:	60da      	str	r2, [r3, #12]
      break;
 8007bec:	e01b      	b.n	8007c26 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	68da      	ldr	r2, [r3, #12]
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f042 0204 	orr.w	r2, r2, #4
 8007bfc:	60da      	str	r2, [r3, #12]
      break;
 8007bfe:	e012      	b.n	8007c26 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	68da      	ldr	r2, [r3, #12]
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f042 0208 	orr.w	r2, r2, #8
 8007c0e:	60da      	str	r2, [r3, #12]
      break;
 8007c10:	e009      	b.n	8007c26 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	68da      	ldr	r2, [r3, #12]
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f042 0210 	orr.w	r2, r2, #16
 8007c20:	60da      	str	r2, [r3, #12]
      break;
 8007c22:	e000      	b.n	8007c26 <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 8007c24:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	2201      	movs	r2, #1
 8007c2c:	6839      	ldr	r1, [r7, #0]
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f000 fd5f 	bl	80086f2 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	689b      	ldr	r3, [r3, #8]
 8007c3a:	f003 0307 	and.w	r3, r3, #7
 8007c3e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	2b06      	cmp	r3, #6
 8007c44:	d007      	beq.n	8007c56 <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	681a      	ldr	r2, [r3, #0]
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f042 0201 	orr.w	r2, r2, #1
 8007c54:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007c56:	2300      	movs	r3, #0
}
 8007c58:	4618      	mov	r0, r3
 8007c5a:	3710      	adds	r7, #16
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	bd80      	pop	{r7, pc}

08007c60 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b082      	sub	sp, #8
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
 8007c68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	2b0c      	cmp	r3, #12
 8007c6e:	d841      	bhi.n	8007cf4 <HAL_TIM_IC_Stop_IT+0x94>
 8007c70:	a201      	add	r2, pc, #4	; (adr r2, 8007c78 <HAL_TIM_IC_Stop_IT+0x18>)
 8007c72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c76:	bf00      	nop
 8007c78:	08007cad 	.word	0x08007cad
 8007c7c:	08007cf5 	.word	0x08007cf5
 8007c80:	08007cf5 	.word	0x08007cf5
 8007c84:	08007cf5 	.word	0x08007cf5
 8007c88:	08007cbf 	.word	0x08007cbf
 8007c8c:	08007cf5 	.word	0x08007cf5
 8007c90:	08007cf5 	.word	0x08007cf5
 8007c94:	08007cf5 	.word	0x08007cf5
 8007c98:	08007cd1 	.word	0x08007cd1
 8007c9c:	08007cf5 	.word	0x08007cf5
 8007ca0:	08007cf5 	.word	0x08007cf5
 8007ca4:	08007cf5 	.word	0x08007cf5
 8007ca8:	08007ce3 	.word	0x08007ce3
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	68da      	ldr	r2, [r3, #12]
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f022 0202 	bic.w	r2, r2, #2
 8007cba:	60da      	str	r2, [r3, #12]
      break;
 8007cbc:	e01b      	b.n	8007cf6 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	68da      	ldr	r2, [r3, #12]
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	f022 0204 	bic.w	r2, r2, #4
 8007ccc:	60da      	str	r2, [r3, #12]
      break;
 8007cce:	e012      	b.n	8007cf6 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	68da      	ldr	r2, [r3, #12]
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f022 0208 	bic.w	r2, r2, #8
 8007cde:	60da      	str	r2, [r3, #12]
      break;
 8007ce0:	e009      	b.n	8007cf6 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	68da      	ldr	r2, [r3, #12]
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f022 0210 	bic.w	r2, r2, #16
 8007cf0:	60da      	str	r2, [r3, #12]
      break;
 8007cf2:	e000      	b.n	8007cf6 <HAL_TIM_IC_Stop_IT+0x96>
    }

    default:
      break;
 8007cf4:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	6839      	ldr	r1, [r7, #0]
 8007cfe:	4618      	mov	r0, r3
 8007d00:	f000 fcf7 	bl	80086f2 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	6a1a      	ldr	r2, [r3, #32]
 8007d0a:	f241 1311 	movw	r3, #4369	; 0x1111
 8007d0e:	4013      	ands	r3, r2
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d10f      	bne.n	8007d34 <HAL_TIM_IC_Stop_IT+0xd4>
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	6a1a      	ldr	r2, [r3, #32]
 8007d1a:	f240 4344 	movw	r3, #1092	; 0x444
 8007d1e:	4013      	ands	r3, r2
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d107      	bne.n	8007d34 <HAL_TIM_IC_Stop_IT+0xd4>
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	681a      	ldr	r2, [r3, #0]
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f022 0201 	bic.w	r2, r2, #1
 8007d32:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007d34:	2300      	movs	r3, #0
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	3708      	adds	r7, #8
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bd80      	pop	{r7, pc}
 8007d3e:	bf00      	nop

08007d40 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b082      	sub	sp, #8
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	691b      	ldr	r3, [r3, #16]
 8007d4e:	f003 0302 	and.w	r3, r3, #2
 8007d52:	2b02      	cmp	r3, #2
 8007d54:	d122      	bne.n	8007d9c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	68db      	ldr	r3, [r3, #12]
 8007d5c:	f003 0302 	and.w	r3, r3, #2
 8007d60:	2b02      	cmp	r3, #2
 8007d62:	d11b      	bne.n	8007d9c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	f06f 0202 	mvn.w	r2, #2
 8007d6c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2201      	movs	r2, #1
 8007d72:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	699b      	ldr	r3, [r3, #24]
 8007d7a:	f003 0303 	and.w	r3, r3, #3
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d003      	beq.n	8007d8a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007d82:	6878      	ldr	r0, [r7, #4]
 8007d84:	f7fb fb84 	bl	8003490 <HAL_TIM_IC_CaptureCallback>
 8007d88:	e005      	b.n	8007d96 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d8a:	6878      	ldr	r0, [r7, #4]
 8007d8c:	f000 fa81 	bl	8008292 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d90:	6878      	ldr	r0, [r7, #4]
 8007d92:	f000 fa87 	bl	80082a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	2200      	movs	r2, #0
 8007d9a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	691b      	ldr	r3, [r3, #16]
 8007da2:	f003 0304 	and.w	r3, r3, #4
 8007da6:	2b04      	cmp	r3, #4
 8007da8:	d122      	bne.n	8007df0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	68db      	ldr	r3, [r3, #12]
 8007db0:	f003 0304 	and.w	r3, r3, #4
 8007db4:	2b04      	cmp	r3, #4
 8007db6:	d11b      	bne.n	8007df0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f06f 0204 	mvn.w	r2, #4
 8007dc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2202      	movs	r2, #2
 8007dc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	699b      	ldr	r3, [r3, #24]
 8007dce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d003      	beq.n	8007dde <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f7fb fb5a 	bl	8003490 <HAL_TIM_IC_CaptureCallback>
 8007ddc:	e005      	b.n	8007dea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007dde:	6878      	ldr	r0, [r7, #4]
 8007de0:	f000 fa57 	bl	8008292 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007de4:	6878      	ldr	r0, [r7, #4]
 8007de6:	f000 fa5d 	bl	80082a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2200      	movs	r2, #0
 8007dee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	691b      	ldr	r3, [r3, #16]
 8007df6:	f003 0308 	and.w	r3, r3, #8
 8007dfa:	2b08      	cmp	r3, #8
 8007dfc:	d122      	bne.n	8007e44 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	68db      	ldr	r3, [r3, #12]
 8007e04:	f003 0308 	and.w	r3, r3, #8
 8007e08:	2b08      	cmp	r3, #8
 8007e0a:	d11b      	bne.n	8007e44 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f06f 0208 	mvn.w	r2, #8
 8007e14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2204      	movs	r2, #4
 8007e1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	69db      	ldr	r3, [r3, #28]
 8007e22:	f003 0303 	and.w	r3, r3, #3
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d003      	beq.n	8007e32 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	f7fb fb30 	bl	8003490 <HAL_TIM_IC_CaptureCallback>
 8007e30:	e005      	b.n	8007e3e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e32:	6878      	ldr	r0, [r7, #4]
 8007e34:	f000 fa2d 	bl	8008292 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e38:	6878      	ldr	r0, [r7, #4]
 8007e3a:	f000 fa33 	bl	80082a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2200      	movs	r2, #0
 8007e42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	691b      	ldr	r3, [r3, #16]
 8007e4a:	f003 0310 	and.w	r3, r3, #16
 8007e4e:	2b10      	cmp	r3, #16
 8007e50:	d122      	bne.n	8007e98 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	68db      	ldr	r3, [r3, #12]
 8007e58:	f003 0310 	and.w	r3, r3, #16
 8007e5c:	2b10      	cmp	r3, #16
 8007e5e:	d11b      	bne.n	8007e98 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f06f 0210 	mvn.w	r2, #16
 8007e68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2208      	movs	r2, #8
 8007e6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	69db      	ldr	r3, [r3, #28]
 8007e76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d003      	beq.n	8007e86 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e7e:	6878      	ldr	r0, [r7, #4]
 8007e80:	f7fb fb06 	bl	8003490 <HAL_TIM_IC_CaptureCallback>
 8007e84:	e005      	b.n	8007e92 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e86:	6878      	ldr	r0, [r7, #4]
 8007e88:	f000 fa03 	bl	8008292 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e8c:	6878      	ldr	r0, [r7, #4]
 8007e8e:	f000 fa09 	bl	80082a4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2200      	movs	r2, #0
 8007e96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	691b      	ldr	r3, [r3, #16]
 8007e9e:	f003 0301 	and.w	r3, r3, #1
 8007ea2:	2b01      	cmp	r3, #1
 8007ea4:	d10e      	bne.n	8007ec4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	68db      	ldr	r3, [r3, #12]
 8007eac:	f003 0301 	and.w	r3, r3, #1
 8007eb0:	2b01      	cmp	r3, #1
 8007eb2:	d107      	bne.n	8007ec4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	f06f 0201 	mvn.w	r2, #1
 8007ebc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007ebe:	6878      	ldr	r0, [r7, #4]
 8007ec0:	f000 f9de 	bl	8008280 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	691b      	ldr	r3, [r3, #16]
 8007eca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ece:	2b80      	cmp	r3, #128	; 0x80
 8007ed0:	d10e      	bne.n	8007ef0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	68db      	ldr	r3, [r3, #12]
 8007ed8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007edc:	2b80      	cmp	r3, #128	; 0x80
 8007ede:	d107      	bne.n	8007ef0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007ee8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007eea:	6878      	ldr	r0, [r7, #4]
 8007eec:	f000 fc72 	bl	80087d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	691b      	ldr	r3, [r3, #16]
 8007ef6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007efa:	2b40      	cmp	r3, #64	; 0x40
 8007efc:	d10e      	bne.n	8007f1c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	68db      	ldr	r3, [r3, #12]
 8007f04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f08:	2b40      	cmp	r3, #64	; 0x40
 8007f0a:	d107      	bne.n	8007f1c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007f14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007f16:	6878      	ldr	r0, [r7, #4]
 8007f18:	f000 f9cd 	bl	80082b6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	691b      	ldr	r3, [r3, #16]
 8007f22:	f003 0320 	and.w	r3, r3, #32
 8007f26:	2b20      	cmp	r3, #32
 8007f28:	d10e      	bne.n	8007f48 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	68db      	ldr	r3, [r3, #12]
 8007f30:	f003 0320 	and.w	r3, r3, #32
 8007f34:	2b20      	cmp	r3, #32
 8007f36:	d107      	bne.n	8007f48 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f06f 0220 	mvn.w	r2, #32
 8007f40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007f42:	6878      	ldr	r0, [r7, #4]
 8007f44:	f000 fc3d 	bl	80087c2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007f48:	bf00      	nop
 8007f4a:	3708      	adds	r7, #8
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	bd80      	pop	{r7, pc}

08007f50 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b084      	sub	sp, #16
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	60f8      	str	r0, [r7, #12]
 8007f58:	60b9      	str	r1, [r7, #8]
 8007f5a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f62:	2b01      	cmp	r3, #1
 8007f64:	d101      	bne.n	8007f6a <HAL_TIM_IC_ConfigChannel+0x1a>
 8007f66:	2302      	movs	r3, #2
 8007f68:	e08a      	b.n	8008080 <HAL_TIM_IC_ConfigChannel+0x130>
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	2201      	movs	r2, #1
 8007f6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	2202      	movs	r2, #2
 8007f76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d11b      	bne.n	8007fb8 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	6818      	ldr	r0, [r3, #0]
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	6819      	ldr	r1, [r3, #0]
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	685a      	ldr	r2, [r3, #4]
 8007f8c:	68bb      	ldr	r3, [r7, #8]
 8007f8e:	68db      	ldr	r3, [r3, #12]
 8007f90:	f000 fa06 	bl	80083a0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	699a      	ldr	r2, [r3, #24]
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f022 020c 	bic.w	r2, r2, #12
 8007fa2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	6999      	ldr	r1, [r3, #24]
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	689a      	ldr	r2, [r3, #8]
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	430a      	orrs	r2, r1
 8007fb4:	619a      	str	r2, [r3, #24]
 8007fb6:	e05a      	b.n	800806e <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2b04      	cmp	r3, #4
 8007fbc:	d11c      	bne.n	8007ff8 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	6818      	ldr	r0, [r3, #0]
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	6819      	ldr	r1, [r3, #0]
 8007fc6:	68bb      	ldr	r3, [r7, #8]
 8007fc8:	685a      	ldr	r2, [r3, #4]
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	68db      	ldr	r3, [r3, #12]
 8007fce:	f000 fa75 	bl	80084bc <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	699a      	ldr	r2, [r3, #24]
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007fe0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	6999      	ldr	r1, [r3, #24]
 8007fe8:	68bb      	ldr	r3, [r7, #8]
 8007fea:	689b      	ldr	r3, [r3, #8]
 8007fec:	021a      	lsls	r2, r3, #8
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	430a      	orrs	r2, r1
 8007ff4:	619a      	str	r2, [r3, #24]
 8007ff6:	e03a      	b.n	800806e <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2b08      	cmp	r3, #8
 8007ffc:	d11b      	bne.n	8008036 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	6818      	ldr	r0, [r3, #0]
 8008002:	68bb      	ldr	r3, [r7, #8]
 8008004:	6819      	ldr	r1, [r3, #0]
 8008006:	68bb      	ldr	r3, [r7, #8]
 8008008:	685a      	ldr	r2, [r3, #4]
 800800a:	68bb      	ldr	r3, [r7, #8]
 800800c:	68db      	ldr	r3, [r3, #12]
 800800e:	f000 fac0 	bl	8008592 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	69da      	ldr	r2, [r3, #28]
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f022 020c 	bic.w	r2, r2, #12
 8008020:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	69d9      	ldr	r1, [r3, #28]
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	689a      	ldr	r2, [r3, #8]
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	430a      	orrs	r2, r1
 8008032:	61da      	str	r2, [r3, #28]
 8008034:	e01b      	b.n	800806e <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	6818      	ldr	r0, [r3, #0]
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	6819      	ldr	r1, [r3, #0]
 800803e:	68bb      	ldr	r3, [r7, #8]
 8008040:	685a      	ldr	r2, [r3, #4]
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	68db      	ldr	r3, [r3, #12]
 8008046:	f000 fadf 	bl	8008608 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	69da      	ldr	r2, [r3, #28]
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008058:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	69d9      	ldr	r1, [r3, #28]
 8008060:	68bb      	ldr	r3, [r7, #8]
 8008062:	689b      	ldr	r3, [r3, #8]
 8008064:	021a      	lsls	r2, r3, #8
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	430a      	orrs	r2, r1
 800806c:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	2201      	movs	r2, #1
 8008072:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	2200      	movs	r2, #0
 800807a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800807e:	2300      	movs	r3, #0
}
 8008080:	4618      	mov	r0, r3
 8008082:	3710      	adds	r7, #16
 8008084:	46bd      	mov	sp, r7
 8008086:	bd80      	pop	{r7, pc}

08008088 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b084      	sub	sp, #16
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
 8008090:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008098:	2b01      	cmp	r3, #1
 800809a:	d101      	bne.n	80080a0 <HAL_TIM_ConfigClockSource+0x18>
 800809c:	2302      	movs	r3, #2
 800809e:	e0a6      	b.n	80081ee <HAL_TIM_ConfigClockSource+0x166>
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2201      	movs	r2, #1
 80080a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2202      	movs	r2, #2
 80080ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	689b      	ldr	r3, [r3, #8]
 80080b6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80080be:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80080c6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	68fa      	ldr	r2, [r7, #12]
 80080ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	2b40      	cmp	r3, #64	; 0x40
 80080d6:	d067      	beq.n	80081a8 <HAL_TIM_ConfigClockSource+0x120>
 80080d8:	2b40      	cmp	r3, #64	; 0x40
 80080da:	d80b      	bhi.n	80080f4 <HAL_TIM_ConfigClockSource+0x6c>
 80080dc:	2b10      	cmp	r3, #16
 80080de:	d073      	beq.n	80081c8 <HAL_TIM_ConfigClockSource+0x140>
 80080e0:	2b10      	cmp	r3, #16
 80080e2:	d802      	bhi.n	80080ea <HAL_TIM_ConfigClockSource+0x62>
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d06f      	beq.n	80081c8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80080e8:	e078      	b.n	80081dc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80080ea:	2b20      	cmp	r3, #32
 80080ec:	d06c      	beq.n	80081c8 <HAL_TIM_ConfigClockSource+0x140>
 80080ee:	2b30      	cmp	r3, #48	; 0x30
 80080f0:	d06a      	beq.n	80081c8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 80080f2:	e073      	b.n	80081dc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80080f4:	2b70      	cmp	r3, #112	; 0x70
 80080f6:	d00d      	beq.n	8008114 <HAL_TIM_ConfigClockSource+0x8c>
 80080f8:	2b70      	cmp	r3, #112	; 0x70
 80080fa:	d804      	bhi.n	8008106 <HAL_TIM_ConfigClockSource+0x7e>
 80080fc:	2b50      	cmp	r3, #80	; 0x50
 80080fe:	d033      	beq.n	8008168 <HAL_TIM_ConfigClockSource+0xe0>
 8008100:	2b60      	cmp	r3, #96	; 0x60
 8008102:	d041      	beq.n	8008188 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8008104:	e06a      	b.n	80081dc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008106:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800810a:	d066      	beq.n	80081da <HAL_TIM_ConfigClockSource+0x152>
 800810c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008110:	d017      	beq.n	8008142 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8008112:	e063      	b.n	80081dc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	6818      	ldr	r0, [r3, #0]
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	6899      	ldr	r1, [r3, #8]
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	685a      	ldr	r2, [r3, #4]
 8008120:	683b      	ldr	r3, [r7, #0]
 8008122:	68db      	ldr	r3, [r3, #12]
 8008124:	f000 fac6 	bl	80086b4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	689b      	ldr	r3, [r3, #8]
 800812e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008136:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	68fa      	ldr	r2, [r7, #12]
 800813e:	609a      	str	r2, [r3, #8]
      break;
 8008140:	e04c      	b.n	80081dc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6818      	ldr	r0, [r3, #0]
 8008146:	683b      	ldr	r3, [r7, #0]
 8008148:	6899      	ldr	r1, [r3, #8]
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	685a      	ldr	r2, [r3, #4]
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	68db      	ldr	r3, [r3, #12]
 8008152:	f000 faaf 	bl	80086b4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	689a      	ldr	r2, [r3, #8]
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008164:	609a      	str	r2, [r3, #8]
      break;
 8008166:	e039      	b.n	80081dc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6818      	ldr	r0, [r3, #0]
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	6859      	ldr	r1, [r3, #4]
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	68db      	ldr	r3, [r3, #12]
 8008174:	461a      	mov	r2, r3
 8008176:	f000 f973 	bl	8008460 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	2150      	movs	r1, #80	; 0x50
 8008180:	4618      	mov	r0, r3
 8008182:	f000 fa7d 	bl	8008680 <TIM_ITRx_SetConfig>
      break;
 8008186:	e029      	b.n	80081dc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	6818      	ldr	r0, [r3, #0]
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	6859      	ldr	r1, [r3, #4]
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	68db      	ldr	r3, [r3, #12]
 8008194:	461a      	mov	r2, r3
 8008196:	f000 f9cd 	bl	8008534 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	2160      	movs	r1, #96	; 0x60
 80081a0:	4618      	mov	r0, r3
 80081a2:	f000 fa6d 	bl	8008680 <TIM_ITRx_SetConfig>
      break;
 80081a6:	e019      	b.n	80081dc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6818      	ldr	r0, [r3, #0]
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	6859      	ldr	r1, [r3, #4]
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	68db      	ldr	r3, [r3, #12]
 80081b4:	461a      	mov	r2, r3
 80081b6:	f000 f953 	bl	8008460 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	2140      	movs	r1, #64	; 0x40
 80081c0:	4618      	mov	r0, r3
 80081c2:	f000 fa5d 	bl	8008680 <TIM_ITRx_SetConfig>
      break;
 80081c6:	e009      	b.n	80081dc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681a      	ldr	r2, [r3, #0]
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	4619      	mov	r1, r3
 80081d2:	4610      	mov	r0, r2
 80081d4:	f000 fa54 	bl	8008680 <TIM_ITRx_SetConfig>
      break;
 80081d8:	e000      	b.n	80081dc <HAL_TIM_ConfigClockSource+0x154>
      break;
 80081da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2201      	movs	r2, #1
 80081e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2200      	movs	r2, #0
 80081e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80081ec:	2300      	movs	r3, #0
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	3710      	adds	r7, #16
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}
	...

080081f8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80081f8:	b480      	push	{r7}
 80081fa:	b085      	sub	sp, #20
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
 8008200:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8008202:	2300      	movs	r3, #0
 8008204:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	2b0c      	cmp	r3, #12
 800820a:	d831      	bhi.n	8008270 <HAL_TIM_ReadCapturedValue+0x78>
 800820c:	a201      	add	r2, pc, #4	; (adr r2, 8008214 <HAL_TIM_ReadCapturedValue+0x1c>)
 800820e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008212:	bf00      	nop
 8008214:	08008249 	.word	0x08008249
 8008218:	08008271 	.word	0x08008271
 800821c:	08008271 	.word	0x08008271
 8008220:	08008271 	.word	0x08008271
 8008224:	08008253 	.word	0x08008253
 8008228:	08008271 	.word	0x08008271
 800822c:	08008271 	.word	0x08008271
 8008230:	08008271 	.word	0x08008271
 8008234:	0800825d 	.word	0x0800825d
 8008238:	08008271 	.word	0x08008271
 800823c:	08008271 	.word	0x08008271
 8008240:	08008271 	.word	0x08008271
 8008244:	08008267 	.word	0x08008267
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800824e:	60fb      	str	r3, [r7, #12]

      break;
 8008250:	e00f      	b.n	8008272 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008258:	60fb      	str	r3, [r7, #12]

      break;
 800825a:	e00a      	b.n	8008272 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008262:	60fb      	str	r3, [r7, #12]

      break;
 8008264:	e005      	b.n	8008272 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800826c:	60fb      	str	r3, [r7, #12]

      break;
 800826e:	e000      	b.n	8008272 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8008270:	bf00      	nop
  }

  return tmpreg;
 8008272:	68fb      	ldr	r3, [r7, #12]
}
 8008274:	4618      	mov	r0, r3
 8008276:	3714      	adds	r7, #20
 8008278:	46bd      	mov	sp, r7
 800827a:	bc80      	pop	{r7}
 800827c:	4770      	bx	lr
 800827e:	bf00      	nop

08008280 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008280:	b480      	push	{r7}
 8008282:	b083      	sub	sp, #12
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008288:	bf00      	nop
 800828a:	370c      	adds	r7, #12
 800828c:	46bd      	mov	sp, r7
 800828e:	bc80      	pop	{r7}
 8008290:	4770      	bx	lr

08008292 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008292:	b480      	push	{r7}
 8008294:	b083      	sub	sp, #12
 8008296:	af00      	add	r7, sp, #0
 8008298:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800829a:	bf00      	nop
 800829c:	370c      	adds	r7, #12
 800829e:	46bd      	mov	sp, r7
 80082a0:	bc80      	pop	{r7}
 80082a2:	4770      	bx	lr

080082a4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80082a4:	b480      	push	{r7}
 80082a6:	b083      	sub	sp, #12
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80082ac:	bf00      	nop
 80082ae:	370c      	adds	r7, #12
 80082b0:	46bd      	mov	sp, r7
 80082b2:	bc80      	pop	{r7}
 80082b4:	4770      	bx	lr

080082b6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80082b6:	b480      	push	{r7}
 80082b8:	b083      	sub	sp, #12
 80082ba:	af00      	add	r7, sp, #0
 80082bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80082be:	bf00      	nop
 80082c0:	370c      	adds	r7, #12
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bc80      	pop	{r7}
 80082c6:	4770      	bx	lr

080082c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80082c8:	b480      	push	{r7}
 80082ca:	b085      	sub	sp, #20
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
 80082d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	4a2d      	ldr	r2, [pc, #180]	; (8008390 <TIM_Base_SetConfig+0xc8>)
 80082dc:	4293      	cmp	r3, r2
 80082de:	d00f      	beq.n	8008300 <TIM_Base_SetConfig+0x38>
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80082e6:	d00b      	beq.n	8008300 <TIM_Base_SetConfig+0x38>
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	4a2a      	ldr	r2, [pc, #168]	; (8008394 <TIM_Base_SetConfig+0xcc>)
 80082ec:	4293      	cmp	r3, r2
 80082ee:	d007      	beq.n	8008300 <TIM_Base_SetConfig+0x38>
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	4a29      	ldr	r2, [pc, #164]	; (8008398 <TIM_Base_SetConfig+0xd0>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d003      	beq.n	8008300 <TIM_Base_SetConfig+0x38>
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	4a28      	ldr	r2, [pc, #160]	; (800839c <TIM_Base_SetConfig+0xd4>)
 80082fc:	4293      	cmp	r3, r2
 80082fe:	d108      	bne.n	8008312 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008306:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	685b      	ldr	r3, [r3, #4]
 800830c:	68fa      	ldr	r2, [r7, #12]
 800830e:	4313      	orrs	r3, r2
 8008310:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	4a1e      	ldr	r2, [pc, #120]	; (8008390 <TIM_Base_SetConfig+0xc8>)
 8008316:	4293      	cmp	r3, r2
 8008318:	d00f      	beq.n	800833a <TIM_Base_SetConfig+0x72>
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008320:	d00b      	beq.n	800833a <TIM_Base_SetConfig+0x72>
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	4a1b      	ldr	r2, [pc, #108]	; (8008394 <TIM_Base_SetConfig+0xcc>)
 8008326:	4293      	cmp	r3, r2
 8008328:	d007      	beq.n	800833a <TIM_Base_SetConfig+0x72>
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	4a1a      	ldr	r2, [pc, #104]	; (8008398 <TIM_Base_SetConfig+0xd0>)
 800832e:	4293      	cmp	r3, r2
 8008330:	d003      	beq.n	800833a <TIM_Base_SetConfig+0x72>
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	4a19      	ldr	r2, [pc, #100]	; (800839c <TIM_Base_SetConfig+0xd4>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d108      	bne.n	800834c <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008340:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	68db      	ldr	r3, [r3, #12]
 8008346:	68fa      	ldr	r2, [r7, #12]
 8008348:	4313      	orrs	r3, r2
 800834a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	695b      	ldr	r3, [r3, #20]
 8008356:	4313      	orrs	r3, r2
 8008358:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	68fa      	ldr	r2, [r7, #12]
 800835e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	689a      	ldr	r2, [r3, #8]
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	681a      	ldr	r2, [r3, #0]
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	4a07      	ldr	r2, [pc, #28]	; (8008390 <TIM_Base_SetConfig+0xc8>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d103      	bne.n	8008380 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	691a      	ldr	r2, [r3, #16]
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2201      	movs	r2, #1
 8008384:	615a      	str	r2, [r3, #20]
}
 8008386:	bf00      	nop
 8008388:	3714      	adds	r7, #20
 800838a:	46bd      	mov	sp, r7
 800838c:	bc80      	pop	{r7}
 800838e:	4770      	bx	lr
 8008390:	40012c00 	.word	0x40012c00
 8008394:	40000400 	.word	0x40000400
 8008398:	40000800 	.word	0x40000800
 800839c:	40000c00 	.word	0x40000c00

080083a0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80083a0:	b480      	push	{r7}
 80083a2:	b087      	sub	sp, #28
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	60f8      	str	r0, [r7, #12]
 80083a8:	60b9      	str	r1, [r7, #8]
 80083aa:	607a      	str	r2, [r7, #4]
 80083ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	6a1b      	ldr	r3, [r3, #32]
 80083b2:	f023 0201 	bic.w	r2, r3, #1
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	699b      	ldr	r3, [r3, #24]
 80083be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	6a1b      	ldr	r3, [r3, #32]
 80083c4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	4a21      	ldr	r2, [pc, #132]	; (8008450 <TIM_TI1_SetConfig+0xb0>)
 80083ca:	4293      	cmp	r3, r2
 80083cc:	d00f      	beq.n	80083ee <TIM_TI1_SetConfig+0x4e>
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083d4:	d00b      	beq.n	80083ee <TIM_TI1_SetConfig+0x4e>
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	4a1e      	ldr	r2, [pc, #120]	; (8008454 <TIM_TI1_SetConfig+0xb4>)
 80083da:	4293      	cmp	r3, r2
 80083dc:	d007      	beq.n	80083ee <TIM_TI1_SetConfig+0x4e>
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	4a1d      	ldr	r2, [pc, #116]	; (8008458 <TIM_TI1_SetConfig+0xb8>)
 80083e2:	4293      	cmp	r3, r2
 80083e4:	d003      	beq.n	80083ee <TIM_TI1_SetConfig+0x4e>
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	4a1c      	ldr	r2, [pc, #112]	; (800845c <TIM_TI1_SetConfig+0xbc>)
 80083ea:	4293      	cmp	r3, r2
 80083ec:	d101      	bne.n	80083f2 <TIM_TI1_SetConfig+0x52>
 80083ee:	2301      	movs	r3, #1
 80083f0:	e000      	b.n	80083f4 <TIM_TI1_SetConfig+0x54>
 80083f2:	2300      	movs	r3, #0
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d008      	beq.n	800840a <TIM_TI1_SetConfig+0x6a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80083f8:	697b      	ldr	r3, [r7, #20]
 80083fa:	f023 0303 	bic.w	r3, r3, #3
 80083fe:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008400:	697a      	ldr	r2, [r7, #20]
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	4313      	orrs	r3, r2
 8008406:	617b      	str	r3, [r7, #20]
 8008408:	e003      	b.n	8008412 <TIM_TI1_SetConfig+0x72>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800840a:	697b      	ldr	r3, [r7, #20]
 800840c:	f043 0301 	orr.w	r3, r3, #1
 8008410:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008412:	697b      	ldr	r3, [r7, #20]
 8008414:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008418:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	011b      	lsls	r3, r3, #4
 800841e:	b2db      	uxtb	r3, r3
 8008420:	697a      	ldr	r2, [r7, #20]
 8008422:	4313      	orrs	r3, r2
 8008424:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008426:	693b      	ldr	r3, [r7, #16]
 8008428:	f023 030a 	bic.w	r3, r3, #10
 800842c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800842e:	68bb      	ldr	r3, [r7, #8]
 8008430:	f003 030a 	and.w	r3, r3, #10
 8008434:	693a      	ldr	r2, [r7, #16]
 8008436:	4313      	orrs	r3, r2
 8008438:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	697a      	ldr	r2, [r7, #20]
 800843e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	693a      	ldr	r2, [r7, #16]
 8008444:	621a      	str	r2, [r3, #32]
}
 8008446:	bf00      	nop
 8008448:	371c      	adds	r7, #28
 800844a:	46bd      	mov	sp, r7
 800844c:	bc80      	pop	{r7}
 800844e:	4770      	bx	lr
 8008450:	40012c00 	.word	0x40012c00
 8008454:	40000400 	.word	0x40000400
 8008458:	40000800 	.word	0x40000800
 800845c:	40000c00 	.word	0x40000c00

08008460 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008460:	b480      	push	{r7}
 8008462:	b087      	sub	sp, #28
 8008464:	af00      	add	r7, sp, #0
 8008466:	60f8      	str	r0, [r7, #12]
 8008468:	60b9      	str	r1, [r7, #8]
 800846a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	6a1b      	ldr	r3, [r3, #32]
 8008470:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	6a1b      	ldr	r3, [r3, #32]
 8008476:	f023 0201 	bic.w	r2, r3, #1
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	699b      	ldr	r3, [r3, #24]
 8008482:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008484:	693b      	ldr	r3, [r7, #16]
 8008486:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800848a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	011b      	lsls	r3, r3, #4
 8008490:	693a      	ldr	r2, [r7, #16]
 8008492:	4313      	orrs	r3, r2
 8008494:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008496:	697b      	ldr	r3, [r7, #20]
 8008498:	f023 030a 	bic.w	r3, r3, #10
 800849c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800849e:	697a      	ldr	r2, [r7, #20]
 80084a0:	68bb      	ldr	r3, [r7, #8]
 80084a2:	4313      	orrs	r3, r2
 80084a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	693a      	ldr	r2, [r7, #16]
 80084aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	697a      	ldr	r2, [r7, #20]
 80084b0:	621a      	str	r2, [r3, #32]
}
 80084b2:	bf00      	nop
 80084b4:	371c      	adds	r7, #28
 80084b6:	46bd      	mov	sp, r7
 80084b8:	bc80      	pop	{r7}
 80084ba:	4770      	bx	lr

080084bc <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80084bc:	b480      	push	{r7}
 80084be:	b087      	sub	sp, #28
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	60f8      	str	r0, [r7, #12]
 80084c4:	60b9      	str	r1, [r7, #8]
 80084c6:	607a      	str	r2, [r7, #4]
 80084c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	6a1b      	ldr	r3, [r3, #32]
 80084ce:	f023 0210 	bic.w	r2, r3, #16
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	699b      	ldr	r3, [r3, #24]
 80084da:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	6a1b      	ldr	r3, [r3, #32]
 80084e0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80084e2:	697b      	ldr	r3, [r7, #20]
 80084e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80084e8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	021b      	lsls	r3, r3, #8
 80084ee:	697a      	ldr	r2, [r7, #20]
 80084f0:	4313      	orrs	r3, r2
 80084f2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80084f4:	697b      	ldr	r3, [r7, #20]
 80084f6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80084fa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80084fc:	683b      	ldr	r3, [r7, #0]
 80084fe:	031b      	lsls	r3, r3, #12
 8008500:	b29b      	uxth	r3, r3
 8008502:	697a      	ldr	r2, [r7, #20]
 8008504:	4313      	orrs	r3, r2
 8008506:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008508:	693b      	ldr	r3, [r7, #16]
 800850a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800850e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008510:	68bb      	ldr	r3, [r7, #8]
 8008512:	011b      	lsls	r3, r3, #4
 8008514:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008518:	693a      	ldr	r2, [r7, #16]
 800851a:	4313      	orrs	r3, r2
 800851c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	697a      	ldr	r2, [r7, #20]
 8008522:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	693a      	ldr	r2, [r7, #16]
 8008528:	621a      	str	r2, [r3, #32]
}
 800852a:	bf00      	nop
 800852c:	371c      	adds	r7, #28
 800852e:	46bd      	mov	sp, r7
 8008530:	bc80      	pop	{r7}
 8008532:	4770      	bx	lr

08008534 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008534:	b480      	push	{r7}
 8008536:	b087      	sub	sp, #28
 8008538:	af00      	add	r7, sp, #0
 800853a:	60f8      	str	r0, [r7, #12]
 800853c:	60b9      	str	r1, [r7, #8]
 800853e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	6a1b      	ldr	r3, [r3, #32]
 8008544:	f023 0210 	bic.w	r2, r3, #16
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	699b      	ldr	r3, [r3, #24]
 8008550:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	6a1b      	ldr	r3, [r3, #32]
 8008556:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800855e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	031b      	lsls	r3, r3, #12
 8008564:	697a      	ldr	r2, [r7, #20]
 8008566:	4313      	orrs	r3, r2
 8008568:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800856a:	693b      	ldr	r3, [r7, #16]
 800856c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008570:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008572:	68bb      	ldr	r3, [r7, #8]
 8008574:	011b      	lsls	r3, r3, #4
 8008576:	693a      	ldr	r2, [r7, #16]
 8008578:	4313      	orrs	r3, r2
 800857a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	697a      	ldr	r2, [r7, #20]
 8008580:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	693a      	ldr	r2, [r7, #16]
 8008586:	621a      	str	r2, [r3, #32]
}
 8008588:	bf00      	nop
 800858a:	371c      	adds	r7, #28
 800858c:	46bd      	mov	sp, r7
 800858e:	bc80      	pop	{r7}
 8008590:	4770      	bx	lr

08008592 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008592:	b480      	push	{r7}
 8008594:	b087      	sub	sp, #28
 8008596:	af00      	add	r7, sp, #0
 8008598:	60f8      	str	r0, [r7, #12]
 800859a:	60b9      	str	r1, [r7, #8]
 800859c:	607a      	str	r2, [r7, #4]
 800859e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	6a1b      	ldr	r3, [r3, #32]
 80085a4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	69db      	ldr	r3, [r3, #28]
 80085b0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	6a1b      	ldr	r3, [r3, #32]
 80085b6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80085b8:	697b      	ldr	r3, [r7, #20]
 80085ba:	f023 0303 	bic.w	r3, r3, #3
 80085be:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80085c0:	697a      	ldr	r2, [r7, #20]
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	4313      	orrs	r3, r2
 80085c6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80085c8:	697b      	ldr	r3, [r7, #20]
 80085ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80085ce:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	011b      	lsls	r3, r3, #4
 80085d4:	b2db      	uxtb	r3, r3
 80085d6:	697a      	ldr	r2, [r7, #20]
 80085d8:	4313      	orrs	r3, r2
 80085da:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 80085dc:	693b      	ldr	r3, [r7, #16]
 80085de:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80085e2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 80085e4:	68bb      	ldr	r3, [r7, #8]
 80085e6:	021b      	lsls	r3, r3, #8
 80085e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80085ec:	693a      	ldr	r2, [r7, #16]
 80085ee:	4313      	orrs	r3, r2
 80085f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	697a      	ldr	r2, [r7, #20]
 80085f6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	693a      	ldr	r2, [r7, #16]
 80085fc:	621a      	str	r2, [r3, #32]
}
 80085fe:	bf00      	nop
 8008600:	371c      	adds	r7, #28
 8008602:	46bd      	mov	sp, r7
 8008604:	bc80      	pop	{r7}
 8008606:	4770      	bx	lr

08008608 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008608:	b480      	push	{r7}
 800860a:	b087      	sub	sp, #28
 800860c:	af00      	add	r7, sp, #0
 800860e:	60f8      	str	r0, [r7, #12]
 8008610:	60b9      	str	r1, [r7, #8]
 8008612:	607a      	str	r2, [r7, #4]
 8008614:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	6a1b      	ldr	r3, [r3, #32]
 800861a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	69db      	ldr	r3, [r3, #28]
 8008626:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	6a1b      	ldr	r3, [r3, #32]
 800862c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800862e:	697b      	ldr	r3, [r7, #20]
 8008630:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008634:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	021b      	lsls	r3, r3, #8
 800863a:	697a      	ldr	r2, [r7, #20]
 800863c:	4313      	orrs	r3, r2
 800863e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008640:	697b      	ldr	r3, [r7, #20]
 8008642:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008646:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	031b      	lsls	r3, r3, #12
 800864c:	b29b      	uxth	r3, r3
 800864e:	697a      	ldr	r2, [r7, #20]
 8008650:	4313      	orrs	r3, r2
 8008652:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8008654:	693b      	ldr	r3, [r7, #16]
 8008656:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800865a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	031b      	lsls	r3, r3, #12
 8008660:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008664:	693a      	ldr	r2, [r7, #16]
 8008666:	4313      	orrs	r3, r2
 8008668:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	697a      	ldr	r2, [r7, #20]
 800866e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	693a      	ldr	r2, [r7, #16]
 8008674:	621a      	str	r2, [r3, #32]
}
 8008676:	bf00      	nop
 8008678:	371c      	adds	r7, #28
 800867a:	46bd      	mov	sp, r7
 800867c:	bc80      	pop	{r7}
 800867e:	4770      	bx	lr

08008680 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008680:	b480      	push	{r7}
 8008682:	b085      	sub	sp, #20
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
 8008688:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	689b      	ldr	r3, [r3, #8]
 800868e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008696:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008698:	683a      	ldr	r2, [r7, #0]
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	4313      	orrs	r3, r2
 800869e:	f043 0307 	orr.w	r3, r3, #7
 80086a2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	68fa      	ldr	r2, [r7, #12]
 80086a8:	609a      	str	r2, [r3, #8]
}
 80086aa:	bf00      	nop
 80086ac:	3714      	adds	r7, #20
 80086ae:	46bd      	mov	sp, r7
 80086b0:	bc80      	pop	{r7}
 80086b2:	4770      	bx	lr

080086b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80086b4:	b480      	push	{r7}
 80086b6:	b087      	sub	sp, #28
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	60f8      	str	r0, [r7, #12]
 80086bc:	60b9      	str	r1, [r7, #8]
 80086be:	607a      	str	r2, [r7, #4]
 80086c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	689b      	ldr	r3, [r3, #8]
 80086c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80086c8:	697b      	ldr	r3, [r7, #20]
 80086ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80086ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	021a      	lsls	r2, r3, #8
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	431a      	orrs	r2, r3
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	4313      	orrs	r3, r2
 80086dc:	697a      	ldr	r2, [r7, #20]
 80086de:	4313      	orrs	r3, r2
 80086e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	697a      	ldr	r2, [r7, #20]
 80086e6:	609a      	str	r2, [r3, #8]
}
 80086e8:	bf00      	nop
 80086ea:	371c      	adds	r7, #28
 80086ec:	46bd      	mov	sp, r7
 80086ee:	bc80      	pop	{r7}
 80086f0:	4770      	bx	lr

080086f2 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80086f2:	b480      	push	{r7}
 80086f4:	b087      	sub	sp, #28
 80086f6:	af00      	add	r7, sp, #0
 80086f8:	60f8      	str	r0, [r7, #12]
 80086fa:	60b9      	str	r1, [r7, #8]
 80086fc:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80086fe:	68bb      	ldr	r3, [r7, #8]
 8008700:	f003 031f 	and.w	r3, r3, #31
 8008704:	2201      	movs	r2, #1
 8008706:	fa02 f303 	lsl.w	r3, r2, r3
 800870a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	6a1a      	ldr	r2, [r3, #32]
 8008710:	697b      	ldr	r3, [r7, #20]
 8008712:	43db      	mvns	r3, r3
 8008714:	401a      	ands	r2, r3
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	6a1a      	ldr	r2, [r3, #32]
 800871e:	68bb      	ldr	r3, [r7, #8]
 8008720:	f003 031f 	and.w	r3, r3, #31
 8008724:	6879      	ldr	r1, [r7, #4]
 8008726:	fa01 f303 	lsl.w	r3, r1, r3
 800872a:	431a      	orrs	r2, r3
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	621a      	str	r2, [r3, #32]
}
 8008730:	bf00      	nop
 8008732:	371c      	adds	r7, #28
 8008734:	46bd      	mov	sp, r7
 8008736:	bc80      	pop	{r7}
 8008738:	4770      	bx	lr

0800873a <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800873a:	b480      	push	{r7}
 800873c:	b085      	sub	sp, #20
 800873e:	af00      	add	r7, sp, #0
 8008740:	6078      	str	r0, [r7, #4]
 8008742:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800874a:	2b01      	cmp	r3, #1
 800874c:	d101      	bne.n	8008752 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800874e:	2302      	movs	r3, #2
 8008750:	e032      	b.n	80087b8 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	2201      	movs	r2, #1
 8008756:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2202      	movs	r2, #2
 800875e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	685b      	ldr	r3, [r3, #4]
 8008768:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	689b      	ldr	r3, [r3, #8]
 8008770:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008778:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800877a:	683b      	ldr	r3, [r7, #0]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	68fa      	ldr	r2, [r7, #12]
 8008780:	4313      	orrs	r3, r2
 8008782:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8008784:	68bb      	ldr	r3, [r7, #8]
 8008786:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800878a:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	685b      	ldr	r3, [r3, #4]
 8008790:	68ba      	ldr	r2, [r7, #8]
 8008792:	4313      	orrs	r3, r2
 8008794:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	68fa      	ldr	r2, [r7, #12]
 800879c:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	68ba      	ldr	r2, [r7, #8]
 80087a4:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	2201      	movs	r2, #1
 80087aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2200      	movs	r2, #0
 80087b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80087b6:	2300      	movs	r3, #0
}
 80087b8:	4618      	mov	r0, r3
 80087ba:	3714      	adds	r7, #20
 80087bc:	46bd      	mov	sp, r7
 80087be:	bc80      	pop	{r7}
 80087c0:	4770      	bx	lr

080087c2 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80087c2:	b480      	push	{r7}
 80087c4:	b083      	sub	sp, #12
 80087c6:	af00      	add	r7, sp, #0
 80087c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80087ca:	bf00      	nop
 80087cc:	370c      	adds	r7, #12
 80087ce:	46bd      	mov	sp, r7
 80087d0:	bc80      	pop	{r7}
 80087d2:	4770      	bx	lr

080087d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80087d4:	b480      	push	{r7}
 80087d6:	b083      	sub	sp, #12
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80087dc:	bf00      	nop
 80087de:	370c      	adds	r7, #12
 80087e0:	46bd      	mov	sp, r7
 80087e2:	bc80      	pop	{r7}
 80087e4:	4770      	bx	lr
	...

080087e8 <__errno>:
 80087e8:	4b01      	ldr	r3, [pc, #4]	; (80087f0 <__errno+0x8>)
 80087ea:	6818      	ldr	r0, [r3, #0]
 80087ec:	4770      	bx	lr
 80087ee:	bf00      	nop
 80087f0:	20000010 	.word	0x20000010

080087f4 <__libc_init_array>:
 80087f4:	b570      	push	{r4, r5, r6, lr}
 80087f6:	2500      	movs	r5, #0
 80087f8:	4e0c      	ldr	r6, [pc, #48]	; (800882c <__libc_init_array+0x38>)
 80087fa:	4c0d      	ldr	r4, [pc, #52]	; (8008830 <__libc_init_array+0x3c>)
 80087fc:	1ba4      	subs	r4, r4, r6
 80087fe:	10a4      	asrs	r4, r4, #2
 8008800:	42a5      	cmp	r5, r4
 8008802:	d109      	bne.n	8008818 <__libc_init_array+0x24>
 8008804:	f001 fe04 	bl	800a410 <_init>
 8008808:	2500      	movs	r5, #0
 800880a:	4e0a      	ldr	r6, [pc, #40]	; (8008834 <__libc_init_array+0x40>)
 800880c:	4c0a      	ldr	r4, [pc, #40]	; (8008838 <__libc_init_array+0x44>)
 800880e:	1ba4      	subs	r4, r4, r6
 8008810:	10a4      	asrs	r4, r4, #2
 8008812:	42a5      	cmp	r5, r4
 8008814:	d105      	bne.n	8008822 <__libc_init_array+0x2e>
 8008816:	bd70      	pop	{r4, r5, r6, pc}
 8008818:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800881c:	4798      	blx	r3
 800881e:	3501      	adds	r5, #1
 8008820:	e7ee      	b.n	8008800 <__libc_init_array+0xc>
 8008822:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008826:	4798      	blx	r3
 8008828:	3501      	adds	r5, #1
 800882a:	e7f2      	b.n	8008812 <__libc_init_array+0x1e>
 800882c:	0800a570 	.word	0x0800a570
 8008830:	0800a570 	.word	0x0800a570
 8008834:	0800a570 	.word	0x0800a570
 8008838:	0800a574 	.word	0x0800a574

0800883c <memset>:
 800883c:	4603      	mov	r3, r0
 800883e:	4402      	add	r2, r0
 8008840:	4293      	cmp	r3, r2
 8008842:	d100      	bne.n	8008846 <memset+0xa>
 8008844:	4770      	bx	lr
 8008846:	f803 1b01 	strb.w	r1, [r3], #1
 800884a:	e7f9      	b.n	8008840 <memset+0x4>

0800884c <atan2>:
 800884c:	f000 ba2c 	b.w	8008ca8 <__ieee754_atan2>

08008850 <exp>:
 8008850:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008854:	b08b      	sub	sp, #44	; 0x2c
 8008856:	4604      	mov	r4, r0
 8008858:	460d      	mov	r5, r1
 800885a:	f000 fb05 	bl	8008e68 <__ieee754_exp>
 800885e:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 800893c <exp+0xec>
 8008862:	4606      	mov	r6, r0
 8008864:	f998 3000 	ldrsb.w	r3, [r8]
 8008868:	460f      	mov	r7, r1
 800886a:	3301      	adds	r3, #1
 800886c:	d02c      	beq.n	80088c8 <exp+0x78>
 800886e:	4620      	mov	r0, r4
 8008870:	4629      	mov	r1, r5
 8008872:	f001 fcbb 	bl	800a1ec <finite>
 8008876:	b338      	cbz	r0, 80088c8 <exp+0x78>
 8008878:	a329      	add	r3, pc, #164	; (adr r3, 8008920 <exp+0xd0>)
 800887a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800887e:	4620      	mov	r0, r4
 8008880:	4629      	mov	r1, r5
 8008882:	f7f8 f91d 	bl	8000ac0 <__aeabi_dcmpgt>
 8008886:	4681      	mov	r9, r0
 8008888:	2800      	cmp	r0, #0
 800888a:	d02d      	beq.n	80088e8 <exp+0x98>
 800888c:	2303      	movs	r3, #3
 800888e:	9300      	str	r3, [sp, #0]
 8008890:	4b27      	ldr	r3, [pc, #156]	; (8008930 <exp+0xe0>)
 8008892:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8008896:	9301      	str	r3, [sp, #4]
 8008898:	2300      	movs	r3, #0
 800889a:	9308      	str	r3, [sp, #32]
 800889c:	f998 3000 	ldrsb.w	r3, [r8]
 80088a0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80088a4:	b9ab      	cbnz	r3, 80088d2 <exp+0x82>
 80088a6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80088aa:	4b22      	ldr	r3, [pc, #136]	; (8008934 <exp+0xe4>)
 80088ac:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80088b0:	4668      	mov	r0, sp
 80088b2:	f001 fca1 	bl	800a1f8 <matherr>
 80088b6:	b190      	cbz	r0, 80088de <exp+0x8e>
 80088b8:	9b08      	ldr	r3, [sp, #32]
 80088ba:	b11b      	cbz	r3, 80088c4 <exp+0x74>
 80088bc:	f7ff ff94 	bl	80087e8 <__errno>
 80088c0:	9b08      	ldr	r3, [sp, #32]
 80088c2:	6003      	str	r3, [r0, #0]
 80088c4:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 80088c8:	4630      	mov	r0, r6
 80088ca:	4639      	mov	r1, r7
 80088cc:	b00b      	add	sp, #44	; 0x2c
 80088ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80088d2:	2000      	movs	r0, #0
 80088d4:	4918      	ldr	r1, [pc, #96]	; (8008938 <exp+0xe8>)
 80088d6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80088da:	2b02      	cmp	r3, #2
 80088dc:	d1e8      	bne.n	80088b0 <exp+0x60>
 80088de:	f7ff ff83 	bl	80087e8 <__errno>
 80088e2:	2322      	movs	r3, #34	; 0x22
 80088e4:	6003      	str	r3, [r0, #0]
 80088e6:	e7e7      	b.n	80088b8 <exp+0x68>
 80088e8:	a30f      	add	r3, pc, #60	; (adr r3, 8008928 <exp+0xd8>)
 80088ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088ee:	4620      	mov	r0, r4
 80088f0:	4629      	mov	r1, r5
 80088f2:	f7f8 f8c7 	bl	8000a84 <__aeabi_dcmplt>
 80088f6:	2800      	cmp	r0, #0
 80088f8:	d0e6      	beq.n	80088c8 <exp+0x78>
 80088fa:	2304      	movs	r3, #4
 80088fc:	9300      	str	r3, [sp, #0]
 80088fe:	4b0c      	ldr	r3, [pc, #48]	; (8008930 <exp+0xe0>)
 8008900:	2200      	movs	r2, #0
 8008902:	9301      	str	r3, [sp, #4]
 8008904:	2300      	movs	r3, #0
 8008906:	f8cd 9020 	str.w	r9, [sp, #32]
 800890a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800890e:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8008912:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8008916:	f998 3000 	ldrsb.w	r3, [r8]
 800891a:	e7de      	b.n	80088da <exp+0x8a>
 800891c:	f3af 8000 	nop.w
 8008920:	fefa39ef 	.word	0xfefa39ef
 8008924:	40862e42 	.word	0x40862e42
 8008928:	d52d3051 	.word	0xd52d3051
 800892c:	c0874910 	.word	0xc0874910
 8008930:	0800a4a4 	.word	0x0800a4a4
 8008934:	47efffff 	.word	0x47efffff
 8008938:	7ff00000 	.word	0x7ff00000
 800893c:	20000074 	.word	0x20000074

08008940 <hypot>:
 8008940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008944:	b08b      	sub	sp, #44	; 0x2c
 8008946:	461f      	mov	r7, r3
 8008948:	4680      	mov	r8, r0
 800894a:	4689      	mov	r9, r1
 800894c:	4616      	mov	r6, r2
 800894e:	f000 fbf1 	bl	8009134 <__ieee754_hypot>
 8008952:	f8df a094 	ldr.w	sl, [pc, #148]	; 80089e8 <hypot+0xa8>
 8008956:	4604      	mov	r4, r0
 8008958:	f99a 3000 	ldrsb.w	r3, [sl]
 800895c:	460d      	mov	r5, r1
 800895e:	3301      	adds	r3, #1
 8008960:	d02b      	beq.n	80089ba <hypot+0x7a>
 8008962:	f001 fc43 	bl	800a1ec <finite>
 8008966:	4683      	mov	fp, r0
 8008968:	bb38      	cbnz	r0, 80089ba <hypot+0x7a>
 800896a:	4640      	mov	r0, r8
 800896c:	4649      	mov	r1, r9
 800896e:	f001 fc3d 	bl	800a1ec <finite>
 8008972:	b310      	cbz	r0, 80089ba <hypot+0x7a>
 8008974:	4630      	mov	r0, r6
 8008976:	4639      	mov	r1, r7
 8008978:	f001 fc38 	bl	800a1ec <finite>
 800897c:	b1e8      	cbz	r0, 80089ba <hypot+0x7a>
 800897e:	2303      	movs	r3, #3
 8008980:	9300      	str	r3, [sp, #0]
 8008982:	4b16      	ldr	r3, [pc, #88]	; (80089dc <hypot+0x9c>)
 8008984:	f8cd b020 	str.w	fp, [sp, #32]
 8008988:	9301      	str	r3, [sp, #4]
 800898a:	f99a 3000 	ldrsb.w	r3, [sl]
 800898e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8008992:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008996:	b9ab      	cbnz	r3, 80089c4 <hypot+0x84>
 8008998:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800899c:	4b10      	ldr	r3, [pc, #64]	; (80089e0 <hypot+0xa0>)
 800899e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80089a2:	4668      	mov	r0, sp
 80089a4:	f001 fc28 	bl	800a1f8 <matherr>
 80089a8:	b190      	cbz	r0, 80089d0 <hypot+0x90>
 80089aa:	9b08      	ldr	r3, [sp, #32]
 80089ac:	b11b      	cbz	r3, 80089b6 <hypot+0x76>
 80089ae:	f7ff ff1b 	bl	80087e8 <__errno>
 80089b2:	9b08      	ldr	r3, [sp, #32]
 80089b4:	6003      	str	r3, [r0, #0]
 80089b6:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80089ba:	4620      	mov	r0, r4
 80089bc:	4629      	mov	r1, r5
 80089be:	b00b      	add	sp, #44	; 0x2c
 80089c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089c4:	2000      	movs	r0, #0
 80089c6:	4907      	ldr	r1, [pc, #28]	; (80089e4 <hypot+0xa4>)
 80089c8:	2b02      	cmp	r3, #2
 80089ca:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80089ce:	d1e8      	bne.n	80089a2 <hypot+0x62>
 80089d0:	f7ff ff0a 	bl	80087e8 <__errno>
 80089d4:	2322      	movs	r3, #34	; 0x22
 80089d6:	6003      	str	r3, [r0, #0]
 80089d8:	e7e7      	b.n	80089aa <hypot+0x6a>
 80089da:	bf00      	nop
 80089dc:	0800a4a8 	.word	0x0800a4a8
 80089e0:	47efffff 	.word	0x47efffff
 80089e4:	7ff00000 	.word	0x7ff00000
 80089e8:	20000074 	.word	0x20000074

080089ec <pow>:
 80089ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089f0:	b08f      	sub	sp, #60	; 0x3c
 80089f2:	461d      	mov	r5, r3
 80089f4:	4680      	mov	r8, r0
 80089f6:	4689      	mov	r9, r1
 80089f8:	4614      	mov	r4, r2
 80089fa:	f000 fcb1 	bl	8009360 <__ieee754_pow>
 80089fe:	4fa1      	ldr	r7, [pc, #644]	; (8008c84 <pow+0x298>)
 8008a00:	e9cd 0100 	strd	r0, r1, [sp]
 8008a04:	f997 3000 	ldrsb.w	r3, [r7]
 8008a08:	463e      	mov	r6, r7
 8008a0a:	9302      	str	r3, [sp, #8]
 8008a0c:	3301      	adds	r3, #1
 8008a0e:	d05f      	beq.n	8008ad0 <pow+0xe4>
 8008a10:	4622      	mov	r2, r4
 8008a12:	462b      	mov	r3, r5
 8008a14:	4620      	mov	r0, r4
 8008a16:	4629      	mov	r1, r5
 8008a18:	f7f8 f85c 	bl	8000ad4 <__aeabi_dcmpun>
 8008a1c:	4682      	mov	sl, r0
 8008a1e:	2800      	cmp	r0, #0
 8008a20:	d156      	bne.n	8008ad0 <pow+0xe4>
 8008a22:	4642      	mov	r2, r8
 8008a24:	464b      	mov	r3, r9
 8008a26:	4640      	mov	r0, r8
 8008a28:	4649      	mov	r1, r9
 8008a2a:	f7f8 f853 	bl	8000ad4 <__aeabi_dcmpun>
 8008a2e:	9003      	str	r0, [sp, #12]
 8008a30:	b1e8      	cbz	r0, 8008a6e <pow+0x82>
 8008a32:	2200      	movs	r2, #0
 8008a34:	2300      	movs	r3, #0
 8008a36:	4620      	mov	r0, r4
 8008a38:	4629      	mov	r1, r5
 8008a3a:	f7f8 f819 	bl	8000a70 <__aeabi_dcmpeq>
 8008a3e:	2800      	cmp	r0, #0
 8008a40:	d046      	beq.n	8008ad0 <pow+0xe4>
 8008a42:	2301      	movs	r3, #1
 8008a44:	2200      	movs	r2, #0
 8008a46:	9304      	str	r3, [sp, #16]
 8008a48:	4b8f      	ldr	r3, [pc, #572]	; (8008c88 <pow+0x29c>)
 8008a4a:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8008a4e:	9305      	str	r3, [sp, #20]
 8008a50:	4b8e      	ldr	r3, [pc, #568]	; (8008c8c <pow+0x2a0>)
 8008a52:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8008a56:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008a5a:	9b02      	ldr	r3, [sp, #8]
 8008a5c:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8008a60:	2b02      	cmp	r3, #2
 8008a62:	d031      	beq.n	8008ac8 <pow+0xdc>
 8008a64:	a804      	add	r0, sp, #16
 8008a66:	f001 fbc7 	bl	800a1f8 <matherr>
 8008a6a:	bb38      	cbnz	r0, 8008abc <pow+0xd0>
 8008a6c:	e058      	b.n	8008b20 <pow+0x134>
 8008a6e:	f04f 0a00 	mov.w	sl, #0
 8008a72:	f04f 0b00 	mov.w	fp, #0
 8008a76:	4652      	mov	r2, sl
 8008a78:	465b      	mov	r3, fp
 8008a7a:	4640      	mov	r0, r8
 8008a7c:	4649      	mov	r1, r9
 8008a7e:	f7f7 fff7 	bl	8000a70 <__aeabi_dcmpeq>
 8008a82:	2800      	cmp	r0, #0
 8008a84:	d051      	beq.n	8008b2a <pow+0x13e>
 8008a86:	4652      	mov	r2, sl
 8008a88:	465b      	mov	r3, fp
 8008a8a:	4620      	mov	r0, r4
 8008a8c:	4629      	mov	r1, r5
 8008a8e:	f7f7 ffef 	bl	8000a70 <__aeabi_dcmpeq>
 8008a92:	4606      	mov	r6, r0
 8008a94:	b308      	cbz	r0, 8008ada <pow+0xee>
 8008a96:	2301      	movs	r3, #1
 8008a98:	9304      	str	r3, [sp, #16]
 8008a9a:	4b7b      	ldr	r3, [pc, #492]	; (8008c88 <pow+0x29c>)
 8008a9c:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8008aa0:	9305      	str	r3, [sp, #20]
 8008aa2:	9b03      	ldr	r3, [sp, #12]
 8008aa4:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8008aa8:	930c      	str	r3, [sp, #48]	; 0x30
 8008aaa:	9b02      	ldr	r3, [sp, #8]
 8008aac:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d0d7      	beq.n	8008a64 <pow+0x78>
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	4b75      	ldr	r3, [pc, #468]	; (8008c8c <pow+0x2a0>)
 8008ab8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008abc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008abe:	b11b      	cbz	r3, 8008ac8 <pow+0xdc>
 8008ac0:	f7ff fe92 	bl	80087e8 <__errno>
 8008ac4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008ac6:	6003      	str	r3, [r0, #0]
 8008ac8:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 8008acc:	e9cd 3400 	strd	r3, r4, [sp]
 8008ad0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008ad4:	b00f      	add	sp, #60	; 0x3c
 8008ad6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ada:	4620      	mov	r0, r4
 8008adc:	4629      	mov	r1, r5
 8008ade:	f001 fb85 	bl	800a1ec <finite>
 8008ae2:	2800      	cmp	r0, #0
 8008ae4:	d0f4      	beq.n	8008ad0 <pow+0xe4>
 8008ae6:	4652      	mov	r2, sl
 8008ae8:	465b      	mov	r3, fp
 8008aea:	4620      	mov	r0, r4
 8008aec:	4629      	mov	r1, r5
 8008aee:	f7f7 ffc9 	bl	8000a84 <__aeabi_dcmplt>
 8008af2:	2800      	cmp	r0, #0
 8008af4:	d0ec      	beq.n	8008ad0 <pow+0xe4>
 8008af6:	2301      	movs	r3, #1
 8008af8:	9304      	str	r3, [sp, #16]
 8008afa:	4b63      	ldr	r3, [pc, #396]	; (8008c88 <pow+0x29c>)
 8008afc:	960c      	str	r6, [sp, #48]	; 0x30
 8008afe:	9305      	str	r3, [sp, #20]
 8008b00:	f997 3000 	ldrsb.w	r3, [r7]
 8008b04:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8008b08:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8008b0c:	b913      	cbnz	r3, 8008b14 <pow+0x128>
 8008b0e:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8008b12:	e7a7      	b.n	8008a64 <pow+0x78>
 8008b14:	2000      	movs	r0, #0
 8008b16:	495e      	ldr	r1, [pc, #376]	; (8008c90 <pow+0x2a4>)
 8008b18:	2b02      	cmp	r3, #2
 8008b1a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008b1e:	d1a1      	bne.n	8008a64 <pow+0x78>
 8008b20:	f7ff fe62 	bl	80087e8 <__errno>
 8008b24:	2321      	movs	r3, #33	; 0x21
 8008b26:	6003      	str	r3, [r0, #0]
 8008b28:	e7c8      	b.n	8008abc <pow+0xd0>
 8008b2a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b2e:	f001 fb5d 	bl	800a1ec <finite>
 8008b32:	9002      	str	r0, [sp, #8]
 8008b34:	2800      	cmp	r0, #0
 8008b36:	d177      	bne.n	8008c28 <pow+0x23c>
 8008b38:	4640      	mov	r0, r8
 8008b3a:	4649      	mov	r1, r9
 8008b3c:	f001 fb56 	bl	800a1ec <finite>
 8008b40:	2800      	cmp	r0, #0
 8008b42:	d071      	beq.n	8008c28 <pow+0x23c>
 8008b44:	4620      	mov	r0, r4
 8008b46:	4629      	mov	r1, r5
 8008b48:	f001 fb50 	bl	800a1ec <finite>
 8008b4c:	2800      	cmp	r0, #0
 8008b4e:	d06b      	beq.n	8008c28 <pow+0x23c>
 8008b50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b54:	4619      	mov	r1, r3
 8008b56:	4610      	mov	r0, r2
 8008b58:	f7f7 ffbc 	bl	8000ad4 <__aeabi_dcmpun>
 8008b5c:	f997 7000 	ldrsb.w	r7, [r7]
 8008b60:	4b49      	ldr	r3, [pc, #292]	; (8008c88 <pow+0x29c>)
 8008b62:	b1a0      	cbz	r0, 8008b8e <pow+0x1a2>
 8008b64:	2201      	movs	r2, #1
 8008b66:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008b6a:	9b02      	ldr	r3, [sp, #8]
 8008b6c:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8008b70:	930c      	str	r3, [sp, #48]	; 0x30
 8008b72:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8008b76:	2f00      	cmp	r7, #0
 8008b78:	d0c9      	beq.n	8008b0e <pow+0x122>
 8008b7a:	4652      	mov	r2, sl
 8008b7c:	465b      	mov	r3, fp
 8008b7e:	4650      	mov	r0, sl
 8008b80:	4659      	mov	r1, fp
 8008b82:	f7f7 fe37 	bl	80007f4 <__aeabi_ddiv>
 8008b86:	2f02      	cmp	r7, #2
 8008b88:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008b8c:	e7c7      	b.n	8008b1e <pow+0x132>
 8008b8e:	2203      	movs	r2, #3
 8008b90:	900c      	str	r0, [sp, #48]	; 0x30
 8008b92:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008b96:	4620      	mov	r0, r4
 8008b98:	4629      	mov	r1, r5
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	4b3d      	ldr	r3, [pc, #244]	; (8008c94 <pow+0x2a8>)
 8008b9e:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8008ba2:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8008ba6:	f7f7 fcfb 	bl	80005a0 <__aeabi_dmul>
 8008baa:	4604      	mov	r4, r0
 8008bac:	460d      	mov	r5, r1
 8008bae:	bb17      	cbnz	r7, 8008bf6 <pow+0x20a>
 8008bb0:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8008bb4:	4b38      	ldr	r3, [pc, #224]	; (8008c98 <pow+0x2ac>)
 8008bb6:	4640      	mov	r0, r8
 8008bb8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008bbc:	4649      	mov	r1, r9
 8008bbe:	4652      	mov	r2, sl
 8008bc0:	465b      	mov	r3, fp
 8008bc2:	f7f7 ff5f 	bl	8000a84 <__aeabi_dcmplt>
 8008bc6:	2800      	cmp	r0, #0
 8008bc8:	d054      	beq.n	8008c74 <pow+0x288>
 8008bca:	4620      	mov	r0, r4
 8008bcc:	4629      	mov	r1, r5
 8008bce:	f001 fb1b 	bl	800a208 <rint>
 8008bd2:	4622      	mov	r2, r4
 8008bd4:	462b      	mov	r3, r5
 8008bd6:	f7f7 ff4b 	bl	8000a70 <__aeabi_dcmpeq>
 8008bda:	b920      	cbnz	r0, 8008be6 <pow+0x1fa>
 8008bdc:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8008be0:	4b2e      	ldr	r3, [pc, #184]	; (8008c9c <pow+0x2b0>)
 8008be2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008be6:	f996 3000 	ldrsb.w	r3, [r6]
 8008bea:	2b02      	cmp	r3, #2
 8008bec:	d142      	bne.n	8008c74 <pow+0x288>
 8008bee:	f7ff fdfb 	bl	80087e8 <__errno>
 8008bf2:	2322      	movs	r3, #34	; 0x22
 8008bf4:	e797      	b.n	8008b26 <pow+0x13a>
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	4b29      	ldr	r3, [pc, #164]	; (8008ca0 <pow+0x2b4>)
 8008bfa:	4640      	mov	r0, r8
 8008bfc:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008c00:	4649      	mov	r1, r9
 8008c02:	4652      	mov	r2, sl
 8008c04:	465b      	mov	r3, fp
 8008c06:	f7f7 ff3d 	bl	8000a84 <__aeabi_dcmplt>
 8008c0a:	2800      	cmp	r0, #0
 8008c0c:	d0eb      	beq.n	8008be6 <pow+0x1fa>
 8008c0e:	4620      	mov	r0, r4
 8008c10:	4629      	mov	r1, r5
 8008c12:	f001 faf9 	bl	800a208 <rint>
 8008c16:	4622      	mov	r2, r4
 8008c18:	462b      	mov	r3, r5
 8008c1a:	f7f7 ff29 	bl	8000a70 <__aeabi_dcmpeq>
 8008c1e:	2800      	cmp	r0, #0
 8008c20:	d1e1      	bne.n	8008be6 <pow+0x1fa>
 8008c22:	2200      	movs	r2, #0
 8008c24:	4b1a      	ldr	r3, [pc, #104]	; (8008c90 <pow+0x2a4>)
 8008c26:	e7dc      	b.n	8008be2 <pow+0x1f6>
 8008c28:	2200      	movs	r2, #0
 8008c2a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008c2e:	2300      	movs	r3, #0
 8008c30:	f7f7 ff1e 	bl	8000a70 <__aeabi_dcmpeq>
 8008c34:	2800      	cmp	r0, #0
 8008c36:	f43f af4b 	beq.w	8008ad0 <pow+0xe4>
 8008c3a:	4640      	mov	r0, r8
 8008c3c:	4649      	mov	r1, r9
 8008c3e:	f001 fad5 	bl	800a1ec <finite>
 8008c42:	2800      	cmp	r0, #0
 8008c44:	f43f af44 	beq.w	8008ad0 <pow+0xe4>
 8008c48:	4620      	mov	r0, r4
 8008c4a:	4629      	mov	r1, r5
 8008c4c:	f001 face 	bl	800a1ec <finite>
 8008c50:	2800      	cmp	r0, #0
 8008c52:	f43f af3d 	beq.w	8008ad0 <pow+0xe4>
 8008c56:	2304      	movs	r3, #4
 8008c58:	9304      	str	r3, [sp, #16]
 8008c5a:	4b0b      	ldr	r3, [pc, #44]	; (8008c88 <pow+0x29c>)
 8008c5c:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8008c60:	9305      	str	r3, [sp, #20]
 8008c62:	2300      	movs	r3, #0
 8008c64:	2400      	movs	r4, #0
 8008c66:	930c      	str	r3, [sp, #48]	; 0x30
 8008c68:	2300      	movs	r3, #0
 8008c6a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8008c6e:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 8008c72:	e7b8      	b.n	8008be6 <pow+0x1fa>
 8008c74:	a804      	add	r0, sp, #16
 8008c76:	f001 fabf 	bl	800a1f8 <matherr>
 8008c7a:	2800      	cmp	r0, #0
 8008c7c:	f47f af1e 	bne.w	8008abc <pow+0xd0>
 8008c80:	e7b5      	b.n	8008bee <pow+0x202>
 8008c82:	bf00      	nop
 8008c84:	20000074 	.word	0x20000074
 8008c88:	0800a4ae 	.word	0x0800a4ae
 8008c8c:	3ff00000 	.word	0x3ff00000
 8008c90:	fff00000 	.word	0xfff00000
 8008c94:	3fe00000 	.word	0x3fe00000
 8008c98:	47efffff 	.word	0x47efffff
 8008c9c:	c7efffff 	.word	0xc7efffff
 8008ca0:	7ff00000 	.word	0x7ff00000
 8008ca4:	00000000 	.word	0x00000000

08008ca8 <__ieee754_atan2>:
 8008ca8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cac:	4256      	negs	r6, r2
 8008cae:	f023 4c00 	bic.w	ip, r3, #2147483648	; 0x80000000
 8008cb2:	4316      	orrs	r6, r2
 8008cb4:	f8df 91a8 	ldr.w	r9, [pc, #424]	; 8008e60 <__ieee754_atan2+0x1b8>
 8008cb8:	ea4c 76d6 	orr.w	r6, ip, r6, lsr #31
 8008cbc:	454e      	cmp	r6, r9
 8008cbe:	4604      	mov	r4, r0
 8008cc0:	460d      	mov	r5, r1
 8008cc2:	469e      	mov	lr, r3
 8008cc4:	d808      	bhi.n	8008cd8 <__ieee754_atan2+0x30>
 8008cc6:	4246      	negs	r6, r0
 8008cc8:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8008ccc:	4306      	orrs	r6, r0
 8008cce:	ea47 76d6 	orr.w	r6, r7, r6, lsr #31
 8008cd2:	454e      	cmp	r6, r9
 8008cd4:	4688      	mov	r8, r1
 8008cd6:	d906      	bls.n	8008ce6 <__ieee754_atan2+0x3e>
 8008cd8:	4620      	mov	r0, r4
 8008cda:	4629      	mov	r1, r5
 8008cdc:	f7f7 faaa 	bl	8000234 <__adddf3>
 8008ce0:	4604      	mov	r4, r0
 8008ce2:	460d      	mov	r5, r1
 8008ce4:	e030      	b.n	8008d48 <__ieee754_atan2+0xa0>
 8008ce6:	f103 4640 	add.w	r6, r3, #3221225472	; 0xc0000000
 8008cea:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 8008cee:	4316      	orrs	r6, r2
 8008cf0:	d103      	bne.n	8008cfa <__ieee754_atan2+0x52>
 8008cf2:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cf6:	f001 b8eb 	b.w	8009ed0 <atan>
 8008cfa:	179e      	asrs	r6, r3, #30
 8008cfc:	f006 0602 	and.w	r6, r6, #2
 8008d00:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 8008d04:	ea57 0100 	orrs.w	r1, r7, r0
 8008d08:	d107      	bne.n	8008d1a <__ieee754_atan2+0x72>
 8008d0a:	2e02      	cmp	r6, #2
 8008d0c:	d079      	beq.n	8008e02 <__ieee754_atan2+0x15a>
 8008d0e:	2e03      	cmp	r6, #3
 8008d10:	d11a      	bne.n	8008d48 <__ieee754_atan2+0xa0>
 8008d12:	a541      	add	r5, pc, #260	; (adr r5, 8008e18 <__ieee754_atan2+0x170>)
 8008d14:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008d18:	e016      	b.n	8008d48 <__ieee754_atan2+0xa0>
 8008d1a:	ea5c 0102 	orrs.w	r1, ip, r2
 8008d1e:	d106      	bne.n	8008d2e <__ieee754_atan2+0x86>
 8008d20:	f1b8 0f00 	cmp.w	r8, #0
 8008d24:	da71      	bge.n	8008e0a <__ieee754_atan2+0x162>
 8008d26:	a53e      	add	r5, pc, #248	; (adr r5, 8008e20 <__ieee754_atan2+0x178>)
 8008d28:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008d2c:	e00c      	b.n	8008d48 <__ieee754_atan2+0xa0>
 8008d2e:	45cc      	cmp	ip, r9
 8008d30:	d123      	bne.n	8008d7a <__ieee754_atan2+0xd2>
 8008d32:	4567      	cmp	r7, ip
 8008d34:	d114      	bne.n	8008d60 <__ieee754_atan2+0xb8>
 8008d36:	2e02      	cmp	r6, #2
 8008d38:	d00a      	beq.n	8008d50 <__ieee754_atan2+0xa8>
 8008d3a:	2e03      	cmp	r6, #3
 8008d3c:	d00c      	beq.n	8008d58 <__ieee754_atan2+0xb0>
 8008d3e:	2e01      	cmp	r6, #1
 8008d40:	d15b      	bne.n	8008dfa <__ieee754_atan2+0x152>
 8008d42:	a539      	add	r5, pc, #228	; (adr r5, 8008e28 <__ieee754_atan2+0x180>)
 8008d44:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008d48:	4620      	mov	r0, r4
 8008d4a:	4629      	mov	r1, r5
 8008d4c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d50:	a537      	add	r5, pc, #220	; (adr r5, 8008e30 <__ieee754_atan2+0x188>)
 8008d52:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008d56:	e7f7      	b.n	8008d48 <__ieee754_atan2+0xa0>
 8008d58:	a537      	add	r5, pc, #220	; (adr r5, 8008e38 <__ieee754_atan2+0x190>)
 8008d5a:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008d5e:	e7f3      	b.n	8008d48 <__ieee754_atan2+0xa0>
 8008d60:	2e02      	cmp	r6, #2
 8008d62:	d04e      	beq.n	8008e02 <__ieee754_atan2+0x15a>
 8008d64:	2e03      	cmp	r6, #3
 8008d66:	d0d4      	beq.n	8008d12 <__ieee754_atan2+0x6a>
 8008d68:	2e01      	cmp	r6, #1
 8008d6a:	f04f 0400 	mov.w	r4, #0
 8008d6e:	d102      	bne.n	8008d76 <__ieee754_atan2+0xce>
 8008d70:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
 8008d74:	e7e8      	b.n	8008d48 <__ieee754_atan2+0xa0>
 8008d76:	2500      	movs	r5, #0
 8008d78:	e7e6      	b.n	8008d48 <__ieee754_atan2+0xa0>
 8008d7a:	454f      	cmp	r7, r9
 8008d7c:	d0d0      	beq.n	8008d20 <__ieee754_atan2+0x78>
 8008d7e:	eba7 070c 	sub.w	r7, r7, ip
 8008d82:	153f      	asrs	r7, r7, #20
 8008d84:	2f3c      	cmp	r7, #60	; 0x3c
 8008d86:	dc1e      	bgt.n	8008dc6 <__ieee754_atan2+0x11e>
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	da01      	bge.n	8008d90 <__ieee754_atan2+0xe8>
 8008d8c:	373c      	adds	r7, #60	; 0x3c
 8008d8e:	db1e      	blt.n	8008dce <__ieee754_atan2+0x126>
 8008d90:	4620      	mov	r0, r4
 8008d92:	4629      	mov	r1, r5
 8008d94:	f7f7 fd2e 	bl	80007f4 <__aeabi_ddiv>
 8008d98:	f001 fa24 	bl	800a1e4 <fabs>
 8008d9c:	f001 f898 	bl	8009ed0 <atan>
 8008da0:	4604      	mov	r4, r0
 8008da2:	460d      	mov	r5, r1
 8008da4:	2e01      	cmp	r6, #1
 8008da6:	d015      	beq.n	8008dd4 <__ieee754_atan2+0x12c>
 8008da8:	2e02      	cmp	r6, #2
 8008daa:	d017      	beq.n	8008ddc <__ieee754_atan2+0x134>
 8008dac:	2e00      	cmp	r6, #0
 8008dae:	d0cb      	beq.n	8008d48 <__ieee754_atan2+0xa0>
 8008db0:	a323      	add	r3, pc, #140	; (adr r3, 8008e40 <__ieee754_atan2+0x198>)
 8008db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008db6:	4620      	mov	r0, r4
 8008db8:	4629      	mov	r1, r5
 8008dba:	f7f7 fa39 	bl	8000230 <__aeabi_dsub>
 8008dbe:	a322      	add	r3, pc, #136	; (adr r3, 8008e48 <__ieee754_atan2+0x1a0>)
 8008dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dc4:	e016      	b.n	8008df4 <__ieee754_atan2+0x14c>
 8008dc6:	a522      	add	r5, pc, #136	; (adr r5, 8008e50 <__ieee754_atan2+0x1a8>)
 8008dc8:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008dcc:	e7ea      	b.n	8008da4 <__ieee754_atan2+0xfc>
 8008dce:	2400      	movs	r4, #0
 8008dd0:	2500      	movs	r5, #0
 8008dd2:	e7e7      	b.n	8008da4 <__ieee754_atan2+0xfc>
 8008dd4:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8008dd8:	461d      	mov	r5, r3
 8008dda:	e7b5      	b.n	8008d48 <__ieee754_atan2+0xa0>
 8008ddc:	a318      	add	r3, pc, #96	; (adr r3, 8008e40 <__ieee754_atan2+0x198>)
 8008dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008de2:	4620      	mov	r0, r4
 8008de4:	4629      	mov	r1, r5
 8008de6:	f7f7 fa23 	bl	8000230 <__aeabi_dsub>
 8008dea:	4602      	mov	r2, r0
 8008dec:	460b      	mov	r3, r1
 8008dee:	a116      	add	r1, pc, #88	; (adr r1, 8008e48 <__ieee754_atan2+0x1a0>)
 8008df0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008df4:	f7f7 fa1c 	bl	8000230 <__aeabi_dsub>
 8008df8:	e772      	b.n	8008ce0 <__ieee754_atan2+0x38>
 8008dfa:	a517      	add	r5, pc, #92	; (adr r5, 8008e58 <__ieee754_atan2+0x1b0>)
 8008dfc:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008e00:	e7a2      	b.n	8008d48 <__ieee754_atan2+0xa0>
 8008e02:	a511      	add	r5, pc, #68	; (adr r5, 8008e48 <__ieee754_atan2+0x1a0>)
 8008e04:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008e08:	e79e      	b.n	8008d48 <__ieee754_atan2+0xa0>
 8008e0a:	a511      	add	r5, pc, #68	; (adr r5, 8008e50 <__ieee754_atan2+0x1a8>)
 8008e0c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008e10:	e79a      	b.n	8008d48 <__ieee754_atan2+0xa0>
 8008e12:	bf00      	nop
 8008e14:	f3af 8000 	nop.w
 8008e18:	54442d18 	.word	0x54442d18
 8008e1c:	c00921fb 	.word	0xc00921fb
 8008e20:	54442d18 	.word	0x54442d18
 8008e24:	bff921fb 	.word	0xbff921fb
 8008e28:	54442d18 	.word	0x54442d18
 8008e2c:	bfe921fb 	.word	0xbfe921fb
 8008e30:	7f3321d2 	.word	0x7f3321d2
 8008e34:	4002d97c 	.word	0x4002d97c
 8008e38:	7f3321d2 	.word	0x7f3321d2
 8008e3c:	c002d97c 	.word	0xc002d97c
 8008e40:	33145c07 	.word	0x33145c07
 8008e44:	3ca1a626 	.word	0x3ca1a626
 8008e48:	54442d18 	.word	0x54442d18
 8008e4c:	400921fb 	.word	0x400921fb
 8008e50:	54442d18 	.word	0x54442d18
 8008e54:	3ff921fb 	.word	0x3ff921fb
 8008e58:	54442d18 	.word	0x54442d18
 8008e5c:	3fe921fb 	.word	0x3fe921fb
 8008e60:	7ff00000 	.word	0x7ff00000
 8008e64:	00000000 	.word	0x00000000

08008e68 <__ieee754_exp>:
 8008e68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e6c:	4aa8      	ldr	r2, [pc, #672]	; (8009110 <__ieee754_exp+0x2a8>)
 8008e6e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008e72:	4296      	cmp	r6, r2
 8008e74:	4605      	mov	r5, r0
 8008e76:	460c      	mov	r4, r1
 8008e78:	ea4f 77d1 	mov.w	r7, r1, lsr #31
 8008e7c:	d92c      	bls.n	8008ed8 <__ieee754_exp+0x70>
 8008e7e:	4aa5      	ldr	r2, [pc, #660]	; (8009114 <__ieee754_exp+0x2ac>)
 8008e80:	4296      	cmp	r6, r2
 8008e82:	d910      	bls.n	8008ea6 <__ieee754_exp+0x3e>
 8008e84:	f3c1 0313 	ubfx	r3, r1, #0, #20
 8008e88:	4303      	orrs	r3, r0
 8008e8a:	4602      	mov	r2, r0
 8008e8c:	d005      	beq.n	8008e9a <__ieee754_exp+0x32>
 8008e8e:	460b      	mov	r3, r1
 8008e90:	f7f7 f9d0 	bl	8000234 <__adddf3>
 8008e94:	4605      	mov	r5, r0
 8008e96:	460c      	mov	r4, r1
 8008e98:	e000      	b.n	8008e9c <__ieee754_exp+0x34>
 8008e9a:	b9d7      	cbnz	r7, 8008ed2 <__ieee754_exp+0x6a>
 8008e9c:	4628      	mov	r0, r5
 8008e9e:	4621      	mov	r1, r4
 8008ea0:	b004      	add	sp, #16
 8008ea2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ea6:	a384      	add	r3, pc, #528	; (adr r3, 80090b8 <__ieee754_exp+0x250>)
 8008ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eac:	f7f7 fe08 	bl	8000ac0 <__aeabi_dcmpgt>
 8008eb0:	b138      	cbz	r0, 8008ec2 <__ieee754_exp+0x5a>
 8008eb2:	a383      	add	r3, pc, #524	; (adr r3, 80090c0 <__ieee754_exp+0x258>)
 8008eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eb8:	4610      	mov	r0, r2
 8008eba:	4619      	mov	r1, r3
 8008ebc:	f7f7 fb70 	bl	80005a0 <__aeabi_dmul>
 8008ec0:	e7e8      	b.n	8008e94 <__ieee754_exp+0x2c>
 8008ec2:	a381      	add	r3, pc, #516	; (adr r3, 80090c8 <__ieee754_exp+0x260>)
 8008ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ec8:	4628      	mov	r0, r5
 8008eca:	4621      	mov	r1, r4
 8008ecc:	f7f7 fdda 	bl	8000a84 <__aeabi_dcmplt>
 8008ed0:	b130      	cbz	r0, 8008ee0 <__ieee754_exp+0x78>
 8008ed2:	2500      	movs	r5, #0
 8008ed4:	462c      	mov	r4, r5
 8008ed6:	e7e1      	b.n	8008e9c <__ieee754_exp+0x34>
 8008ed8:	4b8f      	ldr	r3, [pc, #572]	; (8009118 <__ieee754_exp+0x2b0>)
 8008eda:	429e      	cmp	r6, r3
 8008edc:	f240 80a6 	bls.w	800902c <__ieee754_exp+0x1c4>
 8008ee0:	4b8e      	ldr	r3, [pc, #568]	; (800911c <__ieee754_exp+0x2b4>)
 8008ee2:	ea4f 08c7 	mov.w	r8, r7, lsl #3
 8008ee6:	429e      	cmp	r6, r3
 8008ee8:	d875      	bhi.n	8008fd6 <__ieee754_exp+0x16e>
 8008eea:	4b8d      	ldr	r3, [pc, #564]	; (8009120 <__ieee754_exp+0x2b8>)
 8008eec:	4628      	mov	r0, r5
 8008eee:	4443      	add	r3, r8
 8008ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ef4:	4621      	mov	r1, r4
 8008ef6:	f7f7 f99b 	bl	8000230 <__aeabi_dsub>
 8008efa:	4e8a      	ldr	r6, [pc, #552]	; (8009124 <__ieee754_exp+0x2bc>)
 8008efc:	e9cd 0100 	strd	r0, r1, [sp]
 8008f00:	f1c7 0a01 	rsb	sl, r7, #1
 8008f04:	4446      	add	r6, r8
 8008f06:	ebaa 0a07 	sub.w	sl, sl, r7
 8008f0a:	e9d6 8900 	ldrd	r8, r9, [r6]
 8008f0e:	4642      	mov	r2, r8
 8008f10:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008f14:	464b      	mov	r3, r9
 8008f16:	f7f7 f98b 	bl	8000230 <__aeabi_dsub>
 8008f1a:	4605      	mov	r5, r0
 8008f1c:	460c      	mov	r4, r1
 8008f1e:	462a      	mov	r2, r5
 8008f20:	4623      	mov	r3, r4
 8008f22:	4628      	mov	r0, r5
 8008f24:	4621      	mov	r1, r4
 8008f26:	f7f7 fb3b 	bl	80005a0 <__aeabi_dmul>
 8008f2a:	a369      	add	r3, pc, #420	; (adr r3, 80090d0 <__ieee754_exp+0x268>)
 8008f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f30:	4606      	mov	r6, r0
 8008f32:	460f      	mov	r7, r1
 8008f34:	f7f7 fb34 	bl	80005a0 <__aeabi_dmul>
 8008f38:	a367      	add	r3, pc, #412	; (adr r3, 80090d8 <__ieee754_exp+0x270>)
 8008f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f3e:	f7f7 f977 	bl	8000230 <__aeabi_dsub>
 8008f42:	4632      	mov	r2, r6
 8008f44:	463b      	mov	r3, r7
 8008f46:	f7f7 fb2b 	bl	80005a0 <__aeabi_dmul>
 8008f4a:	a365      	add	r3, pc, #404	; (adr r3, 80090e0 <__ieee754_exp+0x278>)
 8008f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f50:	f7f7 f970 	bl	8000234 <__adddf3>
 8008f54:	4632      	mov	r2, r6
 8008f56:	463b      	mov	r3, r7
 8008f58:	f7f7 fb22 	bl	80005a0 <__aeabi_dmul>
 8008f5c:	a362      	add	r3, pc, #392	; (adr r3, 80090e8 <__ieee754_exp+0x280>)
 8008f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f62:	f7f7 f965 	bl	8000230 <__aeabi_dsub>
 8008f66:	4632      	mov	r2, r6
 8008f68:	463b      	mov	r3, r7
 8008f6a:	f7f7 fb19 	bl	80005a0 <__aeabi_dmul>
 8008f6e:	a360      	add	r3, pc, #384	; (adr r3, 80090f0 <__ieee754_exp+0x288>)
 8008f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f74:	f7f7 f95e 	bl	8000234 <__adddf3>
 8008f78:	4632      	mov	r2, r6
 8008f7a:	463b      	mov	r3, r7
 8008f7c:	f7f7 fb10 	bl	80005a0 <__aeabi_dmul>
 8008f80:	4602      	mov	r2, r0
 8008f82:	460b      	mov	r3, r1
 8008f84:	4628      	mov	r0, r5
 8008f86:	4621      	mov	r1, r4
 8008f88:	f7f7 f952 	bl	8000230 <__aeabi_dsub>
 8008f8c:	4602      	mov	r2, r0
 8008f8e:	460b      	mov	r3, r1
 8008f90:	4606      	mov	r6, r0
 8008f92:	460f      	mov	r7, r1
 8008f94:	4628      	mov	r0, r5
 8008f96:	4621      	mov	r1, r4
 8008f98:	f7f7 fb02 	bl	80005a0 <__aeabi_dmul>
 8008f9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008fa0:	f1ba 0f00 	cmp.w	sl, #0
 8008fa4:	d159      	bne.n	800905a <__ieee754_exp+0x1f2>
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008fac:	4630      	mov	r0, r6
 8008fae:	4639      	mov	r1, r7
 8008fb0:	f7f7 f93e 	bl	8000230 <__aeabi_dsub>
 8008fb4:	4602      	mov	r2, r0
 8008fb6:	460b      	mov	r3, r1
 8008fb8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008fbc:	f7f7 fc1a 	bl	80007f4 <__aeabi_ddiv>
 8008fc0:	462a      	mov	r2, r5
 8008fc2:	4623      	mov	r3, r4
 8008fc4:	f7f7 f934 	bl	8000230 <__aeabi_dsub>
 8008fc8:	4602      	mov	r2, r0
 8008fca:	460b      	mov	r3, r1
 8008fcc:	2000      	movs	r0, #0
 8008fce:	4956      	ldr	r1, [pc, #344]	; (8009128 <__ieee754_exp+0x2c0>)
 8008fd0:	f7f7 f92e 	bl	8000230 <__aeabi_dsub>
 8008fd4:	e75e      	b.n	8008e94 <__ieee754_exp+0x2c>
 8008fd6:	4e55      	ldr	r6, [pc, #340]	; (800912c <__ieee754_exp+0x2c4>)
 8008fd8:	a347      	add	r3, pc, #284	; (adr r3, 80090f8 <__ieee754_exp+0x290>)
 8008fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fde:	4446      	add	r6, r8
 8008fe0:	4628      	mov	r0, r5
 8008fe2:	4621      	mov	r1, r4
 8008fe4:	f7f7 fadc 	bl	80005a0 <__aeabi_dmul>
 8008fe8:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008fec:	f7f7 f922 	bl	8000234 <__adddf3>
 8008ff0:	f7f7 fd86 	bl	8000b00 <__aeabi_d2iz>
 8008ff4:	4682      	mov	sl, r0
 8008ff6:	f7f7 fa69 	bl	80004cc <__aeabi_i2d>
 8008ffa:	a341      	add	r3, pc, #260	; (adr r3, 8009100 <__ieee754_exp+0x298>)
 8008ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009000:	4606      	mov	r6, r0
 8009002:	460f      	mov	r7, r1
 8009004:	f7f7 facc 	bl	80005a0 <__aeabi_dmul>
 8009008:	4602      	mov	r2, r0
 800900a:	460b      	mov	r3, r1
 800900c:	4628      	mov	r0, r5
 800900e:	4621      	mov	r1, r4
 8009010:	f7f7 f90e 	bl	8000230 <__aeabi_dsub>
 8009014:	a33c      	add	r3, pc, #240	; (adr r3, 8009108 <__ieee754_exp+0x2a0>)
 8009016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800901a:	e9cd 0100 	strd	r0, r1, [sp]
 800901e:	4630      	mov	r0, r6
 8009020:	4639      	mov	r1, r7
 8009022:	f7f7 fabd 	bl	80005a0 <__aeabi_dmul>
 8009026:	4680      	mov	r8, r0
 8009028:	4689      	mov	r9, r1
 800902a:	e770      	b.n	8008f0e <__ieee754_exp+0xa6>
 800902c:	4b40      	ldr	r3, [pc, #256]	; (8009130 <__ieee754_exp+0x2c8>)
 800902e:	429e      	cmp	r6, r3
 8009030:	d80e      	bhi.n	8009050 <__ieee754_exp+0x1e8>
 8009032:	a323      	add	r3, pc, #140	; (adr r3, 80090c0 <__ieee754_exp+0x258>)
 8009034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009038:	f7f7 f8fc 	bl	8000234 <__adddf3>
 800903c:	2200      	movs	r2, #0
 800903e:	4b3a      	ldr	r3, [pc, #232]	; (8009128 <__ieee754_exp+0x2c0>)
 8009040:	f7f7 fd3e 	bl	8000ac0 <__aeabi_dcmpgt>
 8009044:	b138      	cbz	r0, 8009056 <__ieee754_exp+0x1ee>
 8009046:	2200      	movs	r2, #0
 8009048:	4b37      	ldr	r3, [pc, #220]	; (8009128 <__ieee754_exp+0x2c0>)
 800904a:	4628      	mov	r0, r5
 800904c:	4621      	mov	r1, r4
 800904e:	e71f      	b.n	8008e90 <__ieee754_exp+0x28>
 8009050:	f04f 0a00 	mov.w	sl, #0
 8009054:	e763      	b.n	8008f1e <__ieee754_exp+0xb6>
 8009056:	4682      	mov	sl, r0
 8009058:	e761      	b.n	8008f1e <__ieee754_exp+0xb6>
 800905a:	4632      	mov	r2, r6
 800905c:	463b      	mov	r3, r7
 800905e:	2000      	movs	r0, #0
 8009060:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8009064:	f7f7 f8e4 	bl	8000230 <__aeabi_dsub>
 8009068:	4602      	mov	r2, r0
 800906a:	460b      	mov	r3, r1
 800906c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009070:	f7f7 fbc0 	bl	80007f4 <__aeabi_ddiv>
 8009074:	4602      	mov	r2, r0
 8009076:	460b      	mov	r3, r1
 8009078:	4640      	mov	r0, r8
 800907a:	4649      	mov	r1, r9
 800907c:	f7f7 f8d8 	bl	8000230 <__aeabi_dsub>
 8009080:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009084:	f7f7 f8d4 	bl	8000230 <__aeabi_dsub>
 8009088:	4602      	mov	r2, r0
 800908a:	460b      	mov	r3, r1
 800908c:	2000      	movs	r0, #0
 800908e:	4926      	ldr	r1, [pc, #152]	; (8009128 <__ieee754_exp+0x2c0>)
 8009090:	f7f7 f8ce 	bl	8000230 <__aeabi_dsub>
 8009094:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 8009098:	4592      	cmp	sl, r2
 800909a:	db02      	blt.n	80090a2 <__ieee754_exp+0x23a>
 800909c:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 80090a0:	e6f8      	b.n	8008e94 <__ieee754_exp+0x2c>
 80090a2:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 80090a6:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 80090aa:	2200      	movs	r2, #0
 80090ac:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 80090b0:	e704      	b.n	8008ebc <__ieee754_exp+0x54>
 80090b2:	bf00      	nop
 80090b4:	f3af 8000 	nop.w
 80090b8:	fefa39ef 	.word	0xfefa39ef
 80090bc:	40862e42 	.word	0x40862e42
 80090c0:	8800759c 	.word	0x8800759c
 80090c4:	7e37e43c 	.word	0x7e37e43c
 80090c8:	d52d3051 	.word	0xd52d3051
 80090cc:	c0874910 	.word	0xc0874910
 80090d0:	72bea4d0 	.word	0x72bea4d0
 80090d4:	3e663769 	.word	0x3e663769
 80090d8:	c5d26bf1 	.word	0xc5d26bf1
 80090dc:	3ebbbd41 	.word	0x3ebbbd41
 80090e0:	af25de2c 	.word	0xaf25de2c
 80090e4:	3f11566a 	.word	0x3f11566a
 80090e8:	16bebd93 	.word	0x16bebd93
 80090ec:	3f66c16c 	.word	0x3f66c16c
 80090f0:	5555553e 	.word	0x5555553e
 80090f4:	3fc55555 	.word	0x3fc55555
 80090f8:	652b82fe 	.word	0x652b82fe
 80090fc:	3ff71547 	.word	0x3ff71547
 8009100:	fee00000 	.word	0xfee00000
 8009104:	3fe62e42 	.word	0x3fe62e42
 8009108:	35793c76 	.word	0x35793c76
 800910c:	3dea39ef 	.word	0x3dea39ef
 8009110:	40862e41 	.word	0x40862e41
 8009114:	7fefffff 	.word	0x7fefffff
 8009118:	3fd62e42 	.word	0x3fd62e42
 800911c:	3ff0a2b1 	.word	0x3ff0a2b1
 8009120:	0800a4c8 	.word	0x0800a4c8
 8009124:	0800a4d8 	.word	0x0800a4d8
 8009128:	3ff00000 	.word	0x3ff00000
 800912c:	0800a4b8 	.word	0x0800a4b8
 8009130:	3e2fffff 	.word	0x3e2fffff

08009134 <__ieee754_hypot>:
 8009134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009138:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800913c:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8009140:	42b7      	cmp	r7, r6
 8009142:	b089      	sub	sp, #36	; 0x24
 8009144:	da05      	bge.n	8009152 <__ieee754_hypot+0x1e>
 8009146:	463c      	mov	r4, r7
 8009148:	4637      	mov	r7, r6
 800914a:	4626      	mov	r6, r4
 800914c:	4604      	mov	r4, r0
 800914e:	4610      	mov	r0, r2
 8009150:	4622      	mov	r2, r4
 8009152:	1bbb      	subs	r3, r7, r6
 8009154:	f1b3 7f70 	cmp.w	r3, #62914560	; 0x3c00000
 8009158:	4639      	mov	r1, r7
 800915a:	4682      	mov	sl, r0
 800915c:	46bb      	mov	fp, r7
 800915e:	4690      	mov	r8, r2
 8009160:	46b1      	mov	r9, r6
 8009162:	dd06      	ble.n	8009172 <__ieee754_hypot+0x3e>
 8009164:	4633      	mov	r3, r6
 8009166:	4639      	mov	r1, r7
 8009168:	f7f7 f864 	bl	8000234 <__adddf3>
 800916c:	4682      	mov	sl, r0
 800916e:	468b      	mov	fp, r1
 8009170:	e019      	b.n	80091a6 <__ieee754_hypot+0x72>
 8009172:	4b77      	ldr	r3, [pc, #476]	; (8009350 <__ieee754_hypot+0x21c>)
 8009174:	429f      	cmp	r7, r3
 8009176:	f340 809a 	ble.w	80092ae <__ieee754_hypot+0x17a>
 800917a:	4b76      	ldr	r3, [pc, #472]	; (8009354 <__ieee754_hypot+0x220>)
 800917c:	429f      	cmp	r7, r3
 800917e:	dd17      	ble.n	80091b0 <__ieee754_hypot+0x7c>
 8009180:	4603      	mov	r3, r0
 8009182:	f3c7 0713 	ubfx	r7, r7, #0, #20
 8009186:	433b      	orrs	r3, r7
 8009188:	d004      	beq.n	8009194 <__ieee754_hypot+0x60>
 800918a:	4633      	mov	r3, r6
 800918c:	f7f7 f852 	bl	8000234 <__adddf3>
 8009190:	4682      	mov	sl, r0
 8009192:	468b      	mov	fp, r1
 8009194:	4643      	mov	r3, r8
 8009196:	f086 46ff 	eor.w	r6, r6, #2139095040	; 0x7f800000
 800919a:	f486 06e0 	eor.w	r6, r6, #7340032	; 0x700000
 800919e:	4333      	orrs	r3, r6
 80091a0:	d101      	bne.n	80091a6 <__ieee754_hypot+0x72>
 80091a2:	46c2      	mov	sl, r8
 80091a4:	46cb      	mov	fp, r9
 80091a6:	4650      	mov	r0, sl
 80091a8:	4659      	mov	r1, fp
 80091aa:	b009      	add	sp, #36	; 0x24
 80091ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091b0:	f1a7 5716 	sub.w	r7, r7, #629145600	; 0x25800000
 80091b4:	f1a6 5616 	sub.w	r6, r6, #629145600	; 0x25800000
 80091b8:	46bb      	mov	fp, r7
 80091ba:	46b1      	mov	r9, r6
 80091bc:	f44f 7316 	mov.w	r3, #600	; 0x258
 80091c0:	9301      	str	r3, [sp, #4]
 80091c2:	4b65      	ldr	r3, [pc, #404]	; (8009358 <__ieee754_hypot+0x224>)
 80091c4:	429e      	cmp	r6, r3
 80091c6:	dc1b      	bgt.n	8009200 <__ieee754_hypot+0xcc>
 80091c8:	f5b6 1f80 	cmp.w	r6, #1048576	; 0x100000
 80091cc:	da71      	bge.n	80092b2 <__ieee754_hypot+0x17e>
 80091ce:	4643      	mov	r3, r8
 80091d0:	4333      	orrs	r3, r6
 80091d2:	d0e8      	beq.n	80091a6 <__ieee754_hypot+0x72>
 80091d4:	2400      	movs	r4, #0
 80091d6:	4d61      	ldr	r5, [pc, #388]	; (800935c <__ieee754_hypot+0x228>)
 80091d8:	4622      	mov	r2, r4
 80091da:	462b      	mov	r3, r5
 80091dc:	4640      	mov	r0, r8
 80091de:	4649      	mov	r1, r9
 80091e0:	f7f7 f9de 	bl	80005a0 <__aeabi_dmul>
 80091e4:	462b      	mov	r3, r5
 80091e6:	4680      	mov	r8, r0
 80091e8:	4689      	mov	r9, r1
 80091ea:	4650      	mov	r0, sl
 80091ec:	4659      	mov	r1, fp
 80091ee:	4622      	mov	r2, r4
 80091f0:	f7f7 f9d6 	bl	80005a0 <__aeabi_dmul>
 80091f4:	4682      	mov	sl, r0
 80091f6:	468b      	mov	fp, r1
 80091f8:	9b01      	ldr	r3, [sp, #4]
 80091fa:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80091fe:	9301      	str	r3, [sp, #4]
 8009200:	4642      	mov	r2, r8
 8009202:	464b      	mov	r3, r9
 8009204:	4650      	mov	r0, sl
 8009206:	4659      	mov	r1, fp
 8009208:	f7f7 f812 	bl	8000230 <__aeabi_dsub>
 800920c:	4605      	mov	r5, r0
 800920e:	460c      	mov	r4, r1
 8009210:	4602      	mov	r2, r0
 8009212:	460b      	mov	r3, r1
 8009214:	4640      	mov	r0, r8
 8009216:	4649      	mov	r1, r9
 8009218:	f7f7 fc34 	bl	8000a84 <__aeabi_dcmplt>
 800921c:	2800      	cmp	r0, #0
 800921e:	d053      	beq.n	80092c8 <__ieee754_hypot+0x194>
 8009220:	2400      	movs	r4, #0
 8009222:	463b      	mov	r3, r7
 8009224:	4622      	mov	r2, r4
 8009226:	4639      	mov	r1, r7
 8009228:	4620      	mov	r0, r4
 800922a:	f7f7 f9b9 	bl	80005a0 <__aeabi_dmul>
 800922e:	4642      	mov	r2, r8
 8009230:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009234:	464b      	mov	r3, r9
 8009236:	4640      	mov	r0, r8
 8009238:	f109 4100 	add.w	r1, r9, #2147483648	; 0x80000000
 800923c:	f7f7 f9b0 	bl	80005a0 <__aeabi_dmul>
 8009240:	463d      	mov	r5, r7
 8009242:	4606      	mov	r6, r0
 8009244:	460f      	mov	r7, r1
 8009246:	4622      	mov	r2, r4
 8009248:	462b      	mov	r3, r5
 800924a:	4650      	mov	r0, sl
 800924c:	4659      	mov	r1, fp
 800924e:	f7f6 fff1 	bl	8000234 <__adddf3>
 8009252:	4622      	mov	r2, r4
 8009254:	4680      	mov	r8, r0
 8009256:	4689      	mov	r9, r1
 8009258:	462b      	mov	r3, r5
 800925a:	4650      	mov	r0, sl
 800925c:	4659      	mov	r1, fp
 800925e:	f7f6 ffe7 	bl	8000230 <__aeabi_dsub>
 8009262:	4602      	mov	r2, r0
 8009264:	460b      	mov	r3, r1
 8009266:	4640      	mov	r0, r8
 8009268:	4649      	mov	r1, r9
 800926a:	f7f7 f999 	bl	80005a0 <__aeabi_dmul>
 800926e:	4602      	mov	r2, r0
 8009270:	460b      	mov	r3, r1
 8009272:	4630      	mov	r0, r6
 8009274:	4639      	mov	r1, r7
 8009276:	f7f6 ffdb 	bl	8000230 <__aeabi_dsub>
 800927a:	4602      	mov	r2, r0
 800927c:	460b      	mov	r3, r1
 800927e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009282:	f7f6 ffd5 	bl	8000230 <__aeabi_dsub>
 8009286:	f000 fd75 	bl	8009d74 <__ieee754_sqrt>
 800928a:	9b01      	ldr	r3, [sp, #4]
 800928c:	4682      	mov	sl, r0
 800928e:	468b      	mov	fp, r1
 8009290:	2b00      	cmp	r3, #0
 8009292:	d088      	beq.n	80091a6 <__ieee754_hypot+0x72>
 8009294:	2000      	movs	r0, #0
 8009296:	051b      	lsls	r3, r3, #20
 8009298:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800929c:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 80092a0:	4602      	mov	r2, r0
 80092a2:	460b      	mov	r3, r1
 80092a4:	4650      	mov	r0, sl
 80092a6:	4659      	mov	r1, fp
 80092a8:	f7f7 f97a 	bl	80005a0 <__aeabi_dmul>
 80092ac:	e75e      	b.n	800916c <__ieee754_hypot+0x38>
 80092ae:	2300      	movs	r3, #0
 80092b0:	e786      	b.n	80091c0 <__ieee754_hypot+0x8c>
 80092b2:	9b01      	ldr	r3, [sp, #4]
 80092b4:	f107 5716 	add.w	r7, r7, #629145600	; 0x25800000
 80092b8:	f106 5616 	add.w	r6, r6, #629145600	; 0x25800000
 80092bc:	f5a3 7316 	sub.w	r3, r3, #600	; 0x258
 80092c0:	9301      	str	r3, [sp, #4]
 80092c2:	46bb      	mov	fp, r7
 80092c4:	46b1      	mov	r9, r6
 80092c6:	e79b      	b.n	8009200 <__ieee754_hypot+0xcc>
 80092c8:	4633      	mov	r3, r6
 80092ca:	2200      	movs	r2, #0
 80092cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80092d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80092d4:	2200      	movs	r2, #0
 80092d6:	f507 1380 	add.w	r3, r7, #1048576	; 0x100000
 80092da:	4616      	mov	r6, r2
 80092dc:	461f      	mov	r7, r3
 80092de:	f7f7 f95f 	bl	80005a0 <__aeabi_dmul>
 80092e2:	462a      	mov	r2, r5
 80092e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80092e8:	4623      	mov	r3, r4
 80092ea:	4628      	mov	r0, r5
 80092ec:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 80092f0:	f7f7 f956 	bl	80005a0 <__aeabi_dmul>
 80092f4:	4652      	mov	r2, sl
 80092f6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80092fa:	465b      	mov	r3, fp
 80092fc:	4650      	mov	r0, sl
 80092fe:	4659      	mov	r1, fp
 8009300:	f7f6 ff98 	bl	8000234 <__adddf3>
 8009304:	4632      	mov	r2, r6
 8009306:	463b      	mov	r3, r7
 8009308:	f7f6 ff92 	bl	8000230 <__aeabi_dsub>
 800930c:	4642      	mov	r2, r8
 800930e:	464b      	mov	r3, r9
 8009310:	f7f7 f946 	bl	80005a0 <__aeabi_dmul>
 8009314:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009318:	4604      	mov	r4, r0
 800931a:	460d      	mov	r5, r1
 800931c:	4640      	mov	r0, r8
 800931e:	4649      	mov	r1, r9
 8009320:	f7f6 ff86 	bl	8000230 <__aeabi_dsub>
 8009324:	4632      	mov	r2, r6
 8009326:	463b      	mov	r3, r7
 8009328:	f7f7 f93a 	bl	80005a0 <__aeabi_dmul>
 800932c:	4602      	mov	r2, r0
 800932e:	460b      	mov	r3, r1
 8009330:	4620      	mov	r0, r4
 8009332:	4629      	mov	r1, r5
 8009334:	f7f6 ff7e 	bl	8000234 <__adddf3>
 8009338:	4602      	mov	r2, r0
 800933a:	460b      	mov	r3, r1
 800933c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009340:	f7f6 ff76 	bl	8000230 <__aeabi_dsub>
 8009344:	4602      	mov	r2, r0
 8009346:	460b      	mov	r3, r1
 8009348:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800934c:	e799      	b.n	8009282 <__ieee754_hypot+0x14e>
 800934e:	bf00      	nop
 8009350:	5f300000 	.word	0x5f300000
 8009354:	7fefffff 	.word	0x7fefffff
 8009358:	20afffff 	.word	0x20afffff
 800935c:	7fd00000 	.word	0x7fd00000

08009360 <__ieee754_pow>:
 8009360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009364:	b091      	sub	sp, #68	; 0x44
 8009366:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800936a:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 800936e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8009372:	ea55 0302 	orrs.w	r3, r5, r2
 8009376:	4607      	mov	r7, r0
 8009378:	4688      	mov	r8, r1
 800937a:	f000 84b7 	beq.w	8009cec <__ieee754_pow+0x98c>
 800937e:	4b80      	ldr	r3, [pc, #512]	; (8009580 <__ieee754_pow+0x220>)
 8009380:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8009384:	429c      	cmp	r4, r3
 8009386:	4689      	mov	r9, r1
 8009388:	4682      	mov	sl, r0
 800938a:	dc09      	bgt.n	80093a0 <__ieee754_pow+0x40>
 800938c:	d103      	bne.n	8009396 <__ieee754_pow+0x36>
 800938e:	b938      	cbnz	r0, 80093a0 <__ieee754_pow+0x40>
 8009390:	42a5      	cmp	r5, r4
 8009392:	dc0d      	bgt.n	80093b0 <__ieee754_pow+0x50>
 8009394:	e001      	b.n	800939a <__ieee754_pow+0x3a>
 8009396:	429d      	cmp	r5, r3
 8009398:	dc02      	bgt.n	80093a0 <__ieee754_pow+0x40>
 800939a:	429d      	cmp	r5, r3
 800939c:	d10e      	bne.n	80093bc <__ieee754_pow+0x5c>
 800939e:	b16a      	cbz	r2, 80093bc <__ieee754_pow+0x5c>
 80093a0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80093a4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80093a8:	ea54 030a 	orrs.w	r3, r4, sl
 80093ac:	f000 849e 	beq.w	8009cec <__ieee754_pow+0x98c>
 80093b0:	4874      	ldr	r0, [pc, #464]	; (8009584 <__ieee754_pow+0x224>)
 80093b2:	b011      	add	sp, #68	; 0x44
 80093b4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093b8:	f000 bf20 	b.w	800a1fc <nan>
 80093bc:	f1b9 0f00 	cmp.w	r9, #0
 80093c0:	da53      	bge.n	800946a <__ieee754_pow+0x10a>
 80093c2:	4b71      	ldr	r3, [pc, #452]	; (8009588 <__ieee754_pow+0x228>)
 80093c4:	429d      	cmp	r5, r3
 80093c6:	dc4e      	bgt.n	8009466 <__ieee754_pow+0x106>
 80093c8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80093cc:	429d      	cmp	r5, r3
 80093ce:	dd4c      	ble.n	800946a <__ieee754_pow+0x10a>
 80093d0:	152b      	asrs	r3, r5, #20
 80093d2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80093d6:	2b14      	cmp	r3, #20
 80093d8:	dd28      	ble.n	800942c <__ieee754_pow+0xcc>
 80093da:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80093de:	fa22 f103 	lsr.w	r1, r2, r3
 80093e2:	fa01 f303 	lsl.w	r3, r1, r3
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d13f      	bne.n	800946a <__ieee754_pow+0x10a>
 80093ea:	f001 0101 	and.w	r1, r1, #1
 80093ee:	f1c1 0302 	rsb	r3, r1, #2
 80093f2:	9300      	str	r3, [sp, #0]
 80093f4:	2a00      	cmp	r2, #0
 80093f6:	d15c      	bne.n	80094b2 <__ieee754_pow+0x152>
 80093f8:	4b61      	ldr	r3, [pc, #388]	; (8009580 <__ieee754_pow+0x220>)
 80093fa:	429d      	cmp	r5, r3
 80093fc:	d126      	bne.n	800944c <__ieee754_pow+0xec>
 80093fe:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8009402:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8009406:	ea53 030a 	orrs.w	r3, r3, sl
 800940a:	f000 846f 	beq.w	8009cec <__ieee754_pow+0x98c>
 800940e:	4b5f      	ldr	r3, [pc, #380]	; (800958c <__ieee754_pow+0x22c>)
 8009410:	429c      	cmp	r4, r3
 8009412:	dd2c      	ble.n	800946e <__ieee754_pow+0x10e>
 8009414:	2e00      	cmp	r6, #0
 8009416:	f280 846f 	bge.w	8009cf8 <__ieee754_pow+0x998>
 800941a:	f04f 0b00 	mov.w	fp, #0
 800941e:	f04f 0c00 	mov.w	ip, #0
 8009422:	4658      	mov	r0, fp
 8009424:	4661      	mov	r1, ip
 8009426:	b011      	add	sp, #68	; 0x44
 8009428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800942c:	2a00      	cmp	r2, #0
 800942e:	d13e      	bne.n	80094ae <__ieee754_pow+0x14e>
 8009430:	f1c3 0314 	rsb	r3, r3, #20
 8009434:	fa45 f103 	asr.w	r1, r5, r3
 8009438:	fa01 f303 	lsl.w	r3, r1, r3
 800943c:	42ab      	cmp	r3, r5
 800943e:	f040 8463 	bne.w	8009d08 <__ieee754_pow+0x9a8>
 8009442:	f001 0101 	and.w	r1, r1, #1
 8009446:	f1c1 0302 	rsb	r3, r1, #2
 800944a:	9300      	str	r3, [sp, #0]
 800944c:	4b50      	ldr	r3, [pc, #320]	; (8009590 <__ieee754_pow+0x230>)
 800944e:	429d      	cmp	r5, r3
 8009450:	d114      	bne.n	800947c <__ieee754_pow+0x11c>
 8009452:	2e00      	cmp	r6, #0
 8009454:	f280 8454 	bge.w	8009d00 <__ieee754_pow+0x9a0>
 8009458:	463a      	mov	r2, r7
 800945a:	4643      	mov	r3, r8
 800945c:	2000      	movs	r0, #0
 800945e:	494c      	ldr	r1, [pc, #304]	; (8009590 <__ieee754_pow+0x230>)
 8009460:	f7f7 f9c8 	bl	80007f4 <__aeabi_ddiv>
 8009464:	e013      	b.n	800948e <__ieee754_pow+0x12e>
 8009466:	2302      	movs	r3, #2
 8009468:	e7c3      	b.n	80093f2 <__ieee754_pow+0x92>
 800946a:	2300      	movs	r3, #0
 800946c:	e7c1      	b.n	80093f2 <__ieee754_pow+0x92>
 800946e:	2e00      	cmp	r6, #0
 8009470:	dad3      	bge.n	800941a <__ieee754_pow+0xba>
 8009472:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8009476:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800947a:	e7d2      	b.n	8009422 <__ieee754_pow+0xc2>
 800947c:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8009480:	d108      	bne.n	8009494 <__ieee754_pow+0x134>
 8009482:	463a      	mov	r2, r7
 8009484:	4643      	mov	r3, r8
 8009486:	4638      	mov	r0, r7
 8009488:	4641      	mov	r1, r8
 800948a:	f7f7 f889 	bl	80005a0 <__aeabi_dmul>
 800948e:	4683      	mov	fp, r0
 8009490:	468c      	mov	ip, r1
 8009492:	e7c6      	b.n	8009422 <__ieee754_pow+0xc2>
 8009494:	4b3f      	ldr	r3, [pc, #252]	; (8009594 <__ieee754_pow+0x234>)
 8009496:	429e      	cmp	r6, r3
 8009498:	d10b      	bne.n	80094b2 <__ieee754_pow+0x152>
 800949a:	f1b9 0f00 	cmp.w	r9, #0
 800949e:	db08      	blt.n	80094b2 <__ieee754_pow+0x152>
 80094a0:	4638      	mov	r0, r7
 80094a2:	4641      	mov	r1, r8
 80094a4:	b011      	add	sp, #68	; 0x44
 80094a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094aa:	f000 bc63 	b.w	8009d74 <__ieee754_sqrt>
 80094ae:	2300      	movs	r3, #0
 80094b0:	9300      	str	r3, [sp, #0]
 80094b2:	4638      	mov	r0, r7
 80094b4:	4641      	mov	r1, r8
 80094b6:	f000 fe95 	bl	800a1e4 <fabs>
 80094ba:	4683      	mov	fp, r0
 80094bc:	468c      	mov	ip, r1
 80094be:	f1ba 0f00 	cmp.w	sl, #0
 80094c2:	d12b      	bne.n	800951c <__ieee754_pow+0x1bc>
 80094c4:	b124      	cbz	r4, 80094d0 <__ieee754_pow+0x170>
 80094c6:	4b32      	ldr	r3, [pc, #200]	; (8009590 <__ieee754_pow+0x230>)
 80094c8:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 80094cc:	429a      	cmp	r2, r3
 80094ce:	d125      	bne.n	800951c <__ieee754_pow+0x1bc>
 80094d0:	2e00      	cmp	r6, #0
 80094d2:	da07      	bge.n	80094e4 <__ieee754_pow+0x184>
 80094d4:	465a      	mov	r2, fp
 80094d6:	4663      	mov	r3, ip
 80094d8:	2000      	movs	r0, #0
 80094da:	492d      	ldr	r1, [pc, #180]	; (8009590 <__ieee754_pow+0x230>)
 80094dc:	f7f7 f98a 	bl	80007f4 <__aeabi_ddiv>
 80094e0:	4683      	mov	fp, r0
 80094e2:	468c      	mov	ip, r1
 80094e4:	f1b9 0f00 	cmp.w	r9, #0
 80094e8:	da9b      	bge.n	8009422 <__ieee754_pow+0xc2>
 80094ea:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80094ee:	9b00      	ldr	r3, [sp, #0]
 80094f0:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80094f4:	4323      	orrs	r3, r4
 80094f6:	d108      	bne.n	800950a <__ieee754_pow+0x1aa>
 80094f8:	465a      	mov	r2, fp
 80094fa:	4663      	mov	r3, ip
 80094fc:	4658      	mov	r0, fp
 80094fe:	4661      	mov	r1, ip
 8009500:	f7f6 fe96 	bl	8000230 <__aeabi_dsub>
 8009504:	4602      	mov	r2, r0
 8009506:	460b      	mov	r3, r1
 8009508:	e7aa      	b.n	8009460 <__ieee754_pow+0x100>
 800950a:	9b00      	ldr	r3, [sp, #0]
 800950c:	2b01      	cmp	r3, #1
 800950e:	d188      	bne.n	8009422 <__ieee754_pow+0xc2>
 8009510:	4658      	mov	r0, fp
 8009512:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 8009516:	4683      	mov	fp, r0
 8009518:	469c      	mov	ip, r3
 800951a:	e782      	b.n	8009422 <__ieee754_pow+0xc2>
 800951c:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 8009520:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 8009524:	930d      	str	r3, [sp, #52]	; 0x34
 8009526:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009528:	9b00      	ldr	r3, [sp, #0]
 800952a:	4313      	orrs	r3, r2
 800952c:	d104      	bne.n	8009538 <__ieee754_pow+0x1d8>
 800952e:	463a      	mov	r2, r7
 8009530:	4643      	mov	r3, r8
 8009532:	4638      	mov	r0, r7
 8009534:	4641      	mov	r1, r8
 8009536:	e7e3      	b.n	8009500 <__ieee754_pow+0x1a0>
 8009538:	4b17      	ldr	r3, [pc, #92]	; (8009598 <__ieee754_pow+0x238>)
 800953a:	429d      	cmp	r5, r3
 800953c:	f340 80fe 	ble.w	800973c <__ieee754_pow+0x3dc>
 8009540:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8009544:	429d      	cmp	r5, r3
 8009546:	dd0b      	ble.n	8009560 <__ieee754_pow+0x200>
 8009548:	4b10      	ldr	r3, [pc, #64]	; (800958c <__ieee754_pow+0x22c>)
 800954a:	429c      	cmp	r4, r3
 800954c:	dc0e      	bgt.n	800956c <__ieee754_pow+0x20c>
 800954e:	2e00      	cmp	r6, #0
 8009550:	f6bf af63 	bge.w	800941a <__ieee754_pow+0xba>
 8009554:	a308      	add	r3, pc, #32	; (adr r3, 8009578 <__ieee754_pow+0x218>)
 8009556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800955a:	4610      	mov	r0, r2
 800955c:	4619      	mov	r1, r3
 800955e:	e794      	b.n	800948a <__ieee754_pow+0x12a>
 8009560:	4b0e      	ldr	r3, [pc, #56]	; (800959c <__ieee754_pow+0x23c>)
 8009562:	429c      	cmp	r4, r3
 8009564:	ddf3      	ble.n	800954e <__ieee754_pow+0x1ee>
 8009566:	4b0a      	ldr	r3, [pc, #40]	; (8009590 <__ieee754_pow+0x230>)
 8009568:	429c      	cmp	r4, r3
 800956a:	dd19      	ble.n	80095a0 <__ieee754_pow+0x240>
 800956c:	2e00      	cmp	r6, #0
 800956e:	dcf1      	bgt.n	8009554 <__ieee754_pow+0x1f4>
 8009570:	e753      	b.n	800941a <__ieee754_pow+0xba>
 8009572:	bf00      	nop
 8009574:	f3af 8000 	nop.w
 8009578:	8800759c 	.word	0x8800759c
 800957c:	7e37e43c 	.word	0x7e37e43c
 8009580:	7ff00000 	.word	0x7ff00000
 8009584:	0800a4a7 	.word	0x0800a4a7
 8009588:	433fffff 	.word	0x433fffff
 800958c:	3fefffff 	.word	0x3fefffff
 8009590:	3ff00000 	.word	0x3ff00000
 8009594:	3fe00000 	.word	0x3fe00000
 8009598:	41e00000 	.word	0x41e00000
 800959c:	3feffffe 	.word	0x3feffffe
 80095a0:	4661      	mov	r1, ip
 80095a2:	2200      	movs	r2, #0
 80095a4:	4b60      	ldr	r3, [pc, #384]	; (8009728 <__ieee754_pow+0x3c8>)
 80095a6:	4658      	mov	r0, fp
 80095a8:	f7f6 fe42 	bl	8000230 <__aeabi_dsub>
 80095ac:	a354      	add	r3, pc, #336	; (adr r3, 8009700 <__ieee754_pow+0x3a0>)
 80095ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095b2:	4604      	mov	r4, r0
 80095b4:	460d      	mov	r5, r1
 80095b6:	f7f6 fff3 	bl	80005a0 <__aeabi_dmul>
 80095ba:	a353      	add	r3, pc, #332	; (adr r3, 8009708 <__ieee754_pow+0x3a8>)
 80095bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095c0:	4606      	mov	r6, r0
 80095c2:	460f      	mov	r7, r1
 80095c4:	4620      	mov	r0, r4
 80095c6:	4629      	mov	r1, r5
 80095c8:	f7f6 ffea 	bl	80005a0 <__aeabi_dmul>
 80095cc:	2200      	movs	r2, #0
 80095ce:	4682      	mov	sl, r0
 80095d0:	468b      	mov	fp, r1
 80095d2:	4b56      	ldr	r3, [pc, #344]	; (800972c <__ieee754_pow+0x3cc>)
 80095d4:	4620      	mov	r0, r4
 80095d6:	4629      	mov	r1, r5
 80095d8:	f7f6 ffe2 	bl	80005a0 <__aeabi_dmul>
 80095dc:	4602      	mov	r2, r0
 80095de:	460b      	mov	r3, r1
 80095e0:	a14b      	add	r1, pc, #300	; (adr r1, 8009710 <__ieee754_pow+0x3b0>)
 80095e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80095e6:	f7f6 fe23 	bl	8000230 <__aeabi_dsub>
 80095ea:	4622      	mov	r2, r4
 80095ec:	462b      	mov	r3, r5
 80095ee:	f7f6 ffd7 	bl	80005a0 <__aeabi_dmul>
 80095f2:	4602      	mov	r2, r0
 80095f4:	460b      	mov	r3, r1
 80095f6:	2000      	movs	r0, #0
 80095f8:	494d      	ldr	r1, [pc, #308]	; (8009730 <__ieee754_pow+0x3d0>)
 80095fa:	f7f6 fe19 	bl	8000230 <__aeabi_dsub>
 80095fe:	4622      	mov	r2, r4
 8009600:	462b      	mov	r3, r5
 8009602:	4680      	mov	r8, r0
 8009604:	4689      	mov	r9, r1
 8009606:	4620      	mov	r0, r4
 8009608:	4629      	mov	r1, r5
 800960a:	f7f6 ffc9 	bl	80005a0 <__aeabi_dmul>
 800960e:	4602      	mov	r2, r0
 8009610:	460b      	mov	r3, r1
 8009612:	4640      	mov	r0, r8
 8009614:	4649      	mov	r1, r9
 8009616:	f7f6 ffc3 	bl	80005a0 <__aeabi_dmul>
 800961a:	a33f      	add	r3, pc, #252	; (adr r3, 8009718 <__ieee754_pow+0x3b8>)
 800961c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009620:	f7f6 ffbe 	bl	80005a0 <__aeabi_dmul>
 8009624:	4602      	mov	r2, r0
 8009626:	460b      	mov	r3, r1
 8009628:	4650      	mov	r0, sl
 800962a:	4659      	mov	r1, fp
 800962c:	f7f6 fe00 	bl	8000230 <__aeabi_dsub>
 8009630:	4602      	mov	r2, r0
 8009632:	460b      	mov	r3, r1
 8009634:	4604      	mov	r4, r0
 8009636:	460d      	mov	r5, r1
 8009638:	4630      	mov	r0, r6
 800963a:	4639      	mov	r1, r7
 800963c:	f7f6 fdfa 	bl	8000234 <__adddf3>
 8009640:	2000      	movs	r0, #0
 8009642:	468b      	mov	fp, r1
 8009644:	4682      	mov	sl, r0
 8009646:	4632      	mov	r2, r6
 8009648:	463b      	mov	r3, r7
 800964a:	f7f6 fdf1 	bl	8000230 <__aeabi_dsub>
 800964e:	4602      	mov	r2, r0
 8009650:	460b      	mov	r3, r1
 8009652:	4620      	mov	r0, r4
 8009654:	4629      	mov	r1, r5
 8009656:	f7f6 fdeb 	bl	8000230 <__aeabi_dsub>
 800965a:	9b00      	ldr	r3, [sp, #0]
 800965c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800965e:	3b01      	subs	r3, #1
 8009660:	4313      	orrs	r3, r2
 8009662:	f04f 0300 	mov.w	r3, #0
 8009666:	bf0c      	ite	eq
 8009668:	4c32      	ldreq	r4, [pc, #200]	; (8009734 <__ieee754_pow+0x3d4>)
 800966a:	4c2f      	ldrne	r4, [pc, #188]	; (8009728 <__ieee754_pow+0x3c8>)
 800966c:	4606      	mov	r6, r0
 800966e:	e9cd 3400 	strd	r3, r4, [sp]
 8009672:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009676:	2400      	movs	r4, #0
 8009678:	460f      	mov	r7, r1
 800967a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800967e:	4622      	mov	r2, r4
 8009680:	462b      	mov	r3, r5
 8009682:	f7f6 fdd5 	bl	8000230 <__aeabi_dsub>
 8009686:	4652      	mov	r2, sl
 8009688:	465b      	mov	r3, fp
 800968a:	f7f6 ff89 	bl	80005a0 <__aeabi_dmul>
 800968e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009692:	4680      	mov	r8, r0
 8009694:	4689      	mov	r9, r1
 8009696:	4630      	mov	r0, r6
 8009698:	4639      	mov	r1, r7
 800969a:	f7f6 ff81 	bl	80005a0 <__aeabi_dmul>
 800969e:	4602      	mov	r2, r0
 80096a0:	460b      	mov	r3, r1
 80096a2:	4640      	mov	r0, r8
 80096a4:	4649      	mov	r1, r9
 80096a6:	f7f6 fdc5 	bl	8000234 <__adddf3>
 80096aa:	4622      	mov	r2, r4
 80096ac:	462b      	mov	r3, r5
 80096ae:	4680      	mov	r8, r0
 80096b0:	4689      	mov	r9, r1
 80096b2:	4650      	mov	r0, sl
 80096b4:	4659      	mov	r1, fp
 80096b6:	f7f6 ff73 	bl	80005a0 <__aeabi_dmul>
 80096ba:	4604      	mov	r4, r0
 80096bc:	460d      	mov	r5, r1
 80096be:	460b      	mov	r3, r1
 80096c0:	4602      	mov	r2, r0
 80096c2:	4649      	mov	r1, r9
 80096c4:	4640      	mov	r0, r8
 80096c6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80096ca:	f7f6 fdb3 	bl	8000234 <__adddf3>
 80096ce:	4b1a      	ldr	r3, [pc, #104]	; (8009738 <__ieee754_pow+0x3d8>)
 80096d0:	4682      	mov	sl, r0
 80096d2:	4299      	cmp	r1, r3
 80096d4:	460f      	mov	r7, r1
 80096d6:	460e      	mov	r6, r1
 80096d8:	f340 82e1 	ble.w	8009c9e <__ieee754_pow+0x93e>
 80096dc:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80096e0:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80096e4:	4303      	orrs	r3, r0
 80096e6:	f000 81db 	beq.w	8009aa0 <__ieee754_pow+0x740>
 80096ea:	a30d      	add	r3, pc, #52	; (adr r3, 8009720 <__ieee754_pow+0x3c0>)
 80096ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80096f4:	f7f6 ff54 	bl	80005a0 <__aeabi_dmul>
 80096f8:	a309      	add	r3, pc, #36	; (adr r3, 8009720 <__ieee754_pow+0x3c0>)
 80096fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096fe:	e6c4      	b.n	800948a <__ieee754_pow+0x12a>
 8009700:	60000000 	.word	0x60000000
 8009704:	3ff71547 	.word	0x3ff71547
 8009708:	f85ddf44 	.word	0xf85ddf44
 800970c:	3e54ae0b 	.word	0x3e54ae0b
 8009710:	55555555 	.word	0x55555555
 8009714:	3fd55555 	.word	0x3fd55555
 8009718:	652b82fe 	.word	0x652b82fe
 800971c:	3ff71547 	.word	0x3ff71547
 8009720:	8800759c 	.word	0x8800759c
 8009724:	7e37e43c 	.word	0x7e37e43c
 8009728:	3ff00000 	.word	0x3ff00000
 800972c:	3fd00000 	.word	0x3fd00000
 8009730:	3fe00000 	.word	0x3fe00000
 8009734:	bff00000 	.word	0xbff00000
 8009738:	408fffff 	.word	0x408fffff
 800973c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8009740:	f04f 0200 	mov.w	r2, #0
 8009744:	da08      	bge.n	8009758 <__ieee754_pow+0x3f8>
 8009746:	4658      	mov	r0, fp
 8009748:	4bcd      	ldr	r3, [pc, #820]	; (8009a80 <__ieee754_pow+0x720>)
 800974a:	4661      	mov	r1, ip
 800974c:	f7f6 ff28 	bl	80005a0 <__aeabi_dmul>
 8009750:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8009754:	4683      	mov	fp, r0
 8009756:	460c      	mov	r4, r1
 8009758:	1523      	asrs	r3, r4, #20
 800975a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800975e:	4413      	add	r3, r2
 8009760:	930c      	str	r3, [sp, #48]	; 0x30
 8009762:	4bc8      	ldr	r3, [pc, #800]	; (8009a84 <__ieee754_pow+0x724>)
 8009764:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8009768:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800976c:	429c      	cmp	r4, r3
 800976e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8009772:	dd08      	ble.n	8009786 <__ieee754_pow+0x426>
 8009774:	4bc4      	ldr	r3, [pc, #784]	; (8009a88 <__ieee754_pow+0x728>)
 8009776:	429c      	cmp	r4, r3
 8009778:	f340 815b 	ble.w	8009a32 <__ieee754_pow+0x6d2>
 800977c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800977e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8009782:	3301      	adds	r3, #1
 8009784:	930c      	str	r3, [sp, #48]	; 0x30
 8009786:	f04f 0800 	mov.w	r8, #0
 800978a:	4658      	mov	r0, fp
 800978c:	4629      	mov	r1, r5
 800978e:	4bbf      	ldr	r3, [pc, #764]	; (8009a8c <__ieee754_pow+0x72c>)
 8009790:	ea4f 09c8 	mov.w	r9, r8, lsl #3
 8009794:	444b      	add	r3, r9
 8009796:	e9d3 3400 	ldrd	r3, r4, [r3]
 800979a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800979e:	461a      	mov	r2, r3
 80097a0:	4623      	mov	r3, r4
 80097a2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80097a6:	f7f6 fd43 	bl	8000230 <__aeabi_dsub>
 80097aa:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80097ae:	4606      	mov	r6, r0
 80097b0:	460f      	mov	r7, r1
 80097b2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80097b6:	f7f6 fd3d 	bl	8000234 <__adddf3>
 80097ba:	4602      	mov	r2, r0
 80097bc:	460b      	mov	r3, r1
 80097be:	2000      	movs	r0, #0
 80097c0:	49b3      	ldr	r1, [pc, #716]	; (8009a90 <__ieee754_pow+0x730>)
 80097c2:	f7f7 f817 	bl	80007f4 <__aeabi_ddiv>
 80097c6:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80097ca:	4602      	mov	r2, r0
 80097cc:	460b      	mov	r3, r1
 80097ce:	4630      	mov	r0, r6
 80097d0:	4639      	mov	r1, r7
 80097d2:	f7f6 fee5 	bl	80005a0 <__aeabi_dmul>
 80097d6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80097da:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 80097de:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80097e2:	2300      	movs	r3, #0
 80097e4:	2200      	movs	r2, #0
 80097e6:	106d      	asrs	r5, r5, #1
 80097e8:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80097ec:	9304      	str	r3, [sp, #16]
 80097ee:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80097f2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80097f6:	eb05 4388 	add.w	r3, r5, r8, lsl #18
 80097fa:	4650      	mov	r0, sl
 80097fc:	4659      	mov	r1, fp
 80097fe:	4614      	mov	r4, r2
 8009800:	461d      	mov	r5, r3
 8009802:	f7f6 fecd 	bl	80005a0 <__aeabi_dmul>
 8009806:	4602      	mov	r2, r0
 8009808:	460b      	mov	r3, r1
 800980a:	4630      	mov	r0, r6
 800980c:	4639      	mov	r1, r7
 800980e:	f7f6 fd0f 	bl	8000230 <__aeabi_dsub>
 8009812:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009816:	4606      	mov	r6, r0
 8009818:	460f      	mov	r7, r1
 800981a:	4620      	mov	r0, r4
 800981c:	4629      	mov	r1, r5
 800981e:	f7f6 fd07 	bl	8000230 <__aeabi_dsub>
 8009822:	4602      	mov	r2, r0
 8009824:	460b      	mov	r3, r1
 8009826:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800982a:	f7f6 fd01 	bl	8000230 <__aeabi_dsub>
 800982e:	4652      	mov	r2, sl
 8009830:	465b      	mov	r3, fp
 8009832:	f7f6 feb5 	bl	80005a0 <__aeabi_dmul>
 8009836:	4602      	mov	r2, r0
 8009838:	460b      	mov	r3, r1
 800983a:	4630      	mov	r0, r6
 800983c:	4639      	mov	r1, r7
 800983e:	f7f6 fcf7 	bl	8000230 <__aeabi_dsub>
 8009842:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009846:	f7f6 feab 	bl	80005a0 <__aeabi_dmul>
 800984a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800984e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009852:	4610      	mov	r0, r2
 8009854:	4619      	mov	r1, r3
 8009856:	f7f6 fea3 	bl	80005a0 <__aeabi_dmul>
 800985a:	a377      	add	r3, pc, #476	; (adr r3, 8009a38 <__ieee754_pow+0x6d8>)
 800985c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009860:	4604      	mov	r4, r0
 8009862:	460d      	mov	r5, r1
 8009864:	f7f6 fe9c 	bl	80005a0 <__aeabi_dmul>
 8009868:	a375      	add	r3, pc, #468	; (adr r3, 8009a40 <__ieee754_pow+0x6e0>)
 800986a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800986e:	f7f6 fce1 	bl	8000234 <__adddf3>
 8009872:	4622      	mov	r2, r4
 8009874:	462b      	mov	r3, r5
 8009876:	f7f6 fe93 	bl	80005a0 <__aeabi_dmul>
 800987a:	a373      	add	r3, pc, #460	; (adr r3, 8009a48 <__ieee754_pow+0x6e8>)
 800987c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009880:	f7f6 fcd8 	bl	8000234 <__adddf3>
 8009884:	4622      	mov	r2, r4
 8009886:	462b      	mov	r3, r5
 8009888:	f7f6 fe8a 	bl	80005a0 <__aeabi_dmul>
 800988c:	a370      	add	r3, pc, #448	; (adr r3, 8009a50 <__ieee754_pow+0x6f0>)
 800988e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009892:	f7f6 fccf 	bl	8000234 <__adddf3>
 8009896:	4622      	mov	r2, r4
 8009898:	462b      	mov	r3, r5
 800989a:	f7f6 fe81 	bl	80005a0 <__aeabi_dmul>
 800989e:	a36e      	add	r3, pc, #440	; (adr r3, 8009a58 <__ieee754_pow+0x6f8>)
 80098a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098a4:	f7f6 fcc6 	bl	8000234 <__adddf3>
 80098a8:	4622      	mov	r2, r4
 80098aa:	462b      	mov	r3, r5
 80098ac:	f7f6 fe78 	bl	80005a0 <__aeabi_dmul>
 80098b0:	a36b      	add	r3, pc, #428	; (adr r3, 8009a60 <__ieee754_pow+0x700>)
 80098b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098b6:	f7f6 fcbd 	bl	8000234 <__adddf3>
 80098ba:	4622      	mov	r2, r4
 80098bc:	4606      	mov	r6, r0
 80098be:	460f      	mov	r7, r1
 80098c0:	462b      	mov	r3, r5
 80098c2:	4620      	mov	r0, r4
 80098c4:	4629      	mov	r1, r5
 80098c6:	f7f6 fe6b 	bl	80005a0 <__aeabi_dmul>
 80098ca:	4602      	mov	r2, r0
 80098cc:	460b      	mov	r3, r1
 80098ce:	4630      	mov	r0, r6
 80098d0:	4639      	mov	r1, r7
 80098d2:	f7f6 fe65 	bl	80005a0 <__aeabi_dmul>
 80098d6:	4604      	mov	r4, r0
 80098d8:	460d      	mov	r5, r1
 80098da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80098de:	4652      	mov	r2, sl
 80098e0:	465b      	mov	r3, fp
 80098e2:	f7f6 fca7 	bl	8000234 <__adddf3>
 80098e6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80098ea:	f7f6 fe59 	bl	80005a0 <__aeabi_dmul>
 80098ee:	4622      	mov	r2, r4
 80098f0:	462b      	mov	r3, r5
 80098f2:	f7f6 fc9f 	bl	8000234 <__adddf3>
 80098f6:	4652      	mov	r2, sl
 80098f8:	4606      	mov	r6, r0
 80098fa:	460f      	mov	r7, r1
 80098fc:	465b      	mov	r3, fp
 80098fe:	4650      	mov	r0, sl
 8009900:	4659      	mov	r1, fp
 8009902:	f7f6 fe4d 	bl	80005a0 <__aeabi_dmul>
 8009906:	2200      	movs	r2, #0
 8009908:	4b62      	ldr	r3, [pc, #392]	; (8009a94 <__ieee754_pow+0x734>)
 800990a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800990e:	f7f6 fc91 	bl	8000234 <__adddf3>
 8009912:	4632      	mov	r2, r6
 8009914:	463b      	mov	r3, r7
 8009916:	f7f6 fc8d 	bl	8000234 <__adddf3>
 800991a:	9804      	ldr	r0, [sp, #16]
 800991c:	460d      	mov	r5, r1
 800991e:	4604      	mov	r4, r0
 8009920:	4602      	mov	r2, r0
 8009922:	460b      	mov	r3, r1
 8009924:	4650      	mov	r0, sl
 8009926:	4659      	mov	r1, fp
 8009928:	f7f6 fe3a 	bl	80005a0 <__aeabi_dmul>
 800992c:	2200      	movs	r2, #0
 800992e:	4682      	mov	sl, r0
 8009930:	468b      	mov	fp, r1
 8009932:	4b58      	ldr	r3, [pc, #352]	; (8009a94 <__ieee754_pow+0x734>)
 8009934:	4620      	mov	r0, r4
 8009936:	4629      	mov	r1, r5
 8009938:	f7f6 fc7a 	bl	8000230 <__aeabi_dsub>
 800993c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009940:	f7f6 fc76 	bl	8000230 <__aeabi_dsub>
 8009944:	4602      	mov	r2, r0
 8009946:	460b      	mov	r3, r1
 8009948:	4630      	mov	r0, r6
 800994a:	4639      	mov	r1, r7
 800994c:	f7f6 fc70 	bl	8000230 <__aeabi_dsub>
 8009950:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009954:	f7f6 fe24 	bl	80005a0 <__aeabi_dmul>
 8009958:	4622      	mov	r2, r4
 800995a:	4606      	mov	r6, r0
 800995c:	460f      	mov	r7, r1
 800995e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009962:	462b      	mov	r3, r5
 8009964:	f7f6 fe1c 	bl	80005a0 <__aeabi_dmul>
 8009968:	4602      	mov	r2, r0
 800996a:	460b      	mov	r3, r1
 800996c:	4630      	mov	r0, r6
 800996e:	4639      	mov	r1, r7
 8009970:	f7f6 fc60 	bl	8000234 <__adddf3>
 8009974:	4606      	mov	r6, r0
 8009976:	460f      	mov	r7, r1
 8009978:	4602      	mov	r2, r0
 800997a:	460b      	mov	r3, r1
 800997c:	4650      	mov	r0, sl
 800997e:	4659      	mov	r1, fp
 8009980:	f7f6 fc58 	bl	8000234 <__adddf3>
 8009984:	a338      	add	r3, pc, #224	; (adr r3, 8009a68 <__ieee754_pow+0x708>)
 8009986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800998a:	9804      	ldr	r0, [sp, #16]
 800998c:	460d      	mov	r5, r1
 800998e:	4604      	mov	r4, r0
 8009990:	f7f6 fe06 	bl	80005a0 <__aeabi_dmul>
 8009994:	4652      	mov	r2, sl
 8009996:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800999a:	465b      	mov	r3, fp
 800999c:	4620      	mov	r0, r4
 800999e:	4629      	mov	r1, r5
 80099a0:	f7f6 fc46 	bl	8000230 <__aeabi_dsub>
 80099a4:	4602      	mov	r2, r0
 80099a6:	460b      	mov	r3, r1
 80099a8:	4630      	mov	r0, r6
 80099aa:	4639      	mov	r1, r7
 80099ac:	f7f6 fc40 	bl	8000230 <__aeabi_dsub>
 80099b0:	a32f      	add	r3, pc, #188	; (adr r3, 8009a70 <__ieee754_pow+0x710>)
 80099b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099b6:	f7f6 fdf3 	bl	80005a0 <__aeabi_dmul>
 80099ba:	a32f      	add	r3, pc, #188	; (adr r3, 8009a78 <__ieee754_pow+0x718>)
 80099bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099c0:	4606      	mov	r6, r0
 80099c2:	460f      	mov	r7, r1
 80099c4:	4620      	mov	r0, r4
 80099c6:	4629      	mov	r1, r5
 80099c8:	f7f6 fdea 	bl	80005a0 <__aeabi_dmul>
 80099cc:	4602      	mov	r2, r0
 80099ce:	460b      	mov	r3, r1
 80099d0:	4630      	mov	r0, r6
 80099d2:	4639      	mov	r1, r7
 80099d4:	f7f6 fc2e 	bl	8000234 <__adddf3>
 80099d8:	4b2f      	ldr	r3, [pc, #188]	; (8009a98 <__ieee754_pow+0x738>)
 80099da:	444b      	add	r3, r9
 80099dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099e0:	f7f6 fc28 	bl	8000234 <__adddf3>
 80099e4:	4604      	mov	r4, r0
 80099e6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80099e8:	460d      	mov	r5, r1
 80099ea:	f7f6 fd6f 	bl	80004cc <__aeabi_i2d>
 80099ee:	4606      	mov	r6, r0
 80099f0:	460f      	mov	r7, r1
 80099f2:	4b2a      	ldr	r3, [pc, #168]	; (8009a9c <__ieee754_pow+0x73c>)
 80099f4:	4622      	mov	r2, r4
 80099f6:	444b      	add	r3, r9
 80099f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80099fc:	462b      	mov	r3, r5
 80099fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a02:	f7f6 fc17 	bl	8000234 <__adddf3>
 8009a06:	4642      	mov	r2, r8
 8009a08:	464b      	mov	r3, r9
 8009a0a:	f7f6 fc13 	bl	8000234 <__adddf3>
 8009a0e:	4632      	mov	r2, r6
 8009a10:	463b      	mov	r3, r7
 8009a12:	f7f6 fc0f 	bl	8000234 <__adddf3>
 8009a16:	9804      	ldr	r0, [sp, #16]
 8009a18:	4632      	mov	r2, r6
 8009a1a:	463b      	mov	r3, r7
 8009a1c:	4682      	mov	sl, r0
 8009a1e:	468b      	mov	fp, r1
 8009a20:	f7f6 fc06 	bl	8000230 <__aeabi_dsub>
 8009a24:	4642      	mov	r2, r8
 8009a26:	464b      	mov	r3, r9
 8009a28:	f7f6 fc02 	bl	8000230 <__aeabi_dsub>
 8009a2c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009a30:	e60b      	b.n	800964a <__ieee754_pow+0x2ea>
 8009a32:	f04f 0801 	mov.w	r8, #1
 8009a36:	e6a8      	b.n	800978a <__ieee754_pow+0x42a>
 8009a38:	4a454eef 	.word	0x4a454eef
 8009a3c:	3fca7e28 	.word	0x3fca7e28
 8009a40:	93c9db65 	.word	0x93c9db65
 8009a44:	3fcd864a 	.word	0x3fcd864a
 8009a48:	a91d4101 	.word	0xa91d4101
 8009a4c:	3fd17460 	.word	0x3fd17460
 8009a50:	518f264d 	.word	0x518f264d
 8009a54:	3fd55555 	.word	0x3fd55555
 8009a58:	db6fabff 	.word	0xdb6fabff
 8009a5c:	3fdb6db6 	.word	0x3fdb6db6
 8009a60:	33333303 	.word	0x33333303
 8009a64:	3fe33333 	.word	0x3fe33333
 8009a68:	e0000000 	.word	0xe0000000
 8009a6c:	3feec709 	.word	0x3feec709
 8009a70:	dc3a03fd 	.word	0xdc3a03fd
 8009a74:	3feec709 	.word	0x3feec709
 8009a78:	145b01f5 	.word	0x145b01f5
 8009a7c:	be3e2fe0 	.word	0xbe3e2fe0
 8009a80:	43400000 	.word	0x43400000
 8009a84:	0003988e 	.word	0x0003988e
 8009a88:	000bb679 	.word	0x000bb679
 8009a8c:	0800a4e8 	.word	0x0800a4e8
 8009a90:	3ff00000 	.word	0x3ff00000
 8009a94:	40080000 	.word	0x40080000
 8009a98:	0800a508 	.word	0x0800a508
 8009a9c:	0800a4f8 	.word	0x0800a4f8
 8009aa0:	a39b      	add	r3, pc, #620	; (adr r3, 8009d10 <__ieee754_pow+0x9b0>)
 8009aa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aa6:	4640      	mov	r0, r8
 8009aa8:	4649      	mov	r1, r9
 8009aaa:	f7f6 fbc3 	bl	8000234 <__adddf3>
 8009aae:	4622      	mov	r2, r4
 8009ab0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009ab4:	462b      	mov	r3, r5
 8009ab6:	4650      	mov	r0, sl
 8009ab8:	4639      	mov	r1, r7
 8009aba:	f7f6 fbb9 	bl	8000230 <__aeabi_dsub>
 8009abe:	4602      	mov	r2, r0
 8009ac0:	460b      	mov	r3, r1
 8009ac2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009ac6:	f7f6 fffb 	bl	8000ac0 <__aeabi_dcmpgt>
 8009aca:	2800      	cmp	r0, #0
 8009acc:	f47f ae0d 	bne.w	80096ea <__ieee754_pow+0x38a>
 8009ad0:	4aa3      	ldr	r2, [pc, #652]	; (8009d60 <__ieee754_pow+0xa00>)
 8009ad2:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8009ad6:	4293      	cmp	r3, r2
 8009ad8:	f340 8103 	ble.w	8009ce2 <__ieee754_pow+0x982>
 8009adc:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8009ae0:	2000      	movs	r0, #0
 8009ae2:	151b      	asrs	r3, r3, #20
 8009ae4:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8009ae8:	fa4a f303 	asr.w	r3, sl, r3
 8009aec:	4433      	add	r3, r6
 8009aee:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8009af2:	4f9c      	ldr	r7, [pc, #624]	; (8009d64 <__ieee754_pow+0xa04>)
 8009af4:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8009af8:	4117      	asrs	r7, r2
 8009afa:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8009afe:	ea23 0107 	bic.w	r1, r3, r7
 8009b02:	f1c2 0214 	rsb	r2, r2, #20
 8009b06:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8009b0a:	fa4a fa02 	asr.w	sl, sl, r2
 8009b0e:	2e00      	cmp	r6, #0
 8009b10:	4602      	mov	r2, r0
 8009b12:	460b      	mov	r3, r1
 8009b14:	4620      	mov	r0, r4
 8009b16:	4629      	mov	r1, r5
 8009b18:	bfb8      	it	lt
 8009b1a:	f1ca 0a00 	rsblt	sl, sl, #0
 8009b1e:	f7f6 fb87 	bl	8000230 <__aeabi_dsub>
 8009b22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009b26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b2a:	4642      	mov	r2, r8
 8009b2c:	464b      	mov	r3, r9
 8009b2e:	f7f6 fb81 	bl	8000234 <__adddf3>
 8009b32:	a379      	add	r3, pc, #484	; (adr r3, 8009d18 <__ieee754_pow+0x9b8>)
 8009b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b38:	2000      	movs	r0, #0
 8009b3a:	460d      	mov	r5, r1
 8009b3c:	4604      	mov	r4, r0
 8009b3e:	f7f6 fd2f 	bl	80005a0 <__aeabi_dmul>
 8009b42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009b46:	4606      	mov	r6, r0
 8009b48:	460f      	mov	r7, r1
 8009b4a:	4620      	mov	r0, r4
 8009b4c:	4629      	mov	r1, r5
 8009b4e:	f7f6 fb6f 	bl	8000230 <__aeabi_dsub>
 8009b52:	4602      	mov	r2, r0
 8009b54:	460b      	mov	r3, r1
 8009b56:	4640      	mov	r0, r8
 8009b58:	4649      	mov	r1, r9
 8009b5a:	f7f6 fb69 	bl	8000230 <__aeabi_dsub>
 8009b5e:	a370      	add	r3, pc, #448	; (adr r3, 8009d20 <__ieee754_pow+0x9c0>)
 8009b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b64:	f7f6 fd1c 	bl	80005a0 <__aeabi_dmul>
 8009b68:	a36f      	add	r3, pc, #444	; (adr r3, 8009d28 <__ieee754_pow+0x9c8>)
 8009b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b6e:	4680      	mov	r8, r0
 8009b70:	4689      	mov	r9, r1
 8009b72:	4620      	mov	r0, r4
 8009b74:	4629      	mov	r1, r5
 8009b76:	f7f6 fd13 	bl	80005a0 <__aeabi_dmul>
 8009b7a:	4602      	mov	r2, r0
 8009b7c:	460b      	mov	r3, r1
 8009b7e:	4640      	mov	r0, r8
 8009b80:	4649      	mov	r1, r9
 8009b82:	f7f6 fb57 	bl	8000234 <__adddf3>
 8009b86:	4604      	mov	r4, r0
 8009b88:	460d      	mov	r5, r1
 8009b8a:	4602      	mov	r2, r0
 8009b8c:	460b      	mov	r3, r1
 8009b8e:	4630      	mov	r0, r6
 8009b90:	4639      	mov	r1, r7
 8009b92:	f7f6 fb4f 	bl	8000234 <__adddf3>
 8009b96:	4632      	mov	r2, r6
 8009b98:	463b      	mov	r3, r7
 8009b9a:	4680      	mov	r8, r0
 8009b9c:	4689      	mov	r9, r1
 8009b9e:	f7f6 fb47 	bl	8000230 <__aeabi_dsub>
 8009ba2:	4602      	mov	r2, r0
 8009ba4:	460b      	mov	r3, r1
 8009ba6:	4620      	mov	r0, r4
 8009ba8:	4629      	mov	r1, r5
 8009baa:	f7f6 fb41 	bl	8000230 <__aeabi_dsub>
 8009bae:	4642      	mov	r2, r8
 8009bb0:	4606      	mov	r6, r0
 8009bb2:	460f      	mov	r7, r1
 8009bb4:	464b      	mov	r3, r9
 8009bb6:	4640      	mov	r0, r8
 8009bb8:	4649      	mov	r1, r9
 8009bba:	f7f6 fcf1 	bl	80005a0 <__aeabi_dmul>
 8009bbe:	a35c      	add	r3, pc, #368	; (adr r3, 8009d30 <__ieee754_pow+0x9d0>)
 8009bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bc4:	4604      	mov	r4, r0
 8009bc6:	460d      	mov	r5, r1
 8009bc8:	f7f6 fcea 	bl	80005a0 <__aeabi_dmul>
 8009bcc:	a35a      	add	r3, pc, #360	; (adr r3, 8009d38 <__ieee754_pow+0x9d8>)
 8009bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bd2:	f7f6 fb2d 	bl	8000230 <__aeabi_dsub>
 8009bd6:	4622      	mov	r2, r4
 8009bd8:	462b      	mov	r3, r5
 8009bda:	f7f6 fce1 	bl	80005a0 <__aeabi_dmul>
 8009bde:	a358      	add	r3, pc, #352	; (adr r3, 8009d40 <__ieee754_pow+0x9e0>)
 8009be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009be4:	f7f6 fb26 	bl	8000234 <__adddf3>
 8009be8:	4622      	mov	r2, r4
 8009bea:	462b      	mov	r3, r5
 8009bec:	f7f6 fcd8 	bl	80005a0 <__aeabi_dmul>
 8009bf0:	a355      	add	r3, pc, #340	; (adr r3, 8009d48 <__ieee754_pow+0x9e8>)
 8009bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bf6:	f7f6 fb1b 	bl	8000230 <__aeabi_dsub>
 8009bfa:	4622      	mov	r2, r4
 8009bfc:	462b      	mov	r3, r5
 8009bfe:	f7f6 fccf 	bl	80005a0 <__aeabi_dmul>
 8009c02:	a353      	add	r3, pc, #332	; (adr r3, 8009d50 <__ieee754_pow+0x9f0>)
 8009c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c08:	f7f6 fb14 	bl	8000234 <__adddf3>
 8009c0c:	4622      	mov	r2, r4
 8009c0e:	462b      	mov	r3, r5
 8009c10:	f7f6 fcc6 	bl	80005a0 <__aeabi_dmul>
 8009c14:	4602      	mov	r2, r0
 8009c16:	460b      	mov	r3, r1
 8009c18:	4640      	mov	r0, r8
 8009c1a:	4649      	mov	r1, r9
 8009c1c:	f7f6 fb08 	bl	8000230 <__aeabi_dsub>
 8009c20:	4604      	mov	r4, r0
 8009c22:	460d      	mov	r5, r1
 8009c24:	4602      	mov	r2, r0
 8009c26:	460b      	mov	r3, r1
 8009c28:	4640      	mov	r0, r8
 8009c2a:	4649      	mov	r1, r9
 8009c2c:	f7f6 fcb8 	bl	80005a0 <__aeabi_dmul>
 8009c30:	2200      	movs	r2, #0
 8009c32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009c36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009c3a:	4620      	mov	r0, r4
 8009c3c:	4629      	mov	r1, r5
 8009c3e:	f7f6 faf7 	bl	8000230 <__aeabi_dsub>
 8009c42:	4602      	mov	r2, r0
 8009c44:	460b      	mov	r3, r1
 8009c46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c4a:	f7f6 fdd3 	bl	80007f4 <__aeabi_ddiv>
 8009c4e:	4632      	mov	r2, r6
 8009c50:	4604      	mov	r4, r0
 8009c52:	460d      	mov	r5, r1
 8009c54:	463b      	mov	r3, r7
 8009c56:	4640      	mov	r0, r8
 8009c58:	4649      	mov	r1, r9
 8009c5a:	f7f6 fca1 	bl	80005a0 <__aeabi_dmul>
 8009c5e:	4632      	mov	r2, r6
 8009c60:	463b      	mov	r3, r7
 8009c62:	f7f6 fae7 	bl	8000234 <__adddf3>
 8009c66:	4602      	mov	r2, r0
 8009c68:	460b      	mov	r3, r1
 8009c6a:	4620      	mov	r0, r4
 8009c6c:	4629      	mov	r1, r5
 8009c6e:	f7f6 fadf 	bl	8000230 <__aeabi_dsub>
 8009c72:	4642      	mov	r2, r8
 8009c74:	464b      	mov	r3, r9
 8009c76:	f7f6 fadb 	bl	8000230 <__aeabi_dsub>
 8009c7a:	4602      	mov	r2, r0
 8009c7c:	460b      	mov	r3, r1
 8009c7e:	2000      	movs	r0, #0
 8009c80:	4939      	ldr	r1, [pc, #228]	; (8009d68 <__ieee754_pow+0xa08>)
 8009c82:	f7f6 fad5 	bl	8000230 <__aeabi_dsub>
 8009c86:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8009c8a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8009c8e:	da2b      	bge.n	8009ce8 <__ieee754_pow+0x988>
 8009c90:	4652      	mov	r2, sl
 8009c92:	f000 fb45 	bl	800a320 <scalbn>
 8009c96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c9a:	f7ff bbf6 	b.w	800948a <__ieee754_pow+0x12a>
 8009c9e:	4b33      	ldr	r3, [pc, #204]	; (8009d6c <__ieee754_pow+0xa0c>)
 8009ca0:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8009ca4:	429f      	cmp	r7, r3
 8009ca6:	f77f af13 	ble.w	8009ad0 <__ieee754_pow+0x770>
 8009caa:	4b31      	ldr	r3, [pc, #196]	; (8009d70 <__ieee754_pow+0xa10>)
 8009cac:	440b      	add	r3, r1
 8009cae:	4303      	orrs	r3, r0
 8009cb0:	d00b      	beq.n	8009cca <__ieee754_pow+0x96a>
 8009cb2:	a329      	add	r3, pc, #164	; (adr r3, 8009d58 <__ieee754_pow+0x9f8>)
 8009cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cb8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009cbc:	f7f6 fc70 	bl	80005a0 <__aeabi_dmul>
 8009cc0:	a325      	add	r3, pc, #148	; (adr r3, 8009d58 <__ieee754_pow+0x9f8>)
 8009cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cc6:	f7ff bbe0 	b.w	800948a <__ieee754_pow+0x12a>
 8009cca:	4622      	mov	r2, r4
 8009ccc:	462b      	mov	r3, r5
 8009cce:	f7f6 faaf 	bl	8000230 <__aeabi_dsub>
 8009cd2:	4642      	mov	r2, r8
 8009cd4:	464b      	mov	r3, r9
 8009cd6:	f7f6 fee9 	bl	8000aac <__aeabi_dcmpge>
 8009cda:	2800      	cmp	r0, #0
 8009cdc:	f43f aef8 	beq.w	8009ad0 <__ieee754_pow+0x770>
 8009ce0:	e7e7      	b.n	8009cb2 <__ieee754_pow+0x952>
 8009ce2:	f04f 0a00 	mov.w	sl, #0
 8009ce6:	e71e      	b.n	8009b26 <__ieee754_pow+0x7c6>
 8009ce8:	4621      	mov	r1, r4
 8009cea:	e7d4      	b.n	8009c96 <__ieee754_pow+0x936>
 8009cec:	f04f 0b00 	mov.w	fp, #0
 8009cf0:	f8df c074 	ldr.w	ip, [pc, #116]	; 8009d68 <__ieee754_pow+0xa08>
 8009cf4:	f7ff bb95 	b.w	8009422 <__ieee754_pow+0xc2>
 8009cf8:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8009cfc:	f7ff bb91 	b.w	8009422 <__ieee754_pow+0xc2>
 8009d00:	4638      	mov	r0, r7
 8009d02:	4641      	mov	r1, r8
 8009d04:	f7ff bbc3 	b.w	800948e <__ieee754_pow+0x12e>
 8009d08:	9200      	str	r2, [sp, #0]
 8009d0a:	f7ff bb9f 	b.w	800944c <__ieee754_pow+0xec>
 8009d0e:	bf00      	nop
 8009d10:	652b82fe 	.word	0x652b82fe
 8009d14:	3c971547 	.word	0x3c971547
 8009d18:	00000000 	.word	0x00000000
 8009d1c:	3fe62e43 	.word	0x3fe62e43
 8009d20:	fefa39ef 	.word	0xfefa39ef
 8009d24:	3fe62e42 	.word	0x3fe62e42
 8009d28:	0ca86c39 	.word	0x0ca86c39
 8009d2c:	be205c61 	.word	0xbe205c61
 8009d30:	72bea4d0 	.word	0x72bea4d0
 8009d34:	3e663769 	.word	0x3e663769
 8009d38:	c5d26bf1 	.word	0xc5d26bf1
 8009d3c:	3ebbbd41 	.word	0x3ebbbd41
 8009d40:	af25de2c 	.word	0xaf25de2c
 8009d44:	3f11566a 	.word	0x3f11566a
 8009d48:	16bebd93 	.word	0x16bebd93
 8009d4c:	3f66c16c 	.word	0x3f66c16c
 8009d50:	5555553e 	.word	0x5555553e
 8009d54:	3fc55555 	.word	0x3fc55555
 8009d58:	c2f8f359 	.word	0xc2f8f359
 8009d5c:	01a56e1f 	.word	0x01a56e1f
 8009d60:	3fe00000 	.word	0x3fe00000
 8009d64:	000fffff 	.word	0x000fffff
 8009d68:	3ff00000 	.word	0x3ff00000
 8009d6c:	4090cbff 	.word	0x4090cbff
 8009d70:	3f6f3400 	.word	0x3f6f3400

08009d74 <__ieee754_sqrt>:
 8009d74:	4b54      	ldr	r3, [pc, #336]	; (8009ec8 <__ieee754_sqrt+0x154>)
 8009d76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d7a:	438b      	bics	r3, r1
 8009d7c:	4606      	mov	r6, r0
 8009d7e:	460d      	mov	r5, r1
 8009d80:	460a      	mov	r2, r1
 8009d82:	460c      	mov	r4, r1
 8009d84:	d10f      	bne.n	8009da6 <__ieee754_sqrt+0x32>
 8009d86:	4602      	mov	r2, r0
 8009d88:	460b      	mov	r3, r1
 8009d8a:	f7f6 fc09 	bl	80005a0 <__aeabi_dmul>
 8009d8e:	4602      	mov	r2, r0
 8009d90:	460b      	mov	r3, r1
 8009d92:	4630      	mov	r0, r6
 8009d94:	4629      	mov	r1, r5
 8009d96:	f7f6 fa4d 	bl	8000234 <__adddf3>
 8009d9a:	4606      	mov	r6, r0
 8009d9c:	460d      	mov	r5, r1
 8009d9e:	4630      	mov	r0, r6
 8009da0:	4629      	mov	r1, r5
 8009da2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009da6:	2900      	cmp	r1, #0
 8009da8:	4607      	mov	r7, r0
 8009daa:	4603      	mov	r3, r0
 8009dac:	dc0e      	bgt.n	8009dcc <__ieee754_sqrt+0x58>
 8009dae:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8009db2:	ea5c 0707 	orrs.w	r7, ip, r7
 8009db6:	d0f2      	beq.n	8009d9e <__ieee754_sqrt+0x2a>
 8009db8:	b141      	cbz	r1, 8009dcc <__ieee754_sqrt+0x58>
 8009dba:	4602      	mov	r2, r0
 8009dbc:	460b      	mov	r3, r1
 8009dbe:	f7f6 fa37 	bl	8000230 <__aeabi_dsub>
 8009dc2:	4602      	mov	r2, r0
 8009dc4:	460b      	mov	r3, r1
 8009dc6:	f7f6 fd15 	bl	80007f4 <__aeabi_ddiv>
 8009dca:	e7e6      	b.n	8009d9a <__ieee754_sqrt+0x26>
 8009dcc:	1512      	asrs	r2, r2, #20
 8009dce:	d074      	beq.n	8009eba <__ieee754_sqrt+0x146>
 8009dd0:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8009dd4:	07d5      	lsls	r5, r2, #31
 8009dd6:	f04f 0500 	mov.w	r5, #0
 8009dda:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8009dde:	bf48      	it	mi
 8009de0:	0fd9      	lsrmi	r1, r3, #31
 8009de2:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8009de6:	bf44      	itt	mi
 8009de8:	005b      	lslmi	r3, r3, #1
 8009dea:	eb01 0444 	addmi.w	r4, r1, r4, lsl #1
 8009dee:	1051      	asrs	r1, r2, #1
 8009df0:	0fda      	lsrs	r2, r3, #31
 8009df2:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 8009df6:	4628      	mov	r0, r5
 8009df8:	2216      	movs	r2, #22
 8009dfa:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8009dfe:	005b      	lsls	r3, r3, #1
 8009e00:	1987      	adds	r7, r0, r6
 8009e02:	42a7      	cmp	r7, r4
 8009e04:	bfde      	ittt	le
 8009e06:	19b8      	addle	r0, r7, r6
 8009e08:	1be4      	suble	r4, r4, r7
 8009e0a:	19ad      	addle	r5, r5, r6
 8009e0c:	0fdf      	lsrs	r7, r3, #31
 8009e0e:	3a01      	subs	r2, #1
 8009e10:	eb07 0444 	add.w	r4, r7, r4, lsl #1
 8009e14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009e18:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009e1c:	d1f0      	bne.n	8009e00 <__ieee754_sqrt+0x8c>
 8009e1e:	f04f 0c20 	mov.w	ip, #32
 8009e22:	4696      	mov	lr, r2
 8009e24:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009e28:	4284      	cmp	r4, r0
 8009e2a:	eb06 070e 	add.w	r7, r6, lr
 8009e2e:	dc02      	bgt.n	8009e36 <__ieee754_sqrt+0xc2>
 8009e30:	d112      	bne.n	8009e58 <__ieee754_sqrt+0xe4>
 8009e32:	429f      	cmp	r7, r3
 8009e34:	d810      	bhi.n	8009e58 <__ieee754_sqrt+0xe4>
 8009e36:	2f00      	cmp	r7, #0
 8009e38:	eb07 0e06 	add.w	lr, r7, r6
 8009e3c:	da42      	bge.n	8009ec4 <__ieee754_sqrt+0x150>
 8009e3e:	f1be 0f00 	cmp.w	lr, #0
 8009e42:	db3f      	blt.n	8009ec4 <__ieee754_sqrt+0x150>
 8009e44:	f100 0801 	add.w	r8, r0, #1
 8009e48:	1a24      	subs	r4, r4, r0
 8009e4a:	4640      	mov	r0, r8
 8009e4c:	429f      	cmp	r7, r3
 8009e4e:	bf88      	it	hi
 8009e50:	f104 34ff 	addhi.w	r4, r4, #4294967295	; 0xffffffff
 8009e54:	1bdb      	subs	r3, r3, r7
 8009e56:	4432      	add	r2, r6
 8009e58:	0064      	lsls	r4, r4, #1
 8009e5a:	f1bc 0c01 	subs.w	ip, ip, #1
 8009e5e:	eb04 74d3 	add.w	r4, r4, r3, lsr #31
 8009e62:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009e66:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009e6a:	d1dd      	bne.n	8009e28 <__ieee754_sqrt+0xb4>
 8009e6c:	4323      	orrs	r3, r4
 8009e6e:	d006      	beq.n	8009e7e <__ieee754_sqrt+0x10a>
 8009e70:	1c54      	adds	r4, r2, #1
 8009e72:	bf0b      	itete	eq
 8009e74:	4662      	moveq	r2, ip
 8009e76:	3201      	addne	r2, #1
 8009e78:	3501      	addeq	r5, #1
 8009e7a:	f022 0201 	bicne.w	r2, r2, #1
 8009e7e:	106b      	asrs	r3, r5, #1
 8009e80:	0852      	lsrs	r2, r2, #1
 8009e82:	07e8      	lsls	r0, r5, #31
 8009e84:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8009e88:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8009e8c:	bf48      	it	mi
 8009e8e:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8009e92:	eb03 5501 	add.w	r5, r3, r1, lsl #20
 8009e96:	4616      	mov	r6, r2
 8009e98:	e781      	b.n	8009d9e <__ieee754_sqrt+0x2a>
 8009e9a:	0adc      	lsrs	r4, r3, #11
 8009e9c:	3915      	subs	r1, #21
 8009e9e:	055b      	lsls	r3, r3, #21
 8009ea0:	2c00      	cmp	r4, #0
 8009ea2:	d0fa      	beq.n	8009e9a <__ieee754_sqrt+0x126>
 8009ea4:	02e6      	lsls	r6, r4, #11
 8009ea6:	d50a      	bpl.n	8009ebe <__ieee754_sqrt+0x14a>
 8009ea8:	f1c2 0020 	rsb	r0, r2, #32
 8009eac:	fa23 f000 	lsr.w	r0, r3, r0
 8009eb0:	1e55      	subs	r5, r2, #1
 8009eb2:	4093      	lsls	r3, r2
 8009eb4:	4304      	orrs	r4, r0
 8009eb6:	1b4a      	subs	r2, r1, r5
 8009eb8:	e78a      	b.n	8009dd0 <__ieee754_sqrt+0x5c>
 8009eba:	4611      	mov	r1, r2
 8009ebc:	e7f0      	b.n	8009ea0 <__ieee754_sqrt+0x12c>
 8009ebe:	0064      	lsls	r4, r4, #1
 8009ec0:	3201      	adds	r2, #1
 8009ec2:	e7ef      	b.n	8009ea4 <__ieee754_sqrt+0x130>
 8009ec4:	4680      	mov	r8, r0
 8009ec6:	e7bf      	b.n	8009e48 <__ieee754_sqrt+0xd4>
 8009ec8:	7ff00000 	.word	0x7ff00000
 8009ecc:	00000000 	.word	0x00000000

08009ed0 <atan>:
 8009ed0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ed4:	4bb6      	ldr	r3, [pc, #728]	; (800a1b0 <atan+0x2e0>)
 8009ed6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009eda:	429e      	cmp	r6, r3
 8009edc:	4604      	mov	r4, r0
 8009ede:	460d      	mov	r5, r1
 8009ee0:	468b      	mov	fp, r1
 8009ee2:	dd17      	ble.n	8009f14 <atan+0x44>
 8009ee4:	4bb3      	ldr	r3, [pc, #716]	; (800a1b4 <atan+0x2e4>)
 8009ee6:	429e      	cmp	r6, r3
 8009ee8:	dc01      	bgt.n	8009eee <atan+0x1e>
 8009eea:	d109      	bne.n	8009f00 <atan+0x30>
 8009eec:	b140      	cbz	r0, 8009f00 <atan+0x30>
 8009eee:	4622      	mov	r2, r4
 8009ef0:	462b      	mov	r3, r5
 8009ef2:	4620      	mov	r0, r4
 8009ef4:	4629      	mov	r1, r5
 8009ef6:	f7f6 f99d 	bl	8000234 <__adddf3>
 8009efa:	4604      	mov	r4, r0
 8009efc:	460d      	mov	r5, r1
 8009efe:	e005      	b.n	8009f0c <atan+0x3c>
 8009f00:	f1bb 0f00 	cmp.w	fp, #0
 8009f04:	4cac      	ldr	r4, [pc, #688]	; (800a1b8 <atan+0x2e8>)
 8009f06:	f340 8121 	ble.w	800a14c <atan+0x27c>
 8009f0a:	4dac      	ldr	r5, [pc, #688]	; (800a1bc <atan+0x2ec>)
 8009f0c:	4620      	mov	r0, r4
 8009f0e:	4629      	mov	r1, r5
 8009f10:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f14:	4baa      	ldr	r3, [pc, #680]	; (800a1c0 <atan+0x2f0>)
 8009f16:	429e      	cmp	r6, r3
 8009f18:	dc11      	bgt.n	8009f3e <atan+0x6e>
 8009f1a:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8009f1e:	429e      	cmp	r6, r3
 8009f20:	dc0a      	bgt.n	8009f38 <atan+0x68>
 8009f22:	a38b      	add	r3, pc, #556	; (adr r3, 800a150 <atan+0x280>)
 8009f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f28:	f7f6 f984 	bl	8000234 <__adddf3>
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	4ba5      	ldr	r3, [pc, #660]	; (800a1c4 <atan+0x2f4>)
 8009f30:	f7f6 fdc6 	bl	8000ac0 <__aeabi_dcmpgt>
 8009f34:	2800      	cmp	r0, #0
 8009f36:	d1e9      	bne.n	8009f0c <atan+0x3c>
 8009f38:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8009f3c:	e027      	b.n	8009f8e <atan+0xbe>
 8009f3e:	f000 f951 	bl	800a1e4 <fabs>
 8009f42:	4ba1      	ldr	r3, [pc, #644]	; (800a1c8 <atan+0x2f8>)
 8009f44:	4604      	mov	r4, r0
 8009f46:	429e      	cmp	r6, r3
 8009f48:	460d      	mov	r5, r1
 8009f4a:	f300 80b8 	bgt.w	800a0be <atan+0x1ee>
 8009f4e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8009f52:	429e      	cmp	r6, r3
 8009f54:	f300 809c 	bgt.w	800a090 <atan+0x1c0>
 8009f58:	4602      	mov	r2, r0
 8009f5a:	460b      	mov	r3, r1
 8009f5c:	f7f6 f96a 	bl	8000234 <__adddf3>
 8009f60:	2200      	movs	r2, #0
 8009f62:	4b98      	ldr	r3, [pc, #608]	; (800a1c4 <atan+0x2f4>)
 8009f64:	f7f6 f964 	bl	8000230 <__aeabi_dsub>
 8009f68:	2200      	movs	r2, #0
 8009f6a:	4606      	mov	r6, r0
 8009f6c:	460f      	mov	r7, r1
 8009f6e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009f72:	4620      	mov	r0, r4
 8009f74:	4629      	mov	r1, r5
 8009f76:	f7f6 f95d 	bl	8000234 <__adddf3>
 8009f7a:	4602      	mov	r2, r0
 8009f7c:	460b      	mov	r3, r1
 8009f7e:	4630      	mov	r0, r6
 8009f80:	4639      	mov	r1, r7
 8009f82:	f7f6 fc37 	bl	80007f4 <__aeabi_ddiv>
 8009f86:	f04f 0a00 	mov.w	sl, #0
 8009f8a:	4604      	mov	r4, r0
 8009f8c:	460d      	mov	r5, r1
 8009f8e:	4622      	mov	r2, r4
 8009f90:	462b      	mov	r3, r5
 8009f92:	4620      	mov	r0, r4
 8009f94:	4629      	mov	r1, r5
 8009f96:	f7f6 fb03 	bl	80005a0 <__aeabi_dmul>
 8009f9a:	4602      	mov	r2, r0
 8009f9c:	460b      	mov	r3, r1
 8009f9e:	4680      	mov	r8, r0
 8009fa0:	4689      	mov	r9, r1
 8009fa2:	f7f6 fafd 	bl	80005a0 <__aeabi_dmul>
 8009fa6:	a36c      	add	r3, pc, #432	; (adr r3, 800a158 <atan+0x288>)
 8009fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fac:	4606      	mov	r6, r0
 8009fae:	460f      	mov	r7, r1
 8009fb0:	f7f6 faf6 	bl	80005a0 <__aeabi_dmul>
 8009fb4:	a36a      	add	r3, pc, #424	; (adr r3, 800a160 <atan+0x290>)
 8009fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fba:	f7f6 f93b 	bl	8000234 <__adddf3>
 8009fbe:	4632      	mov	r2, r6
 8009fc0:	463b      	mov	r3, r7
 8009fc2:	f7f6 faed 	bl	80005a0 <__aeabi_dmul>
 8009fc6:	a368      	add	r3, pc, #416	; (adr r3, 800a168 <atan+0x298>)
 8009fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fcc:	f7f6 f932 	bl	8000234 <__adddf3>
 8009fd0:	4632      	mov	r2, r6
 8009fd2:	463b      	mov	r3, r7
 8009fd4:	f7f6 fae4 	bl	80005a0 <__aeabi_dmul>
 8009fd8:	a365      	add	r3, pc, #404	; (adr r3, 800a170 <atan+0x2a0>)
 8009fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fde:	f7f6 f929 	bl	8000234 <__adddf3>
 8009fe2:	4632      	mov	r2, r6
 8009fe4:	463b      	mov	r3, r7
 8009fe6:	f7f6 fadb 	bl	80005a0 <__aeabi_dmul>
 8009fea:	a363      	add	r3, pc, #396	; (adr r3, 800a178 <atan+0x2a8>)
 8009fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ff0:	f7f6 f920 	bl	8000234 <__adddf3>
 8009ff4:	4632      	mov	r2, r6
 8009ff6:	463b      	mov	r3, r7
 8009ff8:	f7f6 fad2 	bl	80005a0 <__aeabi_dmul>
 8009ffc:	a360      	add	r3, pc, #384	; (adr r3, 800a180 <atan+0x2b0>)
 8009ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a002:	f7f6 f917 	bl	8000234 <__adddf3>
 800a006:	4642      	mov	r2, r8
 800a008:	464b      	mov	r3, r9
 800a00a:	f7f6 fac9 	bl	80005a0 <__aeabi_dmul>
 800a00e:	a35e      	add	r3, pc, #376	; (adr r3, 800a188 <atan+0x2b8>)
 800a010:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a014:	4680      	mov	r8, r0
 800a016:	4689      	mov	r9, r1
 800a018:	4630      	mov	r0, r6
 800a01a:	4639      	mov	r1, r7
 800a01c:	f7f6 fac0 	bl	80005a0 <__aeabi_dmul>
 800a020:	a35b      	add	r3, pc, #364	; (adr r3, 800a190 <atan+0x2c0>)
 800a022:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a026:	f7f6 f903 	bl	8000230 <__aeabi_dsub>
 800a02a:	4632      	mov	r2, r6
 800a02c:	463b      	mov	r3, r7
 800a02e:	f7f6 fab7 	bl	80005a0 <__aeabi_dmul>
 800a032:	a359      	add	r3, pc, #356	; (adr r3, 800a198 <atan+0x2c8>)
 800a034:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a038:	f7f6 f8fa 	bl	8000230 <__aeabi_dsub>
 800a03c:	4632      	mov	r2, r6
 800a03e:	463b      	mov	r3, r7
 800a040:	f7f6 faae 	bl	80005a0 <__aeabi_dmul>
 800a044:	a356      	add	r3, pc, #344	; (adr r3, 800a1a0 <atan+0x2d0>)
 800a046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a04a:	f7f6 f8f1 	bl	8000230 <__aeabi_dsub>
 800a04e:	4632      	mov	r2, r6
 800a050:	463b      	mov	r3, r7
 800a052:	f7f6 faa5 	bl	80005a0 <__aeabi_dmul>
 800a056:	a354      	add	r3, pc, #336	; (adr r3, 800a1a8 <atan+0x2d8>)
 800a058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a05c:	f7f6 f8e8 	bl	8000230 <__aeabi_dsub>
 800a060:	4632      	mov	r2, r6
 800a062:	463b      	mov	r3, r7
 800a064:	f7f6 fa9c 	bl	80005a0 <__aeabi_dmul>
 800a068:	4602      	mov	r2, r0
 800a06a:	460b      	mov	r3, r1
 800a06c:	4640      	mov	r0, r8
 800a06e:	4649      	mov	r1, r9
 800a070:	f7f6 f8e0 	bl	8000234 <__adddf3>
 800a074:	4622      	mov	r2, r4
 800a076:	462b      	mov	r3, r5
 800a078:	f7f6 fa92 	bl	80005a0 <__aeabi_dmul>
 800a07c:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 800a080:	4602      	mov	r2, r0
 800a082:	460b      	mov	r3, r1
 800a084:	d144      	bne.n	800a110 <atan+0x240>
 800a086:	4620      	mov	r0, r4
 800a088:	4629      	mov	r1, r5
 800a08a:	f7f6 f8d1 	bl	8000230 <__aeabi_dsub>
 800a08e:	e734      	b.n	8009efa <atan+0x2a>
 800a090:	2200      	movs	r2, #0
 800a092:	4b4c      	ldr	r3, [pc, #304]	; (800a1c4 <atan+0x2f4>)
 800a094:	f7f6 f8cc 	bl	8000230 <__aeabi_dsub>
 800a098:	2200      	movs	r2, #0
 800a09a:	4606      	mov	r6, r0
 800a09c:	460f      	mov	r7, r1
 800a09e:	4b49      	ldr	r3, [pc, #292]	; (800a1c4 <atan+0x2f4>)
 800a0a0:	4620      	mov	r0, r4
 800a0a2:	4629      	mov	r1, r5
 800a0a4:	f7f6 f8c6 	bl	8000234 <__adddf3>
 800a0a8:	4602      	mov	r2, r0
 800a0aa:	460b      	mov	r3, r1
 800a0ac:	4630      	mov	r0, r6
 800a0ae:	4639      	mov	r1, r7
 800a0b0:	f7f6 fba0 	bl	80007f4 <__aeabi_ddiv>
 800a0b4:	f04f 0a01 	mov.w	sl, #1
 800a0b8:	4604      	mov	r4, r0
 800a0ba:	460d      	mov	r5, r1
 800a0bc:	e767      	b.n	8009f8e <atan+0xbe>
 800a0be:	4b43      	ldr	r3, [pc, #268]	; (800a1cc <atan+0x2fc>)
 800a0c0:	429e      	cmp	r6, r3
 800a0c2:	dc1a      	bgt.n	800a0fa <atan+0x22a>
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	4b42      	ldr	r3, [pc, #264]	; (800a1d0 <atan+0x300>)
 800a0c8:	f7f6 f8b2 	bl	8000230 <__aeabi_dsub>
 800a0cc:	2200      	movs	r2, #0
 800a0ce:	4606      	mov	r6, r0
 800a0d0:	460f      	mov	r7, r1
 800a0d2:	4b3f      	ldr	r3, [pc, #252]	; (800a1d0 <atan+0x300>)
 800a0d4:	4620      	mov	r0, r4
 800a0d6:	4629      	mov	r1, r5
 800a0d8:	f7f6 fa62 	bl	80005a0 <__aeabi_dmul>
 800a0dc:	2200      	movs	r2, #0
 800a0de:	4b39      	ldr	r3, [pc, #228]	; (800a1c4 <atan+0x2f4>)
 800a0e0:	f7f6 f8a8 	bl	8000234 <__adddf3>
 800a0e4:	4602      	mov	r2, r0
 800a0e6:	460b      	mov	r3, r1
 800a0e8:	4630      	mov	r0, r6
 800a0ea:	4639      	mov	r1, r7
 800a0ec:	f7f6 fb82 	bl	80007f4 <__aeabi_ddiv>
 800a0f0:	f04f 0a02 	mov.w	sl, #2
 800a0f4:	4604      	mov	r4, r0
 800a0f6:	460d      	mov	r5, r1
 800a0f8:	e749      	b.n	8009f8e <atan+0xbe>
 800a0fa:	4602      	mov	r2, r0
 800a0fc:	460b      	mov	r3, r1
 800a0fe:	2000      	movs	r0, #0
 800a100:	4934      	ldr	r1, [pc, #208]	; (800a1d4 <atan+0x304>)
 800a102:	f7f6 fb77 	bl	80007f4 <__aeabi_ddiv>
 800a106:	f04f 0a03 	mov.w	sl, #3
 800a10a:	4604      	mov	r4, r0
 800a10c:	460d      	mov	r5, r1
 800a10e:	e73e      	b.n	8009f8e <atan+0xbe>
 800a110:	4b31      	ldr	r3, [pc, #196]	; (800a1d8 <atan+0x308>)
 800a112:	4e32      	ldr	r6, [pc, #200]	; (800a1dc <atan+0x30c>)
 800a114:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800a118:	4456      	add	r6, sl
 800a11a:	449a      	add	sl, r3
 800a11c:	e9da 2300 	ldrd	r2, r3, [sl]
 800a120:	f7f6 f886 	bl	8000230 <__aeabi_dsub>
 800a124:	4622      	mov	r2, r4
 800a126:	462b      	mov	r3, r5
 800a128:	f7f6 f882 	bl	8000230 <__aeabi_dsub>
 800a12c:	4602      	mov	r2, r0
 800a12e:	460b      	mov	r3, r1
 800a130:	e9d6 0100 	ldrd	r0, r1, [r6]
 800a134:	f7f6 f87c 	bl	8000230 <__aeabi_dsub>
 800a138:	f1bb 0f00 	cmp.w	fp, #0
 800a13c:	4604      	mov	r4, r0
 800a13e:	460d      	mov	r5, r1
 800a140:	f6bf aee4 	bge.w	8009f0c <atan+0x3c>
 800a144:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a148:	461d      	mov	r5, r3
 800a14a:	e6df      	b.n	8009f0c <atan+0x3c>
 800a14c:	4d24      	ldr	r5, [pc, #144]	; (800a1e0 <atan+0x310>)
 800a14e:	e6dd      	b.n	8009f0c <atan+0x3c>
 800a150:	8800759c 	.word	0x8800759c
 800a154:	7e37e43c 	.word	0x7e37e43c
 800a158:	e322da11 	.word	0xe322da11
 800a15c:	3f90ad3a 	.word	0x3f90ad3a
 800a160:	24760deb 	.word	0x24760deb
 800a164:	3fa97b4b 	.word	0x3fa97b4b
 800a168:	a0d03d51 	.word	0xa0d03d51
 800a16c:	3fb10d66 	.word	0x3fb10d66
 800a170:	c54c206e 	.word	0xc54c206e
 800a174:	3fb745cd 	.word	0x3fb745cd
 800a178:	920083ff 	.word	0x920083ff
 800a17c:	3fc24924 	.word	0x3fc24924
 800a180:	5555550d 	.word	0x5555550d
 800a184:	3fd55555 	.word	0x3fd55555
 800a188:	2c6a6c2f 	.word	0x2c6a6c2f
 800a18c:	bfa2b444 	.word	0xbfa2b444
 800a190:	52defd9a 	.word	0x52defd9a
 800a194:	3fadde2d 	.word	0x3fadde2d
 800a198:	af749a6d 	.word	0xaf749a6d
 800a19c:	3fb3b0f2 	.word	0x3fb3b0f2
 800a1a0:	fe231671 	.word	0xfe231671
 800a1a4:	3fbc71c6 	.word	0x3fbc71c6
 800a1a8:	9998ebc4 	.word	0x9998ebc4
 800a1ac:	3fc99999 	.word	0x3fc99999
 800a1b0:	440fffff 	.word	0x440fffff
 800a1b4:	7ff00000 	.word	0x7ff00000
 800a1b8:	54442d18 	.word	0x54442d18
 800a1bc:	3ff921fb 	.word	0x3ff921fb
 800a1c0:	3fdbffff 	.word	0x3fdbffff
 800a1c4:	3ff00000 	.word	0x3ff00000
 800a1c8:	3ff2ffff 	.word	0x3ff2ffff
 800a1cc:	40037fff 	.word	0x40037fff
 800a1d0:	3ff80000 	.word	0x3ff80000
 800a1d4:	bff00000 	.word	0xbff00000
 800a1d8:	0800a538 	.word	0x0800a538
 800a1dc:	0800a518 	.word	0x0800a518
 800a1e0:	bff921fb 	.word	0xbff921fb

0800a1e4 <fabs>:
 800a1e4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a1e8:	4619      	mov	r1, r3
 800a1ea:	4770      	bx	lr

0800a1ec <finite>:
 800a1ec:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 800a1f0:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 800a1f4:	0fc0      	lsrs	r0, r0, #31
 800a1f6:	4770      	bx	lr

0800a1f8 <matherr>:
 800a1f8:	2000      	movs	r0, #0
 800a1fa:	4770      	bx	lr

0800a1fc <nan>:
 800a1fc:	2000      	movs	r0, #0
 800a1fe:	4901      	ldr	r1, [pc, #4]	; (800a204 <nan+0x8>)
 800a200:	4770      	bx	lr
 800a202:	bf00      	nop
 800a204:	7ff80000 	.word	0x7ff80000

0800a208 <rint>:
 800a208:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a20a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a20e:	f2a2 3cff 	subw	ip, r2, #1023	; 0x3ff
 800a212:	f1bc 0f13 	cmp.w	ip, #19
 800a216:	4604      	mov	r4, r0
 800a218:	460d      	mov	r5, r1
 800a21a:	460b      	mov	r3, r1
 800a21c:	4606      	mov	r6, r0
 800a21e:	ea4f 77d1 	mov.w	r7, r1, lsr #31
 800a222:	dc5a      	bgt.n	800a2da <rint+0xd2>
 800a224:	f1bc 0f00 	cmp.w	ip, #0
 800a228:	da2b      	bge.n	800a282 <rint+0x7a>
 800a22a:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800a22e:	4302      	orrs	r2, r0
 800a230:	d023      	beq.n	800a27a <rint+0x72>
 800a232:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800a236:	4302      	orrs	r2, r0
 800a238:	4256      	negs	r6, r2
 800a23a:	4316      	orrs	r6, r2
 800a23c:	0c4b      	lsrs	r3, r1, #17
 800a23e:	0b36      	lsrs	r6, r6, #12
 800a240:	4934      	ldr	r1, [pc, #208]	; (800a314 <rint+0x10c>)
 800a242:	045b      	lsls	r3, r3, #17
 800a244:	f406 2600 	and.w	r6, r6, #524288	; 0x80000
 800a248:	ea46 0503 	orr.w	r5, r6, r3
 800a24c:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 800a250:	4602      	mov	r2, r0
 800a252:	462b      	mov	r3, r5
 800a254:	e9d1 4500 	ldrd	r4, r5, [r1]
 800a258:	4620      	mov	r0, r4
 800a25a:	4629      	mov	r1, r5
 800a25c:	f7f5 ffea 	bl	8000234 <__adddf3>
 800a260:	e9cd 0100 	strd	r0, r1, [sp]
 800a264:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a268:	462b      	mov	r3, r5
 800a26a:	4622      	mov	r2, r4
 800a26c:	f7f5 ffe0 	bl	8000230 <__aeabi_dsub>
 800a270:	4604      	mov	r4, r0
 800a272:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a276:	ea43 75c7 	orr.w	r5, r3, r7, lsl #31
 800a27a:	4620      	mov	r0, r4
 800a27c:	4629      	mov	r1, r5
 800a27e:	b003      	add	sp, #12
 800a280:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a282:	4a25      	ldr	r2, [pc, #148]	; (800a318 <rint+0x110>)
 800a284:	fa42 f20c 	asr.w	r2, r2, ip
 800a288:	4011      	ands	r1, r2
 800a28a:	4301      	orrs	r1, r0
 800a28c:	d0f5      	beq.n	800a27a <rint+0x72>
 800a28e:	0852      	lsrs	r2, r2, #1
 800a290:	ea05 0102 	and.w	r1, r5, r2
 800a294:	ea50 0601 	orrs.w	r6, r0, r1
 800a298:	d00c      	beq.n	800a2b4 <rint+0xac>
 800a29a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800a29e:	f1bc 0f13 	cmp.w	ip, #19
 800a2a2:	bf0c      	ite	eq
 800a2a4:	f04f 4600 	moveq.w	r6, #2147483648	; 0x80000000
 800a2a8:	2600      	movne	r6, #0
 800a2aa:	ea25 0202 	bic.w	r2, r5, r2
 800a2ae:	fa43 f30c 	asr.w	r3, r3, ip
 800a2b2:	4313      	orrs	r3, r2
 800a2b4:	4917      	ldr	r1, [pc, #92]	; (800a314 <rint+0x10c>)
 800a2b6:	4632      	mov	r2, r6
 800a2b8:	eb01 07c7 	add.w	r7, r1, r7, lsl #3
 800a2bc:	e9d7 4500 	ldrd	r4, r5, [r7]
 800a2c0:	4620      	mov	r0, r4
 800a2c2:	4629      	mov	r1, r5
 800a2c4:	f7f5 ffb6 	bl	8000234 <__adddf3>
 800a2c8:	e9cd 0100 	strd	r0, r1, [sp]
 800a2cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a2d0:	4622      	mov	r2, r4
 800a2d2:	462b      	mov	r3, r5
 800a2d4:	f7f5 ffac 	bl	8000230 <__aeabi_dsub>
 800a2d8:	e008      	b.n	800a2ec <rint+0xe4>
 800a2da:	f1bc 0f33 	cmp.w	ip, #51	; 0x33
 800a2de:	dd08      	ble.n	800a2f2 <rint+0xea>
 800a2e0:	f5bc 6f80 	cmp.w	ip, #1024	; 0x400
 800a2e4:	d1c9      	bne.n	800a27a <rint+0x72>
 800a2e6:	4602      	mov	r2, r0
 800a2e8:	f7f5 ffa4 	bl	8000234 <__adddf3>
 800a2ec:	4604      	mov	r4, r0
 800a2ee:	460d      	mov	r5, r1
 800a2f0:	e7c3      	b.n	800a27a <rint+0x72>
 800a2f2:	f2a2 4113 	subw	r1, r2, #1043	; 0x413
 800a2f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a2fa:	40ca      	lsrs	r2, r1
 800a2fc:	4210      	tst	r0, r2
 800a2fe:	d0bc      	beq.n	800a27a <rint+0x72>
 800a300:	0852      	lsrs	r2, r2, #1
 800a302:	4210      	tst	r0, r2
 800a304:	bf1f      	itttt	ne
 800a306:	f04f 4680 	movne.w	r6, #1073741824	; 0x40000000
 800a30a:	ea20 0202 	bicne.w	r2, r0, r2
 800a30e:	410e      	asrne	r6, r1
 800a310:	4316      	orrne	r6, r2
 800a312:	e7cf      	b.n	800a2b4 <rint+0xac>
 800a314:	0800a558 	.word	0x0800a558
 800a318:	000fffff 	.word	0x000fffff
 800a31c:	00000000 	.word	0x00000000

0800a320 <scalbn>:
 800a320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a322:	4616      	mov	r6, r2
 800a324:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a328:	4604      	mov	r4, r0
 800a32a:	460d      	mov	r5, r1
 800a32c:	460b      	mov	r3, r1
 800a32e:	b982      	cbnz	r2, 800a352 <scalbn+0x32>
 800a330:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a334:	4303      	orrs	r3, r0
 800a336:	d034      	beq.n	800a3a2 <scalbn+0x82>
 800a338:	4b2d      	ldr	r3, [pc, #180]	; (800a3f0 <scalbn+0xd0>)
 800a33a:	2200      	movs	r2, #0
 800a33c:	f7f6 f930 	bl	80005a0 <__aeabi_dmul>
 800a340:	4b2c      	ldr	r3, [pc, #176]	; (800a3f4 <scalbn+0xd4>)
 800a342:	4604      	mov	r4, r0
 800a344:	429e      	cmp	r6, r3
 800a346:	460d      	mov	r5, r1
 800a348:	da0d      	bge.n	800a366 <scalbn+0x46>
 800a34a:	a325      	add	r3, pc, #148	; (adr r3, 800a3e0 <scalbn+0xc0>)
 800a34c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a350:	e01c      	b.n	800a38c <scalbn+0x6c>
 800a352:	f240 77ff 	movw	r7, #2047	; 0x7ff
 800a356:	42ba      	cmp	r2, r7
 800a358:	d109      	bne.n	800a36e <scalbn+0x4e>
 800a35a:	4602      	mov	r2, r0
 800a35c:	f7f5 ff6a 	bl	8000234 <__adddf3>
 800a360:	4604      	mov	r4, r0
 800a362:	460d      	mov	r5, r1
 800a364:	e01d      	b.n	800a3a2 <scalbn+0x82>
 800a366:	460b      	mov	r3, r1
 800a368:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a36c:	3a36      	subs	r2, #54	; 0x36
 800a36e:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800a372:	4432      	add	r2, r6
 800a374:	428a      	cmp	r2, r1
 800a376:	dd0c      	ble.n	800a392 <scalbn+0x72>
 800a378:	4622      	mov	r2, r4
 800a37a:	462b      	mov	r3, r5
 800a37c:	a11a      	add	r1, pc, #104	; (adr r1, 800a3e8 <scalbn+0xc8>)
 800a37e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a382:	f000 f83b 	bl	800a3fc <copysign>
 800a386:	a318      	add	r3, pc, #96	; (adr r3, 800a3e8 <scalbn+0xc8>)
 800a388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a38c:	f7f6 f908 	bl	80005a0 <__aeabi_dmul>
 800a390:	e7e6      	b.n	800a360 <scalbn+0x40>
 800a392:	2a00      	cmp	r2, #0
 800a394:	dd08      	ble.n	800a3a8 <scalbn+0x88>
 800a396:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a39a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a39e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a3a2:	4620      	mov	r0, r4
 800a3a4:	4629      	mov	r1, r5
 800a3a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3a8:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800a3ac:	da0b      	bge.n	800a3c6 <scalbn+0xa6>
 800a3ae:	f24c 3350 	movw	r3, #50000	; 0xc350
 800a3b2:	429e      	cmp	r6, r3
 800a3b4:	4622      	mov	r2, r4
 800a3b6:	462b      	mov	r3, r5
 800a3b8:	dce0      	bgt.n	800a37c <scalbn+0x5c>
 800a3ba:	a109      	add	r1, pc, #36	; (adr r1, 800a3e0 <scalbn+0xc0>)
 800a3bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a3c0:	f000 f81c 	bl	800a3fc <copysign>
 800a3c4:	e7c1      	b.n	800a34a <scalbn+0x2a>
 800a3c6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a3ca:	3236      	adds	r2, #54	; 0x36
 800a3cc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a3d0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a3d4:	4620      	mov	r0, r4
 800a3d6:	4629      	mov	r1, r5
 800a3d8:	2200      	movs	r2, #0
 800a3da:	4b07      	ldr	r3, [pc, #28]	; (800a3f8 <scalbn+0xd8>)
 800a3dc:	e7d6      	b.n	800a38c <scalbn+0x6c>
 800a3de:	bf00      	nop
 800a3e0:	c2f8f359 	.word	0xc2f8f359
 800a3e4:	01a56e1f 	.word	0x01a56e1f
 800a3e8:	8800759c 	.word	0x8800759c
 800a3ec:	7e37e43c 	.word	0x7e37e43c
 800a3f0:	43500000 	.word	0x43500000
 800a3f4:	ffff3cb0 	.word	0xffff3cb0
 800a3f8:	3c900000 	.word	0x3c900000

0800a3fc <copysign>:
 800a3fc:	b530      	push	{r4, r5, lr}
 800a3fe:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800a402:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a406:	ea42 0503 	orr.w	r5, r2, r3
 800a40a:	4629      	mov	r1, r5
 800a40c:	bd30      	pop	{r4, r5, pc}
	...

0800a410 <_init>:
 800a410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a412:	bf00      	nop
 800a414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a416:	bc08      	pop	{r3}
 800a418:	469e      	mov	lr, r3
 800a41a:	4770      	bx	lr

0800a41c <_fini>:
 800a41c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a41e:	bf00      	nop
 800a420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a422:	bc08      	pop	{r3}
 800a424:	469e      	mov	lr, r3
 800a426:	4770      	bx	lr
